
test-st7735.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002900  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002174  080029bc  080029bc  000129bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b30  08004b30  0002001c  2**0
                  CONTENTS
  4 .ARM          00000000  08004b30  08004b30  0002001c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004b30  08004b30  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b30  08004b30  00014b30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004b34  08004b34  00014b34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  08004b38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d0  2000001c  08004b54  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000ec  08004b54  000200ec  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007cde  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000017e0  00000000  00000000  00027d22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007f8  00000000  00000000  00029508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000718  00000000  00000000  00029d00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001076b  00000000  00000000  0002a418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009d3f  00000000  00000000  0003ab83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00063b65  00000000  00000000  000448c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000a8427  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001b64  00000000  00000000  000a8478  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000001c 	.word	0x2000001c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080029a4 	.word	0x080029a4

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000020 	.word	0x20000020
 8000100:	080029a4 	.word	0x080029a4

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <fillRect>:
{
	ST7735_DrawPixel(x, y, color);
}

void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 800021c:	b5b0      	push	{r4, r5, r7, lr}
 800021e:	b084      	sub	sp, #16
 8000220:	af02      	add	r7, sp, #8
 8000222:	0005      	movs	r5, r0
 8000224:	000c      	movs	r4, r1
 8000226:	0010      	movs	r0, r2
 8000228:	0019      	movs	r1, r3
 800022a:	1dbb      	adds	r3, r7, #6
 800022c:	1c2a      	adds	r2, r5, #0
 800022e:	801a      	strh	r2, [r3, #0]
 8000230:	1d3b      	adds	r3, r7, #4
 8000232:	1c22      	adds	r2, r4, #0
 8000234:	801a      	strh	r2, [r3, #0]
 8000236:	1cbb      	adds	r3, r7, #2
 8000238:	1c02      	adds	r2, r0, #0
 800023a:	801a      	strh	r2, [r3, #0]
 800023c:	003b      	movs	r3, r7
 800023e:	1c0a      	adds	r2, r1, #0
 8000240:	801a      	strh	r2, [r3, #0]
	ST7735_FillRectangle(x, y, w, h, color);
 8000242:	1dbb      	adds	r3, r7, #6
 8000244:	8818      	ldrh	r0, [r3, #0]
 8000246:	1d3b      	adds	r3, r7, #4
 8000248:	8819      	ldrh	r1, [r3, #0]
 800024a:	1cbb      	adds	r3, r7, #2
 800024c:	881a      	ldrh	r2, [r3, #0]
 800024e:	003b      	movs	r3, r7
 8000250:	881c      	ldrh	r4, [r3, #0]
 8000252:	2318      	movs	r3, #24
 8000254:	18fb      	adds	r3, r7, r3
 8000256:	881b      	ldrh	r3, [r3, #0]
 8000258:	9300      	str	r3, [sp, #0]
 800025a:	0023      	movs	r3, r4
 800025c:	f000 fb30 	bl	80008c0 <ST7735_FillRectangle>
}
 8000260:	46c0      	nop			; (mov r8, r8)
 8000262:	46bd      	mov	sp, r7
 8000264:	b002      	add	sp, #8
 8000266:	bdb0      	pop	{r4, r5, r7, pc}

08000268 <fillScreen>:
        if(a > b) _swap_int16_t(a,b);
        drawFastHLine(a, y, b-a+1, color);
    }
}

void fillScreen(uint16_t color) {
 8000268:	b580      	push	{r7, lr}
 800026a:	b084      	sub	sp, #16
 800026c:	af02      	add	r7, sp, #8
 800026e:	0002      	movs	r2, r0
 8000270:	1dbb      	adds	r3, r7, #6
 8000272:	801a      	strh	r2, [r3, #0]
    fillRect(0, 0, _width, _height, color);
 8000274:	4b08      	ldr	r3, [pc, #32]	; (8000298 <fillScreen+0x30>)
 8000276:	2200      	movs	r2, #0
 8000278:	5e9a      	ldrsh	r2, [r3, r2]
 800027a:	4b08      	ldr	r3, [pc, #32]	; (800029c <fillScreen+0x34>)
 800027c:	2100      	movs	r1, #0
 800027e:	5e59      	ldrsh	r1, [r3, r1]
 8000280:	1dbb      	adds	r3, r7, #6
 8000282:	881b      	ldrh	r3, [r3, #0]
 8000284:	9300      	str	r3, [sp, #0]
 8000286:	000b      	movs	r3, r1
 8000288:	2100      	movs	r1, #0
 800028a:	2000      	movs	r0, #0
 800028c:	f7ff ffc6 	bl	800021c <fillRect>
}
 8000290:	46c0      	nop			; (mov r8, r8)
 8000292:	46bd      	mov	sp, r7
 8000294:	b002      	add	sp, #8
 8000296:	bd80      	pop	{r7, pc}
 8000298:	20000038 	.word	0x20000038
 800029c:	2000003a 	.word	0x2000003a

080002a0 <ST7735_Select>:
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

void ST7735_Select()
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 80002a4:	2380      	movs	r3, #128	; 0x80
 80002a6:	00db      	lsls	r3, r3, #3
 80002a8:	4803      	ldr	r0, [pc, #12]	; (80002b8 <ST7735_Select+0x18>)
 80002aa:	2200      	movs	r2, #0
 80002ac:	0019      	movs	r1, r3
 80002ae:	f001 fb5d 	bl	800196c <HAL_GPIO_WritePin>
}
 80002b2:	46c0      	nop			; (mov r8, r8)
 80002b4:	46bd      	mov	sp, r7
 80002b6:	bd80      	pop	{r7, pc}
 80002b8:	48000400 	.word	0x48000400

080002bc <ST7735_Unselect>:

void ST7735_Unselect()
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 80002c0:	2380      	movs	r3, #128	; 0x80
 80002c2:	00db      	lsls	r3, r3, #3
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <ST7735_Unselect+0x18>)
 80002c6:	2201      	movs	r2, #1
 80002c8:	0019      	movs	r1, r3
 80002ca:	f001 fb4f 	bl	800196c <HAL_GPIO_WritePin>
}
 80002ce:	46c0      	nop			; (mov r8, r8)
 80002d0:	46bd      	mov	sp, r7
 80002d2:	bd80      	pop	{r7, pc}
 80002d4:	48000400 	.word	0x48000400

080002d8 <ST7735_Reset>:

void ST7735_Reset()
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_RESET);
 80002dc:	4b08      	ldr	r3, [pc, #32]	; (8000300 <ST7735_Reset+0x28>)
 80002de:	2200      	movs	r2, #0
 80002e0:	2104      	movs	r1, #4
 80002e2:	0018      	movs	r0, r3
 80002e4:	f001 fb42 	bl	800196c <HAL_GPIO_WritePin>
    HAL_Delay(5);
 80002e8:	2005      	movs	r0, #5
 80002ea:	f000 fec1 	bl	8001070 <HAL_Delay>
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);
 80002ee:	4b04      	ldr	r3, [pc, #16]	; (8000300 <ST7735_Reset+0x28>)
 80002f0:	2201      	movs	r2, #1
 80002f2:	2104      	movs	r1, #4
 80002f4:	0018      	movs	r0, r3
 80002f6:	f001 fb39 	bl	800196c <HAL_GPIO_WritePin>
}
 80002fa:	46c0      	nop			; (mov r8, r8)
 80002fc:	46bd      	mov	sp, r7
 80002fe:	bd80      	pop	{r7, pc}
 8000300:	48000400 	.word	0x48000400

08000304 <ST7735_WriteCommand>:

  void ST7735_WriteCommand(uint8_t cmd)
  {
 8000304:	b580      	push	{r7, lr}
 8000306:	b082      	sub	sp, #8
 8000308:	af00      	add	r7, sp, #0
 800030a:	0002      	movs	r2, r0
 800030c:	1dfb      	adds	r3, r7, #7
 800030e:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(AD_PORT, AD_PIN, GPIO_PIN_RESET);
 8000310:	4b08      	ldr	r3, [pc, #32]	; (8000334 <ST7735_WriteCommand+0x30>)
 8000312:	2200      	movs	r2, #0
 8000314:	2102      	movs	r1, #2
 8000316:	0018      	movs	r0, r3
 8000318:	f001 fb28 	bl	800196c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 800031c:	2301      	movs	r3, #1
 800031e:	425b      	negs	r3, r3
 8000320:	1df9      	adds	r1, r7, #7
 8000322:	4805      	ldr	r0, [pc, #20]	; (8000338 <ST7735_WriteCommand+0x34>)
 8000324:	2201      	movs	r2, #1
 8000326:	f002 f83b 	bl	80023a0 <HAL_SPI_Transmit>
}
 800032a:	46c0      	nop			; (mov r8, r8)
 800032c:	46bd      	mov	sp, r7
 800032e:	b002      	add	sp, #8
 8000330:	bd80      	pop	{r7, pc}
 8000332:	46c0      	nop			; (mov r8, r8)
 8000334:	48000400 	.word	0x48000400
 8000338:	20000084 	.word	0x20000084

0800033c <ST7735_WriteData>:

void ST7735_WriteData(uint8_t* buff, size_t buff_size)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	b082      	sub	sp, #8
 8000340:	af00      	add	r7, sp, #0
 8000342:	6078      	str	r0, [r7, #4]
 8000344:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(AD_PORT, AD_PIN, GPIO_PIN_SET);
 8000346:	4b09      	ldr	r3, [pc, #36]	; (800036c <ST7735_WriteData+0x30>)
 8000348:	2201      	movs	r2, #1
 800034a:	2102      	movs	r1, #2
 800034c:	0018      	movs	r0, r3
 800034e:	f001 fb0d 	bl	800196c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8000352:	683b      	ldr	r3, [r7, #0]
 8000354:	b29a      	uxth	r2, r3
 8000356:	2301      	movs	r3, #1
 8000358:	425b      	negs	r3, r3
 800035a:	6879      	ldr	r1, [r7, #4]
 800035c:	4804      	ldr	r0, [pc, #16]	; (8000370 <ST7735_WriteData+0x34>)
 800035e:	f002 f81f 	bl	80023a0 <HAL_SPI_Transmit>
}
 8000362:	46c0      	nop			; (mov r8, r8)
 8000364:	46bd      	mov	sp, r7
 8000366:	b002      	add	sp, #8
 8000368:	bd80      	pop	{r7, pc}
 800036a:	46c0      	nop			; (mov r8, r8)
 800036c:	48000400 	.word	0x48000400
 8000370:	20000084 	.word	0x20000084

08000374 <DisplayInit>:

void DisplayInit(const uint8_t *addr)
{
 8000374:	b590      	push	{r4, r7, lr}
 8000376:	b085      	sub	sp, #20
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	1c5a      	adds	r2, r3, #1
 8000380:	607a      	str	r2, [r7, #4]
 8000382:	220f      	movs	r2, #15
 8000384:	18ba      	adds	r2, r7, r2
 8000386:	781b      	ldrb	r3, [r3, #0]
 8000388:	7013      	strb	r3, [r2, #0]
    while(numCommands--) {
 800038a:	e04a      	b.n	8000422 <DisplayInit+0xae>
        uint8_t cmd = *addr++;
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	1c5a      	adds	r2, r3, #1
 8000390:	607a      	str	r2, [r7, #4]
 8000392:	210b      	movs	r1, #11
 8000394:	187a      	adds	r2, r7, r1
 8000396:	781b      	ldrb	r3, [r3, #0]
 8000398:	7013      	strb	r3, [r2, #0]
        ST7735_WriteCommand(cmd);
 800039a:	187b      	adds	r3, r7, r1
 800039c:	781b      	ldrb	r3, [r3, #0]
 800039e:	0018      	movs	r0, r3
 80003a0:	f7ff ffb0 	bl	8000304 <ST7735_WriteCommand>

        numArgs = *addr++;
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	1c5a      	adds	r2, r3, #1
 80003a8:	607a      	str	r2, [r7, #4]
 80003aa:	200a      	movs	r0, #10
 80003ac:	183a      	adds	r2, r7, r0
 80003ae:	781b      	ldrb	r3, [r3, #0]
 80003b0:	7013      	strb	r3, [r2, #0]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 80003b2:	183b      	adds	r3, r7, r0
 80003b4:	781b      	ldrb	r3, [r3, #0]
 80003b6:	b29a      	uxth	r2, r3
 80003b8:	230c      	movs	r3, #12
 80003ba:	18fb      	adds	r3, r7, r3
 80003bc:	2180      	movs	r1, #128	; 0x80
 80003be:	400a      	ands	r2, r1
 80003c0:	801a      	strh	r2, [r3, #0]
        numArgs &= ~DELAY;
 80003c2:	183b      	adds	r3, r7, r0
 80003c4:	183a      	adds	r2, r7, r0
 80003c6:	7812      	ldrb	r2, [r2, #0]
 80003c8:	217f      	movs	r1, #127	; 0x7f
 80003ca:	400a      	ands	r2, r1
 80003cc:	701a      	strb	r2, [r3, #0]
        if(numArgs) {
 80003ce:	183b      	adds	r3, r7, r0
 80003d0:	781b      	ldrb	r3, [r3, #0]
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	d00c      	beq.n	80003f0 <DisplayInit+0x7c>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 80003d6:	0004      	movs	r4, r0
 80003d8:	183b      	adds	r3, r7, r0
 80003da:	781a      	ldrb	r2, [r3, #0]
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	0011      	movs	r1, r2
 80003e0:	0018      	movs	r0, r3
 80003e2:	f7ff ffab 	bl	800033c <ST7735_WriteData>
            addr += numArgs;
 80003e6:	193b      	adds	r3, r7, r4
 80003e8:	781b      	ldrb	r3, [r3, #0]
 80003ea:	687a      	ldr	r2, [r7, #4]
 80003ec:	18d3      	adds	r3, r2, r3
 80003ee:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 80003f0:	210c      	movs	r1, #12
 80003f2:	187b      	adds	r3, r7, r1
 80003f4:	881b      	ldrh	r3, [r3, #0]
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d013      	beq.n	8000422 <DisplayInit+0xae>
            ms = *addr++;
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	1c5a      	adds	r2, r3, #1
 80003fe:	607a      	str	r2, [r7, #4]
 8000400:	781a      	ldrb	r2, [r3, #0]
 8000402:	187b      	adds	r3, r7, r1
 8000404:	801a      	strh	r2, [r3, #0]
            if(ms == 255) ms = 500;
 8000406:	187b      	adds	r3, r7, r1
 8000408:	881b      	ldrh	r3, [r3, #0]
 800040a:	2bff      	cmp	r3, #255	; 0xff
 800040c:	d103      	bne.n	8000416 <DisplayInit+0xa2>
 800040e:	187b      	adds	r3, r7, r1
 8000410:	22fa      	movs	r2, #250	; 0xfa
 8000412:	0052      	lsls	r2, r2, #1
 8000414:	801a      	strh	r2, [r3, #0]
            HAL_Delay(ms);
 8000416:	230c      	movs	r3, #12
 8000418:	18fb      	adds	r3, r7, r3
 800041a:	881b      	ldrh	r3, [r3, #0]
 800041c:	0018      	movs	r0, r3
 800041e:	f000 fe27 	bl	8001070 <HAL_Delay>
    while(numCommands--) {
 8000422:	220f      	movs	r2, #15
 8000424:	18bb      	adds	r3, r7, r2
 8000426:	781b      	ldrb	r3, [r3, #0]
 8000428:	18ba      	adds	r2, r7, r2
 800042a:	1e59      	subs	r1, r3, #1
 800042c:	7011      	strb	r1, [r2, #0]
 800042e:	2b00      	cmp	r3, #0
 8000430:	d1ac      	bne.n	800038c <DisplayInit+0x18>
        }
    }
}
 8000432:	46c0      	nop			; (mov r8, r8)
 8000434:	46c0      	nop			; (mov r8, r8)
 8000436:	46bd      	mov	sp, r7
 8000438:	b005      	add	sp, #20
 800043a:	bd90      	pop	{r4, r7, pc}

0800043c <ST7735_SetAddressWindow>:

void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 800043c:	b5b0      	push	{r4, r5, r7, lr}
 800043e:	b084      	sub	sp, #16
 8000440:	af00      	add	r7, sp, #0
 8000442:	0005      	movs	r5, r0
 8000444:	000c      	movs	r4, r1
 8000446:	0010      	movs	r0, r2
 8000448:	0019      	movs	r1, r3
 800044a:	1dfb      	adds	r3, r7, #7
 800044c:	1c2a      	adds	r2, r5, #0
 800044e:	701a      	strb	r2, [r3, #0]
 8000450:	1dbb      	adds	r3, r7, #6
 8000452:	1c22      	adds	r2, r4, #0
 8000454:	701a      	strb	r2, [r3, #0]
 8000456:	1d7b      	adds	r3, r7, #5
 8000458:	1c02      	adds	r2, r0, #0
 800045a:	701a      	strb	r2, [r3, #0]
 800045c:	1d3b      	adds	r3, r7, #4
 800045e:	1c0a      	adds	r2, r1, #0
 8000460:	701a      	strb	r2, [r3, #0]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 8000462:	202a      	movs	r0, #42	; 0x2a
 8000464:	f7ff ff4e 	bl	8000304 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + _xstart, 0x00, x1 + _xstart };
 8000468:	210c      	movs	r1, #12
 800046a:	187b      	adds	r3, r7, r1
 800046c:	2200      	movs	r2, #0
 800046e:	701a      	strb	r2, [r3, #0]
 8000470:	4b1c      	ldr	r3, [pc, #112]	; (80004e4 <ST7735_SetAddressWindow+0xa8>)
 8000472:	781a      	ldrb	r2, [r3, #0]
 8000474:	1dfb      	adds	r3, r7, #7
 8000476:	781b      	ldrb	r3, [r3, #0]
 8000478:	18d3      	adds	r3, r2, r3
 800047a:	b2da      	uxtb	r2, r3
 800047c:	187b      	adds	r3, r7, r1
 800047e:	705a      	strb	r2, [r3, #1]
 8000480:	187b      	adds	r3, r7, r1
 8000482:	2200      	movs	r2, #0
 8000484:	709a      	strb	r2, [r3, #2]
 8000486:	4b17      	ldr	r3, [pc, #92]	; (80004e4 <ST7735_SetAddressWindow+0xa8>)
 8000488:	781a      	ldrb	r2, [r3, #0]
 800048a:	1d7b      	adds	r3, r7, #5
 800048c:	781b      	ldrb	r3, [r3, #0]
 800048e:	18d3      	adds	r3, r2, r3
 8000490:	b2da      	uxtb	r2, r3
 8000492:	187b      	adds	r3, r7, r1
 8000494:	70da      	strb	r2, [r3, #3]
    ST7735_WriteData(data, sizeof(data));
 8000496:	000c      	movs	r4, r1
 8000498:	187b      	adds	r3, r7, r1
 800049a:	2104      	movs	r1, #4
 800049c:	0018      	movs	r0, r3
 800049e:	f7ff ff4d 	bl	800033c <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 80004a2:	202b      	movs	r0, #43	; 0x2b
 80004a4:	f7ff ff2e 	bl	8000304 <ST7735_WriteCommand>
    data[1] = y0 + _ystart;
 80004a8:	4b0f      	ldr	r3, [pc, #60]	; (80004e8 <ST7735_SetAddressWindow+0xac>)
 80004aa:	781a      	ldrb	r2, [r3, #0]
 80004ac:	1dbb      	adds	r3, r7, #6
 80004ae:	781b      	ldrb	r3, [r3, #0]
 80004b0:	18d3      	adds	r3, r2, r3
 80004b2:	b2da      	uxtb	r2, r3
 80004b4:	0021      	movs	r1, r4
 80004b6:	187b      	adds	r3, r7, r1
 80004b8:	705a      	strb	r2, [r3, #1]
    data[3] = y1 + _ystart;
 80004ba:	4b0b      	ldr	r3, [pc, #44]	; (80004e8 <ST7735_SetAddressWindow+0xac>)
 80004bc:	781a      	ldrb	r2, [r3, #0]
 80004be:	1d3b      	adds	r3, r7, #4
 80004c0:	781b      	ldrb	r3, [r3, #0]
 80004c2:	18d3      	adds	r3, r2, r3
 80004c4:	b2da      	uxtb	r2, r3
 80004c6:	187b      	adds	r3, r7, r1
 80004c8:	70da      	strb	r2, [r3, #3]
    ST7735_WriteData(data, sizeof(data));
 80004ca:	187b      	adds	r3, r7, r1
 80004cc:	2104      	movs	r1, #4
 80004ce:	0018      	movs	r0, r3
 80004d0:	f7ff ff34 	bl	800033c <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 80004d4:	202c      	movs	r0, #44	; 0x2c
 80004d6:	f7ff ff15 	bl	8000304 <ST7735_WriteCommand>
}
 80004da:	46c0      	nop			; (mov r8, r8)
 80004dc:	46bd      	mov	sp, r7
 80004de:	b004      	add	sp, #16
 80004e0:	bdb0      	pop	{r4, r5, r7, pc}
 80004e2:	46c0      	nop			; (mov r8, r8)
 80004e4:	2000003f 	.word	0x2000003f
 80004e8:	20000040 	.word	0x20000040

080004ec <ST7735_Init>:

void ST7735_Init(uint8_t rotation)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b082      	sub	sp, #8
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	0002      	movs	r2, r0
 80004f4:	1dfb      	adds	r3, r7, #7
 80004f6:	701a      	strb	r2, [r3, #0]
    ST7735_Select();
 80004f8:	f7ff fed2 	bl	80002a0 <ST7735_Select>
    ST7735_Reset();
 80004fc:	f7ff feec 	bl	80002d8 <ST7735_Reset>
    DisplayInit(init_cmds1);
 8000500:	4b0e      	ldr	r3, [pc, #56]	; (800053c <ST7735_Init+0x50>)
 8000502:	0018      	movs	r0, r3
 8000504:	f7ff ff36 	bl	8000374 <DisplayInit>
    DisplayInit(init_cmds2);
 8000508:	4b0d      	ldr	r3, [pc, #52]	; (8000540 <ST7735_Init+0x54>)
 800050a:	0018      	movs	r0, r3
 800050c:	f7ff ff32 	bl	8000374 <DisplayInit>
    DisplayInit(init_cmds3);
 8000510:	4b0c      	ldr	r3, [pc, #48]	; (8000544 <ST7735_Init+0x58>)
 8000512:	0018      	movs	r0, r3
 8000514:	f7ff ff2e 	bl	8000374 <DisplayInit>

#elif ST7735_IS_128X128
    _colstart = 2;
    _rowstart = 3;
#else
    _colstart = 0;
 8000518:	4b0b      	ldr	r3, [pc, #44]	; (8000548 <ST7735_Init+0x5c>)
 800051a:	2200      	movs	r2, #0
 800051c:	701a      	strb	r2, [r3, #0]
    _rowstart = 0;
 800051e:	4b0b      	ldr	r3, [pc, #44]	; (800054c <ST7735_Init+0x60>)
 8000520:	2200      	movs	r2, #0
 8000522:	701a      	strb	r2, [r3, #0]
#endif
    ST7735_SetRotation (rotation);
 8000524:	1dfb      	adds	r3, r7, #7
 8000526:	781b      	ldrb	r3, [r3, #0]
 8000528:	0018      	movs	r0, r3
 800052a:	f000 f811 	bl	8000550 <ST7735_SetRotation>
    ST7735_Unselect();
 800052e:	f7ff fec5 	bl	80002bc <ST7735_Unselect>

}
 8000532:	46c0      	nop			; (mov r8, r8)
 8000534:	46bd      	mov	sp, r7
 8000536:	b002      	add	sp, #8
 8000538:	bd80      	pop	{r7, pc}
 800053a:	46c0      	nop			; (mov r8, r8)
 800053c:	080029e4 	.word	0x080029e4
 8000540:	08002a1c 	.word	0x08002a1c
 8000544:	08002a2c 	.word	0x08002a2c
 8000548:	2000003d 	.word	0x2000003d
 800054c:	2000003e 	.word	0x2000003e

08000550 <ST7735_SetRotation>:

void ST7735_SetRotation(uint8_t m)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b084      	sub	sp, #16
 8000554:	af00      	add	r7, sp, #0
 8000556:	0002      	movs	r2, r0
 8000558:	1dfb      	adds	r3, r7, #7
 800055a:	701a      	strb	r2, [r3, #0]

  uint8_t madctl = 0;
 800055c:	230f      	movs	r3, #15
 800055e:	18fb      	adds	r3, r7, r3
 8000560:	2200      	movs	r2, #0
 8000562:	701a      	strb	r2, [r3, #0]

  rotation = m % 4; // can't be higher than 3
 8000564:	1dfb      	adds	r3, r7, #7
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	2203      	movs	r2, #3
 800056a:	4013      	ands	r3, r2
 800056c:	b2da      	uxtb	r2, r3
 800056e:	4b36      	ldr	r3, [pc, #216]	; (8000648 <ST7735_SetRotation+0xf8>)
 8000570:	701a      	strb	r2, [r3, #0]

  switch (rotation)
 8000572:	4b35      	ldr	r3, [pc, #212]	; (8000648 <ST7735_SetRotation+0xf8>)
 8000574:	781b      	ldrb	r3, [r3, #0]
 8000576:	2b03      	cmp	r3, #3
 8000578:	d041      	beq.n	80005fe <ST7735_SetRotation+0xae>
 800057a:	dc53      	bgt.n	8000624 <ST7735_SetRotation+0xd4>
 800057c:	2b02      	cmp	r3, #2
 800057e:	d02b      	beq.n	80005d8 <ST7735_SetRotation+0x88>
 8000580:	dc50      	bgt.n	8000624 <ST7735_SetRotation+0xd4>
 8000582:	2b00      	cmp	r3, #0
 8000584:	d002      	beq.n	800058c <ST7735_SetRotation+0x3c>
 8000586:	2b01      	cmp	r3, #1
 8000588:	d013      	beq.n	80005b2 <ST7735_SetRotation+0x62>
 800058a:	e04b      	b.n	8000624 <ST7735_SetRotation+0xd4>
  {
  case 0:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_RGB;
 800058c:	230f      	movs	r3, #15
 800058e:	18fb      	adds	r3, r7, r3
 8000590:	22c0      	movs	r2, #192	; 0xc0
 8000592:	701a      	strb	r2, [r3, #0]
      _height = ST7735_HEIGHT;
 8000594:	4b2d      	ldr	r3, [pc, #180]	; (800064c <ST7735_SetRotation+0xfc>)
 8000596:	22a0      	movs	r2, #160	; 0xa0
 8000598:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 800059a:	4b2d      	ldr	r3, [pc, #180]	; (8000650 <ST7735_SetRotation+0x100>)
 800059c:	2280      	movs	r2, #128	; 0x80
 800059e:	801a      	strh	r2, [r3, #0]
      _xstart = _colstart;
 80005a0:	4b2c      	ldr	r3, [pc, #176]	; (8000654 <ST7735_SetRotation+0x104>)
 80005a2:	781a      	ldrb	r2, [r3, #0]
 80005a4:	4b2c      	ldr	r3, [pc, #176]	; (8000658 <ST7735_SetRotation+0x108>)
 80005a6:	701a      	strb	r2, [r3, #0]
      _ystart = _rowstart;
 80005a8:	4b2c      	ldr	r3, [pc, #176]	; (800065c <ST7735_SetRotation+0x10c>)
 80005aa:	781a      	ldrb	r2, [r3, #0]
 80005ac:	4b2c      	ldr	r3, [pc, #176]	; (8000660 <ST7735_SetRotation+0x110>)
 80005ae:	701a      	strb	r2, [r3, #0]
#endif
    break;
 80005b0:	e038      	b.n	8000624 <ST7735_SetRotation+0xd4>
  case 1:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 80005b2:	230f      	movs	r3, #15
 80005b4:	18fb      	adds	r3, r7, r3
 80005b6:	22a0      	movs	r2, #160	; 0xa0
 80005b8:	701a      	strb	r2, [r3, #0]
      _width = ST7735_HEIGHT;
 80005ba:	4b25      	ldr	r3, [pc, #148]	; (8000650 <ST7735_SetRotation+0x100>)
 80005bc:	22a0      	movs	r2, #160	; 0xa0
 80005be:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 80005c0:	4b22      	ldr	r3, [pc, #136]	; (800064c <ST7735_SetRotation+0xfc>)
 80005c2:	2280      	movs	r2, #128	; 0x80
 80005c4:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 80005c6:	4b23      	ldr	r3, [pc, #140]	; (8000654 <ST7735_SetRotation+0x104>)
 80005c8:	781a      	ldrb	r2, [r3, #0]
 80005ca:	4b25      	ldr	r3, [pc, #148]	; (8000660 <ST7735_SetRotation+0x110>)
 80005cc:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 80005ce:	4b23      	ldr	r3, [pc, #140]	; (800065c <ST7735_SetRotation+0x10c>)
 80005d0:	781a      	ldrb	r2, [r3, #0]
 80005d2:	4b21      	ldr	r3, [pc, #132]	; (8000658 <ST7735_SetRotation+0x108>)
 80005d4:	701a      	strb	r2, [r3, #0]
#endif
    break;
 80005d6:	e025      	b.n	8000624 <ST7735_SetRotation+0xd4>
  case 2:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_RGB;
 80005d8:	230f      	movs	r3, #15
 80005da:	18fb      	adds	r3, r7, r3
 80005dc:	2200      	movs	r2, #0
 80005de:	701a      	strb	r2, [r3, #0]
      _height = ST7735_HEIGHT;
 80005e0:	4b1a      	ldr	r3, [pc, #104]	; (800064c <ST7735_SetRotation+0xfc>)
 80005e2:	22a0      	movs	r2, #160	; 0xa0
 80005e4:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 80005e6:	4b1a      	ldr	r3, [pc, #104]	; (8000650 <ST7735_SetRotation+0x100>)
 80005e8:	2280      	movs	r2, #128	; 0x80
 80005ea:	801a      	strh	r2, [r3, #0]
    _xstart = _colstart;
 80005ec:	4b19      	ldr	r3, [pc, #100]	; (8000654 <ST7735_SetRotation+0x104>)
 80005ee:	781a      	ldrb	r2, [r3, #0]
 80005f0:	4b19      	ldr	r3, [pc, #100]	; (8000658 <ST7735_SetRotation+0x108>)
 80005f2:	701a      	strb	r2, [r3, #0]
    _ystart = _rowstart;
 80005f4:	4b19      	ldr	r3, [pc, #100]	; (800065c <ST7735_SetRotation+0x10c>)
 80005f6:	781a      	ldrb	r2, [r3, #0]
 80005f8:	4b19      	ldr	r3, [pc, #100]	; (8000660 <ST7735_SetRotation+0x110>)
 80005fa:	701a      	strb	r2, [r3, #0]
#endif
    break;
 80005fc:	e012      	b.n	8000624 <ST7735_SetRotation+0xd4>
  case 3:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 80005fe:	230f      	movs	r3, #15
 8000600:	18fb      	adds	r3, r7, r3
 8000602:	2260      	movs	r2, #96	; 0x60
 8000604:	701a      	strb	r2, [r3, #0]
      _width = ST7735_HEIGHT;
 8000606:	4b12      	ldr	r3, [pc, #72]	; (8000650 <ST7735_SetRotation+0x100>)
 8000608:	22a0      	movs	r2, #160	; 0xa0
 800060a:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 800060c:	4b0f      	ldr	r3, [pc, #60]	; (800064c <ST7735_SetRotation+0xfc>)
 800060e:	2280      	movs	r2, #128	; 0x80
 8000610:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 8000612:	4b10      	ldr	r3, [pc, #64]	; (8000654 <ST7735_SetRotation+0x104>)
 8000614:	781a      	ldrb	r2, [r3, #0]
 8000616:	4b12      	ldr	r3, [pc, #72]	; (8000660 <ST7735_SetRotation+0x110>)
 8000618:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 800061a:	4b10      	ldr	r3, [pc, #64]	; (800065c <ST7735_SetRotation+0x10c>)
 800061c:	781a      	ldrb	r2, [r3, #0]
 800061e:	4b0e      	ldr	r3, [pc, #56]	; (8000658 <ST7735_SetRotation+0x108>)
 8000620:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8000622:	46c0      	nop			; (mov r8, r8)
  }
  ST7735_Select();
 8000624:	f7ff fe3c 	bl	80002a0 <ST7735_Select>
  ST7735_WriteCommand(ST7735_MADCTL);
 8000628:	2036      	movs	r0, #54	; 0x36
 800062a:	f7ff fe6b 	bl	8000304 <ST7735_WriteCommand>
  ST7735_WriteData(&madctl,1);
 800062e:	230f      	movs	r3, #15
 8000630:	18fb      	adds	r3, r7, r3
 8000632:	2101      	movs	r1, #1
 8000634:	0018      	movs	r0, r3
 8000636:	f7ff fe81 	bl	800033c <ST7735_WriteData>
  ST7735_Unselect();
 800063a:	f7ff fe3f 	bl	80002bc <ST7735_Unselect>
}
 800063e:	46c0      	nop			; (mov r8, r8)
 8000640:	46bd      	mov	sp, r7
 8000642:	b004      	add	sp, #16
 8000644:	bd80      	pop	{r7, pc}
 8000646:	46c0      	nop			; (mov r8, r8)
 8000648:	2000003c 	.word	0x2000003c
 800064c:	2000003a 	.word	0x2000003a
 8000650:	20000038 	.word	0x20000038
 8000654:	2000003d 	.word	0x2000003d
 8000658:	2000003f 	.word	0x2000003f
 800065c:	2000003e 	.word	0x2000003e
 8000660:	20000040 	.word	0x20000040

08000664 <ST7735_WriteChar>:
    ST7735_WriteData(data, sizeof(data));

    ST7735_Unselect();
}

void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 8000664:	b082      	sub	sp, #8
 8000666:	b5b0      	push	{r4, r5, r7, lr}
 8000668:	b088      	sub	sp, #32
 800066a:	af00      	add	r7, sp, #0
 800066c:	0004      	movs	r4, r0
 800066e:	0008      	movs	r0, r1
 8000670:	0011      	movs	r1, r2
 8000672:	2204      	movs	r2, #4
 8000674:	2530      	movs	r5, #48	; 0x30
 8000676:	1952      	adds	r2, r2, r5
 8000678:	19d2      	adds	r2, r2, r7
 800067a:	6013      	str	r3, [r2, #0]
 800067c:	1dbb      	adds	r3, r7, #6
 800067e:	1c22      	adds	r2, r4, #0
 8000680:	801a      	strh	r2, [r3, #0]
 8000682:	1d3b      	adds	r3, r7, #4
 8000684:	1c02      	adds	r2, r0, #0
 8000686:	801a      	strh	r2, [r3, #0]
 8000688:	1cfb      	adds	r3, r7, #3
 800068a:	1c0a      	adds	r2, r1, #0
 800068c:	701a      	strb	r2, [r3, #0]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 800068e:	1dbb      	adds	r3, r7, #6
 8000690:	881b      	ldrh	r3, [r3, #0]
 8000692:	b2d8      	uxtb	r0, r3
 8000694:	1d3b      	adds	r3, r7, #4
 8000696:	881b      	ldrh	r3, [r3, #0]
 8000698:	b2d9      	uxtb	r1, r3
 800069a:	1dbb      	adds	r3, r7, #6
 800069c:	881b      	ldrh	r3, [r3, #0]
 800069e:	b2da      	uxtb	r2, r3
 80006a0:	2304      	movs	r3, #4
 80006a2:	195b      	adds	r3, r3, r5
 80006a4:	19db      	adds	r3, r3, r7
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	18d3      	adds	r3, r2, r3
 80006aa:	b2db      	uxtb	r3, r3
 80006ac:	3b01      	subs	r3, #1
 80006ae:	b2dc      	uxtb	r4, r3
 80006b0:	1d3b      	adds	r3, r7, #4
 80006b2:	881b      	ldrh	r3, [r3, #0]
 80006b4:	b2da      	uxtb	r2, r3
 80006b6:	2304      	movs	r3, #4
 80006b8:	195b      	adds	r3, r3, r5
 80006ba:	19db      	adds	r3, r3, r7
 80006bc:	785b      	ldrb	r3, [r3, #1]
 80006be:	18d3      	adds	r3, r2, r3
 80006c0:	b2db      	uxtb	r3, r3
 80006c2:	3b01      	subs	r3, #1
 80006c4:	b2db      	uxtb	r3, r3
 80006c6:	0022      	movs	r2, r4
 80006c8:	f7ff feb8 	bl	800043c <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 80006cc:	2300      	movs	r3, #0
 80006ce:	61fb      	str	r3, [r7, #28]
 80006d0:	e053      	b.n	800077a <ST7735_WriteChar+0x116>
        b = font.data[(ch - 32) * font.height + i];
 80006d2:	2304      	movs	r3, #4
 80006d4:	2030      	movs	r0, #48	; 0x30
 80006d6:	181b      	adds	r3, r3, r0
 80006d8:	19db      	adds	r3, r3, r7
 80006da:	685a      	ldr	r2, [r3, #4]
 80006dc:	1cfb      	adds	r3, r7, #3
 80006de:	781b      	ldrb	r3, [r3, #0]
 80006e0:	3b20      	subs	r3, #32
 80006e2:	2104      	movs	r1, #4
 80006e4:	1809      	adds	r1, r1, r0
 80006e6:	19c9      	adds	r1, r1, r7
 80006e8:	7849      	ldrb	r1, [r1, #1]
 80006ea:	434b      	muls	r3, r1
 80006ec:	0019      	movs	r1, r3
 80006ee:	69fb      	ldr	r3, [r7, #28]
 80006f0:	18cb      	adds	r3, r1, r3
 80006f2:	005b      	lsls	r3, r3, #1
 80006f4:	18d3      	adds	r3, r2, r3
 80006f6:	881b      	ldrh	r3, [r3, #0]
 80006f8:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 80006fa:	2300      	movs	r3, #0
 80006fc:	61bb      	str	r3, [r7, #24]
 80006fe:	e030      	b.n	8000762 <ST7735_WriteChar+0xfe>
            if((b << j) & 0x8000)  {
 8000700:	697a      	ldr	r2, [r7, #20]
 8000702:	69bb      	ldr	r3, [r7, #24]
 8000704:	409a      	lsls	r2, r3
 8000706:	2380      	movs	r3, #128	; 0x80
 8000708:	021b      	lsls	r3, r3, #8
 800070a:	4013      	ands	r3, r2
 800070c:	d013      	beq.n	8000736 <ST7735_WriteChar+0xd2>
                uint8_t data[] = { color >> 8, color & 0xFF };
 800070e:	203c      	movs	r0, #60	; 0x3c
 8000710:	183b      	adds	r3, r7, r0
 8000712:	881b      	ldrh	r3, [r3, #0]
 8000714:	0a1b      	lsrs	r3, r3, #8
 8000716:	b29b      	uxth	r3, r3
 8000718:	b2da      	uxtb	r2, r3
 800071a:	2110      	movs	r1, #16
 800071c:	187b      	adds	r3, r7, r1
 800071e:	701a      	strb	r2, [r3, #0]
 8000720:	183b      	adds	r3, r7, r0
 8000722:	881b      	ldrh	r3, [r3, #0]
 8000724:	b2da      	uxtb	r2, r3
 8000726:	187b      	adds	r3, r7, r1
 8000728:	705a      	strb	r2, [r3, #1]
                ST7735_WriteData(data, sizeof(data));
 800072a:	187b      	adds	r3, r7, r1
 800072c:	2102      	movs	r1, #2
 800072e:	0018      	movs	r0, r3
 8000730:	f7ff fe04 	bl	800033c <ST7735_WriteData>
 8000734:	e012      	b.n	800075c <ST7735_WriteChar+0xf8>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 8000736:	2040      	movs	r0, #64	; 0x40
 8000738:	183b      	adds	r3, r7, r0
 800073a:	881b      	ldrh	r3, [r3, #0]
 800073c:	0a1b      	lsrs	r3, r3, #8
 800073e:	b29b      	uxth	r3, r3
 8000740:	b2da      	uxtb	r2, r3
 8000742:	210c      	movs	r1, #12
 8000744:	187b      	adds	r3, r7, r1
 8000746:	701a      	strb	r2, [r3, #0]
 8000748:	183b      	adds	r3, r7, r0
 800074a:	881b      	ldrh	r3, [r3, #0]
 800074c:	b2da      	uxtb	r2, r3
 800074e:	187b      	adds	r3, r7, r1
 8000750:	705a      	strb	r2, [r3, #1]
                ST7735_WriteData(data, sizeof(data));
 8000752:	187b      	adds	r3, r7, r1
 8000754:	2102      	movs	r1, #2
 8000756:	0018      	movs	r0, r3
 8000758:	f7ff fdf0 	bl	800033c <ST7735_WriteData>
        for(j = 0; j < font.width; j++) {
 800075c:	69bb      	ldr	r3, [r7, #24]
 800075e:	3301      	adds	r3, #1
 8000760:	61bb      	str	r3, [r7, #24]
 8000762:	2304      	movs	r3, #4
 8000764:	2230      	movs	r2, #48	; 0x30
 8000766:	189b      	adds	r3, r3, r2
 8000768:	19db      	adds	r3, r3, r7
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	001a      	movs	r2, r3
 800076e:	69bb      	ldr	r3, [r7, #24]
 8000770:	4293      	cmp	r3, r2
 8000772:	d3c5      	bcc.n	8000700 <ST7735_WriteChar+0x9c>
    for(i = 0; i < font.height; i++) {
 8000774:	69fb      	ldr	r3, [r7, #28]
 8000776:	3301      	adds	r3, #1
 8000778:	61fb      	str	r3, [r7, #28]
 800077a:	2304      	movs	r3, #4
 800077c:	2230      	movs	r2, #48	; 0x30
 800077e:	189b      	adds	r3, r3, r2
 8000780:	19db      	adds	r3, r3, r7
 8000782:	785b      	ldrb	r3, [r3, #1]
 8000784:	001a      	movs	r2, r3
 8000786:	69fb      	ldr	r3, [r7, #28]
 8000788:	4293      	cmp	r3, r2
 800078a:	d3a2      	bcc.n	80006d2 <ST7735_WriteChar+0x6e>
            }
        }
    }
}
 800078c:	46c0      	nop			; (mov r8, r8)
 800078e:	46c0      	nop			; (mov r8, r8)
 8000790:	46bd      	mov	sp, r7
 8000792:	b008      	add	sp, #32
 8000794:	bcb0      	pop	{r4, r5, r7}
 8000796:	bc08      	pop	{r3}
 8000798:	b002      	add	sp, #8
 800079a:	4718      	bx	r3

0800079c <ST7735_WriteString>:

void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 800079c:	b082      	sub	sp, #8
 800079e:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007a0:	b087      	sub	sp, #28
 80007a2:	af04      	add	r7, sp, #16
 80007a4:	603a      	str	r2, [r7, #0]
 80007a6:	2204      	movs	r2, #4
 80007a8:	2418      	movs	r4, #24
 80007aa:	1912      	adds	r2, r2, r4
 80007ac:	2408      	movs	r4, #8
 80007ae:	46a4      	mov	ip, r4
 80007b0:	44bc      	add	ip, r7
 80007b2:	4462      	add	r2, ip
 80007b4:	6013      	str	r3, [r2, #0]
 80007b6:	1dbb      	adds	r3, r7, #6
 80007b8:	1c02      	adds	r2, r0, #0
 80007ba:	801a      	strh	r2, [r3, #0]
 80007bc:	1d3b      	adds	r3, r7, #4
 80007be:	1c0a      	adds	r2, r1, #0
 80007c0:	801a      	strh	r2, [r3, #0]
    ST7735_Select();
 80007c2:	f7ff fd6d 	bl	80002a0 <ST7735_Select>

    while(*str) {
 80007c6:	e067      	b.n	8000898 <ST7735_WriteString+0xfc>
        if(x + font.width >= _width) {
 80007c8:	1dbb      	adds	r3, r7, #6
 80007ca:	881b      	ldrh	r3, [r3, #0]
 80007cc:	2204      	movs	r2, #4
 80007ce:	2118      	movs	r1, #24
 80007d0:	1852      	adds	r2, r2, r1
 80007d2:	2008      	movs	r0, #8
 80007d4:	4684      	mov	ip, r0
 80007d6:	44bc      	add	ip, r7
 80007d8:	4462      	add	r2, ip
 80007da:	7812      	ldrb	r2, [r2, #0]
 80007dc:	189b      	adds	r3, r3, r2
 80007de:	4a36      	ldr	r2, [pc, #216]	; (80008b8 <ST7735_WriteString+0x11c>)
 80007e0:	2000      	movs	r0, #0
 80007e2:	5e12      	ldrsh	r2, [r2, r0]
 80007e4:	4293      	cmp	r3, r2
 80007e6:	db27      	blt.n	8000838 <ST7735_WriteString+0x9c>
            x = 0;
 80007e8:	1dbb      	adds	r3, r7, #6
 80007ea:	2200      	movs	r2, #0
 80007ec:	801a      	strh	r2, [r3, #0]
            y += font.height;
 80007ee:	2304      	movs	r3, #4
 80007f0:	0008      	movs	r0, r1
 80007f2:	185b      	adds	r3, r3, r1
 80007f4:	2208      	movs	r2, #8
 80007f6:	4694      	mov	ip, r2
 80007f8:	44bc      	add	ip, r7
 80007fa:	4463      	add	r3, ip
 80007fc:	785b      	ldrb	r3, [r3, #1]
 80007fe:	b299      	uxth	r1, r3
 8000800:	1d3b      	adds	r3, r7, #4
 8000802:	1d3a      	adds	r2, r7, #4
 8000804:	8812      	ldrh	r2, [r2, #0]
 8000806:	188a      	adds	r2, r1, r2
 8000808:	801a      	strh	r2, [r3, #0]
            if(y + font.height >= _height) {
 800080a:	1d3b      	adds	r3, r7, #4
 800080c:	881b      	ldrh	r3, [r3, #0]
 800080e:	2204      	movs	r2, #4
 8000810:	1812      	adds	r2, r2, r0
 8000812:	2108      	movs	r1, #8
 8000814:	468c      	mov	ip, r1
 8000816:	44bc      	add	ip, r7
 8000818:	4462      	add	r2, ip
 800081a:	7852      	ldrb	r2, [r2, #1]
 800081c:	189b      	adds	r3, r3, r2
 800081e:	4a27      	ldr	r2, [pc, #156]	; (80008bc <ST7735_WriteString+0x120>)
 8000820:	2100      	movs	r1, #0
 8000822:	5e52      	ldrsh	r2, [r2, r1]
 8000824:	4293      	cmp	r3, r2
 8000826:	da3c      	bge.n	80008a2 <ST7735_WriteString+0x106>
                break;
            }

            if(*str == ' ') {
 8000828:	683b      	ldr	r3, [r7, #0]
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	2b20      	cmp	r3, #32
 800082e:	d103      	bne.n	8000838 <ST7735_WriteString+0x9c>
                // skip spaces in the beginning of the new line
                str++;
 8000830:	683b      	ldr	r3, [r7, #0]
 8000832:	3301      	adds	r3, #1
 8000834:	603b      	str	r3, [r7, #0]
                continue;
 8000836:	e02f      	b.n	8000898 <ST7735_WriteString+0xfc>
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 8000838:	683b      	ldr	r3, [r7, #0]
 800083a:	781d      	ldrb	r5, [r3, #0]
 800083c:	2304      	movs	r3, #4
 800083e:	2618      	movs	r6, #24
 8000840:	199b      	adds	r3, r3, r6
 8000842:	2208      	movs	r2, #8
 8000844:	4694      	mov	ip, r2
 8000846:	44bc      	add	ip, r7
 8000848:	4463      	add	r3, ip
 800084a:	1d3a      	adds	r2, r7, #4
 800084c:	8814      	ldrh	r4, [r2, #0]
 800084e:	1dba      	adds	r2, r7, #6
 8000850:	8810      	ldrh	r0, [r2, #0]
 8000852:	2228      	movs	r2, #40	; 0x28
 8000854:	2108      	movs	r1, #8
 8000856:	1852      	adds	r2, r2, r1
 8000858:	19d2      	adds	r2, r2, r7
 800085a:	8812      	ldrh	r2, [r2, #0]
 800085c:	9202      	str	r2, [sp, #8]
 800085e:	2224      	movs	r2, #36	; 0x24
 8000860:	1852      	adds	r2, r2, r1
 8000862:	19d2      	adds	r2, r2, r7
 8000864:	8812      	ldrh	r2, [r2, #0]
 8000866:	9201      	str	r2, [sp, #4]
 8000868:	466a      	mov	r2, sp
 800086a:	6859      	ldr	r1, [r3, #4]
 800086c:	6011      	str	r1, [r2, #0]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	002a      	movs	r2, r5
 8000872:	0021      	movs	r1, r4
 8000874:	f7ff fef6 	bl	8000664 <ST7735_WriteChar>
        x += font.width;
 8000878:	2304      	movs	r3, #4
 800087a:	199b      	adds	r3, r3, r6
 800087c:	2208      	movs	r2, #8
 800087e:	4694      	mov	ip, r2
 8000880:	44bc      	add	ip, r7
 8000882:	4463      	add	r3, ip
 8000884:	781b      	ldrb	r3, [r3, #0]
 8000886:	b299      	uxth	r1, r3
 8000888:	1dbb      	adds	r3, r7, #6
 800088a:	1dba      	adds	r2, r7, #6
 800088c:	8812      	ldrh	r2, [r2, #0]
 800088e:	188a      	adds	r2, r1, r2
 8000890:	801a      	strh	r2, [r3, #0]
        str++;
 8000892:	683b      	ldr	r3, [r7, #0]
 8000894:	3301      	adds	r3, #1
 8000896:	603b      	str	r3, [r7, #0]
    while(*str) {
 8000898:	683b      	ldr	r3, [r7, #0]
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	2b00      	cmp	r3, #0
 800089e:	d193      	bne.n	80007c8 <ST7735_WriteString+0x2c>
 80008a0:	e000      	b.n	80008a4 <ST7735_WriteString+0x108>
                break;
 80008a2:	46c0      	nop			; (mov r8, r8)
    }

    ST7735_Unselect();
 80008a4:	f7ff fd0a 	bl	80002bc <ST7735_Unselect>
}
 80008a8:	46c0      	nop			; (mov r8, r8)
 80008aa:	46bd      	mov	sp, r7
 80008ac:	b003      	add	sp, #12
 80008ae:	bcf0      	pop	{r4, r5, r6, r7}
 80008b0:	bc08      	pop	{r3}
 80008b2:	b002      	add	sp, #8
 80008b4:	4718      	bx	r3
 80008b6:	46c0      	nop			; (mov r8, r8)
 80008b8:	20000038 	.word	0x20000038
 80008bc:	2000003a 	.word	0x2000003a

080008c0 <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color)
{
 80008c0:	b5b0      	push	{r4, r5, r7, lr}
 80008c2:	b084      	sub	sp, #16
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	0005      	movs	r5, r0
 80008c8:	000c      	movs	r4, r1
 80008ca:	0010      	movs	r0, r2
 80008cc:	0019      	movs	r1, r3
 80008ce:	1dbb      	adds	r3, r7, #6
 80008d0:	1c2a      	adds	r2, r5, #0
 80008d2:	801a      	strh	r2, [r3, #0]
 80008d4:	1d3b      	adds	r3, r7, #4
 80008d6:	1c22      	adds	r2, r4, #0
 80008d8:	801a      	strh	r2, [r3, #0]
 80008da:	1cbb      	adds	r3, r7, #2
 80008dc:	1c02      	adds	r2, r0, #0
 80008de:	801a      	strh	r2, [r3, #0]
 80008e0:	003b      	movs	r3, r7
 80008e2:	1c0a      	adds	r2, r1, #0
 80008e4:	801a      	strh	r2, [r3, #0]
    if((x >= _width) || (y >= _height)) return;
 80008e6:	1dbb      	adds	r3, r7, #6
 80008e8:	881b      	ldrh	r3, [r3, #0]
 80008ea:	4a49      	ldr	r2, [pc, #292]	; (8000a10 <ST7735_FillRectangle+0x150>)
 80008ec:	2100      	movs	r1, #0
 80008ee:	5e52      	ldrsh	r2, [r2, r1]
 80008f0:	4293      	cmp	r3, r2
 80008f2:	db00      	blt.n	80008f6 <ST7735_FillRectangle+0x36>
 80008f4:	e087      	b.n	8000a06 <ST7735_FillRectangle+0x146>
 80008f6:	1d3b      	adds	r3, r7, #4
 80008f8:	881b      	ldrh	r3, [r3, #0]
 80008fa:	4a46      	ldr	r2, [pc, #280]	; (8000a14 <ST7735_FillRectangle+0x154>)
 80008fc:	2100      	movs	r1, #0
 80008fe:	5e52      	ldrsh	r2, [r2, r1]
 8000900:	4293      	cmp	r3, r2
 8000902:	db00      	blt.n	8000906 <ST7735_FillRectangle+0x46>
 8000904:	e07f      	b.n	8000a06 <ST7735_FillRectangle+0x146>
    if((x + w - 1) >= _width) w = _width - x;
 8000906:	1dbb      	adds	r3, r7, #6
 8000908:	881a      	ldrh	r2, [r3, #0]
 800090a:	1cbb      	adds	r3, r7, #2
 800090c:	881b      	ldrh	r3, [r3, #0]
 800090e:	18d3      	adds	r3, r2, r3
 8000910:	4a3f      	ldr	r2, [pc, #252]	; (8000a10 <ST7735_FillRectangle+0x150>)
 8000912:	2100      	movs	r1, #0
 8000914:	5e52      	ldrsh	r2, [r2, r1]
 8000916:	4293      	cmp	r3, r2
 8000918:	dd08      	ble.n	800092c <ST7735_FillRectangle+0x6c>
 800091a:	4b3d      	ldr	r3, [pc, #244]	; (8000a10 <ST7735_FillRectangle+0x150>)
 800091c:	2200      	movs	r2, #0
 800091e:	5e9b      	ldrsh	r3, [r3, r2]
 8000920:	b299      	uxth	r1, r3
 8000922:	1cbb      	adds	r3, r7, #2
 8000924:	1dba      	adds	r2, r7, #6
 8000926:	8812      	ldrh	r2, [r2, #0]
 8000928:	1a8a      	subs	r2, r1, r2
 800092a:	801a      	strh	r2, [r3, #0]
    if((y + h - 1) >= _height) h = _height - y;
 800092c:	1d3b      	adds	r3, r7, #4
 800092e:	881a      	ldrh	r2, [r3, #0]
 8000930:	003b      	movs	r3, r7
 8000932:	881b      	ldrh	r3, [r3, #0]
 8000934:	18d3      	adds	r3, r2, r3
 8000936:	4a37      	ldr	r2, [pc, #220]	; (8000a14 <ST7735_FillRectangle+0x154>)
 8000938:	2100      	movs	r1, #0
 800093a:	5e52      	ldrsh	r2, [r2, r1]
 800093c:	4293      	cmp	r3, r2
 800093e:	dd08      	ble.n	8000952 <ST7735_FillRectangle+0x92>
 8000940:	4b34      	ldr	r3, [pc, #208]	; (8000a14 <ST7735_FillRectangle+0x154>)
 8000942:	2200      	movs	r2, #0
 8000944:	5e9b      	ldrsh	r3, [r3, r2]
 8000946:	b299      	uxth	r1, r3
 8000948:	003b      	movs	r3, r7
 800094a:	1d3a      	adds	r2, r7, #4
 800094c:	8812      	ldrh	r2, [r2, #0]
 800094e:	1a8a      	subs	r2, r1, r2
 8000950:	801a      	strh	r2, [r3, #0]

    ST7735_Select();
 8000952:	f7ff fca5 	bl	80002a0 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8000956:	1dbb      	adds	r3, r7, #6
 8000958:	881b      	ldrh	r3, [r3, #0]
 800095a:	b2d8      	uxtb	r0, r3
 800095c:	1d3b      	adds	r3, r7, #4
 800095e:	881b      	ldrh	r3, [r3, #0]
 8000960:	b2d9      	uxtb	r1, r3
 8000962:	1dbb      	adds	r3, r7, #6
 8000964:	881b      	ldrh	r3, [r3, #0]
 8000966:	b2da      	uxtb	r2, r3
 8000968:	1cbb      	adds	r3, r7, #2
 800096a:	881b      	ldrh	r3, [r3, #0]
 800096c:	b2db      	uxtb	r3, r3
 800096e:	18d3      	adds	r3, r2, r3
 8000970:	b2db      	uxtb	r3, r3
 8000972:	3b01      	subs	r3, #1
 8000974:	b2dc      	uxtb	r4, r3
 8000976:	1d3b      	adds	r3, r7, #4
 8000978:	881b      	ldrh	r3, [r3, #0]
 800097a:	b2da      	uxtb	r2, r3
 800097c:	003b      	movs	r3, r7
 800097e:	881b      	ldrh	r3, [r3, #0]
 8000980:	b2db      	uxtb	r3, r3
 8000982:	18d3      	adds	r3, r2, r3
 8000984:	b2db      	uxtb	r3, r3
 8000986:	3b01      	subs	r3, #1
 8000988:	b2db      	uxtb	r3, r3
 800098a:	0022      	movs	r2, r4
 800098c:	f7ff fd56 	bl	800043c <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 8000990:	2120      	movs	r1, #32
 8000992:	187b      	adds	r3, r7, r1
 8000994:	881b      	ldrh	r3, [r3, #0]
 8000996:	0a1b      	lsrs	r3, r3, #8
 8000998:	b29b      	uxth	r3, r3
 800099a:	b2da      	uxtb	r2, r3
 800099c:	200c      	movs	r0, #12
 800099e:	183b      	adds	r3, r7, r0
 80009a0:	701a      	strb	r2, [r3, #0]
 80009a2:	187b      	adds	r3, r7, r1
 80009a4:	881b      	ldrh	r3, [r3, #0]
 80009a6:	b2da      	uxtb	r2, r3
 80009a8:	183b      	adds	r3, r7, r0
 80009aa:	705a      	strb	r2, [r3, #1]
    HAL_GPIO_WritePin(AD_PORT, AD_PIN, GPIO_PIN_SET);
 80009ac:	4b1a      	ldr	r3, [pc, #104]	; (8000a18 <ST7735_FillRectangle+0x158>)
 80009ae:	2201      	movs	r2, #1
 80009b0:	2102      	movs	r1, #2
 80009b2:	0018      	movs	r0, r3
 80009b4:	f000 ffda 	bl	800196c <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 80009b8:	1d3b      	adds	r3, r7, #4
 80009ba:	003a      	movs	r2, r7
 80009bc:	8812      	ldrh	r2, [r2, #0]
 80009be:	801a      	strh	r2, [r3, #0]
 80009c0:	e01a      	b.n	80009f8 <ST7735_FillRectangle+0x138>
        for(x = w; x > 0; x--) {
 80009c2:	1dbb      	adds	r3, r7, #6
 80009c4:	1cba      	adds	r2, r7, #2
 80009c6:	8812      	ldrh	r2, [r2, #0]
 80009c8:	801a      	strh	r2, [r3, #0]
 80009ca:	e00c      	b.n	80009e6 <ST7735_FillRectangle+0x126>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 80009cc:	2301      	movs	r3, #1
 80009ce:	425b      	negs	r3, r3
 80009d0:	220c      	movs	r2, #12
 80009d2:	18b9      	adds	r1, r7, r2
 80009d4:	4811      	ldr	r0, [pc, #68]	; (8000a1c <ST7735_FillRectangle+0x15c>)
 80009d6:	2202      	movs	r2, #2
 80009d8:	f001 fce2 	bl	80023a0 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 80009dc:	1dbb      	adds	r3, r7, #6
 80009de:	881a      	ldrh	r2, [r3, #0]
 80009e0:	1dbb      	adds	r3, r7, #6
 80009e2:	3a01      	subs	r2, #1
 80009e4:	801a      	strh	r2, [r3, #0]
 80009e6:	1dbb      	adds	r3, r7, #6
 80009e8:	881b      	ldrh	r3, [r3, #0]
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d1ee      	bne.n	80009cc <ST7735_FillRectangle+0x10c>
    for(y = h; y > 0; y--) {
 80009ee:	1d3b      	adds	r3, r7, #4
 80009f0:	881a      	ldrh	r2, [r3, #0]
 80009f2:	1d3b      	adds	r3, r7, #4
 80009f4:	3a01      	subs	r2, #1
 80009f6:	801a      	strh	r2, [r3, #0]
 80009f8:	1d3b      	adds	r3, r7, #4
 80009fa:	881b      	ldrh	r3, [r3, #0]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d1e0      	bne.n	80009c2 <ST7735_FillRectangle+0x102>
        }
    }

    ST7735_Unselect();
 8000a00:	f7ff fc5c 	bl	80002bc <ST7735_Unselect>
 8000a04:	e000      	b.n	8000a08 <ST7735_FillRectangle+0x148>
    if((x >= _width) || (y >= _height)) return;
 8000a06:	46c0      	nop			; (mov r8, r8)
}
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	b004      	add	sp, #16
 8000a0c:	bdb0      	pop	{r4, r5, r7, pc}
 8000a0e:	46c0      	nop			; (mov r8, r8)
 8000a10:	20000038 	.word	0x20000038
 8000a14:	2000003a 	.word	0x2000003a
 8000a18:	48000400 	.word	0x48000400
 8000a1c:	20000084 	.word	0x20000084

08000a20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b084      	sub	sp, #16
 8000a24:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a26:	f000 fabf 	bl	8000fa8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a2a:	f000 f885 	bl	8000b38 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a2e:	f000 f96f 	bl	8000d10 <MX_GPIO_Init>
  MX_ADC_Init();
 8000a32:	f000 f8d3 	bl	8000bdc <MX_ADC_Init>
  MX_SPI1_Init();
 8000a36:	f000 f92d 	bl	8000c94 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  ST7735_Init(0);
 8000a3a:	2000      	movs	r0, #0
 8000a3c:	f7ff fd56 	bl	80004ec <ST7735_Init>
  fillScreen(BLACK);
 8000a40:	2000      	movs	r0, #0
 8000a42:	f7ff fc11 	bl	8000268 <fillScreen>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

	  ST7735_SetRotation(0);
 8000a46:	2000      	movs	r0, #0
 8000a48:	f7ff fd82 	bl	8000550 <ST7735_SetRotation>
	  ST7735_WriteString(0, 0, "HELLO", Font_11x18, RED,BLACK);
 8000a4c:	4b33      	ldr	r3, [pc, #204]	; (8000b1c <main+0xfc>)
 8000a4e:	4834      	ldr	r0, [pc, #208]	; (8000b20 <main+0x100>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	9202      	str	r2, [sp, #8]
 8000a54:	22f8      	movs	r2, #248	; 0xf8
 8000a56:	0212      	lsls	r2, r2, #8
 8000a58:	9201      	str	r2, [sp, #4]
 8000a5a:	466a      	mov	r2, sp
 8000a5c:	6859      	ldr	r1, [r3, #4]
 8000a5e:	6011      	str	r1, [r2, #0]
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	0002      	movs	r2, r0
 8000a64:	2100      	movs	r1, #0
 8000a66:	2000      	movs	r0, #0
 8000a68:	f7ff fe98 	bl	800079c <ST7735_WriteString>
	  HAL_Delay(1000);
 8000a6c:	23fa      	movs	r3, #250	; 0xfa
 8000a6e:	009b      	lsls	r3, r3, #2
 8000a70:	0018      	movs	r0, r3
 8000a72:	f000 fafd 	bl	8001070 <HAL_Delay>
	  fillScreen(BLACK);
 8000a76:	2000      	movs	r0, #0
 8000a78:	f7ff fbf6 	bl	8000268 <fillScreen>

	  ST7735_SetRotation(1);
 8000a7c:	2001      	movs	r0, #1
 8000a7e:	f7ff fd67 	bl	8000550 <ST7735_SetRotation>
	  ST7735_WriteString(0, 0, "WORLD", Font_11x18, GREEN,BLACK);
 8000a82:	4b26      	ldr	r3, [pc, #152]	; (8000b1c <main+0xfc>)
 8000a84:	4827      	ldr	r0, [pc, #156]	; (8000b24 <main+0x104>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	9202      	str	r2, [sp, #8]
 8000a8a:	22fc      	movs	r2, #252	; 0xfc
 8000a8c:	00d2      	lsls	r2, r2, #3
 8000a8e:	9201      	str	r2, [sp, #4]
 8000a90:	466a      	mov	r2, sp
 8000a92:	6859      	ldr	r1, [r3, #4]
 8000a94:	6011      	str	r1, [r2, #0]
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	0002      	movs	r2, r0
 8000a9a:	2100      	movs	r1, #0
 8000a9c:	2000      	movs	r0, #0
 8000a9e:	f7ff fe7d 	bl	800079c <ST7735_WriteString>
	  HAL_Delay(1000);
 8000aa2:	23fa      	movs	r3, #250	; 0xfa
 8000aa4:	009b      	lsls	r3, r3, #2
 8000aa6:	0018      	movs	r0, r3
 8000aa8:	f000 fae2 	bl	8001070 <HAL_Delay>
	  fillScreen(BLACK);
 8000aac:	2000      	movs	r0, #0
 8000aae:	f7ff fbdb 	bl	8000268 <fillScreen>

	  ST7735_SetRotation(2);
 8000ab2:	2002      	movs	r0, #2
 8000ab4:	f7ff fd4c 	bl	8000550 <ST7735_SetRotation>
	  ST7735_WriteString(0, 0, "FROM", Font_11x18, BLUE,BLACK);
 8000ab8:	4b18      	ldr	r3, [pc, #96]	; (8000b1c <main+0xfc>)
 8000aba:	481b      	ldr	r0, [pc, #108]	; (8000b28 <main+0x108>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	9202      	str	r2, [sp, #8]
 8000ac0:	221f      	movs	r2, #31
 8000ac2:	9201      	str	r2, [sp, #4]
 8000ac4:	466a      	mov	r2, sp
 8000ac6:	6859      	ldr	r1, [r3, #4]
 8000ac8:	6011      	str	r1, [r2, #0]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	0002      	movs	r2, r0
 8000ace:	2100      	movs	r1, #0
 8000ad0:	2000      	movs	r0, #0
 8000ad2:	f7ff fe63 	bl	800079c <ST7735_WriteString>
	  HAL_Delay(1000);
 8000ad6:	23fa      	movs	r3, #250	; 0xfa
 8000ad8:	009b      	lsls	r3, r3, #2
 8000ada:	0018      	movs	r0, r3
 8000adc:	f000 fac8 	bl	8001070 <HAL_Delay>
	  fillScreen(BLACK);
 8000ae0:	2000      	movs	r0, #0
 8000ae2:	f7ff fbc1 	bl	8000268 <fillScreen>

	  ST7735_SetRotation(3);
 8000ae6:	2003      	movs	r0, #3
 8000ae8:	f7ff fd32 	bl	8000550 <ST7735_SetRotation>
	  ST7735_WriteString(0, 0, "ControllersTech", Font_16x26, YELLOW,BLACK);
 8000aec:	4b0f      	ldr	r3, [pc, #60]	; (8000b2c <main+0x10c>)
 8000aee:	4810      	ldr	r0, [pc, #64]	; (8000b30 <main+0x110>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	9202      	str	r2, [sp, #8]
 8000af4:	4a0f      	ldr	r2, [pc, #60]	; (8000b34 <main+0x114>)
 8000af6:	9201      	str	r2, [sp, #4]
 8000af8:	466a      	mov	r2, sp
 8000afa:	6859      	ldr	r1, [r3, #4]
 8000afc:	6011      	str	r1, [r2, #0]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	0002      	movs	r2, r0
 8000b02:	2100      	movs	r1, #0
 8000b04:	2000      	movs	r0, #0
 8000b06:	f7ff fe49 	bl	800079c <ST7735_WriteString>
	  HAL_Delay(1000);
 8000b0a:	23fa      	movs	r3, #250	; 0xfa
 8000b0c:	009b      	lsls	r3, r3, #2
 8000b0e:	0018      	movs	r0, r3
 8000b10:	f000 faae 	bl	8001070 <HAL_Delay>
	  fillScreen(BLACK);
 8000b14:	2000      	movs	r0, #0
 8000b16:	f7ff fba7 	bl	8000268 <fillScreen>
	  ST7735_SetRotation(0);
 8000b1a:	e794      	b.n	8000a46 <main+0x26>
 8000b1c:	20000000 	.word	0x20000000
 8000b20:	080029bc 	.word	0x080029bc
 8000b24:	080029c4 	.word	0x080029c4
 8000b28:	080029cc 	.word	0x080029cc
 8000b2c:	20000008 	.word	0x20000008
 8000b30:	080029d4 	.word	0x080029d4
 8000b34:	0000ffe0 	.word	0x0000ffe0

08000b38 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b38:	b590      	push	{r4, r7, lr}
 8000b3a:	b091      	sub	sp, #68	; 0x44
 8000b3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b3e:	2410      	movs	r4, #16
 8000b40:	193b      	adds	r3, r7, r4
 8000b42:	0018      	movs	r0, r3
 8000b44:	2330      	movs	r3, #48	; 0x30
 8000b46:	001a      	movs	r2, r3
 8000b48:	2100      	movs	r1, #0
 8000b4a:	f001 ff23 	bl	8002994 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b4e:	003b      	movs	r3, r7
 8000b50:	0018      	movs	r0, r3
 8000b52:	2310      	movs	r3, #16
 8000b54:	001a      	movs	r2, r3
 8000b56:	2100      	movs	r1, #0
 8000b58:	f001 ff1c 	bl	8002994 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8000b5c:	0021      	movs	r1, r4
 8000b5e:	187b      	adds	r3, r7, r1
 8000b60:	2212      	movs	r2, #18
 8000b62:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b64:	187b      	adds	r3, r7, r1
 8000b66:	2201      	movs	r2, #1
 8000b68:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8000b6a:	187b      	adds	r3, r7, r1
 8000b6c:	2201      	movs	r2, #1
 8000b6e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b70:	187b      	adds	r3, r7, r1
 8000b72:	2210      	movs	r2, #16
 8000b74:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8000b76:	187b      	adds	r3, r7, r1
 8000b78:	2210      	movs	r2, #16
 8000b7a:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b7c:	187b      	adds	r3, r7, r1
 8000b7e:	2202      	movs	r2, #2
 8000b80:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b82:	187b      	adds	r3, r7, r1
 8000b84:	2280      	movs	r2, #128	; 0x80
 8000b86:	0212      	lsls	r2, r2, #8
 8000b88:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL5;
 8000b8a:	187b      	adds	r3, r7, r1
 8000b8c:	22c0      	movs	r2, #192	; 0xc0
 8000b8e:	0312      	lsls	r2, r2, #12
 8000b90:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000b92:	187b      	adds	r3, r7, r1
 8000b94:	2200      	movs	r2, #0
 8000b96:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b98:	187b      	adds	r3, r7, r1
 8000b9a:	0018      	movs	r0, r3
 8000b9c:	f000 ff04 	bl	80019a8 <HAL_RCC_OscConfig>
 8000ba0:	1e03      	subs	r3, r0, #0
 8000ba2:	d001      	beq.n	8000ba8 <SystemClock_Config+0x70>
  {
    Error_Handler();
 8000ba4:	f000 f8fe 	bl	8000da4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ba8:	003b      	movs	r3, r7
 8000baa:	2207      	movs	r2, #7
 8000bac:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bae:	003b      	movs	r3, r7
 8000bb0:	2202      	movs	r2, #2
 8000bb2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000bb4:	003b      	movs	r3, r7
 8000bb6:	2280      	movs	r2, #128	; 0x80
 8000bb8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bba:	003b      	movs	r3, r7
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000bc0:	003b      	movs	r3, r7
 8000bc2:	2101      	movs	r1, #1
 8000bc4:	0018      	movs	r0, r3
 8000bc6:	f001 fa0d 	bl	8001fe4 <HAL_RCC_ClockConfig>
 8000bca:	1e03      	subs	r3, r0, #0
 8000bcc:	d001      	beq.n	8000bd2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000bce:	f000 f8e9 	bl	8000da4 <Error_Handler>
  }
}
 8000bd2:	46c0      	nop			; (mov r8, r8)
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	b011      	add	sp, #68	; 0x44
 8000bd8:	bd90      	pop	{r4, r7, pc}
	...

08000bdc <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b084      	sub	sp, #16
 8000be0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000be2:	1d3b      	adds	r3, r7, #4
 8000be4:	0018      	movs	r0, r3
 8000be6:	230c      	movs	r3, #12
 8000be8:	001a      	movs	r2, r3
 8000bea:	2100      	movs	r1, #0
 8000bec:	f001 fed2 	bl	8002994 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000bf0:	4b26      	ldr	r3, [pc, #152]	; (8000c8c <MX_ADC_Init+0xb0>)
 8000bf2:	4a27      	ldr	r2, [pc, #156]	; (8000c90 <MX_ADC_Init+0xb4>)
 8000bf4:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000bf6:	4b25      	ldr	r3, [pc, #148]	; (8000c8c <MX_ADC_Init+0xb0>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000bfc:	4b23      	ldr	r3, [pc, #140]	; (8000c8c <MX_ADC_Init+0xb0>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c02:	4b22      	ldr	r3, [pc, #136]	; (8000c8c <MX_ADC_Init+0xb0>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000c08:	4b20      	ldr	r3, [pc, #128]	; (8000c8c <MX_ADC_Init+0xb0>)
 8000c0a:	2201      	movs	r2, #1
 8000c0c:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c0e:	4b1f      	ldr	r3, [pc, #124]	; (8000c8c <MX_ADC_Init+0xb0>)
 8000c10:	2204      	movs	r2, #4
 8000c12:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000c14:	4b1d      	ldr	r3, [pc, #116]	; (8000c8c <MX_ADC_Init+0xb0>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000c1a:	4b1c      	ldr	r3, [pc, #112]	; (8000c8c <MX_ADC_Init+0xb0>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000c20:	4b1a      	ldr	r3, [pc, #104]	; (8000c8c <MX_ADC_Init+0xb0>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000c26:	4b19      	ldr	r3, [pc, #100]	; (8000c8c <MX_ADC_Init+0xb0>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c2c:	4b17      	ldr	r3, [pc, #92]	; (8000c8c <MX_ADC_Init+0xb0>)
 8000c2e:	22c2      	movs	r2, #194	; 0xc2
 8000c30:	32ff      	adds	r2, #255	; 0xff
 8000c32:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c34:	4b15      	ldr	r3, [pc, #84]	; (8000c8c <MX_ADC_Init+0xb0>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000c3a:	4b14      	ldr	r3, [pc, #80]	; (8000c8c <MX_ADC_Init+0xb0>)
 8000c3c:	2224      	movs	r2, #36	; 0x24
 8000c3e:	2100      	movs	r1, #0
 8000c40:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000c42:	4b12      	ldr	r3, [pc, #72]	; (8000c8c <MX_ADC_Init+0xb0>)
 8000c44:	2201      	movs	r2, #1
 8000c46:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000c48:	4b10      	ldr	r3, [pc, #64]	; (8000c8c <MX_ADC_Init+0xb0>)
 8000c4a:	0018      	movs	r0, r3
 8000c4c:	f000 fa34 	bl	80010b8 <HAL_ADC_Init>
 8000c50:	1e03      	subs	r3, r0, #0
 8000c52:	d001      	beq.n	8000c58 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8000c54:	f000 f8a6 	bl	8000da4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000c58:	1d3b      	adds	r3, r7, #4
 8000c5a:	2208      	movs	r2, #8
 8000c5c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000c5e:	1d3b      	adds	r3, r7, #4
 8000c60:	2280      	movs	r2, #128	; 0x80
 8000c62:	0152      	lsls	r2, r2, #5
 8000c64:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000c66:	1d3b      	adds	r3, r7, #4
 8000c68:	2280      	movs	r2, #128	; 0x80
 8000c6a:	0552      	lsls	r2, r2, #21
 8000c6c:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000c6e:	1d3a      	adds	r2, r7, #4
 8000c70:	4b06      	ldr	r3, [pc, #24]	; (8000c8c <MX_ADC_Init+0xb0>)
 8000c72:	0011      	movs	r1, r2
 8000c74:	0018      	movs	r0, r3
 8000c76:	f000 fb5f 	bl	8001338 <HAL_ADC_ConfigChannel>
 8000c7a:	1e03      	subs	r3, r0, #0
 8000c7c:	d001      	beq.n	8000c82 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 8000c7e:	f000 f891 	bl	8000da4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000c82:	46c0      	nop			; (mov r8, r8)
 8000c84:	46bd      	mov	sp, r7
 8000c86:	b004      	add	sp, #16
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	46c0      	nop			; (mov r8, r8)
 8000c8c:	20000044 	.word	0x20000044
 8000c90:	40012400 	.word	0x40012400

08000c94 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000c98:	4b1b      	ldr	r3, [pc, #108]	; (8000d08 <MX_SPI1_Init+0x74>)
 8000c9a:	4a1c      	ldr	r2, [pc, #112]	; (8000d0c <MX_SPI1_Init+0x78>)
 8000c9c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000c9e:	4b1a      	ldr	r3, [pc, #104]	; (8000d08 <MX_SPI1_Init+0x74>)
 8000ca0:	2282      	movs	r2, #130	; 0x82
 8000ca2:	0052      	lsls	r2, r2, #1
 8000ca4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000ca6:	4b18      	ldr	r3, [pc, #96]	; (8000d08 <MX_SPI1_Init+0x74>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000cac:	4b16      	ldr	r3, [pc, #88]	; (8000d08 <MX_SPI1_Init+0x74>)
 8000cae:	22e0      	movs	r2, #224	; 0xe0
 8000cb0:	00d2      	lsls	r2, r2, #3
 8000cb2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000cb4:	4b14      	ldr	r3, [pc, #80]	; (8000d08 <MX_SPI1_Init+0x74>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000cba:	4b13      	ldr	r3, [pc, #76]	; (8000d08 <MX_SPI1_Init+0x74>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000cc0:	4b11      	ldr	r3, [pc, #68]	; (8000d08 <MX_SPI1_Init+0x74>)
 8000cc2:	2280      	movs	r2, #128	; 0x80
 8000cc4:	0092      	lsls	r2, r2, #2
 8000cc6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000cc8:	4b0f      	ldr	r3, [pc, #60]	; (8000d08 <MX_SPI1_Init+0x74>)
 8000cca:	2208      	movs	r2, #8
 8000ccc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000cce:	4b0e      	ldr	r3, [pc, #56]	; (8000d08 <MX_SPI1_Init+0x74>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000cd4:	4b0c      	ldr	r3, [pc, #48]	; (8000d08 <MX_SPI1_Init+0x74>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000cda:	4b0b      	ldr	r3, [pc, #44]	; (8000d08 <MX_SPI1_Init+0x74>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000ce0:	4b09      	ldr	r3, [pc, #36]	; (8000d08 <MX_SPI1_Init+0x74>)
 8000ce2:	2207      	movs	r2, #7
 8000ce4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000ce6:	4b08      	ldr	r3, [pc, #32]	; (8000d08 <MX_SPI1_Init+0x74>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000cec:	4b06      	ldr	r3, [pc, #24]	; (8000d08 <MX_SPI1_Init+0x74>)
 8000cee:	2208      	movs	r2, #8
 8000cf0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000cf2:	4b05      	ldr	r3, [pc, #20]	; (8000d08 <MX_SPI1_Init+0x74>)
 8000cf4:	0018      	movs	r0, r3
 8000cf6:	f001 fa9b 	bl	8002230 <HAL_SPI_Init>
 8000cfa:	1e03      	subs	r3, r0, #0
 8000cfc:	d001      	beq.n	8000d02 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000cfe:	f000 f851 	bl	8000da4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000d02:	46c0      	nop			; (mov r8, r8)
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	20000084 	.word	0x20000084
 8000d0c:	40013000 	.word	0x40013000

08000d10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d10:	b590      	push	{r4, r7, lr}
 8000d12:	b089      	sub	sp, #36	; 0x24
 8000d14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d16:	240c      	movs	r4, #12
 8000d18:	193b      	adds	r3, r7, r4
 8000d1a:	0018      	movs	r0, r3
 8000d1c:	2314      	movs	r3, #20
 8000d1e:	001a      	movs	r2, r3
 8000d20:	2100      	movs	r1, #0
 8000d22:	f001 fe37 	bl	8002994 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d26:	4b1c      	ldr	r3, [pc, #112]	; (8000d98 <MX_GPIO_Init+0x88>)
 8000d28:	695a      	ldr	r2, [r3, #20]
 8000d2a:	4b1b      	ldr	r3, [pc, #108]	; (8000d98 <MX_GPIO_Init+0x88>)
 8000d2c:	2180      	movs	r1, #128	; 0x80
 8000d2e:	0289      	lsls	r1, r1, #10
 8000d30:	430a      	orrs	r2, r1
 8000d32:	615a      	str	r2, [r3, #20]
 8000d34:	4b18      	ldr	r3, [pc, #96]	; (8000d98 <MX_GPIO_Init+0x88>)
 8000d36:	695a      	ldr	r2, [r3, #20]
 8000d38:	2380      	movs	r3, #128	; 0x80
 8000d3a:	029b      	lsls	r3, r3, #10
 8000d3c:	4013      	ands	r3, r2
 8000d3e:	60bb      	str	r3, [r7, #8]
 8000d40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d42:	4b15      	ldr	r3, [pc, #84]	; (8000d98 <MX_GPIO_Init+0x88>)
 8000d44:	695a      	ldr	r2, [r3, #20]
 8000d46:	4b14      	ldr	r3, [pc, #80]	; (8000d98 <MX_GPIO_Init+0x88>)
 8000d48:	2180      	movs	r1, #128	; 0x80
 8000d4a:	02c9      	lsls	r1, r1, #11
 8000d4c:	430a      	orrs	r2, r1
 8000d4e:	615a      	str	r2, [r3, #20]
 8000d50:	4b11      	ldr	r3, [pc, #68]	; (8000d98 <MX_GPIO_Init+0x88>)
 8000d52:	695a      	ldr	r2, [r3, #20]
 8000d54:	2380      	movs	r3, #128	; 0x80
 8000d56:	02db      	lsls	r3, r3, #11
 8000d58:	4013      	ands	r3, r2
 8000d5a:	607b      	str	r3, [r7, #4]
 8000d5c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ST7735_AD_Pin|ST7735_RESET_Pin|ST7735_CS_Pin, GPIO_PIN_RESET);
 8000d5e:	490f      	ldr	r1, [pc, #60]	; (8000d9c <MX_GPIO_Init+0x8c>)
 8000d60:	4b0f      	ldr	r3, [pc, #60]	; (8000da0 <MX_GPIO_Init+0x90>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	0018      	movs	r0, r3
 8000d66:	f000 fe01 	bl	800196c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ST7735_AD_Pin ST7735_RESET_Pin ST7735_CS_Pin */
  GPIO_InitStruct.Pin = ST7735_AD_Pin|ST7735_RESET_Pin|ST7735_CS_Pin;
 8000d6a:	0021      	movs	r1, r4
 8000d6c:	187b      	adds	r3, r7, r1
 8000d6e:	4a0b      	ldr	r2, [pc, #44]	; (8000d9c <MX_GPIO_Init+0x8c>)
 8000d70:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d72:	187b      	adds	r3, r7, r1
 8000d74:	2201      	movs	r2, #1
 8000d76:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d78:	187b      	adds	r3, r7, r1
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d7e:	187b      	adds	r3, r7, r1
 8000d80:	2200      	movs	r2, #0
 8000d82:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d84:	187b      	adds	r3, r7, r1
 8000d86:	4a06      	ldr	r2, [pc, #24]	; (8000da0 <MX_GPIO_Init+0x90>)
 8000d88:	0019      	movs	r1, r3
 8000d8a:	0010      	movs	r0, r2
 8000d8c:	f000 fc7e 	bl	800168c <HAL_GPIO_Init>

}
 8000d90:	46c0      	nop			; (mov r8, r8)
 8000d92:	46bd      	mov	sp, r7
 8000d94:	b009      	add	sp, #36	; 0x24
 8000d96:	bd90      	pop	{r4, r7, pc}
 8000d98:	40021000 	.word	0x40021000
 8000d9c:	00000406 	.word	0x00000406
 8000da0:	48000400 	.word	0x48000400

08000da4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000da8:	b672      	cpsid	i
}
 8000daa:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000dac:	e7fe      	b.n	8000dac <Error_Handler+0x8>
	...

08000db0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000db6:	4b0f      	ldr	r3, [pc, #60]	; (8000df4 <HAL_MspInit+0x44>)
 8000db8:	699a      	ldr	r2, [r3, #24]
 8000dba:	4b0e      	ldr	r3, [pc, #56]	; (8000df4 <HAL_MspInit+0x44>)
 8000dbc:	2101      	movs	r1, #1
 8000dbe:	430a      	orrs	r2, r1
 8000dc0:	619a      	str	r2, [r3, #24]
 8000dc2:	4b0c      	ldr	r3, [pc, #48]	; (8000df4 <HAL_MspInit+0x44>)
 8000dc4:	699b      	ldr	r3, [r3, #24]
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	4013      	ands	r3, r2
 8000dca:	607b      	str	r3, [r7, #4]
 8000dcc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dce:	4b09      	ldr	r3, [pc, #36]	; (8000df4 <HAL_MspInit+0x44>)
 8000dd0:	69da      	ldr	r2, [r3, #28]
 8000dd2:	4b08      	ldr	r3, [pc, #32]	; (8000df4 <HAL_MspInit+0x44>)
 8000dd4:	2180      	movs	r1, #128	; 0x80
 8000dd6:	0549      	lsls	r1, r1, #21
 8000dd8:	430a      	orrs	r2, r1
 8000dda:	61da      	str	r2, [r3, #28]
 8000ddc:	4b05      	ldr	r3, [pc, #20]	; (8000df4 <HAL_MspInit+0x44>)
 8000dde:	69da      	ldr	r2, [r3, #28]
 8000de0:	2380      	movs	r3, #128	; 0x80
 8000de2:	055b      	lsls	r3, r3, #21
 8000de4:	4013      	ands	r3, r2
 8000de6:	603b      	str	r3, [r7, #0]
 8000de8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dea:	46c0      	nop			; (mov r8, r8)
 8000dec:	46bd      	mov	sp, r7
 8000dee:	b002      	add	sp, #8
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	46c0      	nop			; (mov r8, r8)
 8000df4:	40021000 	.word	0x40021000

08000df8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000df8:	b590      	push	{r4, r7, lr}
 8000dfa:	b08b      	sub	sp, #44	; 0x2c
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e00:	2414      	movs	r4, #20
 8000e02:	193b      	adds	r3, r7, r4
 8000e04:	0018      	movs	r0, r3
 8000e06:	2314      	movs	r3, #20
 8000e08:	001a      	movs	r2, r3
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	f001 fdc2 	bl	8002994 <memset>
  if(hadc->Instance==ADC1)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4a18      	ldr	r2, [pc, #96]	; (8000e78 <HAL_ADC_MspInit+0x80>)
 8000e16:	4293      	cmp	r3, r2
 8000e18:	d12a      	bne.n	8000e70 <HAL_ADC_MspInit+0x78>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000e1a:	4b18      	ldr	r3, [pc, #96]	; (8000e7c <HAL_ADC_MspInit+0x84>)
 8000e1c:	699a      	ldr	r2, [r3, #24]
 8000e1e:	4b17      	ldr	r3, [pc, #92]	; (8000e7c <HAL_ADC_MspInit+0x84>)
 8000e20:	2180      	movs	r1, #128	; 0x80
 8000e22:	0089      	lsls	r1, r1, #2
 8000e24:	430a      	orrs	r2, r1
 8000e26:	619a      	str	r2, [r3, #24]
 8000e28:	4b14      	ldr	r3, [pc, #80]	; (8000e7c <HAL_ADC_MspInit+0x84>)
 8000e2a:	699a      	ldr	r2, [r3, #24]
 8000e2c:	2380      	movs	r3, #128	; 0x80
 8000e2e:	009b      	lsls	r3, r3, #2
 8000e30:	4013      	ands	r3, r2
 8000e32:	613b      	str	r3, [r7, #16]
 8000e34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e36:	4b11      	ldr	r3, [pc, #68]	; (8000e7c <HAL_ADC_MspInit+0x84>)
 8000e38:	695a      	ldr	r2, [r3, #20]
 8000e3a:	4b10      	ldr	r3, [pc, #64]	; (8000e7c <HAL_ADC_MspInit+0x84>)
 8000e3c:	2180      	movs	r1, #128	; 0x80
 8000e3e:	02c9      	lsls	r1, r1, #11
 8000e40:	430a      	orrs	r2, r1
 8000e42:	615a      	str	r2, [r3, #20]
 8000e44:	4b0d      	ldr	r3, [pc, #52]	; (8000e7c <HAL_ADC_MspInit+0x84>)
 8000e46:	695a      	ldr	r2, [r3, #20]
 8000e48:	2380      	movs	r3, #128	; 0x80
 8000e4a:	02db      	lsls	r3, r3, #11
 8000e4c:	4013      	ands	r3, r2
 8000e4e:	60fb      	str	r3, [r7, #12]
 8000e50:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PB0     ------> ADC_IN8
    */
    GPIO_InitStruct.Pin = ADC1_IN8_Pin;
 8000e52:	193b      	adds	r3, r7, r4
 8000e54:	2201      	movs	r2, #1
 8000e56:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e58:	193b      	adds	r3, r7, r4
 8000e5a:	2203      	movs	r2, #3
 8000e5c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5e:	193b      	adds	r3, r7, r4
 8000e60:	2200      	movs	r2, #0
 8000e62:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(ADC1_IN8_GPIO_Port, &GPIO_InitStruct);
 8000e64:	193b      	adds	r3, r7, r4
 8000e66:	4a06      	ldr	r2, [pc, #24]	; (8000e80 <HAL_ADC_MspInit+0x88>)
 8000e68:	0019      	movs	r1, r3
 8000e6a:	0010      	movs	r0, r2
 8000e6c:	f000 fc0e 	bl	800168c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000e70:	46c0      	nop			; (mov r8, r8)
 8000e72:	46bd      	mov	sp, r7
 8000e74:	b00b      	add	sp, #44	; 0x2c
 8000e76:	bd90      	pop	{r4, r7, pc}
 8000e78:	40012400 	.word	0x40012400
 8000e7c:	40021000 	.word	0x40021000
 8000e80:	48000400 	.word	0x48000400

08000e84 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000e84:	b590      	push	{r4, r7, lr}
 8000e86:	b08b      	sub	sp, #44	; 0x2c
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e8c:	2414      	movs	r4, #20
 8000e8e:	193b      	adds	r3, r7, r4
 8000e90:	0018      	movs	r0, r3
 8000e92:	2314      	movs	r3, #20
 8000e94:	001a      	movs	r2, r3
 8000e96:	2100      	movs	r1, #0
 8000e98:	f001 fd7c 	bl	8002994 <memset>
  if(hspi->Instance==SPI1)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	4a1c      	ldr	r2, [pc, #112]	; (8000f14 <HAL_SPI_MspInit+0x90>)
 8000ea2:	4293      	cmp	r3, r2
 8000ea4:	d132      	bne.n	8000f0c <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000ea6:	4b1c      	ldr	r3, [pc, #112]	; (8000f18 <HAL_SPI_MspInit+0x94>)
 8000ea8:	699a      	ldr	r2, [r3, #24]
 8000eaa:	4b1b      	ldr	r3, [pc, #108]	; (8000f18 <HAL_SPI_MspInit+0x94>)
 8000eac:	2180      	movs	r1, #128	; 0x80
 8000eae:	0149      	lsls	r1, r1, #5
 8000eb0:	430a      	orrs	r2, r1
 8000eb2:	619a      	str	r2, [r3, #24]
 8000eb4:	4b18      	ldr	r3, [pc, #96]	; (8000f18 <HAL_SPI_MspInit+0x94>)
 8000eb6:	699a      	ldr	r2, [r3, #24]
 8000eb8:	2380      	movs	r3, #128	; 0x80
 8000eba:	015b      	lsls	r3, r3, #5
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	613b      	str	r3, [r7, #16]
 8000ec0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ec2:	4b15      	ldr	r3, [pc, #84]	; (8000f18 <HAL_SPI_MspInit+0x94>)
 8000ec4:	695a      	ldr	r2, [r3, #20]
 8000ec6:	4b14      	ldr	r3, [pc, #80]	; (8000f18 <HAL_SPI_MspInit+0x94>)
 8000ec8:	2180      	movs	r1, #128	; 0x80
 8000eca:	0289      	lsls	r1, r1, #10
 8000ecc:	430a      	orrs	r2, r1
 8000ece:	615a      	str	r2, [r3, #20]
 8000ed0:	4b11      	ldr	r3, [pc, #68]	; (8000f18 <HAL_SPI_MspInit+0x94>)
 8000ed2:	695a      	ldr	r2, [r3, #20]
 8000ed4:	2380      	movs	r3, #128	; 0x80
 8000ed6:	029b      	lsls	r3, r3, #10
 8000ed8:	4013      	ands	r3, r2
 8000eda:	60fb      	str	r3, [r7, #12]
 8000edc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000ede:	0021      	movs	r1, r4
 8000ee0:	187b      	adds	r3, r7, r1
 8000ee2:	22e0      	movs	r2, #224	; 0xe0
 8000ee4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ee6:	187b      	adds	r3, r7, r1
 8000ee8:	2202      	movs	r2, #2
 8000eea:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eec:	187b      	adds	r3, r7, r1
 8000eee:	2200      	movs	r2, #0
 8000ef0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ef2:	187b      	adds	r3, r7, r1
 8000ef4:	2203      	movs	r2, #3
 8000ef6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000ef8:	187b      	adds	r3, r7, r1
 8000efa:	2200      	movs	r2, #0
 8000efc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000efe:	187a      	adds	r2, r7, r1
 8000f00:	2390      	movs	r3, #144	; 0x90
 8000f02:	05db      	lsls	r3, r3, #23
 8000f04:	0011      	movs	r1, r2
 8000f06:	0018      	movs	r0, r3
 8000f08:	f000 fbc0 	bl	800168c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000f0c:	46c0      	nop			; (mov r8, r8)
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	b00b      	add	sp, #44	; 0x2c
 8000f12:	bd90      	pop	{r4, r7, pc}
 8000f14:	40013000 	.word	0x40013000
 8000f18:	40021000 	.word	0x40021000

08000f1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f20:	e7fe      	b.n	8000f20 <NMI_Handler+0x4>

08000f22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f22:	b580      	push	{r7, lr}
 8000f24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f26:	e7fe      	b.n	8000f26 <HardFault_Handler+0x4>

08000f28 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000f2c:	46c0      	nop			; (mov r8, r8)
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}

08000f32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f32:	b580      	push	{r7, lr}
 8000f34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f36:	46c0      	nop			; (mov r8, r8)
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}

08000f3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f40:	f000 f87a 	bl	8001038 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f44:	46c0      	nop			; (mov r8, r8)
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}

08000f4a <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f4a:	b580      	push	{r7, lr}
 8000f4c:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000f4e:	46c0      	nop			; (mov r8, r8)
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}

08000f54 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f54:	480d      	ldr	r0, [pc, #52]	; (8000f8c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f56:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f58:	f7ff fff7 	bl	8000f4a <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f5c:	480c      	ldr	r0, [pc, #48]	; (8000f90 <LoopForever+0x6>)
  ldr r1, =_edata
 8000f5e:	490d      	ldr	r1, [pc, #52]	; (8000f94 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f60:	4a0d      	ldr	r2, [pc, #52]	; (8000f98 <LoopForever+0xe>)
  movs r3, #0
 8000f62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f64:	e002      	b.n	8000f6c <LoopCopyDataInit>

08000f66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f6a:	3304      	adds	r3, #4

08000f6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f70:	d3f9      	bcc.n	8000f66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f72:	4a0a      	ldr	r2, [pc, #40]	; (8000f9c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f74:	4c0a      	ldr	r4, [pc, #40]	; (8000fa0 <LoopForever+0x16>)
  movs r3, #0
 8000f76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f78:	e001      	b.n	8000f7e <LoopFillZerobss>

08000f7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f7c:	3204      	adds	r2, #4

08000f7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f80:	d3fb      	bcc.n	8000f7a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000f82:	f001 fce3 	bl	800294c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f86:	f7ff fd4b 	bl	8000a20 <main>

08000f8a <LoopForever>:

LoopForever:
    b LoopForever
 8000f8a:	e7fe      	b.n	8000f8a <LoopForever>
  ldr   r0, =_estack
 8000f8c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000f90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f94:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8000f98:	08004b38 	.word	0x08004b38
  ldr r2, =_sbss
 8000f9c:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8000fa0:	200000ec 	.word	0x200000ec

08000fa4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000fa4:	e7fe      	b.n	8000fa4 <ADC1_IRQHandler>
	...

08000fa8 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fac:	4b07      	ldr	r3, [pc, #28]	; (8000fcc <HAL_Init+0x24>)
 8000fae:	681a      	ldr	r2, [r3, #0]
 8000fb0:	4b06      	ldr	r3, [pc, #24]	; (8000fcc <HAL_Init+0x24>)
 8000fb2:	2110      	movs	r1, #16
 8000fb4:	430a      	orrs	r2, r1
 8000fb6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000fb8:	2003      	movs	r0, #3
 8000fba:	f000 f809 	bl	8000fd0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fbe:	f7ff fef7 	bl	8000db0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fc2:	2300      	movs	r3, #0
}
 8000fc4:	0018      	movs	r0, r3
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	46c0      	nop			; (mov r8, r8)
 8000fcc:	40022000 	.word	0x40022000

08000fd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fd0:	b590      	push	{r4, r7, lr}
 8000fd2:	b083      	sub	sp, #12
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fd8:	4b14      	ldr	r3, [pc, #80]	; (800102c <HAL_InitTick+0x5c>)
 8000fda:	681c      	ldr	r4, [r3, #0]
 8000fdc:	4b14      	ldr	r3, [pc, #80]	; (8001030 <HAL_InitTick+0x60>)
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	0019      	movs	r1, r3
 8000fe2:	23fa      	movs	r3, #250	; 0xfa
 8000fe4:	0098      	lsls	r0, r3, #2
 8000fe6:	f7ff f88d 	bl	8000104 <__udivsi3>
 8000fea:	0003      	movs	r3, r0
 8000fec:	0019      	movs	r1, r3
 8000fee:	0020      	movs	r0, r4
 8000ff0:	f7ff f888 	bl	8000104 <__udivsi3>
 8000ff4:	0003      	movs	r3, r0
 8000ff6:	0018      	movs	r0, r3
 8000ff8:	f000 fb3b 	bl	8001672 <HAL_SYSTICK_Config>
 8000ffc:	1e03      	subs	r3, r0, #0
 8000ffe:	d001      	beq.n	8001004 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001000:	2301      	movs	r3, #1
 8001002:	e00f      	b.n	8001024 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	2b03      	cmp	r3, #3
 8001008:	d80b      	bhi.n	8001022 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800100a:	6879      	ldr	r1, [r7, #4]
 800100c:	2301      	movs	r3, #1
 800100e:	425b      	negs	r3, r3
 8001010:	2200      	movs	r2, #0
 8001012:	0018      	movs	r0, r3
 8001014:	f000 fb18 	bl	8001648 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001018:	4b06      	ldr	r3, [pc, #24]	; (8001034 <HAL_InitTick+0x64>)
 800101a:	687a      	ldr	r2, [r7, #4]
 800101c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800101e:	2300      	movs	r3, #0
 8001020:	e000      	b.n	8001024 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001022:	2301      	movs	r3, #1
}
 8001024:	0018      	movs	r0, r3
 8001026:	46bd      	mov	sp, r7
 8001028:	b003      	add	sp, #12
 800102a:	bd90      	pop	{r4, r7, pc}
 800102c:	20000010 	.word	0x20000010
 8001030:	20000018 	.word	0x20000018
 8001034:	20000014 	.word	0x20000014

08001038 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800103c:	4b05      	ldr	r3, [pc, #20]	; (8001054 <HAL_IncTick+0x1c>)
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	001a      	movs	r2, r3
 8001042:	4b05      	ldr	r3, [pc, #20]	; (8001058 <HAL_IncTick+0x20>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	18d2      	adds	r2, r2, r3
 8001048:	4b03      	ldr	r3, [pc, #12]	; (8001058 <HAL_IncTick+0x20>)
 800104a:	601a      	str	r2, [r3, #0]
}
 800104c:	46c0      	nop			; (mov r8, r8)
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	46c0      	nop			; (mov r8, r8)
 8001054:	20000018 	.word	0x20000018
 8001058:	200000e8 	.word	0x200000e8

0800105c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0
  return uwTick;
 8001060:	4b02      	ldr	r3, [pc, #8]	; (800106c <HAL_GetTick+0x10>)
 8001062:	681b      	ldr	r3, [r3, #0]
}
 8001064:	0018      	movs	r0, r3
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	46c0      	nop			; (mov r8, r8)
 800106c:	200000e8 	.word	0x200000e8

08001070 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b084      	sub	sp, #16
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001078:	f7ff fff0 	bl	800105c <HAL_GetTick>
 800107c:	0003      	movs	r3, r0
 800107e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	3301      	adds	r3, #1
 8001088:	d005      	beq.n	8001096 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800108a:	4b0a      	ldr	r3, [pc, #40]	; (80010b4 <HAL_Delay+0x44>)
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	001a      	movs	r2, r3
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	189b      	adds	r3, r3, r2
 8001094:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001096:	46c0      	nop			; (mov r8, r8)
 8001098:	f7ff ffe0 	bl	800105c <HAL_GetTick>
 800109c:	0002      	movs	r2, r0
 800109e:	68bb      	ldr	r3, [r7, #8]
 80010a0:	1ad3      	subs	r3, r2, r3
 80010a2:	68fa      	ldr	r2, [r7, #12]
 80010a4:	429a      	cmp	r2, r3
 80010a6:	d8f7      	bhi.n	8001098 <HAL_Delay+0x28>
  {
  }
}
 80010a8:	46c0      	nop			; (mov r8, r8)
 80010aa:	46c0      	nop			; (mov r8, r8)
 80010ac:	46bd      	mov	sp, r7
 80010ae:	b004      	add	sp, #16
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	46c0      	nop			; (mov r8, r8)
 80010b4:	20000018 	.word	0x20000018

080010b8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80010c0:	230f      	movs	r3, #15
 80010c2:	18fb      	adds	r3, r7, r3
 80010c4:	2200      	movs	r2, #0
 80010c6:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 80010c8:	2300      	movs	r3, #0
 80010ca:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d101      	bne.n	80010d6 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80010d2:	2301      	movs	r3, #1
 80010d4:	e125      	b.n	8001322 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d10a      	bne.n	80010f4 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	2200      	movs	r2, #0
 80010e2:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	2234      	movs	r2, #52	; 0x34
 80010e8:	2100      	movs	r1, #0
 80010ea:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	0018      	movs	r0, r3
 80010f0:	f7ff fe82 	bl	8000df8 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010f8:	2210      	movs	r2, #16
 80010fa:	4013      	ands	r3, r2
 80010fc:	d000      	beq.n	8001100 <HAL_ADC_Init+0x48>
 80010fe:	e103      	b.n	8001308 <HAL_ADC_Init+0x250>
 8001100:	230f      	movs	r3, #15
 8001102:	18fb      	adds	r3, r7, r3
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d000      	beq.n	800110c <HAL_ADC_Init+0x54>
 800110a:	e0fd      	b.n	8001308 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	689b      	ldr	r3, [r3, #8]
 8001112:	2204      	movs	r2, #4
 8001114:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8001116:	d000      	beq.n	800111a <HAL_ADC_Init+0x62>
 8001118:	e0f6      	b.n	8001308 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800111e:	4a83      	ldr	r2, [pc, #524]	; (800132c <HAL_ADC_Init+0x274>)
 8001120:	4013      	ands	r3, r2
 8001122:	2202      	movs	r2, #2
 8001124:	431a      	orrs	r2, r3
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	689b      	ldr	r3, [r3, #8]
 8001130:	2203      	movs	r2, #3
 8001132:	4013      	ands	r3, r2
 8001134:	2b01      	cmp	r3, #1
 8001136:	d112      	bne.n	800115e <HAL_ADC_Init+0xa6>
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	2201      	movs	r2, #1
 8001140:	4013      	ands	r3, r2
 8001142:	2b01      	cmp	r3, #1
 8001144:	d009      	beq.n	800115a <HAL_ADC_Init+0xa2>
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	68da      	ldr	r2, [r3, #12]
 800114c:	2380      	movs	r3, #128	; 0x80
 800114e:	021b      	lsls	r3, r3, #8
 8001150:	401a      	ands	r2, r3
 8001152:	2380      	movs	r3, #128	; 0x80
 8001154:	021b      	lsls	r3, r3, #8
 8001156:	429a      	cmp	r2, r3
 8001158:	d101      	bne.n	800115e <HAL_ADC_Init+0xa6>
 800115a:	2301      	movs	r3, #1
 800115c:	e000      	b.n	8001160 <HAL_ADC_Init+0xa8>
 800115e:	2300      	movs	r3, #0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d116      	bne.n	8001192 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	68db      	ldr	r3, [r3, #12]
 800116a:	2218      	movs	r2, #24
 800116c:	4393      	bics	r3, r2
 800116e:	0019      	movs	r1, r3
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	689a      	ldr	r2, [r3, #8]
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	430a      	orrs	r2, r1
 800117a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	691b      	ldr	r3, [r3, #16]
 8001182:	009b      	lsls	r3, r3, #2
 8001184:	0899      	lsrs	r1, r3, #2
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	685a      	ldr	r2, [r3, #4]
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	430a      	orrs	r2, r1
 8001190:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	68da      	ldr	r2, [r3, #12]
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4964      	ldr	r1, [pc, #400]	; (8001330 <HAL_ADC_Init+0x278>)
 800119e:	400a      	ands	r2, r1
 80011a0:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	7e1b      	ldrb	r3, [r3, #24]
 80011a6:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	7e5b      	ldrb	r3, [r3, #25]
 80011ac:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80011ae:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	7e9b      	ldrb	r3, [r3, #26]
 80011b4:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80011b6:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011bc:	2b01      	cmp	r3, #1
 80011be:	d002      	beq.n	80011c6 <HAL_ADC_Init+0x10e>
 80011c0:	2380      	movs	r3, #128	; 0x80
 80011c2:	015b      	lsls	r3, r3, #5
 80011c4:	e000      	b.n	80011c8 <HAL_ADC_Init+0x110>
 80011c6:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80011c8:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80011ce:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	691b      	ldr	r3, [r3, #16]
 80011d4:	2b02      	cmp	r3, #2
 80011d6:	d101      	bne.n	80011dc <HAL_ADC_Init+0x124>
 80011d8:	2304      	movs	r3, #4
 80011da:	e000      	b.n	80011de <HAL_ADC_Init+0x126>
 80011dc:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 80011de:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	2124      	movs	r1, #36	; 0x24
 80011e4:	5c5b      	ldrb	r3, [r3, r1]
 80011e6:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80011e8:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80011ea:	68ba      	ldr	r2, [r7, #8]
 80011ec:	4313      	orrs	r3, r2
 80011ee:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	7edb      	ldrb	r3, [r3, #27]
 80011f4:	2b01      	cmp	r3, #1
 80011f6:	d115      	bne.n	8001224 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	7e9b      	ldrb	r3, [r3, #26]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d105      	bne.n	800120c <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001200:	68bb      	ldr	r3, [r7, #8]
 8001202:	2280      	movs	r2, #128	; 0x80
 8001204:	0252      	lsls	r2, r2, #9
 8001206:	4313      	orrs	r3, r2
 8001208:	60bb      	str	r3, [r7, #8]
 800120a:	e00b      	b.n	8001224 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001210:	2220      	movs	r2, #32
 8001212:	431a      	orrs	r2, r3
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800121c:	2201      	movs	r2, #1
 800121e:	431a      	orrs	r2, r3
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	69da      	ldr	r2, [r3, #28]
 8001228:	23c2      	movs	r3, #194	; 0xc2
 800122a:	33ff      	adds	r3, #255	; 0xff
 800122c:	429a      	cmp	r2, r3
 800122e:	d007      	beq.n	8001240 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001238:	4313      	orrs	r3, r2
 800123a:	68ba      	ldr	r2, [r7, #8]
 800123c:	4313      	orrs	r3, r2
 800123e:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	68d9      	ldr	r1, [r3, #12]
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	68ba      	ldr	r2, [r7, #8]
 800124c:	430a      	orrs	r2, r1
 800124e:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001254:	2380      	movs	r3, #128	; 0x80
 8001256:	055b      	lsls	r3, r3, #21
 8001258:	429a      	cmp	r2, r3
 800125a:	d01b      	beq.n	8001294 <HAL_ADC_Init+0x1dc>
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001260:	2b01      	cmp	r3, #1
 8001262:	d017      	beq.n	8001294 <HAL_ADC_Init+0x1dc>
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001268:	2b02      	cmp	r3, #2
 800126a:	d013      	beq.n	8001294 <HAL_ADC_Init+0x1dc>
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001270:	2b03      	cmp	r3, #3
 8001272:	d00f      	beq.n	8001294 <HAL_ADC_Init+0x1dc>
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001278:	2b04      	cmp	r3, #4
 800127a:	d00b      	beq.n	8001294 <HAL_ADC_Init+0x1dc>
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001280:	2b05      	cmp	r3, #5
 8001282:	d007      	beq.n	8001294 <HAL_ADC_Init+0x1dc>
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001288:	2b06      	cmp	r3, #6
 800128a:	d003      	beq.n	8001294 <HAL_ADC_Init+0x1dc>
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001290:	2b07      	cmp	r3, #7
 8001292:	d112      	bne.n	80012ba <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	695a      	ldr	r2, [r3, #20]
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	2107      	movs	r1, #7
 80012a0:	438a      	bics	r2, r1
 80012a2:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	6959      	ldr	r1, [r3, #20]
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012ae:	2207      	movs	r2, #7
 80012b0:	401a      	ands	r2, r3
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	430a      	orrs	r2, r1
 80012b8:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	68db      	ldr	r3, [r3, #12]
 80012c0:	4a1c      	ldr	r2, [pc, #112]	; (8001334 <HAL_ADC_Init+0x27c>)
 80012c2:	4013      	ands	r3, r2
 80012c4:	68ba      	ldr	r2, [r7, #8]
 80012c6:	429a      	cmp	r2, r3
 80012c8:	d10b      	bne.n	80012e2 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	2200      	movs	r2, #0
 80012ce:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012d4:	2203      	movs	r2, #3
 80012d6:	4393      	bics	r3, r2
 80012d8:	2201      	movs	r2, #1
 80012da:	431a      	orrs	r2, r3
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80012e0:	e01c      	b.n	800131c <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012e6:	2212      	movs	r2, #18
 80012e8:	4393      	bics	r3, r2
 80012ea:	2210      	movs	r2, #16
 80012ec:	431a      	orrs	r2, r3
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80012f6:	2201      	movs	r2, #1
 80012f8:	431a      	orrs	r2, r3
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 80012fe:	230f      	movs	r3, #15
 8001300:	18fb      	adds	r3, r7, r3
 8001302:	2201      	movs	r2, #1
 8001304:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001306:	e009      	b.n	800131c <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800130c:	2210      	movs	r2, #16
 800130e:	431a      	orrs	r2, r3
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8001314:	230f      	movs	r3, #15
 8001316:	18fb      	adds	r3, r7, r3
 8001318:	2201      	movs	r2, #1
 800131a:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800131c:	230f      	movs	r3, #15
 800131e:	18fb      	adds	r3, r7, r3
 8001320:	781b      	ldrb	r3, [r3, #0]
}
 8001322:	0018      	movs	r0, r3
 8001324:	46bd      	mov	sp, r7
 8001326:	b004      	add	sp, #16
 8001328:	bd80      	pop	{r7, pc}
 800132a:	46c0      	nop			; (mov r8, r8)
 800132c:	fffffefd 	.word	0xfffffefd
 8001330:	fffe0219 	.word	0xfffe0219
 8001334:	833fffe7 	.word	0x833fffe7

08001338 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b084      	sub	sp, #16
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
 8001340:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001342:	230f      	movs	r3, #15
 8001344:	18fb      	adds	r3, r7, r3
 8001346:	2200      	movs	r2, #0
 8001348:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 800134a:	2300      	movs	r3, #0
 800134c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001352:	2380      	movs	r3, #128	; 0x80
 8001354:	055b      	lsls	r3, r3, #21
 8001356:	429a      	cmp	r2, r3
 8001358:	d011      	beq.n	800137e <HAL_ADC_ConfigChannel+0x46>
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800135e:	2b01      	cmp	r3, #1
 8001360:	d00d      	beq.n	800137e <HAL_ADC_ConfigChannel+0x46>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001366:	2b02      	cmp	r3, #2
 8001368:	d009      	beq.n	800137e <HAL_ADC_ConfigChannel+0x46>
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800136e:	2b03      	cmp	r3, #3
 8001370:	d005      	beq.n	800137e <HAL_ADC_ConfigChannel+0x46>
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001376:	2b04      	cmp	r3, #4
 8001378:	d001      	beq.n	800137e <HAL_ADC_ConfigChannel+0x46>
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	2234      	movs	r2, #52	; 0x34
 8001382:	5c9b      	ldrb	r3, [r3, r2]
 8001384:	2b01      	cmp	r3, #1
 8001386:	d101      	bne.n	800138c <HAL_ADC_ConfigChannel+0x54>
 8001388:	2302      	movs	r3, #2
 800138a:	e0bb      	b.n	8001504 <HAL_ADC_ConfigChannel+0x1cc>
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	2234      	movs	r2, #52	; 0x34
 8001390:	2101      	movs	r1, #1
 8001392:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	689b      	ldr	r3, [r3, #8]
 800139a:	2204      	movs	r2, #4
 800139c:	4013      	ands	r3, r2
 800139e:	d000      	beq.n	80013a2 <HAL_ADC_ConfigChannel+0x6a>
 80013a0:	e09f      	b.n	80014e2 <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	4a59      	ldr	r2, [pc, #356]	; (800150c <HAL_ADC_ConfigChannel+0x1d4>)
 80013a8:	4293      	cmp	r3, r2
 80013aa:	d100      	bne.n	80013ae <HAL_ADC_ConfigChannel+0x76>
 80013ac:	e077      	b.n	800149e <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	2201      	movs	r2, #1
 80013ba:	409a      	lsls	r2, r3
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	430a      	orrs	r2, r1
 80013c2:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013c8:	2380      	movs	r3, #128	; 0x80
 80013ca:	055b      	lsls	r3, r3, #21
 80013cc:	429a      	cmp	r2, r3
 80013ce:	d037      	beq.n	8001440 <HAL_ADC_ConfigChannel+0x108>
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013d4:	2b01      	cmp	r3, #1
 80013d6:	d033      	beq.n	8001440 <HAL_ADC_ConfigChannel+0x108>
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013dc:	2b02      	cmp	r3, #2
 80013de:	d02f      	beq.n	8001440 <HAL_ADC_ConfigChannel+0x108>
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013e4:	2b03      	cmp	r3, #3
 80013e6:	d02b      	beq.n	8001440 <HAL_ADC_ConfigChannel+0x108>
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013ec:	2b04      	cmp	r3, #4
 80013ee:	d027      	beq.n	8001440 <HAL_ADC_ConfigChannel+0x108>
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013f4:	2b05      	cmp	r3, #5
 80013f6:	d023      	beq.n	8001440 <HAL_ADC_ConfigChannel+0x108>
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013fc:	2b06      	cmp	r3, #6
 80013fe:	d01f      	beq.n	8001440 <HAL_ADC_ConfigChannel+0x108>
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001404:	2b07      	cmp	r3, #7
 8001406:	d01b      	beq.n	8001440 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	689a      	ldr	r2, [r3, #8]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	695b      	ldr	r3, [r3, #20]
 8001412:	2107      	movs	r1, #7
 8001414:	400b      	ands	r3, r1
 8001416:	429a      	cmp	r2, r3
 8001418:	d012      	beq.n	8001440 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	695a      	ldr	r2, [r3, #20]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	2107      	movs	r1, #7
 8001426:	438a      	bics	r2, r1
 8001428:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	6959      	ldr	r1, [r3, #20]
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	689b      	ldr	r3, [r3, #8]
 8001434:	2207      	movs	r2, #7
 8001436:	401a      	ands	r2, r3
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	430a      	orrs	r2, r1
 800143e:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	2b10      	cmp	r3, #16
 8001446:	d003      	beq.n	8001450 <HAL_ADC_ConfigChannel+0x118>
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	2b11      	cmp	r3, #17
 800144e:	d152      	bne.n	80014f6 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001450:	4b2f      	ldr	r3, [pc, #188]	; (8001510 <HAL_ADC_ConfigChannel+0x1d8>)
 8001452:	6819      	ldr	r1, [r3, #0]
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	2b10      	cmp	r3, #16
 800145a:	d102      	bne.n	8001462 <HAL_ADC_ConfigChannel+0x12a>
 800145c:	2380      	movs	r3, #128	; 0x80
 800145e:	041b      	lsls	r3, r3, #16
 8001460:	e001      	b.n	8001466 <HAL_ADC_ConfigChannel+0x12e>
 8001462:	2380      	movs	r3, #128	; 0x80
 8001464:	03db      	lsls	r3, r3, #15
 8001466:	4a2a      	ldr	r2, [pc, #168]	; (8001510 <HAL_ADC_ConfigChannel+0x1d8>)
 8001468:	430b      	orrs	r3, r1
 800146a:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	2b10      	cmp	r3, #16
 8001472:	d140      	bne.n	80014f6 <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001474:	4b27      	ldr	r3, [pc, #156]	; (8001514 <HAL_ADC_ConfigChannel+0x1dc>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4927      	ldr	r1, [pc, #156]	; (8001518 <HAL_ADC_ConfigChannel+0x1e0>)
 800147a:	0018      	movs	r0, r3
 800147c:	f7fe fe42 	bl	8000104 <__udivsi3>
 8001480:	0003      	movs	r3, r0
 8001482:	001a      	movs	r2, r3
 8001484:	0013      	movs	r3, r2
 8001486:	009b      	lsls	r3, r3, #2
 8001488:	189b      	adds	r3, r3, r2
 800148a:	005b      	lsls	r3, r3, #1
 800148c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800148e:	e002      	b.n	8001496 <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8001490:	68bb      	ldr	r3, [r7, #8]
 8001492:	3b01      	subs	r3, #1
 8001494:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001496:	68bb      	ldr	r3, [r7, #8]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d1f9      	bne.n	8001490 <HAL_ADC_ConfigChannel+0x158>
 800149c:	e02b      	b.n	80014f6 <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	2101      	movs	r1, #1
 80014aa:	4099      	lsls	r1, r3
 80014ac:	000b      	movs	r3, r1
 80014ae:	43d9      	mvns	r1, r3
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	400a      	ands	r2, r1
 80014b6:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	2b10      	cmp	r3, #16
 80014be:	d003      	beq.n	80014c8 <HAL_ADC_ConfigChannel+0x190>
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	2b11      	cmp	r3, #17
 80014c6:	d116      	bne.n	80014f6 <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80014c8:	4b11      	ldr	r3, [pc, #68]	; (8001510 <HAL_ADC_ConfigChannel+0x1d8>)
 80014ca:	6819      	ldr	r1, [r3, #0]
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	2b10      	cmp	r3, #16
 80014d2:	d101      	bne.n	80014d8 <HAL_ADC_ConfigChannel+0x1a0>
 80014d4:	4a11      	ldr	r2, [pc, #68]	; (800151c <HAL_ADC_ConfigChannel+0x1e4>)
 80014d6:	e000      	b.n	80014da <HAL_ADC_ConfigChannel+0x1a2>
 80014d8:	4a11      	ldr	r2, [pc, #68]	; (8001520 <HAL_ADC_ConfigChannel+0x1e8>)
 80014da:	4b0d      	ldr	r3, [pc, #52]	; (8001510 <HAL_ADC_ConfigChannel+0x1d8>)
 80014dc:	400a      	ands	r2, r1
 80014de:	601a      	str	r2, [r3, #0]
 80014e0:	e009      	b.n	80014f6 <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014e6:	2220      	movs	r2, #32
 80014e8:	431a      	orrs	r2, r3
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80014ee:	230f      	movs	r3, #15
 80014f0:	18fb      	adds	r3, r7, r3
 80014f2:	2201      	movs	r2, #1
 80014f4:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2234      	movs	r2, #52	; 0x34
 80014fa:	2100      	movs	r1, #0
 80014fc:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80014fe:	230f      	movs	r3, #15
 8001500:	18fb      	adds	r3, r7, r3
 8001502:	781b      	ldrb	r3, [r3, #0]
}
 8001504:	0018      	movs	r0, r3
 8001506:	46bd      	mov	sp, r7
 8001508:	b004      	add	sp, #16
 800150a:	bd80      	pop	{r7, pc}
 800150c:	00001001 	.word	0x00001001
 8001510:	40012708 	.word	0x40012708
 8001514:	20000010 	.word	0x20000010
 8001518:	000f4240 	.word	0x000f4240
 800151c:	ff7fffff 	.word	0xff7fffff
 8001520:	ffbfffff 	.word	0xffbfffff

08001524 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001524:	b590      	push	{r4, r7, lr}
 8001526:	b083      	sub	sp, #12
 8001528:	af00      	add	r7, sp, #0
 800152a:	0002      	movs	r2, r0
 800152c:	6039      	str	r1, [r7, #0]
 800152e:	1dfb      	adds	r3, r7, #7
 8001530:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001532:	1dfb      	adds	r3, r7, #7
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	2b7f      	cmp	r3, #127	; 0x7f
 8001538:	d828      	bhi.n	800158c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800153a:	4a2f      	ldr	r2, [pc, #188]	; (80015f8 <__NVIC_SetPriority+0xd4>)
 800153c:	1dfb      	adds	r3, r7, #7
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	b25b      	sxtb	r3, r3
 8001542:	089b      	lsrs	r3, r3, #2
 8001544:	33c0      	adds	r3, #192	; 0xc0
 8001546:	009b      	lsls	r3, r3, #2
 8001548:	589b      	ldr	r3, [r3, r2]
 800154a:	1dfa      	adds	r2, r7, #7
 800154c:	7812      	ldrb	r2, [r2, #0]
 800154e:	0011      	movs	r1, r2
 8001550:	2203      	movs	r2, #3
 8001552:	400a      	ands	r2, r1
 8001554:	00d2      	lsls	r2, r2, #3
 8001556:	21ff      	movs	r1, #255	; 0xff
 8001558:	4091      	lsls	r1, r2
 800155a:	000a      	movs	r2, r1
 800155c:	43d2      	mvns	r2, r2
 800155e:	401a      	ands	r2, r3
 8001560:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	019b      	lsls	r3, r3, #6
 8001566:	22ff      	movs	r2, #255	; 0xff
 8001568:	401a      	ands	r2, r3
 800156a:	1dfb      	adds	r3, r7, #7
 800156c:	781b      	ldrb	r3, [r3, #0]
 800156e:	0018      	movs	r0, r3
 8001570:	2303      	movs	r3, #3
 8001572:	4003      	ands	r3, r0
 8001574:	00db      	lsls	r3, r3, #3
 8001576:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001578:	481f      	ldr	r0, [pc, #124]	; (80015f8 <__NVIC_SetPriority+0xd4>)
 800157a:	1dfb      	adds	r3, r7, #7
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	b25b      	sxtb	r3, r3
 8001580:	089b      	lsrs	r3, r3, #2
 8001582:	430a      	orrs	r2, r1
 8001584:	33c0      	adds	r3, #192	; 0xc0
 8001586:	009b      	lsls	r3, r3, #2
 8001588:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800158a:	e031      	b.n	80015f0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800158c:	4a1b      	ldr	r2, [pc, #108]	; (80015fc <__NVIC_SetPriority+0xd8>)
 800158e:	1dfb      	adds	r3, r7, #7
 8001590:	781b      	ldrb	r3, [r3, #0]
 8001592:	0019      	movs	r1, r3
 8001594:	230f      	movs	r3, #15
 8001596:	400b      	ands	r3, r1
 8001598:	3b08      	subs	r3, #8
 800159a:	089b      	lsrs	r3, r3, #2
 800159c:	3306      	adds	r3, #6
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	18d3      	adds	r3, r2, r3
 80015a2:	3304      	adds	r3, #4
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	1dfa      	adds	r2, r7, #7
 80015a8:	7812      	ldrb	r2, [r2, #0]
 80015aa:	0011      	movs	r1, r2
 80015ac:	2203      	movs	r2, #3
 80015ae:	400a      	ands	r2, r1
 80015b0:	00d2      	lsls	r2, r2, #3
 80015b2:	21ff      	movs	r1, #255	; 0xff
 80015b4:	4091      	lsls	r1, r2
 80015b6:	000a      	movs	r2, r1
 80015b8:	43d2      	mvns	r2, r2
 80015ba:	401a      	ands	r2, r3
 80015bc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	019b      	lsls	r3, r3, #6
 80015c2:	22ff      	movs	r2, #255	; 0xff
 80015c4:	401a      	ands	r2, r3
 80015c6:	1dfb      	adds	r3, r7, #7
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	0018      	movs	r0, r3
 80015cc:	2303      	movs	r3, #3
 80015ce:	4003      	ands	r3, r0
 80015d0:	00db      	lsls	r3, r3, #3
 80015d2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015d4:	4809      	ldr	r0, [pc, #36]	; (80015fc <__NVIC_SetPriority+0xd8>)
 80015d6:	1dfb      	adds	r3, r7, #7
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	001c      	movs	r4, r3
 80015dc:	230f      	movs	r3, #15
 80015de:	4023      	ands	r3, r4
 80015e0:	3b08      	subs	r3, #8
 80015e2:	089b      	lsrs	r3, r3, #2
 80015e4:	430a      	orrs	r2, r1
 80015e6:	3306      	adds	r3, #6
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	18c3      	adds	r3, r0, r3
 80015ec:	3304      	adds	r3, #4
 80015ee:	601a      	str	r2, [r3, #0]
}
 80015f0:	46c0      	nop			; (mov r8, r8)
 80015f2:	46bd      	mov	sp, r7
 80015f4:	b003      	add	sp, #12
 80015f6:	bd90      	pop	{r4, r7, pc}
 80015f8:	e000e100 	.word	0xe000e100
 80015fc:	e000ed00 	.word	0xe000ed00

08001600 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	1e5a      	subs	r2, r3, #1
 800160c:	2380      	movs	r3, #128	; 0x80
 800160e:	045b      	lsls	r3, r3, #17
 8001610:	429a      	cmp	r2, r3
 8001612:	d301      	bcc.n	8001618 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001614:	2301      	movs	r3, #1
 8001616:	e010      	b.n	800163a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001618:	4b0a      	ldr	r3, [pc, #40]	; (8001644 <SysTick_Config+0x44>)
 800161a:	687a      	ldr	r2, [r7, #4]
 800161c:	3a01      	subs	r2, #1
 800161e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001620:	2301      	movs	r3, #1
 8001622:	425b      	negs	r3, r3
 8001624:	2103      	movs	r1, #3
 8001626:	0018      	movs	r0, r3
 8001628:	f7ff ff7c 	bl	8001524 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800162c:	4b05      	ldr	r3, [pc, #20]	; (8001644 <SysTick_Config+0x44>)
 800162e:	2200      	movs	r2, #0
 8001630:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001632:	4b04      	ldr	r3, [pc, #16]	; (8001644 <SysTick_Config+0x44>)
 8001634:	2207      	movs	r2, #7
 8001636:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001638:	2300      	movs	r3, #0
}
 800163a:	0018      	movs	r0, r3
 800163c:	46bd      	mov	sp, r7
 800163e:	b002      	add	sp, #8
 8001640:	bd80      	pop	{r7, pc}
 8001642:	46c0      	nop			; (mov r8, r8)
 8001644:	e000e010 	.word	0xe000e010

08001648 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001648:	b580      	push	{r7, lr}
 800164a:	b084      	sub	sp, #16
 800164c:	af00      	add	r7, sp, #0
 800164e:	60b9      	str	r1, [r7, #8]
 8001650:	607a      	str	r2, [r7, #4]
 8001652:	210f      	movs	r1, #15
 8001654:	187b      	adds	r3, r7, r1
 8001656:	1c02      	adds	r2, r0, #0
 8001658:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800165a:	68ba      	ldr	r2, [r7, #8]
 800165c:	187b      	adds	r3, r7, r1
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	b25b      	sxtb	r3, r3
 8001662:	0011      	movs	r1, r2
 8001664:	0018      	movs	r0, r3
 8001666:	f7ff ff5d 	bl	8001524 <__NVIC_SetPriority>
}
 800166a:	46c0      	nop			; (mov r8, r8)
 800166c:	46bd      	mov	sp, r7
 800166e:	b004      	add	sp, #16
 8001670:	bd80      	pop	{r7, pc}

08001672 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001672:	b580      	push	{r7, lr}
 8001674:	b082      	sub	sp, #8
 8001676:	af00      	add	r7, sp, #0
 8001678:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	0018      	movs	r0, r3
 800167e:	f7ff ffbf 	bl	8001600 <SysTick_Config>
 8001682:	0003      	movs	r3, r0
}
 8001684:	0018      	movs	r0, r3
 8001686:	46bd      	mov	sp, r7
 8001688:	b002      	add	sp, #8
 800168a:	bd80      	pop	{r7, pc}

0800168c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b086      	sub	sp, #24
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
 8001694:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001696:	2300      	movs	r3, #0
 8001698:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800169a:	e14f      	b.n	800193c <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	2101      	movs	r1, #1
 80016a2:	697a      	ldr	r2, [r7, #20]
 80016a4:	4091      	lsls	r1, r2
 80016a6:	000a      	movs	r2, r1
 80016a8:	4013      	ands	r3, r2
 80016aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d100      	bne.n	80016b4 <HAL_GPIO_Init+0x28>
 80016b2:	e140      	b.n	8001936 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	2203      	movs	r2, #3
 80016ba:	4013      	ands	r3, r2
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d005      	beq.n	80016cc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	2203      	movs	r2, #3
 80016c6:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80016c8:	2b02      	cmp	r3, #2
 80016ca:	d130      	bne.n	800172e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	689b      	ldr	r3, [r3, #8]
 80016d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80016d2:	697b      	ldr	r3, [r7, #20]
 80016d4:	005b      	lsls	r3, r3, #1
 80016d6:	2203      	movs	r2, #3
 80016d8:	409a      	lsls	r2, r3
 80016da:	0013      	movs	r3, r2
 80016dc:	43da      	mvns	r2, r3
 80016de:	693b      	ldr	r3, [r7, #16]
 80016e0:	4013      	ands	r3, r2
 80016e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	68da      	ldr	r2, [r3, #12]
 80016e8:	697b      	ldr	r3, [r7, #20]
 80016ea:	005b      	lsls	r3, r3, #1
 80016ec:	409a      	lsls	r2, r3
 80016ee:	0013      	movs	r3, r2
 80016f0:	693a      	ldr	r2, [r7, #16]
 80016f2:	4313      	orrs	r3, r2
 80016f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	693a      	ldr	r2, [r7, #16]
 80016fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001702:	2201      	movs	r2, #1
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	409a      	lsls	r2, r3
 8001708:	0013      	movs	r3, r2
 800170a:	43da      	mvns	r2, r3
 800170c:	693b      	ldr	r3, [r7, #16]
 800170e:	4013      	ands	r3, r2
 8001710:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	091b      	lsrs	r3, r3, #4
 8001718:	2201      	movs	r2, #1
 800171a:	401a      	ands	r2, r3
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	409a      	lsls	r2, r3
 8001720:	0013      	movs	r3, r2
 8001722:	693a      	ldr	r2, [r7, #16]
 8001724:	4313      	orrs	r3, r2
 8001726:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	693a      	ldr	r2, [r7, #16]
 800172c:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	685b      	ldr	r3, [r3, #4]
 8001732:	2203      	movs	r2, #3
 8001734:	4013      	ands	r3, r2
 8001736:	2b03      	cmp	r3, #3
 8001738:	d017      	beq.n	800176a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	68db      	ldr	r3, [r3, #12]
 800173e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001740:	697b      	ldr	r3, [r7, #20]
 8001742:	005b      	lsls	r3, r3, #1
 8001744:	2203      	movs	r2, #3
 8001746:	409a      	lsls	r2, r3
 8001748:	0013      	movs	r3, r2
 800174a:	43da      	mvns	r2, r3
 800174c:	693b      	ldr	r3, [r7, #16]
 800174e:	4013      	ands	r3, r2
 8001750:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	689a      	ldr	r2, [r3, #8]
 8001756:	697b      	ldr	r3, [r7, #20]
 8001758:	005b      	lsls	r3, r3, #1
 800175a:	409a      	lsls	r2, r3
 800175c:	0013      	movs	r3, r2
 800175e:	693a      	ldr	r2, [r7, #16]
 8001760:	4313      	orrs	r3, r2
 8001762:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	693a      	ldr	r2, [r7, #16]
 8001768:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	2203      	movs	r2, #3
 8001770:	4013      	ands	r3, r2
 8001772:	2b02      	cmp	r3, #2
 8001774:	d123      	bne.n	80017be <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001776:	697b      	ldr	r3, [r7, #20]
 8001778:	08da      	lsrs	r2, r3, #3
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	3208      	adds	r2, #8
 800177e:	0092      	lsls	r2, r2, #2
 8001780:	58d3      	ldr	r3, [r2, r3]
 8001782:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001784:	697b      	ldr	r3, [r7, #20]
 8001786:	2207      	movs	r2, #7
 8001788:	4013      	ands	r3, r2
 800178a:	009b      	lsls	r3, r3, #2
 800178c:	220f      	movs	r2, #15
 800178e:	409a      	lsls	r2, r3
 8001790:	0013      	movs	r3, r2
 8001792:	43da      	mvns	r2, r3
 8001794:	693b      	ldr	r3, [r7, #16]
 8001796:	4013      	ands	r3, r2
 8001798:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	691a      	ldr	r2, [r3, #16]
 800179e:	697b      	ldr	r3, [r7, #20]
 80017a0:	2107      	movs	r1, #7
 80017a2:	400b      	ands	r3, r1
 80017a4:	009b      	lsls	r3, r3, #2
 80017a6:	409a      	lsls	r2, r3
 80017a8:	0013      	movs	r3, r2
 80017aa:	693a      	ldr	r2, [r7, #16]
 80017ac:	4313      	orrs	r3, r2
 80017ae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	08da      	lsrs	r2, r3, #3
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	3208      	adds	r2, #8
 80017b8:	0092      	lsls	r2, r2, #2
 80017ba:	6939      	ldr	r1, [r7, #16]
 80017bc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	005b      	lsls	r3, r3, #1
 80017c8:	2203      	movs	r2, #3
 80017ca:	409a      	lsls	r2, r3
 80017cc:	0013      	movs	r3, r2
 80017ce:	43da      	mvns	r2, r3
 80017d0:	693b      	ldr	r3, [r7, #16]
 80017d2:	4013      	ands	r3, r2
 80017d4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	2203      	movs	r2, #3
 80017dc:	401a      	ands	r2, r3
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	005b      	lsls	r3, r3, #1
 80017e2:	409a      	lsls	r2, r3
 80017e4:	0013      	movs	r3, r2
 80017e6:	693a      	ldr	r2, [r7, #16]
 80017e8:	4313      	orrs	r3, r2
 80017ea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	693a      	ldr	r2, [r7, #16]
 80017f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	685a      	ldr	r2, [r3, #4]
 80017f6:	23c0      	movs	r3, #192	; 0xc0
 80017f8:	029b      	lsls	r3, r3, #10
 80017fa:	4013      	ands	r3, r2
 80017fc:	d100      	bne.n	8001800 <HAL_GPIO_Init+0x174>
 80017fe:	e09a      	b.n	8001936 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001800:	4b54      	ldr	r3, [pc, #336]	; (8001954 <HAL_GPIO_Init+0x2c8>)
 8001802:	699a      	ldr	r2, [r3, #24]
 8001804:	4b53      	ldr	r3, [pc, #332]	; (8001954 <HAL_GPIO_Init+0x2c8>)
 8001806:	2101      	movs	r1, #1
 8001808:	430a      	orrs	r2, r1
 800180a:	619a      	str	r2, [r3, #24]
 800180c:	4b51      	ldr	r3, [pc, #324]	; (8001954 <HAL_GPIO_Init+0x2c8>)
 800180e:	699b      	ldr	r3, [r3, #24]
 8001810:	2201      	movs	r2, #1
 8001812:	4013      	ands	r3, r2
 8001814:	60bb      	str	r3, [r7, #8]
 8001816:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001818:	4a4f      	ldr	r2, [pc, #316]	; (8001958 <HAL_GPIO_Init+0x2cc>)
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	089b      	lsrs	r3, r3, #2
 800181e:	3302      	adds	r3, #2
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	589b      	ldr	r3, [r3, r2]
 8001824:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	2203      	movs	r2, #3
 800182a:	4013      	ands	r3, r2
 800182c:	009b      	lsls	r3, r3, #2
 800182e:	220f      	movs	r2, #15
 8001830:	409a      	lsls	r2, r3
 8001832:	0013      	movs	r3, r2
 8001834:	43da      	mvns	r2, r3
 8001836:	693b      	ldr	r3, [r7, #16]
 8001838:	4013      	ands	r3, r2
 800183a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800183c:	687a      	ldr	r2, [r7, #4]
 800183e:	2390      	movs	r3, #144	; 0x90
 8001840:	05db      	lsls	r3, r3, #23
 8001842:	429a      	cmp	r2, r3
 8001844:	d013      	beq.n	800186e <HAL_GPIO_Init+0x1e2>
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	4a44      	ldr	r2, [pc, #272]	; (800195c <HAL_GPIO_Init+0x2d0>)
 800184a:	4293      	cmp	r3, r2
 800184c:	d00d      	beq.n	800186a <HAL_GPIO_Init+0x1de>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	4a43      	ldr	r2, [pc, #268]	; (8001960 <HAL_GPIO_Init+0x2d4>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d007      	beq.n	8001866 <HAL_GPIO_Init+0x1da>
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	4a42      	ldr	r2, [pc, #264]	; (8001964 <HAL_GPIO_Init+0x2d8>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d101      	bne.n	8001862 <HAL_GPIO_Init+0x1d6>
 800185e:	2303      	movs	r3, #3
 8001860:	e006      	b.n	8001870 <HAL_GPIO_Init+0x1e4>
 8001862:	2305      	movs	r3, #5
 8001864:	e004      	b.n	8001870 <HAL_GPIO_Init+0x1e4>
 8001866:	2302      	movs	r3, #2
 8001868:	e002      	b.n	8001870 <HAL_GPIO_Init+0x1e4>
 800186a:	2301      	movs	r3, #1
 800186c:	e000      	b.n	8001870 <HAL_GPIO_Init+0x1e4>
 800186e:	2300      	movs	r3, #0
 8001870:	697a      	ldr	r2, [r7, #20]
 8001872:	2103      	movs	r1, #3
 8001874:	400a      	ands	r2, r1
 8001876:	0092      	lsls	r2, r2, #2
 8001878:	4093      	lsls	r3, r2
 800187a:	693a      	ldr	r2, [r7, #16]
 800187c:	4313      	orrs	r3, r2
 800187e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001880:	4935      	ldr	r1, [pc, #212]	; (8001958 <HAL_GPIO_Init+0x2cc>)
 8001882:	697b      	ldr	r3, [r7, #20]
 8001884:	089b      	lsrs	r3, r3, #2
 8001886:	3302      	adds	r3, #2
 8001888:	009b      	lsls	r3, r3, #2
 800188a:	693a      	ldr	r2, [r7, #16]
 800188c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800188e:	4b36      	ldr	r3, [pc, #216]	; (8001968 <HAL_GPIO_Init+0x2dc>)
 8001890:	689b      	ldr	r3, [r3, #8]
 8001892:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	43da      	mvns	r2, r3
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	4013      	ands	r3, r2
 800189c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	685a      	ldr	r2, [r3, #4]
 80018a2:	2380      	movs	r3, #128	; 0x80
 80018a4:	035b      	lsls	r3, r3, #13
 80018a6:	4013      	ands	r3, r2
 80018a8:	d003      	beq.n	80018b2 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80018aa:	693a      	ldr	r2, [r7, #16]
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	4313      	orrs	r3, r2
 80018b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80018b2:	4b2d      	ldr	r3, [pc, #180]	; (8001968 <HAL_GPIO_Init+0x2dc>)
 80018b4:	693a      	ldr	r2, [r7, #16]
 80018b6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80018b8:	4b2b      	ldr	r3, [pc, #172]	; (8001968 <HAL_GPIO_Init+0x2dc>)
 80018ba:	68db      	ldr	r3, [r3, #12]
 80018bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	43da      	mvns	r2, r3
 80018c2:	693b      	ldr	r3, [r7, #16]
 80018c4:	4013      	ands	r3, r2
 80018c6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	685a      	ldr	r2, [r3, #4]
 80018cc:	2380      	movs	r3, #128	; 0x80
 80018ce:	039b      	lsls	r3, r3, #14
 80018d0:	4013      	ands	r3, r2
 80018d2:	d003      	beq.n	80018dc <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 80018d4:	693a      	ldr	r2, [r7, #16]
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	4313      	orrs	r3, r2
 80018da:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80018dc:	4b22      	ldr	r3, [pc, #136]	; (8001968 <HAL_GPIO_Init+0x2dc>)
 80018de:	693a      	ldr	r2, [r7, #16]
 80018e0:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80018e2:	4b21      	ldr	r3, [pc, #132]	; (8001968 <HAL_GPIO_Init+0x2dc>)
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	43da      	mvns	r2, r3
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	4013      	ands	r3, r2
 80018f0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	685a      	ldr	r2, [r3, #4]
 80018f6:	2380      	movs	r3, #128	; 0x80
 80018f8:	029b      	lsls	r3, r3, #10
 80018fa:	4013      	ands	r3, r2
 80018fc:	d003      	beq.n	8001906 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80018fe:	693a      	ldr	r2, [r7, #16]
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	4313      	orrs	r3, r2
 8001904:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001906:	4b18      	ldr	r3, [pc, #96]	; (8001968 <HAL_GPIO_Init+0x2dc>)
 8001908:	693a      	ldr	r2, [r7, #16]
 800190a:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 800190c:	4b16      	ldr	r3, [pc, #88]	; (8001968 <HAL_GPIO_Init+0x2dc>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	43da      	mvns	r2, r3
 8001916:	693b      	ldr	r3, [r7, #16]
 8001918:	4013      	ands	r3, r2
 800191a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	685a      	ldr	r2, [r3, #4]
 8001920:	2380      	movs	r3, #128	; 0x80
 8001922:	025b      	lsls	r3, r3, #9
 8001924:	4013      	ands	r3, r2
 8001926:	d003      	beq.n	8001930 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001928:	693a      	ldr	r2, [r7, #16]
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	4313      	orrs	r3, r2
 800192e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001930:	4b0d      	ldr	r3, [pc, #52]	; (8001968 <HAL_GPIO_Init+0x2dc>)
 8001932:	693a      	ldr	r2, [r7, #16]
 8001934:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001936:	697b      	ldr	r3, [r7, #20]
 8001938:	3301      	adds	r3, #1
 800193a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	40da      	lsrs	r2, r3
 8001944:	1e13      	subs	r3, r2, #0
 8001946:	d000      	beq.n	800194a <HAL_GPIO_Init+0x2be>
 8001948:	e6a8      	b.n	800169c <HAL_GPIO_Init+0x10>
  } 
}
 800194a:	46c0      	nop			; (mov r8, r8)
 800194c:	46c0      	nop			; (mov r8, r8)
 800194e:	46bd      	mov	sp, r7
 8001950:	b006      	add	sp, #24
 8001952:	bd80      	pop	{r7, pc}
 8001954:	40021000 	.word	0x40021000
 8001958:	40010000 	.word	0x40010000
 800195c:	48000400 	.word	0x48000400
 8001960:	48000800 	.word	0x48000800
 8001964:	48000c00 	.word	0x48000c00
 8001968:	40010400 	.word	0x40010400

0800196c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
 8001974:	0008      	movs	r0, r1
 8001976:	0011      	movs	r1, r2
 8001978:	1cbb      	adds	r3, r7, #2
 800197a:	1c02      	adds	r2, r0, #0
 800197c:	801a      	strh	r2, [r3, #0]
 800197e:	1c7b      	adds	r3, r7, #1
 8001980:	1c0a      	adds	r2, r1, #0
 8001982:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001984:	1c7b      	adds	r3, r7, #1
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d004      	beq.n	8001996 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800198c:	1cbb      	adds	r3, r7, #2
 800198e:	881a      	ldrh	r2, [r3, #0]
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001994:	e003      	b.n	800199e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001996:	1cbb      	adds	r3, r7, #2
 8001998:	881a      	ldrh	r2, [r3, #0]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800199e:	46c0      	nop			; (mov r8, r8)
 80019a0:	46bd      	mov	sp, r7
 80019a2:	b002      	add	sp, #8
 80019a4:	bd80      	pop	{r7, pc}
	...

080019a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b088      	sub	sp, #32
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d101      	bne.n	80019ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019b6:	2301      	movs	r3, #1
 80019b8:	e305      	b.n	8001fc6 <HAL_RCC_OscConfig+0x61e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	2201      	movs	r2, #1
 80019c0:	4013      	ands	r3, r2
 80019c2:	d100      	bne.n	80019c6 <HAL_RCC_OscConfig+0x1e>
 80019c4:	e08d      	b.n	8001ae2 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80019c6:	4bc5      	ldr	r3, [pc, #788]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	220c      	movs	r2, #12
 80019cc:	4013      	ands	r3, r2
 80019ce:	2b04      	cmp	r3, #4
 80019d0:	d00e      	beq.n	80019f0 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80019d2:	4bc2      	ldr	r3, [pc, #776]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	220c      	movs	r2, #12
 80019d8:	4013      	ands	r3, r2
 80019da:	2b08      	cmp	r3, #8
 80019dc:	d116      	bne.n	8001a0c <HAL_RCC_OscConfig+0x64>
 80019de:	4bbf      	ldr	r3, [pc, #764]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 80019e0:	685a      	ldr	r2, [r3, #4]
 80019e2:	23c0      	movs	r3, #192	; 0xc0
 80019e4:	025b      	lsls	r3, r3, #9
 80019e6:	401a      	ands	r2, r3
 80019e8:	2380      	movs	r3, #128	; 0x80
 80019ea:	025b      	lsls	r3, r3, #9
 80019ec:	429a      	cmp	r2, r3
 80019ee:	d10d      	bne.n	8001a0c <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019f0:	4bba      	ldr	r3, [pc, #744]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	2380      	movs	r3, #128	; 0x80
 80019f6:	029b      	lsls	r3, r3, #10
 80019f8:	4013      	ands	r3, r2
 80019fa:	d100      	bne.n	80019fe <HAL_RCC_OscConfig+0x56>
 80019fc:	e070      	b.n	8001ae0 <HAL_RCC_OscConfig+0x138>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d000      	beq.n	8001a08 <HAL_RCC_OscConfig+0x60>
 8001a06:	e06b      	b.n	8001ae0 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	e2dc      	b.n	8001fc6 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	2b01      	cmp	r3, #1
 8001a12:	d107      	bne.n	8001a24 <HAL_RCC_OscConfig+0x7c>
 8001a14:	4bb1      	ldr	r3, [pc, #708]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001a16:	681a      	ldr	r2, [r3, #0]
 8001a18:	4bb0      	ldr	r3, [pc, #704]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001a1a:	2180      	movs	r1, #128	; 0x80
 8001a1c:	0249      	lsls	r1, r1, #9
 8001a1e:	430a      	orrs	r2, r1
 8001a20:	601a      	str	r2, [r3, #0]
 8001a22:	e02f      	b.n	8001a84 <HAL_RCC_OscConfig+0xdc>
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d10c      	bne.n	8001a46 <HAL_RCC_OscConfig+0x9e>
 8001a2c:	4bab      	ldr	r3, [pc, #684]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001a2e:	681a      	ldr	r2, [r3, #0]
 8001a30:	4baa      	ldr	r3, [pc, #680]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001a32:	49ab      	ldr	r1, [pc, #684]	; (8001ce0 <HAL_RCC_OscConfig+0x338>)
 8001a34:	400a      	ands	r2, r1
 8001a36:	601a      	str	r2, [r3, #0]
 8001a38:	4ba8      	ldr	r3, [pc, #672]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001a3a:	681a      	ldr	r2, [r3, #0]
 8001a3c:	4ba7      	ldr	r3, [pc, #668]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001a3e:	49a9      	ldr	r1, [pc, #676]	; (8001ce4 <HAL_RCC_OscConfig+0x33c>)
 8001a40:	400a      	ands	r2, r1
 8001a42:	601a      	str	r2, [r3, #0]
 8001a44:	e01e      	b.n	8001a84 <HAL_RCC_OscConfig+0xdc>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	2b05      	cmp	r3, #5
 8001a4c:	d10e      	bne.n	8001a6c <HAL_RCC_OscConfig+0xc4>
 8001a4e:	4ba3      	ldr	r3, [pc, #652]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001a50:	681a      	ldr	r2, [r3, #0]
 8001a52:	4ba2      	ldr	r3, [pc, #648]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001a54:	2180      	movs	r1, #128	; 0x80
 8001a56:	02c9      	lsls	r1, r1, #11
 8001a58:	430a      	orrs	r2, r1
 8001a5a:	601a      	str	r2, [r3, #0]
 8001a5c:	4b9f      	ldr	r3, [pc, #636]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001a5e:	681a      	ldr	r2, [r3, #0]
 8001a60:	4b9e      	ldr	r3, [pc, #632]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001a62:	2180      	movs	r1, #128	; 0x80
 8001a64:	0249      	lsls	r1, r1, #9
 8001a66:	430a      	orrs	r2, r1
 8001a68:	601a      	str	r2, [r3, #0]
 8001a6a:	e00b      	b.n	8001a84 <HAL_RCC_OscConfig+0xdc>
 8001a6c:	4b9b      	ldr	r3, [pc, #620]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	4b9a      	ldr	r3, [pc, #616]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001a72:	499b      	ldr	r1, [pc, #620]	; (8001ce0 <HAL_RCC_OscConfig+0x338>)
 8001a74:	400a      	ands	r2, r1
 8001a76:	601a      	str	r2, [r3, #0]
 8001a78:	4b98      	ldr	r3, [pc, #608]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001a7a:	681a      	ldr	r2, [r3, #0]
 8001a7c:	4b97      	ldr	r3, [pc, #604]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001a7e:	4999      	ldr	r1, [pc, #612]	; (8001ce4 <HAL_RCC_OscConfig+0x33c>)
 8001a80:	400a      	ands	r2, r1
 8001a82:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d014      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a8c:	f7ff fae6 	bl	800105c <HAL_GetTick>
 8001a90:	0003      	movs	r3, r0
 8001a92:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a94:	e008      	b.n	8001aa8 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a96:	f7ff fae1 	bl	800105c <HAL_GetTick>
 8001a9a:	0002      	movs	r2, r0
 8001a9c:	69bb      	ldr	r3, [r7, #24]
 8001a9e:	1ad3      	subs	r3, r2, r3
 8001aa0:	2b64      	cmp	r3, #100	; 0x64
 8001aa2:	d901      	bls.n	8001aa8 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001aa4:	2303      	movs	r3, #3
 8001aa6:	e28e      	b.n	8001fc6 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aa8:	4b8c      	ldr	r3, [pc, #560]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	2380      	movs	r3, #128	; 0x80
 8001aae:	029b      	lsls	r3, r3, #10
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	d0f0      	beq.n	8001a96 <HAL_RCC_OscConfig+0xee>
 8001ab4:	e015      	b.n	8001ae2 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ab6:	f7ff fad1 	bl	800105c <HAL_GetTick>
 8001aba:	0003      	movs	r3, r0
 8001abc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001abe:	e008      	b.n	8001ad2 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ac0:	f7ff facc 	bl	800105c <HAL_GetTick>
 8001ac4:	0002      	movs	r2, r0
 8001ac6:	69bb      	ldr	r3, [r7, #24]
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	2b64      	cmp	r3, #100	; 0x64
 8001acc:	d901      	bls.n	8001ad2 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001ace:	2303      	movs	r3, #3
 8001ad0:	e279      	b.n	8001fc6 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ad2:	4b82      	ldr	r3, [pc, #520]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	2380      	movs	r3, #128	; 0x80
 8001ad8:	029b      	lsls	r3, r3, #10
 8001ada:	4013      	ands	r3, r2
 8001adc:	d1f0      	bne.n	8001ac0 <HAL_RCC_OscConfig+0x118>
 8001ade:	e000      	b.n	8001ae2 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ae0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	2202      	movs	r2, #2
 8001ae8:	4013      	ands	r3, r2
 8001aea:	d100      	bne.n	8001aee <HAL_RCC_OscConfig+0x146>
 8001aec:	e06c      	b.n	8001bc8 <HAL_RCC_OscConfig+0x220>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001aee:	4b7b      	ldr	r3, [pc, #492]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	220c      	movs	r2, #12
 8001af4:	4013      	ands	r3, r2
 8001af6:	d00e      	beq.n	8001b16 <HAL_RCC_OscConfig+0x16e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001af8:	4b78      	ldr	r3, [pc, #480]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	220c      	movs	r2, #12
 8001afe:	4013      	ands	r3, r2
 8001b00:	2b08      	cmp	r3, #8
 8001b02:	d11f      	bne.n	8001b44 <HAL_RCC_OscConfig+0x19c>
 8001b04:	4b75      	ldr	r3, [pc, #468]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001b06:	685a      	ldr	r2, [r3, #4]
 8001b08:	23c0      	movs	r3, #192	; 0xc0
 8001b0a:	025b      	lsls	r3, r3, #9
 8001b0c:	401a      	ands	r2, r3
 8001b0e:	2380      	movs	r3, #128	; 0x80
 8001b10:	021b      	lsls	r3, r3, #8
 8001b12:	429a      	cmp	r2, r3
 8001b14:	d116      	bne.n	8001b44 <HAL_RCC_OscConfig+0x19c>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b16:	4b71      	ldr	r3, [pc, #452]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	2202      	movs	r2, #2
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	d005      	beq.n	8001b2c <HAL_RCC_OscConfig+0x184>
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	68db      	ldr	r3, [r3, #12]
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	d001      	beq.n	8001b2c <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	e24c      	b.n	8001fc6 <HAL_RCC_OscConfig+0x61e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b2c:	4b6b      	ldr	r3, [pc, #428]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	22f8      	movs	r2, #248	; 0xf8
 8001b32:	4393      	bics	r3, r2
 8001b34:	0019      	movs	r1, r3
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	691b      	ldr	r3, [r3, #16]
 8001b3a:	00da      	lsls	r2, r3, #3
 8001b3c:	4b67      	ldr	r3, [pc, #412]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001b3e:	430a      	orrs	r2, r1
 8001b40:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b42:	e041      	b.n	8001bc8 <HAL_RCC_OscConfig+0x220>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	68db      	ldr	r3, [r3, #12]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d024      	beq.n	8001b96 <HAL_RCC_OscConfig+0x1ee>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b4c:	4b63      	ldr	r3, [pc, #396]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001b4e:	681a      	ldr	r2, [r3, #0]
 8001b50:	4b62      	ldr	r3, [pc, #392]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001b52:	2101      	movs	r1, #1
 8001b54:	430a      	orrs	r2, r1
 8001b56:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b58:	f7ff fa80 	bl	800105c <HAL_GetTick>
 8001b5c:	0003      	movs	r3, r0
 8001b5e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b60:	e008      	b.n	8001b74 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b62:	f7ff fa7b 	bl	800105c <HAL_GetTick>
 8001b66:	0002      	movs	r2, r0
 8001b68:	69bb      	ldr	r3, [r7, #24]
 8001b6a:	1ad3      	subs	r3, r2, r3
 8001b6c:	2b02      	cmp	r3, #2
 8001b6e:	d901      	bls.n	8001b74 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8001b70:	2303      	movs	r3, #3
 8001b72:	e228      	b.n	8001fc6 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b74:	4b59      	ldr	r3, [pc, #356]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	2202      	movs	r2, #2
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	d0f1      	beq.n	8001b62 <HAL_RCC_OscConfig+0x1ba>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b7e:	4b57      	ldr	r3, [pc, #348]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	22f8      	movs	r2, #248	; 0xf8
 8001b84:	4393      	bics	r3, r2
 8001b86:	0019      	movs	r1, r3
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	691b      	ldr	r3, [r3, #16]
 8001b8c:	00da      	lsls	r2, r3, #3
 8001b8e:	4b53      	ldr	r3, [pc, #332]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001b90:	430a      	orrs	r2, r1
 8001b92:	601a      	str	r2, [r3, #0]
 8001b94:	e018      	b.n	8001bc8 <HAL_RCC_OscConfig+0x220>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b96:	4b51      	ldr	r3, [pc, #324]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	4b50      	ldr	r3, [pc, #320]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001b9c:	2101      	movs	r1, #1
 8001b9e:	438a      	bics	r2, r1
 8001ba0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ba2:	f7ff fa5b 	bl	800105c <HAL_GetTick>
 8001ba6:	0003      	movs	r3, r0
 8001ba8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001baa:	e008      	b.n	8001bbe <HAL_RCC_OscConfig+0x216>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bac:	f7ff fa56 	bl	800105c <HAL_GetTick>
 8001bb0:	0002      	movs	r2, r0
 8001bb2:	69bb      	ldr	r3, [r7, #24]
 8001bb4:	1ad3      	subs	r3, r2, r3
 8001bb6:	2b02      	cmp	r3, #2
 8001bb8:	d901      	bls.n	8001bbe <HAL_RCC_OscConfig+0x216>
          {
            return HAL_TIMEOUT;
 8001bba:	2303      	movs	r3, #3
 8001bbc:	e203      	b.n	8001fc6 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bbe:	4b47      	ldr	r3, [pc, #284]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	2202      	movs	r2, #2
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	d1f1      	bne.n	8001bac <HAL_RCC_OscConfig+0x204>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	2208      	movs	r2, #8
 8001bce:	4013      	ands	r3, r2
 8001bd0:	d036      	beq.n	8001c40 <HAL_RCC_OscConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	69db      	ldr	r3, [r3, #28]
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d019      	beq.n	8001c0e <HAL_RCC_OscConfig+0x266>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bda:	4b40      	ldr	r3, [pc, #256]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001bdc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001bde:	4b3f      	ldr	r3, [pc, #252]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001be0:	2101      	movs	r1, #1
 8001be2:	430a      	orrs	r2, r1
 8001be4:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001be6:	f7ff fa39 	bl	800105c <HAL_GetTick>
 8001bea:	0003      	movs	r3, r0
 8001bec:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bee:	e008      	b.n	8001c02 <HAL_RCC_OscConfig+0x25a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001bf0:	f7ff fa34 	bl	800105c <HAL_GetTick>
 8001bf4:	0002      	movs	r2, r0
 8001bf6:	69bb      	ldr	r3, [r7, #24]
 8001bf8:	1ad3      	subs	r3, r2, r3
 8001bfa:	2b02      	cmp	r3, #2
 8001bfc:	d901      	bls.n	8001c02 <HAL_RCC_OscConfig+0x25a>
        {
          return HAL_TIMEOUT;
 8001bfe:	2303      	movs	r3, #3
 8001c00:	e1e1      	b.n	8001fc6 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c02:	4b36      	ldr	r3, [pc, #216]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001c04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c06:	2202      	movs	r2, #2
 8001c08:	4013      	ands	r3, r2
 8001c0a:	d0f1      	beq.n	8001bf0 <HAL_RCC_OscConfig+0x248>
 8001c0c:	e018      	b.n	8001c40 <HAL_RCC_OscConfig+0x298>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c0e:	4b33      	ldr	r3, [pc, #204]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001c10:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c12:	4b32      	ldr	r3, [pc, #200]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001c14:	2101      	movs	r1, #1
 8001c16:	438a      	bics	r2, r1
 8001c18:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c1a:	f7ff fa1f 	bl	800105c <HAL_GetTick>
 8001c1e:	0003      	movs	r3, r0
 8001c20:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c22:	e008      	b.n	8001c36 <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c24:	f7ff fa1a 	bl	800105c <HAL_GetTick>
 8001c28:	0002      	movs	r2, r0
 8001c2a:	69bb      	ldr	r3, [r7, #24]
 8001c2c:	1ad3      	subs	r3, r2, r3
 8001c2e:	2b02      	cmp	r3, #2
 8001c30:	d901      	bls.n	8001c36 <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 8001c32:	2303      	movs	r3, #3
 8001c34:	e1c7      	b.n	8001fc6 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c36:	4b29      	ldr	r3, [pc, #164]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c3a:	2202      	movs	r2, #2
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	d1f1      	bne.n	8001c24 <HAL_RCC_OscConfig+0x27c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	2204      	movs	r2, #4
 8001c46:	4013      	ands	r3, r2
 8001c48:	d100      	bne.n	8001c4c <HAL_RCC_OscConfig+0x2a4>
 8001c4a:	e0b5      	b.n	8001db8 <HAL_RCC_OscConfig+0x410>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c4c:	201f      	movs	r0, #31
 8001c4e:	183b      	adds	r3, r7, r0
 8001c50:	2200      	movs	r2, #0
 8001c52:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c54:	4b21      	ldr	r3, [pc, #132]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001c56:	69da      	ldr	r2, [r3, #28]
 8001c58:	2380      	movs	r3, #128	; 0x80
 8001c5a:	055b      	lsls	r3, r3, #21
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	d110      	bne.n	8001c82 <HAL_RCC_OscConfig+0x2da>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c60:	4b1e      	ldr	r3, [pc, #120]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001c62:	69da      	ldr	r2, [r3, #28]
 8001c64:	4b1d      	ldr	r3, [pc, #116]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001c66:	2180      	movs	r1, #128	; 0x80
 8001c68:	0549      	lsls	r1, r1, #21
 8001c6a:	430a      	orrs	r2, r1
 8001c6c:	61da      	str	r2, [r3, #28]
 8001c6e:	4b1b      	ldr	r3, [pc, #108]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001c70:	69da      	ldr	r2, [r3, #28]
 8001c72:	2380      	movs	r3, #128	; 0x80
 8001c74:	055b      	lsls	r3, r3, #21
 8001c76:	4013      	ands	r3, r2
 8001c78:	60fb      	str	r3, [r7, #12]
 8001c7a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001c7c:	183b      	adds	r3, r7, r0
 8001c7e:	2201      	movs	r2, #1
 8001c80:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c82:	4b19      	ldr	r3, [pc, #100]	; (8001ce8 <HAL_RCC_OscConfig+0x340>)
 8001c84:	681a      	ldr	r2, [r3, #0]
 8001c86:	2380      	movs	r3, #128	; 0x80
 8001c88:	005b      	lsls	r3, r3, #1
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	d11a      	bne.n	8001cc4 <HAL_RCC_OscConfig+0x31c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c8e:	4b16      	ldr	r3, [pc, #88]	; (8001ce8 <HAL_RCC_OscConfig+0x340>)
 8001c90:	681a      	ldr	r2, [r3, #0]
 8001c92:	4b15      	ldr	r3, [pc, #84]	; (8001ce8 <HAL_RCC_OscConfig+0x340>)
 8001c94:	2180      	movs	r1, #128	; 0x80
 8001c96:	0049      	lsls	r1, r1, #1
 8001c98:	430a      	orrs	r2, r1
 8001c9a:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c9c:	f7ff f9de 	bl	800105c <HAL_GetTick>
 8001ca0:	0003      	movs	r3, r0
 8001ca2:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ca4:	e008      	b.n	8001cb8 <HAL_RCC_OscConfig+0x310>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ca6:	f7ff f9d9 	bl	800105c <HAL_GetTick>
 8001caa:	0002      	movs	r2, r0
 8001cac:	69bb      	ldr	r3, [r7, #24]
 8001cae:	1ad3      	subs	r3, r2, r3
 8001cb0:	2b64      	cmp	r3, #100	; 0x64
 8001cb2:	d901      	bls.n	8001cb8 <HAL_RCC_OscConfig+0x310>
        {
          return HAL_TIMEOUT;
 8001cb4:	2303      	movs	r3, #3
 8001cb6:	e186      	b.n	8001fc6 <HAL_RCC_OscConfig+0x61e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cb8:	4b0b      	ldr	r3, [pc, #44]	; (8001ce8 <HAL_RCC_OscConfig+0x340>)
 8001cba:	681a      	ldr	r2, [r3, #0]
 8001cbc:	2380      	movs	r3, #128	; 0x80
 8001cbe:	005b      	lsls	r3, r3, #1
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	d0f0      	beq.n	8001ca6 <HAL_RCC_OscConfig+0x2fe>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	689b      	ldr	r3, [r3, #8]
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d10f      	bne.n	8001cec <HAL_RCC_OscConfig+0x344>
 8001ccc:	4b03      	ldr	r3, [pc, #12]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001cce:	6a1a      	ldr	r2, [r3, #32]
 8001cd0:	4b02      	ldr	r3, [pc, #8]	; (8001cdc <HAL_RCC_OscConfig+0x334>)
 8001cd2:	2101      	movs	r1, #1
 8001cd4:	430a      	orrs	r2, r1
 8001cd6:	621a      	str	r2, [r3, #32]
 8001cd8:	e036      	b.n	8001d48 <HAL_RCC_OscConfig+0x3a0>
 8001cda:	46c0      	nop			; (mov r8, r8)
 8001cdc:	40021000 	.word	0x40021000
 8001ce0:	fffeffff 	.word	0xfffeffff
 8001ce4:	fffbffff 	.word	0xfffbffff
 8001ce8:	40007000 	.word	0x40007000
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d10c      	bne.n	8001d0e <HAL_RCC_OscConfig+0x366>
 8001cf4:	4bb6      	ldr	r3, [pc, #728]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001cf6:	6a1a      	ldr	r2, [r3, #32]
 8001cf8:	4bb5      	ldr	r3, [pc, #724]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001cfa:	2101      	movs	r1, #1
 8001cfc:	438a      	bics	r2, r1
 8001cfe:	621a      	str	r2, [r3, #32]
 8001d00:	4bb3      	ldr	r3, [pc, #716]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001d02:	6a1a      	ldr	r2, [r3, #32]
 8001d04:	4bb2      	ldr	r3, [pc, #712]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001d06:	2104      	movs	r1, #4
 8001d08:	438a      	bics	r2, r1
 8001d0a:	621a      	str	r2, [r3, #32]
 8001d0c:	e01c      	b.n	8001d48 <HAL_RCC_OscConfig+0x3a0>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	689b      	ldr	r3, [r3, #8]
 8001d12:	2b05      	cmp	r3, #5
 8001d14:	d10c      	bne.n	8001d30 <HAL_RCC_OscConfig+0x388>
 8001d16:	4bae      	ldr	r3, [pc, #696]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001d18:	6a1a      	ldr	r2, [r3, #32]
 8001d1a:	4bad      	ldr	r3, [pc, #692]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001d1c:	2104      	movs	r1, #4
 8001d1e:	430a      	orrs	r2, r1
 8001d20:	621a      	str	r2, [r3, #32]
 8001d22:	4bab      	ldr	r3, [pc, #684]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001d24:	6a1a      	ldr	r2, [r3, #32]
 8001d26:	4baa      	ldr	r3, [pc, #680]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001d28:	2101      	movs	r1, #1
 8001d2a:	430a      	orrs	r2, r1
 8001d2c:	621a      	str	r2, [r3, #32]
 8001d2e:	e00b      	b.n	8001d48 <HAL_RCC_OscConfig+0x3a0>
 8001d30:	4ba7      	ldr	r3, [pc, #668]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001d32:	6a1a      	ldr	r2, [r3, #32]
 8001d34:	4ba6      	ldr	r3, [pc, #664]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001d36:	2101      	movs	r1, #1
 8001d38:	438a      	bics	r2, r1
 8001d3a:	621a      	str	r2, [r3, #32]
 8001d3c:	4ba4      	ldr	r3, [pc, #656]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001d3e:	6a1a      	ldr	r2, [r3, #32]
 8001d40:	4ba3      	ldr	r3, [pc, #652]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001d42:	2104      	movs	r1, #4
 8001d44:	438a      	bics	r2, r1
 8001d46:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	689b      	ldr	r3, [r3, #8]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d014      	beq.n	8001d7a <HAL_RCC_OscConfig+0x3d2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d50:	f7ff f984 	bl	800105c <HAL_GetTick>
 8001d54:	0003      	movs	r3, r0
 8001d56:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d58:	e009      	b.n	8001d6e <HAL_RCC_OscConfig+0x3c6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d5a:	f7ff f97f 	bl	800105c <HAL_GetTick>
 8001d5e:	0002      	movs	r2, r0
 8001d60:	69bb      	ldr	r3, [r7, #24]
 8001d62:	1ad3      	subs	r3, r2, r3
 8001d64:	4a9b      	ldr	r2, [pc, #620]	; (8001fd4 <HAL_RCC_OscConfig+0x62c>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d901      	bls.n	8001d6e <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
 8001d6a:	2303      	movs	r3, #3
 8001d6c:	e12b      	b.n	8001fc6 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d6e:	4b98      	ldr	r3, [pc, #608]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001d70:	6a1b      	ldr	r3, [r3, #32]
 8001d72:	2202      	movs	r2, #2
 8001d74:	4013      	ands	r3, r2
 8001d76:	d0f0      	beq.n	8001d5a <HAL_RCC_OscConfig+0x3b2>
 8001d78:	e013      	b.n	8001da2 <HAL_RCC_OscConfig+0x3fa>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d7a:	f7ff f96f 	bl	800105c <HAL_GetTick>
 8001d7e:	0003      	movs	r3, r0
 8001d80:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d82:	e009      	b.n	8001d98 <HAL_RCC_OscConfig+0x3f0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d84:	f7ff f96a 	bl	800105c <HAL_GetTick>
 8001d88:	0002      	movs	r2, r0
 8001d8a:	69bb      	ldr	r3, [r7, #24]
 8001d8c:	1ad3      	subs	r3, r2, r3
 8001d8e:	4a91      	ldr	r2, [pc, #580]	; (8001fd4 <HAL_RCC_OscConfig+0x62c>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d901      	bls.n	8001d98 <HAL_RCC_OscConfig+0x3f0>
        {
          return HAL_TIMEOUT;
 8001d94:	2303      	movs	r3, #3
 8001d96:	e116      	b.n	8001fc6 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d98:	4b8d      	ldr	r3, [pc, #564]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001d9a:	6a1b      	ldr	r3, [r3, #32]
 8001d9c:	2202      	movs	r2, #2
 8001d9e:	4013      	ands	r3, r2
 8001da0:	d1f0      	bne.n	8001d84 <HAL_RCC_OscConfig+0x3dc>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001da2:	231f      	movs	r3, #31
 8001da4:	18fb      	adds	r3, r7, r3
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	2b01      	cmp	r3, #1
 8001daa:	d105      	bne.n	8001db8 <HAL_RCC_OscConfig+0x410>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dac:	4b88      	ldr	r3, [pc, #544]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001dae:	69da      	ldr	r2, [r3, #28]
 8001db0:	4b87      	ldr	r3, [pc, #540]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001db2:	4989      	ldr	r1, [pc, #548]	; (8001fd8 <HAL_RCC_OscConfig+0x630>)
 8001db4:	400a      	ands	r2, r1
 8001db6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	2210      	movs	r2, #16
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	d063      	beq.n	8001e8a <HAL_RCC_OscConfig+0x4e2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	695b      	ldr	r3, [r3, #20]
 8001dc6:	2b01      	cmp	r3, #1
 8001dc8:	d12a      	bne.n	8001e20 <HAL_RCC_OscConfig+0x478>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001dca:	4b81      	ldr	r3, [pc, #516]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001dcc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001dce:	4b80      	ldr	r3, [pc, #512]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001dd0:	2104      	movs	r1, #4
 8001dd2:	430a      	orrs	r2, r1
 8001dd4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001dd6:	4b7e      	ldr	r3, [pc, #504]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001dd8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001dda:	4b7d      	ldr	r3, [pc, #500]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001ddc:	2101      	movs	r1, #1
 8001dde:	430a      	orrs	r2, r1
 8001de0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001de2:	f7ff f93b 	bl	800105c <HAL_GetTick>
 8001de6:	0003      	movs	r3, r0
 8001de8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001dea:	e008      	b.n	8001dfe <HAL_RCC_OscConfig+0x456>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001dec:	f7ff f936 	bl	800105c <HAL_GetTick>
 8001df0:	0002      	movs	r2, r0
 8001df2:	69bb      	ldr	r3, [r7, #24]
 8001df4:	1ad3      	subs	r3, r2, r3
 8001df6:	2b02      	cmp	r3, #2
 8001df8:	d901      	bls.n	8001dfe <HAL_RCC_OscConfig+0x456>
        {
          return HAL_TIMEOUT;
 8001dfa:	2303      	movs	r3, #3
 8001dfc:	e0e3      	b.n	8001fc6 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001dfe:	4b74      	ldr	r3, [pc, #464]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001e00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e02:	2202      	movs	r2, #2
 8001e04:	4013      	ands	r3, r2
 8001e06:	d0f1      	beq.n	8001dec <HAL_RCC_OscConfig+0x444>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001e08:	4b71      	ldr	r3, [pc, #452]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001e0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e0c:	22f8      	movs	r2, #248	; 0xf8
 8001e0e:	4393      	bics	r3, r2
 8001e10:	0019      	movs	r1, r3
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	699b      	ldr	r3, [r3, #24]
 8001e16:	00da      	lsls	r2, r3, #3
 8001e18:	4b6d      	ldr	r3, [pc, #436]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001e1a:	430a      	orrs	r2, r1
 8001e1c:	635a      	str	r2, [r3, #52]	; 0x34
 8001e1e:	e034      	b.n	8001e8a <HAL_RCC_OscConfig+0x4e2>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	695b      	ldr	r3, [r3, #20]
 8001e24:	3305      	adds	r3, #5
 8001e26:	d111      	bne.n	8001e4c <HAL_RCC_OscConfig+0x4a4>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001e28:	4b69      	ldr	r3, [pc, #420]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001e2a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e2c:	4b68      	ldr	r3, [pc, #416]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001e2e:	2104      	movs	r1, #4
 8001e30:	438a      	bics	r2, r1
 8001e32:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001e34:	4b66      	ldr	r3, [pc, #408]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001e36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e38:	22f8      	movs	r2, #248	; 0xf8
 8001e3a:	4393      	bics	r3, r2
 8001e3c:	0019      	movs	r1, r3
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	699b      	ldr	r3, [r3, #24]
 8001e42:	00da      	lsls	r2, r3, #3
 8001e44:	4b62      	ldr	r3, [pc, #392]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001e46:	430a      	orrs	r2, r1
 8001e48:	635a      	str	r2, [r3, #52]	; 0x34
 8001e4a:	e01e      	b.n	8001e8a <HAL_RCC_OscConfig+0x4e2>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001e4c:	4b60      	ldr	r3, [pc, #384]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001e4e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e50:	4b5f      	ldr	r3, [pc, #380]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001e52:	2104      	movs	r1, #4
 8001e54:	430a      	orrs	r2, r1
 8001e56:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001e58:	4b5d      	ldr	r3, [pc, #372]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001e5a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e5c:	4b5c      	ldr	r3, [pc, #368]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001e5e:	2101      	movs	r1, #1
 8001e60:	438a      	bics	r2, r1
 8001e62:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e64:	f7ff f8fa 	bl	800105c <HAL_GetTick>
 8001e68:	0003      	movs	r3, r0
 8001e6a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001e6c:	e008      	b.n	8001e80 <HAL_RCC_OscConfig+0x4d8>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001e6e:	f7ff f8f5 	bl	800105c <HAL_GetTick>
 8001e72:	0002      	movs	r2, r0
 8001e74:	69bb      	ldr	r3, [r7, #24]
 8001e76:	1ad3      	subs	r3, r2, r3
 8001e78:	2b02      	cmp	r3, #2
 8001e7a:	d901      	bls.n	8001e80 <HAL_RCC_OscConfig+0x4d8>
        {
          return HAL_TIMEOUT;
 8001e7c:	2303      	movs	r3, #3
 8001e7e:	e0a2      	b.n	8001fc6 <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001e80:	4b53      	ldr	r3, [pc, #332]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001e82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e84:	2202      	movs	r2, #2
 8001e86:	4013      	ands	r3, r2
 8001e88:	d1f1      	bne.n	8001e6e <HAL_RCC_OscConfig+0x4c6>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6a1b      	ldr	r3, [r3, #32]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d100      	bne.n	8001e94 <HAL_RCC_OscConfig+0x4ec>
 8001e92:	e097      	b.n	8001fc4 <HAL_RCC_OscConfig+0x61c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e94:	4b4e      	ldr	r3, [pc, #312]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	220c      	movs	r2, #12
 8001e9a:	4013      	ands	r3, r2
 8001e9c:	2b08      	cmp	r3, #8
 8001e9e:	d100      	bne.n	8001ea2 <HAL_RCC_OscConfig+0x4fa>
 8001ea0:	e06b      	b.n	8001f7a <HAL_RCC_OscConfig+0x5d2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6a1b      	ldr	r3, [r3, #32]
 8001ea6:	2b02      	cmp	r3, #2
 8001ea8:	d14c      	bne.n	8001f44 <HAL_RCC_OscConfig+0x59c>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001eaa:	4b49      	ldr	r3, [pc, #292]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	4b48      	ldr	r3, [pc, #288]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001eb0:	494a      	ldr	r1, [pc, #296]	; (8001fdc <HAL_RCC_OscConfig+0x634>)
 8001eb2:	400a      	ands	r2, r1
 8001eb4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb6:	f7ff f8d1 	bl	800105c <HAL_GetTick>
 8001eba:	0003      	movs	r3, r0
 8001ebc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ebe:	e008      	b.n	8001ed2 <HAL_RCC_OscConfig+0x52a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ec0:	f7ff f8cc 	bl	800105c <HAL_GetTick>
 8001ec4:	0002      	movs	r2, r0
 8001ec6:	69bb      	ldr	r3, [r7, #24]
 8001ec8:	1ad3      	subs	r3, r2, r3
 8001eca:	2b02      	cmp	r3, #2
 8001ecc:	d901      	bls.n	8001ed2 <HAL_RCC_OscConfig+0x52a>
          {
            return HAL_TIMEOUT;
 8001ece:	2303      	movs	r3, #3
 8001ed0:	e079      	b.n	8001fc6 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ed2:	4b3f      	ldr	r3, [pc, #252]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	2380      	movs	r3, #128	; 0x80
 8001ed8:	049b      	lsls	r3, r3, #18
 8001eda:	4013      	ands	r3, r2
 8001edc:	d1f0      	bne.n	8001ec0 <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ede:	4b3c      	ldr	r3, [pc, #240]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001ee0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ee2:	220f      	movs	r2, #15
 8001ee4:	4393      	bics	r3, r2
 8001ee6:	0019      	movs	r1, r3
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001eec:	4b38      	ldr	r3, [pc, #224]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001eee:	430a      	orrs	r2, r1
 8001ef0:	62da      	str	r2, [r3, #44]	; 0x2c
 8001ef2:	4b37      	ldr	r3, [pc, #220]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	4a3a      	ldr	r2, [pc, #232]	; (8001fe0 <HAL_RCC_OscConfig+0x638>)
 8001ef8:	4013      	ands	r3, r2
 8001efa:	0019      	movs	r1, r3
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f04:	431a      	orrs	r2, r3
 8001f06:	4b32      	ldr	r3, [pc, #200]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001f08:	430a      	orrs	r2, r1
 8001f0a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f0c:	4b30      	ldr	r3, [pc, #192]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	4b2f      	ldr	r3, [pc, #188]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001f12:	2180      	movs	r1, #128	; 0x80
 8001f14:	0449      	lsls	r1, r1, #17
 8001f16:	430a      	orrs	r2, r1
 8001f18:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f1a:	f7ff f89f 	bl	800105c <HAL_GetTick>
 8001f1e:	0003      	movs	r3, r0
 8001f20:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f22:	e008      	b.n	8001f36 <HAL_RCC_OscConfig+0x58e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f24:	f7ff f89a 	bl	800105c <HAL_GetTick>
 8001f28:	0002      	movs	r2, r0
 8001f2a:	69bb      	ldr	r3, [r7, #24]
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	2b02      	cmp	r3, #2
 8001f30:	d901      	bls.n	8001f36 <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 8001f32:	2303      	movs	r3, #3
 8001f34:	e047      	b.n	8001fc6 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f36:	4b26      	ldr	r3, [pc, #152]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	2380      	movs	r3, #128	; 0x80
 8001f3c:	049b      	lsls	r3, r3, #18
 8001f3e:	4013      	ands	r3, r2
 8001f40:	d0f0      	beq.n	8001f24 <HAL_RCC_OscConfig+0x57c>
 8001f42:	e03f      	b.n	8001fc4 <HAL_RCC_OscConfig+0x61c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f44:	4b22      	ldr	r3, [pc, #136]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	4b21      	ldr	r3, [pc, #132]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001f4a:	4924      	ldr	r1, [pc, #144]	; (8001fdc <HAL_RCC_OscConfig+0x634>)
 8001f4c:	400a      	ands	r2, r1
 8001f4e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f50:	f7ff f884 	bl	800105c <HAL_GetTick>
 8001f54:	0003      	movs	r3, r0
 8001f56:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f58:	e008      	b.n	8001f6c <HAL_RCC_OscConfig+0x5c4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f5a:	f7ff f87f 	bl	800105c <HAL_GetTick>
 8001f5e:	0002      	movs	r2, r0
 8001f60:	69bb      	ldr	r3, [r7, #24]
 8001f62:	1ad3      	subs	r3, r2, r3
 8001f64:	2b02      	cmp	r3, #2
 8001f66:	d901      	bls.n	8001f6c <HAL_RCC_OscConfig+0x5c4>
          {
            return HAL_TIMEOUT;
 8001f68:	2303      	movs	r3, #3
 8001f6a:	e02c      	b.n	8001fc6 <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f6c:	4b18      	ldr	r3, [pc, #96]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001f6e:	681a      	ldr	r2, [r3, #0]
 8001f70:	2380      	movs	r3, #128	; 0x80
 8001f72:	049b      	lsls	r3, r3, #18
 8001f74:	4013      	ands	r3, r2
 8001f76:	d1f0      	bne.n	8001f5a <HAL_RCC_OscConfig+0x5b2>
 8001f78:	e024      	b.n	8001fc4 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6a1b      	ldr	r3, [r3, #32]
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d101      	bne.n	8001f86 <HAL_RCC_OscConfig+0x5de>
      {
        return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	e01f      	b.n	8001fc6 <HAL_RCC_OscConfig+0x61e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001f86:	4b12      	ldr	r3, [pc, #72]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001f8c:	4b10      	ldr	r3, [pc, #64]	; (8001fd0 <HAL_RCC_OscConfig+0x628>)
 8001f8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f90:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f92:	697a      	ldr	r2, [r7, #20]
 8001f94:	23c0      	movs	r3, #192	; 0xc0
 8001f96:	025b      	lsls	r3, r3, #9
 8001f98:	401a      	ands	r2, r3
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f9e:	429a      	cmp	r2, r3
 8001fa0:	d10e      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	220f      	movs	r2, #15
 8001fa6:	401a      	ands	r2, r3
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d107      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001fb0:	697a      	ldr	r2, [r7, #20]
 8001fb2:	23f0      	movs	r3, #240	; 0xf0
 8001fb4:	039b      	lsls	r3, r3, #14
 8001fb6:	401a      	ands	r2, r3
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	d001      	beq.n	8001fc4 <HAL_RCC_OscConfig+0x61c>
        {
          return HAL_ERROR;
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	e000      	b.n	8001fc6 <HAL_RCC_OscConfig+0x61e>
        }
      }
    }
  }

  return HAL_OK;
 8001fc4:	2300      	movs	r3, #0
}
 8001fc6:	0018      	movs	r0, r3
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	b008      	add	sp, #32
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	46c0      	nop			; (mov r8, r8)
 8001fd0:	40021000 	.word	0x40021000
 8001fd4:	00001388 	.word	0x00001388
 8001fd8:	efffffff 	.word	0xefffffff
 8001fdc:	feffffff 	.word	0xfeffffff
 8001fe0:	ffc27fff 	.word	0xffc27fff

08001fe4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b084      	sub	sp, #16
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
 8001fec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d101      	bne.n	8001ff8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	e0b3      	b.n	8002160 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ff8:	4b5b      	ldr	r3, [pc, #364]	; (8002168 <HAL_RCC_ClockConfig+0x184>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	4013      	ands	r3, r2
 8002000:	683a      	ldr	r2, [r7, #0]
 8002002:	429a      	cmp	r2, r3
 8002004:	d911      	bls.n	800202a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002006:	4b58      	ldr	r3, [pc, #352]	; (8002168 <HAL_RCC_ClockConfig+0x184>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	2201      	movs	r2, #1
 800200c:	4393      	bics	r3, r2
 800200e:	0019      	movs	r1, r3
 8002010:	4b55      	ldr	r3, [pc, #340]	; (8002168 <HAL_RCC_ClockConfig+0x184>)
 8002012:	683a      	ldr	r2, [r7, #0]
 8002014:	430a      	orrs	r2, r1
 8002016:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002018:	4b53      	ldr	r3, [pc, #332]	; (8002168 <HAL_RCC_ClockConfig+0x184>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	2201      	movs	r2, #1
 800201e:	4013      	ands	r3, r2
 8002020:	683a      	ldr	r2, [r7, #0]
 8002022:	429a      	cmp	r2, r3
 8002024:	d001      	beq.n	800202a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002026:	2301      	movs	r3, #1
 8002028:	e09a      	b.n	8002160 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	2202      	movs	r2, #2
 8002030:	4013      	ands	r3, r2
 8002032:	d015      	beq.n	8002060 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	2204      	movs	r2, #4
 800203a:	4013      	ands	r3, r2
 800203c:	d006      	beq.n	800204c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800203e:	4b4b      	ldr	r3, [pc, #300]	; (800216c <HAL_RCC_ClockConfig+0x188>)
 8002040:	685a      	ldr	r2, [r3, #4]
 8002042:	4b4a      	ldr	r3, [pc, #296]	; (800216c <HAL_RCC_ClockConfig+0x188>)
 8002044:	21e0      	movs	r1, #224	; 0xe0
 8002046:	00c9      	lsls	r1, r1, #3
 8002048:	430a      	orrs	r2, r1
 800204a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800204c:	4b47      	ldr	r3, [pc, #284]	; (800216c <HAL_RCC_ClockConfig+0x188>)
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	22f0      	movs	r2, #240	; 0xf0
 8002052:	4393      	bics	r3, r2
 8002054:	0019      	movs	r1, r3
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	689a      	ldr	r2, [r3, #8]
 800205a:	4b44      	ldr	r3, [pc, #272]	; (800216c <HAL_RCC_ClockConfig+0x188>)
 800205c:	430a      	orrs	r2, r1
 800205e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	2201      	movs	r2, #1
 8002066:	4013      	ands	r3, r2
 8002068:	d040      	beq.n	80020ec <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	685b      	ldr	r3, [r3, #4]
 800206e:	2b01      	cmp	r3, #1
 8002070:	d107      	bne.n	8002082 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002072:	4b3e      	ldr	r3, [pc, #248]	; (800216c <HAL_RCC_ClockConfig+0x188>)
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	2380      	movs	r3, #128	; 0x80
 8002078:	029b      	lsls	r3, r3, #10
 800207a:	4013      	ands	r3, r2
 800207c:	d114      	bne.n	80020a8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800207e:	2301      	movs	r3, #1
 8002080:	e06e      	b.n	8002160 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	2b02      	cmp	r3, #2
 8002088:	d107      	bne.n	800209a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800208a:	4b38      	ldr	r3, [pc, #224]	; (800216c <HAL_RCC_ClockConfig+0x188>)
 800208c:	681a      	ldr	r2, [r3, #0]
 800208e:	2380      	movs	r3, #128	; 0x80
 8002090:	049b      	lsls	r3, r3, #18
 8002092:	4013      	ands	r3, r2
 8002094:	d108      	bne.n	80020a8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	e062      	b.n	8002160 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800209a:	4b34      	ldr	r3, [pc, #208]	; (800216c <HAL_RCC_ClockConfig+0x188>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	2202      	movs	r2, #2
 80020a0:	4013      	ands	r3, r2
 80020a2:	d101      	bne.n	80020a8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80020a4:	2301      	movs	r3, #1
 80020a6:	e05b      	b.n	8002160 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020a8:	4b30      	ldr	r3, [pc, #192]	; (800216c <HAL_RCC_ClockConfig+0x188>)
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	2203      	movs	r2, #3
 80020ae:	4393      	bics	r3, r2
 80020b0:	0019      	movs	r1, r3
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	685a      	ldr	r2, [r3, #4]
 80020b6:	4b2d      	ldr	r3, [pc, #180]	; (800216c <HAL_RCC_ClockConfig+0x188>)
 80020b8:	430a      	orrs	r2, r1
 80020ba:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020bc:	f7fe ffce 	bl	800105c <HAL_GetTick>
 80020c0:	0003      	movs	r3, r0
 80020c2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020c4:	e009      	b.n	80020da <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020c6:	f7fe ffc9 	bl	800105c <HAL_GetTick>
 80020ca:	0002      	movs	r2, r0
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	1ad3      	subs	r3, r2, r3
 80020d0:	4a27      	ldr	r2, [pc, #156]	; (8002170 <HAL_RCC_ClockConfig+0x18c>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d901      	bls.n	80020da <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80020d6:	2303      	movs	r3, #3
 80020d8:	e042      	b.n	8002160 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020da:	4b24      	ldr	r3, [pc, #144]	; (800216c <HAL_RCC_ClockConfig+0x188>)
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	220c      	movs	r2, #12
 80020e0:	401a      	ands	r2, r3
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	429a      	cmp	r2, r3
 80020ea:	d1ec      	bne.n	80020c6 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80020ec:	4b1e      	ldr	r3, [pc, #120]	; (8002168 <HAL_RCC_ClockConfig+0x184>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	2201      	movs	r2, #1
 80020f2:	4013      	ands	r3, r2
 80020f4:	683a      	ldr	r2, [r7, #0]
 80020f6:	429a      	cmp	r2, r3
 80020f8:	d211      	bcs.n	800211e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020fa:	4b1b      	ldr	r3, [pc, #108]	; (8002168 <HAL_RCC_ClockConfig+0x184>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	2201      	movs	r2, #1
 8002100:	4393      	bics	r3, r2
 8002102:	0019      	movs	r1, r3
 8002104:	4b18      	ldr	r3, [pc, #96]	; (8002168 <HAL_RCC_ClockConfig+0x184>)
 8002106:	683a      	ldr	r2, [r7, #0]
 8002108:	430a      	orrs	r2, r1
 800210a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800210c:	4b16      	ldr	r3, [pc, #88]	; (8002168 <HAL_RCC_ClockConfig+0x184>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	2201      	movs	r2, #1
 8002112:	4013      	ands	r3, r2
 8002114:	683a      	ldr	r2, [r7, #0]
 8002116:	429a      	cmp	r2, r3
 8002118:	d001      	beq.n	800211e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e020      	b.n	8002160 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	2204      	movs	r2, #4
 8002124:	4013      	ands	r3, r2
 8002126:	d009      	beq.n	800213c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002128:	4b10      	ldr	r3, [pc, #64]	; (800216c <HAL_RCC_ClockConfig+0x188>)
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	4a11      	ldr	r2, [pc, #68]	; (8002174 <HAL_RCC_ClockConfig+0x190>)
 800212e:	4013      	ands	r3, r2
 8002130:	0019      	movs	r1, r3
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	68da      	ldr	r2, [r3, #12]
 8002136:	4b0d      	ldr	r3, [pc, #52]	; (800216c <HAL_RCC_ClockConfig+0x188>)
 8002138:	430a      	orrs	r2, r1
 800213a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800213c:	f000 f820 	bl	8002180 <HAL_RCC_GetSysClockFreq>
 8002140:	0001      	movs	r1, r0
 8002142:	4b0a      	ldr	r3, [pc, #40]	; (800216c <HAL_RCC_ClockConfig+0x188>)
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	091b      	lsrs	r3, r3, #4
 8002148:	220f      	movs	r2, #15
 800214a:	4013      	ands	r3, r2
 800214c:	4a0a      	ldr	r2, [pc, #40]	; (8002178 <HAL_RCC_ClockConfig+0x194>)
 800214e:	5cd3      	ldrb	r3, [r2, r3]
 8002150:	000a      	movs	r2, r1
 8002152:	40da      	lsrs	r2, r3
 8002154:	4b09      	ldr	r3, [pc, #36]	; (800217c <HAL_RCC_ClockConfig+0x198>)
 8002156:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002158:	2003      	movs	r0, #3
 800215a:	f7fe ff39 	bl	8000fd0 <HAL_InitTick>
  
  return HAL_OK;
 800215e:	2300      	movs	r3, #0
}
 8002160:	0018      	movs	r0, r3
 8002162:	46bd      	mov	sp, r7
 8002164:	b004      	add	sp, #16
 8002166:	bd80      	pop	{r7, pc}
 8002168:	40022000 	.word	0x40022000
 800216c:	40021000 	.word	0x40021000
 8002170:	00001388 	.word	0x00001388
 8002174:	fffff8ff 	.word	0xfffff8ff
 8002178:	08004b00 	.word	0x08004b00
 800217c:	20000010 	.word	0x20000010

08002180 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b086      	sub	sp, #24
 8002184:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002186:	2300      	movs	r3, #0
 8002188:	60fb      	str	r3, [r7, #12]
 800218a:	2300      	movs	r3, #0
 800218c:	60bb      	str	r3, [r7, #8]
 800218e:	2300      	movs	r3, #0
 8002190:	617b      	str	r3, [r7, #20]
 8002192:	2300      	movs	r3, #0
 8002194:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002196:	2300      	movs	r3, #0
 8002198:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800219a:	4b21      	ldr	r3, [pc, #132]	; (8002220 <HAL_RCC_GetSysClockFreq+0xa0>)
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	220c      	movs	r2, #12
 80021a4:	4013      	ands	r3, r2
 80021a6:	2b04      	cmp	r3, #4
 80021a8:	d002      	beq.n	80021b0 <HAL_RCC_GetSysClockFreq+0x30>
 80021aa:	2b08      	cmp	r3, #8
 80021ac:	d003      	beq.n	80021b6 <HAL_RCC_GetSysClockFreq+0x36>
 80021ae:	e02e      	b.n	800220e <HAL_RCC_GetSysClockFreq+0x8e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80021b0:	4b1c      	ldr	r3, [pc, #112]	; (8002224 <HAL_RCC_GetSysClockFreq+0xa4>)
 80021b2:	613b      	str	r3, [r7, #16]
      break;
 80021b4:	e02e      	b.n	8002214 <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	0c9b      	lsrs	r3, r3, #18
 80021ba:	220f      	movs	r2, #15
 80021bc:	4013      	ands	r3, r2
 80021be:	4a1a      	ldr	r2, [pc, #104]	; (8002228 <HAL_RCC_GetSysClockFreq+0xa8>)
 80021c0:	5cd3      	ldrb	r3, [r2, r3]
 80021c2:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80021c4:	4b16      	ldr	r3, [pc, #88]	; (8002220 <HAL_RCC_GetSysClockFreq+0xa0>)
 80021c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021c8:	220f      	movs	r2, #15
 80021ca:	4013      	ands	r3, r2
 80021cc:	4a17      	ldr	r2, [pc, #92]	; (800222c <HAL_RCC_GetSysClockFreq+0xac>)
 80021ce:	5cd3      	ldrb	r3, [r2, r3]
 80021d0:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80021d2:	68fa      	ldr	r2, [r7, #12]
 80021d4:	23c0      	movs	r3, #192	; 0xc0
 80021d6:	025b      	lsls	r3, r3, #9
 80021d8:	401a      	ands	r2, r3
 80021da:	2380      	movs	r3, #128	; 0x80
 80021dc:	025b      	lsls	r3, r3, #9
 80021de:	429a      	cmp	r2, r3
 80021e0:	d109      	bne.n	80021f6 <HAL_RCC_GetSysClockFreq+0x76>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80021e2:	68b9      	ldr	r1, [r7, #8]
 80021e4:	480f      	ldr	r0, [pc, #60]	; (8002224 <HAL_RCC_GetSysClockFreq+0xa4>)
 80021e6:	f7fd ff8d 	bl	8000104 <__udivsi3>
 80021ea:	0003      	movs	r3, r0
 80021ec:	001a      	movs	r2, r3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4353      	muls	r3, r2
 80021f2:	617b      	str	r3, [r7, #20]
 80021f4:	e008      	b.n	8002208 <HAL_RCC_GetSysClockFreq+0x88>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80021f6:	68b9      	ldr	r1, [r7, #8]
 80021f8:	480a      	ldr	r0, [pc, #40]	; (8002224 <HAL_RCC_GetSysClockFreq+0xa4>)
 80021fa:	f7fd ff83 	bl	8000104 <__udivsi3>
 80021fe:	0003      	movs	r3, r0
 8002200:	001a      	movs	r2, r3
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4353      	muls	r3, r2
 8002206:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	613b      	str	r3, [r7, #16]
      break;
 800220c:	e002      	b.n	8002214 <HAL_RCC_GetSysClockFreq+0x94>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800220e:	4b05      	ldr	r3, [pc, #20]	; (8002224 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002210:	613b      	str	r3, [r7, #16]
      break;
 8002212:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002214:	693b      	ldr	r3, [r7, #16]
}
 8002216:	0018      	movs	r0, r3
 8002218:	46bd      	mov	sp, r7
 800221a:	b006      	add	sp, #24
 800221c:	bd80      	pop	{r7, pc}
 800221e:	46c0      	nop			; (mov r8, r8)
 8002220:	40021000 	.word	0x40021000
 8002224:	007a1200 	.word	0x007a1200
 8002228:	08004b10 	.word	0x08004b10
 800222c:	08004b20 	.word	0x08004b20

08002230 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b084      	sub	sp, #16
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d101      	bne.n	8002242 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800223e:	2301      	movs	r3, #1
 8002240:	e0a8      	b.n	8002394 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002246:	2b00      	cmp	r3, #0
 8002248:	d109      	bne.n	800225e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	685a      	ldr	r2, [r3, #4]
 800224e:	2382      	movs	r3, #130	; 0x82
 8002250:	005b      	lsls	r3, r3, #1
 8002252:	429a      	cmp	r2, r3
 8002254:	d009      	beq.n	800226a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2200      	movs	r2, #0
 800225a:	61da      	str	r2, [r3, #28]
 800225c:	e005      	b.n	800226a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2200      	movs	r2, #0
 8002262:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2200      	movs	r2, #0
 8002268:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2200      	movs	r2, #0
 800226e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	225d      	movs	r2, #93	; 0x5d
 8002274:	5c9b      	ldrb	r3, [r3, r2]
 8002276:	b2db      	uxtb	r3, r3
 8002278:	2b00      	cmp	r3, #0
 800227a:	d107      	bne.n	800228c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	225c      	movs	r2, #92	; 0x5c
 8002280:	2100      	movs	r1, #0
 8002282:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	0018      	movs	r0, r3
 8002288:	f7fe fdfc 	bl	8000e84 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	225d      	movs	r2, #93	; 0x5d
 8002290:	2102      	movs	r1, #2
 8002292:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	2140      	movs	r1, #64	; 0x40
 80022a0:	438a      	bics	r2, r1
 80022a2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	68da      	ldr	r2, [r3, #12]
 80022a8:	23e0      	movs	r3, #224	; 0xe0
 80022aa:	00db      	lsls	r3, r3, #3
 80022ac:	429a      	cmp	r2, r3
 80022ae:	d902      	bls.n	80022b6 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80022b0:	2300      	movs	r3, #0
 80022b2:	60fb      	str	r3, [r7, #12]
 80022b4:	e002      	b.n	80022bc <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80022b6:	2380      	movs	r3, #128	; 0x80
 80022b8:	015b      	lsls	r3, r3, #5
 80022ba:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	68da      	ldr	r2, [r3, #12]
 80022c0:	23f0      	movs	r3, #240	; 0xf0
 80022c2:	011b      	lsls	r3, r3, #4
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d008      	beq.n	80022da <HAL_SPI_Init+0xaa>
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	68da      	ldr	r2, [r3, #12]
 80022cc:	23e0      	movs	r3, #224	; 0xe0
 80022ce:	00db      	lsls	r3, r3, #3
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d002      	beq.n	80022da <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2200      	movs	r2, #0
 80022d8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	685a      	ldr	r2, [r3, #4]
 80022de:	2382      	movs	r3, #130	; 0x82
 80022e0:	005b      	lsls	r3, r3, #1
 80022e2:	401a      	ands	r2, r3
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6899      	ldr	r1, [r3, #8]
 80022e8:	2384      	movs	r3, #132	; 0x84
 80022ea:	021b      	lsls	r3, r3, #8
 80022ec:	400b      	ands	r3, r1
 80022ee:	431a      	orrs	r2, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	691b      	ldr	r3, [r3, #16]
 80022f4:	2102      	movs	r1, #2
 80022f6:	400b      	ands	r3, r1
 80022f8:	431a      	orrs	r2, r3
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	695b      	ldr	r3, [r3, #20]
 80022fe:	2101      	movs	r1, #1
 8002300:	400b      	ands	r3, r1
 8002302:	431a      	orrs	r2, r3
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6999      	ldr	r1, [r3, #24]
 8002308:	2380      	movs	r3, #128	; 0x80
 800230a:	009b      	lsls	r3, r3, #2
 800230c:	400b      	ands	r3, r1
 800230e:	431a      	orrs	r2, r3
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	69db      	ldr	r3, [r3, #28]
 8002314:	2138      	movs	r1, #56	; 0x38
 8002316:	400b      	ands	r3, r1
 8002318:	431a      	orrs	r2, r3
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6a1b      	ldr	r3, [r3, #32]
 800231e:	2180      	movs	r1, #128	; 0x80
 8002320:	400b      	ands	r3, r1
 8002322:	431a      	orrs	r2, r3
 8002324:	0011      	movs	r1, r2
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800232a:	2380      	movs	r3, #128	; 0x80
 800232c:	019b      	lsls	r3, r3, #6
 800232e:	401a      	ands	r2, r3
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	430a      	orrs	r2, r1
 8002336:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	699b      	ldr	r3, [r3, #24]
 800233c:	0c1b      	lsrs	r3, r3, #16
 800233e:	2204      	movs	r2, #4
 8002340:	401a      	ands	r2, r3
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002346:	2110      	movs	r1, #16
 8002348:	400b      	ands	r3, r1
 800234a:	431a      	orrs	r2, r3
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002350:	2108      	movs	r1, #8
 8002352:	400b      	ands	r3, r1
 8002354:	431a      	orrs	r2, r3
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	68d9      	ldr	r1, [r3, #12]
 800235a:	23f0      	movs	r3, #240	; 0xf0
 800235c:	011b      	lsls	r3, r3, #4
 800235e:	400b      	ands	r3, r1
 8002360:	431a      	orrs	r2, r3
 8002362:	0011      	movs	r1, r2
 8002364:	68fa      	ldr	r2, [r7, #12]
 8002366:	2380      	movs	r3, #128	; 0x80
 8002368:	015b      	lsls	r3, r3, #5
 800236a:	401a      	ands	r2, r3
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	430a      	orrs	r2, r1
 8002372:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	69da      	ldr	r2, [r3, #28]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4907      	ldr	r1, [pc, #28]	; (800239c <HAL_SPI_Init+0x16c>)
 8002380:	400a      	ands	r2, r1
 8002382:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2200      	movs	r2, #0
 8002388:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	225d      	movs	r2, #93	; 0x5d
 800238e:	2101      	movs	r1, #1
 8002390:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002392:	2300      	movs	r3, #0
}
 8002394:	0018      	movs	r0, r3
 8002396:	46bd      	mov	sp, r7
 8002398:	b004      	add	sp, #16
 800239a:	bd80      	pop	{r7, pc}
 800239c:	fffff7ff 	.word	0xfffff7ff

080023a0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b088      	sub	sp, #32
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	60f8      	str	r0, [r7, #12]
 80023a8:	60b9      	str	r1, [r7, #8]
 80023aa:	603b      	str	r3, [r7, #0]
 80023ac:	1dbb      	adds	r3, r7, #6
 80023ae:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80023b0:	231f      	movs	r3, #31
 80023b2:	18fb      	adds	r3, r7, r3
 80023b4:	2200      	movs	r2, #0
 80023b6:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	225c      	movs	r2, #92	; 0x5c
 80023bc:	5c9b      	ldrb	r3, [r3, r2]
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d101      	bne.n	80023c6 <HAL_SPI_Transmit+0x26>
 80023c2:	2302      	movs	r3, #2
 80023c4:	e147      	b.n	8002656 <HAL_SPI_Transmit+0x2b6>
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	225c      	movs	r2, #92	; 0x5c
 80023ca:	2101      	movs	r1, #1
 80023cc:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80023ce:	f7fe fe45 	bl	800105c <HAL_GetTick>
 80023d2:	0003      	movs	r3, r0
 80023d4:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80023d6:	2316      	movs	r3, #22
 80023d8:	18fb      	adds	r3, r7, r3
 80023da:	1dba      	adds	r2, r7, #6
 80023dc:	8812      	ldrh	r2, [r2, #0]
 80023de:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	225d      	movs	r2, #93	; 0x5d
 80023e4:	5c9b      	ldrb	r3, [r3, r2]
 80023e6:	b2db      	uxtb	r3, r3
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	d004      	beq.n	80023f6 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 80023ec:	231f      	movs	r3, #31
 80023ee:	18fb      	adds	r3, r7, r3
 80023f0:	2202      	movs	r2, #2
 80023f2:	701a      	strb	r2, [r3, #0]
    goto error;
 80023f4:	e128      	b.n	8002648 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d003      	beq.n	8002404 <HAL_SPI_Transmit+0x64>
 80023fc:	1dbb      	adds	r3, r7, #6
 80023fe:	881b      	ldrh	r3, [r3, #0]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d104      	bne.n	800240e <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8002404:	231f      	movs	r3, #31
 8002406:	18fb      	adds	r3, r7, r3
 8002408:	2201      	movs	r2, #1
 800240a:	701a      	strb	r2, [r3, #0]
    goto error;
 800240c:	e11c      	b.n	8002648 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	225d      	movs	r2, #93	; 0x5d
 8002412:	2103      	movs	r1, #3
 8002414:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	2200      	movs	r2, #0
 800241a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	68ba      	ldr	r2, [r7, #8]
 8002420:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	1dba      	adds	r2, r7, #6
 8002426:	8812      	ldrh	r2, [r2, #0]
 8002428:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	1dba      	adds	r2, r7, #6
 800242e:	8812      	ldrh	r2, [r2, #0]
 8002430:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	2200      	movs	r2, #0
 8002436:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	2244      	movs	r2, #68	; 0x44
 800243c:	2100      	movs	r1, #0
 800243e:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	2246      	movs	r2, #70	; 0x46
 8002444:	2100      	movs	r1, #0
 8002446:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	2200      	movs	r2, #0
 800244c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	2200      	movs	r2, #0
 8002452:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	689a      	ldr	r2, [r3, #8]
 8002458:	2380      	movs	r3, #128	; 0x80
 800245a:	021b      	lsls	r3, r3, #8
 800245c:	429a      	cmp	r2, r3
 800245e:	d110      	bne.n	8002482 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	2140      	movs	r1, #64	; 0x40
 800246c:	438a      	bics	r2, r1
 800246e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	2180      	movs	r1, #128	; 0x80
 800247c:	01c9      	lsls	r1, r1, #7
 800247e:	430a      	orrs	r2, r1
 8002480:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	2240      	movs	r2, #64	; 0x40
 800248a:	4013      	ands	r3, r2
 800248c:	2b40      	cmp	r3, #64	; 0x40
 800248e:	d007      	beq.n	80024a0 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	2140      	movs	r1, #64	; 0x40
 800249c:	430a      	orrs	r2, r1
 800249e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	68da      	ldr	r2, [r3, #12]
 80024a4:	23e0      	movs	r3, #224	; 0xe0
 80024a6:	00db      	lsls	r3, r3, #3
 80024a8:	429a      	cmp	r2, r3
 80024aa:	d952      	bls.n	8002552 <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d004      	beq.n	80024be <HAL_SPI_Transmit+0x11e>
 80024b4:	2316      	movs	r3, #22
 80024b6:	18fb      	adds	r3, r7, r3
 80024b8:	881b      	ldrh	r3, [r3, #0]
 80024ba:	2b01      	cmp	r3, #1
 80024bc:	d143      	bne.n	8002546 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024c2:	881a      	ldrh	r2, [r3, #0]
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024ce:	1c9a      	adds	r2, r3, #2
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80024d8:	b29b      	uxth	r3, r3
 80024da:	3b01      	subs	r3, #1
 80024dc:	b29a      	uxth	r2, r3
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80024e2:	e030      	b.n	8002546 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	2202      	movs	r2, #2
 80024ec:	4013      	ands	r3, r2
 80024ee:	2b02      	cmp	r3, #2
 80024f0:	d112      	bne.n	8002518 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024f6:	881a      	ldrh	r2, [r3, #0]
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002502:	1c9a      	adds	r2, r3, #2
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800250c:	b29b      	uxth	r3, r3
 800250e:	3b01      	subs	r3, #1
 8002510:	b29a      	uxth	r2, r3
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002516:	e016      	b.n	8002546 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002518:	f7fe fda0 	bl	800105c <HAL_GetTick>
 800251c:	0002      	movs	r2, r0
 800251e:	69bb      	ldr	r3, [r7, #24]
 8002520:	1ad3      	subs	r3, r2, r3
 8002522:	683a      	ldr	r2, [r7, #0]
 8002524:	429a      	cmp	r2, r3
 8002526:	d802      	bhi.n	800252e <HAL_SPI_Transmit+0x18e>
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	3301      	adds	r3, #1
 800252c:	d102      	bne.n	8002534 <HAL_SPI_Transmit+0x194>
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d108      	bne.n	8002546 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8002534:	231f      	movs	r3, #31
 8002536:	18fb      	adds	r3, r7, r3
 8002538:	2203      	movs	r2, #3
 800253a:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	225d      	movs	r2, #93	; 0x5d
 8002540:	2101      	movs	r1, #1
 8002542:	5499      	strb	r1, [r3, r2]
          goto error;
 8002544:	e080      	b.n	8002648 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800254a:	b29b      	uxth	r3, r3
 800254c:	2b00      	cmp	r3, #0
 800254e:	d1c9      	bne.n	80024e4 <HAL_SPI_Transmit+0x144>
 8002550:	e053      	b.n	80025fa <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d004      	beq.n	8002564 <HAL_SPI_Transmit+0x1c4>
 800255a:	2316      	movs	r3, #22
 800255c:	18fb      	adds	r3, r7, r3
 800255e:	881b      	ldrh	r3, [r3, #0]
 8002560:	2b01      	cmp	r3, #1
 8002562:	d145      	bne.n	80025f0 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	330c      	adds	r3, #12
 800256e:	7812      	ldrb	r2, [r2, #0]
 8002570:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002576:	1c5a      	adds	r2, r3, #1
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002580:	b29b      	uxth	r3, r3
 8002582:	3b01      	subs	r3, #1
 8002584:	b29a      	uxth	r2, r3
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 800258a:	e031      	b.n	80025f0 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	689b      	ldr	r3, [r3, #8]
 8002592:	2202      	movs	r2, #2
 8002594:	4013      	ands	r3, r2
 8002596:	2b02      	cmp	r3, #2
 8002598:	d113      	bne.n	80025c2 <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	330c      	adds	r3, #12
 80025a4:	7812      	ldrb	r2, [r2, #0]
 80025a6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80025ac:	1c5a      	adds	r2, r3, #1
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80025b6:	b29b      	uxth	r3, r3
 80025b8:	3b01      	subs	r3, #1
 80025ba:	b29a      	uxth	r2, r3
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	87da      	strh	r2, [r3, #62]	; 0x3e
 80025c0:	e016      	b.n	80025f0 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80025c2:	f7fe fd4b 	bl	800105c <HAL_GetTick>
 80025c6:	0002      	movs	r2, r0
 80025c8:	69bb      	ldr	r3, [r7, #24]
 80025ca:	1ad3      	subs	r3, r2, r3
 80025cc:	683a      	ldr	r2, [r7, #0]
 80025ce:	429a      	cmp	r2, r3
 80025d0:	d802      	bhi.n	80025d8 <HAL_SPI_Transmit+0x238>
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	3301      	adds	r3, #1
 80025d6:	d102      	bne.n	80025de <HAL_SPI_Transmit+0x23e>
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d108      	bne.n	80025f0 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 80025de:	231f      	movs	r3, #31
 80025e0:	18fb      	adds	r3, r7, r3
 80025e2:	2203      	movs	r2, #3
 80025e4:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	225d      	movs	r2, #93	; 0x5d
 80025ea:	2101      	movs	r1, #1
 80025ec:	5499      	strb	r1, [r3, r2]
          goto error;
 80025ee:	e02b      	b.n	8002648 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80025f4:	b29b      	uxth	r3, r3
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d1c8      	bne.n	800258c <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80025fa:	69ba      	ldr	r2, [r7, #24]
 80025fc:	6839      	ldr	r1, [r7, #0]
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	0018      	movs	r0, r3
 8002602:	f000 f95d 	bl	80028c0 <SPI_EndRxTxTransaction>
 8002606:	1e03      	subs	r3, r0, #0
 8002608:	d002      	beq.n	8002610 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2220      	movs	r2, #32
 800260e:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	689b      	ldr	r3, [r3, #8]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d10a      	bne.n	800262e <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002618:	2300      	movs	r3, #0
 800261a:	613b      	str	r3, [r7, #16]
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	68db      	ldr	r3, [r3, #12]
 8002622:	613b      	str	r3, [r7, #16]
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	613b      	str	r3, [r7, #16]
 800262c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002632:	2b00      	cmp	r3, #0
 8002634:	d004      	beq.n	8002640 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 8002636:	231f      	movs	r3, #31
 8002638:	18fb      	adds	r3, r7, r3
 800263a:	2201      	movs	r2, #1
 800263c:	701a      	strb	r2, [r3, #0]
 800263e:	e003      	b.n	8002648 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	225d      	movs	r2, #93	; 0x5d
 8002644:	2101      	movs	r1, #1
 8002646:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	225c      	movs	r2, #92	; 0x5c
 800264c:	2100      	movs	r1, #0
 800264e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002650:	231f      	movs	r3, #31
 8002652:	18fb      	adds	r3, r7, r3
 8002654:	781b      	ldrb	r3, [r3, #0]
}
 8002656:	0018      	movs	r0, r3
 8002658:	46bd      	mov	sp, r7
 800265a:	b008      	add	sp, #32
 800265c:	bd80      	pop	{r7, pc}
	...

08002660 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b088      	sub	sp, #32
 8002664:	af00      	add	r7, sp, #0
 8002666:	60f8      	str	r0, [r7, #12]
 8002668:	60b9      	str	r1, [r7, #8]
 800266a:	603b      	str	r3, [r7, #0]
 800266c:	1dfb      	adds	r3, r7, #7
 800266e:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002670:	f7fe fcf4 	bl	800105c <HAL_GetTick>
 8002674:	0002      	movs	r2, r0
 8002676:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002678:	1a9b      	subs	r3, r3, r2
 800267a:	683a      	ldr	r2, [r7, #0]
 800267c:	18d3      	adds	r3, r2, r3
 800267e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002680:	f7fe fcec 	bl	800105c <HAL_GetTick>
 8002684:	0003      	movs	r3, r0
 8002686:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002688:	4b3a      	ldr	r3, [pc, #232]	; (8002774 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	015b      	lsls	r3, r3, #5
 800268e:	0d1b      	lsrs	r3, r3, #20
 8002690:	69fa      	ldr	r2, [r7, #28]
 8002692:	4353      	muls	r3, r2
 8002694:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002696:	e058      	b.n	800274a <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	3301      	adds	r3, #1
 800269c:	d055      	beq.n	800274a <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800269e:	f7fe fcdd 	bl	800105c <HAL_GetTick>
 80026a2:	0002      	movs	r2, r0
 80026a4:	69bb      	ldr	r3, [r7, #24]
 80026a6:	1ad3      	subs	r3, r2, r3
 80026a8:	69fa      	ldr	r2, [r7, #28]
 80026aa:	429a      	cmp	r2, r3
 80026ac:	d902      	bls.n	80026b4 <SPI_WaitFlagStateUntilTimeout+0x54>
 80026ae:	69fb      	ldr	r3, [r7, #28]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d142      	bne.n	800273a <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	685a      	ldr	r2, [r3, #4]
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	21e0      	movs	r1, #224	; 0xe0
 80026c0:	438a      	bics	r2, r1
 80026c2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	685a      	ldr	r2, [r3, #4]
 80026c8:	2382      	movs	r3, #130	; 0x82
 80026ca:	005b      	lsls	r3, r3, #1
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d113      	bne.n	80026f8 <SPI_WaitFlagStateUntilTimeout+0x98>
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	689a      	ldr	r2, [r3, #8]
 80026d4:	2380      	movs	r3, #128	; 0x80
 80026d6:	021b      	lsls	r3, r3, #8
 80026d8:	429a      	cmp	r2, r3
 80026da:	d005      	beq.n	80026e8 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	689a      	ldr	r2, [r3, #8]
 80026e0:	2380      	movs	r3, #128	; 0x80
 80026e2:	00db      	lsls	r3, r3, #3
 80026e4:	429a      	cmp	r2, r3
 80026e6:	d107      	bne.n	80026f8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	2140      	movs	r1, #64	; 0x40
 80026f4:	438a      	bics	r2, r1
 80026f6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80026fc:	2380      	movs	r3, #128	; 0x80
 80026fe:	019b      	lsls	r3, r3, #6
 8002700:	429a      	cmp	r2, r3
 8002702:	d110      	bne.n	8002726 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	491a      	ldr	r1, [pc, #104]	; (8002778 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8002710:	400a      	ands	r2, r1
 8002712:	601a      	str	r2, [r3, #0]
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	2180      	movs	r1, #128	; 0x80
 8002720:	0189      	lsls	r1, r1, #6
 8002722:	430a      	orrs	r2, r1
 8002724:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	225d      	movs	r2, #93	; 0x5d
 800272a:	2101      	movs	r1, #1
 800272c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	225c      	movs	r2, #92	; 0x5c
 8002732:	2100      	movs	r1, #0
 8002734:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002736:	2303      	movs	r3, #3
 8002738:	e017      	b.n	800276a <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d101      	bne.n	8002744 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8002740:	2300      	movs	r3, #0
 8002742:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	3b01      	subs	r3, #1
 8002748:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	68ba      	ldr	r2, [r7, #8]
 8002752:	4013      	ands	r3, r2
 8002754:	68ba      	ldr	r2, [r7, #8]
 8002756:	1ad3      	subs	r3, r2, r3
 8002758:	425a      	negs	r2, r3
 800275a:	4153      	adcs	r3, r2
 800275c:	b2db      	uxtb	r3, r3
 800275e:	001a      	movs	r2, r3
 8002760:	1dfb      	adds	r3, r7, #7
 8002762:	781b      	ldrb	r3, [r3, #0]
 8002764:	429a      	cmp	r2, r3
 8002766:	d197      	bne.n	8002698 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002768:	2300      	movs	r3, #0
}
 800276a:	0018      	movs	r0, r3
 800276c:	46bd      	mov	sp, r7
 800276e:	b008      	add	sp, #32
 8002770:	bd80      	pop	{r7, pc}
 8002772:	46c0      	nop			; (mov r8, r8)
 8002774:	20000010 	.word	0x20000010
 8002778:	ffffdfff 	.word	0xffffdfff

0800277c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b08a      	sub	sp, #40	; 0x28
 8002780:	af00      	add	r7, sp, #0
 8002782:	60f8      	str	r0, [r7, #12]
 8002784:	60b9      	str	r1, [r7, #8]
 8002786:	607a      	str	r2, [r7, #4]
 8002788:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800278a:	2317      	movs	r3, #23
 800278c:	18fb      	adds	r3, r7, r3
 800278e:	2200      	movs	r2, #0
 8002790:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002792:	f7fe fc63 	bl	800105c <HAL_GetTick>
 8002796:	0002      	movs	r2, r0
 8002798:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800279a:	1a9b      	subs	r3, r3, r2
 800279c:	683a      	ldr	r2, [r7, #0]
 800279e:	18d3      	adds	r3, r2, r3
 80027a0:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80027a2:	f7fe fc5b 	bl	800105c <HAL_GetTick>
 80027a6:	0003      	movs	r3, r0
 80027a8:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	330c      	adds	r3, #12
 80027b0:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80027b2:	4b41      	ldr	r3, [pc, #260]	; (80028b8 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	0013      	movs	r3, r2
 80027b8:	009b      	lsls	r3, r3, #2
 80027ba:	189b      	adds	r3, r3, r2
 80027bc:	00da      	lsls	r2, r3, #3
 80027be:	1ad3      	subs	r3, r2, r3
 80027c0:	0d1b      	lsrs	r3, r3, #20
 80027c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027c4:	4353      	muls	r3, r2
 80027c6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80027c8:	e068      	b.n	800289c <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80027ca:	68ba      	ldr	r2, [r7, #8]
 80027cc:	23c0      	movs	r3, #192	; 0xc0
 80027ce:	00db      	lsls	r3, r3, #3
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d10a      	bne.n	80027ea <SPI_WaitFifoStateUntilTimeout+0x6e>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d107      	bne.n	80027ea <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	b2da      	uxtb	r2, r3
 80027e0:	2117      	movs	r1, #23
 80027e2:	187b      	adds	r3, r7, r1
 80027e4:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80027e6:	187b      	adds	r3, r7, r1
 80027e8:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	3301      	adds	r3, #1
 80027ee:	d055      	beq.n	800289c <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80027f0:	f7fe fc34 	bl	800105c <HAL_GetTick>
 80027f4:	0002      	movs	r2, r0
 80027f6:	6a3b      	ldr	r3, [r7, #32]
 80027f8:	1ad3      	subs	r3, r2, r3
 80027fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d902      	bls.n	8002806 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8002800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002802:	2b00      	cmp	r3, #0
 8002804:	d142      	bne.n	800288c <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	685a      	ldr	r2, [r3, #4]
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	21e0      	movs	r1, #224	; 0xe0
 8002812:	438a      	bics	r2, r1
 8002814:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	685a      	ldr	r2, [r3, #4]
 800281a:	2382      	movs	r3, #130	; 0x82
 800281c:	005b      	lsls	r3, r3, #1
 800281e:	429a      	cmp	r2, r3
 8002820:	d113      	bne.n	800284a <SPI_WaitFifoStateUntilTimeout+0xce>
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	689a      	ldr	r2, [r3, #8]
 8002826:	2380      	movs	r3, #128	; 0x80
 8002828:	021b      	lsls	r3, r3, #8
 800282a:	429a      	cmp	r2, r3
 800282c:	d005      	beq.n	800283a <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	689a      	ldr	r2, [r3, #8]
 8002832:	2380      	movs	r3, #128	; 0x80
 8002834:	00db      	lsls	r3, r3, #3
 8002836:	429a      	cmp	r2, r3
 8002838:	d107      	bne.n	800284a <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	2140      	movs	r1, #64	; 0x40
 8002846:	438a      	bics	r2, r1
 8002848:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800284e:	2380      	movs	r3, #128	; 0x80
 8002850:	019b      	lsls	r3, r3, #6
 8002852:	429a      	cmp	r2, r3
 8002854:	d110      	bne.n	8002878 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4916      	ldr	r1, [pc, #88]	; (80028bc <SPI_WaitFifoStateUntilTimeout+0x140>)
 8002862:	400a      	ands	r2, r1
 8002864:	601a      	str	r2, [r3, #0]
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	2180      	movs	r1, #128	; 0x80
 8002872:	0189      	lsls	r1, r1, #6
 8002874:	430a      	orrs	r2, r1
 8002876:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	225d      	movs	r2, #93	; 0x5d
 800287c:	2101      	movs	r1, #1
 800287e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	225c      	movs	r2, #92	; 0x5c
 8002884:	2100      	movs	r1, #0
 8002886:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002888:	2303      	movs	r3, #3
 800288a:	e010      	b.n	80028ae <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800288c:	69bb      	ldr	r3, [r7, #24]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d101      	bne.n	8002896 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8002892:	2300      	movs	r3, #0
 8002894:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8002896:	69bb      	ldr	r3, [r7, #24]
 8002898:	3b01      	subs	r3, #1
 800289a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	68ba      	ldr	r2, [r7, #8]
 80028a4:	4013      	ands	r3, r2
 80028a6:	687a      	ldr	r2, [r7, #4]
 80028a8:	429a      	cmp	r2, r3
 80028aa:	d18e      	bne.n	80027ca <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 80028ac:	2300      	movs	r3, #0
}
 80028ae:	0018      	movs	r0, r3
 80028b0:	46bd      	mov	sp, r7
 80028b2:	b00a      	add	sp, #40	; 0x28
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	46c0      	nop			; (mov r8, r8)
 80028b8:	20000010 	.word	0x20000010
 80028bc:	ffffdfff 	.word	0xffffdfff

080028c0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b086      	sub	sp, #24
 80028c4:	af02      	add	r7, sp, #8
 80028c6:	60f8      	str	r0, [r7, #12]
 80028c8:	60b9      	str	r1, [r7, #8]
 80028ca:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80028cc:	68ba      	ldr	r2, [r7, #8]
 80028ce:	23c0      	movs	r3, #192	; 0xc0
 80028d0:	0159      	lsls	r1, r3, #5
 80028d2:	68f8      	ldr	r0, [r7, #12]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	9300      	str	r3, [sp, #0]
 80028d8:	0013      	movs	r3, r2
 80028da:	2200      	movs	r2, #0
 80028dc:	f7ff ff4e 	bl	800277c <SPI_WaitFifoStateUntilTimeout>
 80028e0:	1e03      	subs	r3, r0, #0
 80028e2:	d007      	beq.n	80028f4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028e8:	2220      	movs	r2, #32
 80028ea:	431a      	orrs	r2, r3
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80028f0:	2303      	movs	r3, #3
 80028f2:	e027      	b.n	8002944 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80028f4:	68ba      	ldr	r2, [r7, #8]
 80028f6:	68f8      	ldr	r0, [r7, #12]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	9300      	str	r3, [sp, #0]
 80028fc:	0013      	movs	r3, r2
 80028fe:	2200      	movs	r2, #0
 8002900:	2180      	movs	r1, #128	; 0x80
 8002902:	f7ff fead 	bl	8002660 <SPI_WaitFlagStateUntilTimeout>
 8002906:	1e03      	subs	r3, r0, #0
 8002908:	d007      	beq.n	800291a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800290e:	2220      	movs	r2, #32
 8002910:	431a      	orrs	r2, r3
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002916:	2303      	movs	r3, #3
 8002918:	e014      	b.n	8002944 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800291a:	68ba      	ldr	r2, [r7, #8]
 800291c:	23c0      	movs	r3, #192	; 0xc0
 800291e:	00d9      	lsls	r1, r3, #3
 8002920:	68f8      	ldr	r0, [r7, #12]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	9300      	str	r3, [sp, #0]
 8002926:	0013      	movs	r3, r2
 8002928:	2200      	movs	r2, #0
 800292a:	f7ff ff27 	bl	800277c <SPI_WaitFifoStateUntilTimeout>
 800292e:	1e03      	subs	r3, r0, #0
 8002930:	d007      	beq.n	8002942 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002936:	2220      	movs	r2, #32
 8002938:	431a      	orrs	r2, r3
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800293e:	2303      	movs	r3, #3
 8002940:	e000      	b.n	8002944 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8002942:	2300      	movs	r3, #0
}
 8002944:	0018      	movs	r0, r3
 8002946:	46bd      	mov	sp, r7
 8002948:	b004      	add	sp, #16
 800294a:	bd80      	pop	{r7, pc}

0800294c <__libc_init_array>:
 800294c:	b570      	push	{r4, r5, r6, lr}
 800294e:	2600      	movs	r6, #0
 8002950:	4d0c      	ldr	r5, [pc, #48]	; (8002984 <__libc_init_array+0x38>)
 8002952:	4c0d      	ldr	r4, [pc, #52]	; (8002988 <__libc_init_array+0x3c>)
 8002954:	1b64      	subs	r4, r4, r5
 8002956:	10a4      	asrs	r4, r4, #2
 8002958:	42a6      	cmp	r6, r4
 800295a:	d109      	bne.n	8002970 <__libc_init_array+0x24>
 800295c:	2600      	movs	r6, #0
 800295e:	f000 f821 	bl	80029a4 <_init>
 8002962:	4d0a      	ldr	r5, [pc, #40]	; (800298c <__libc_init_array+0x40>)
 8002964:	4c0a      	ldr	r4, [pc, #40]	; (8002990 <__libc_init_array+0x44>)
 8002966:	1b64      	subs	r4, r4, r5
 8002968:	10a4      	asrs	r4, r4, #2
 800296a:	42a6      	cmp	r6, r4
 800296c:	d105      	bne.n	800297a <__libc_init_array+0x2e>
 800296e:	bd70      	pop	{r4, r5, r6, pc}
 8002970:	00b3      	lsls	r3, r6, #2
 8002972:	58eb      	ldr	r3, [r5, r3]
 8002974:	4798      	blx	r3
 8002976:	3601      	adds	r6, #1
 8002978:	e7ee      	b.n	8002958 <__libc_init_array+0xc>
 800297a:	00b3      	lsls	r3, r6, #2
 800297c:	58eb      	ldr	r3, [r5, r3]
 800297e:	4798      	blx	r3
 8002980:	3601      	adds	r6, #1
 8002982:	e7f2      	b.n	800296a <__libc_init_array+0x1e>
 8002984:	08004b30 	.word	0x08004b30
 8002988:	08004b30 	.word	0x08004b30
 800298c:	08004b30 	.word	0x08004b30
 8002990:	08004b34 	.word	0x08004b34

08002994 <memset>:
 8002994:	0003      	movs	r3, r0
 8002996:	1882      	adds	r2, r0, r2
 8002998:	4293      	cmp	r3, r2
 800299a:	d100      	bne.n	800299e <memset+0xa>
 800299c:	4770      	bx	lr
 800299e:	7019      	strb	r1, [r3, #0]
 80029a0:	3301      	adds	r3, #1
 80029a2:	e7f9      	b.n	8002998 <memset+0x4>

080029a4 <_init>:
 80029a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029a6:	46c0      	nop			; (mov r8, r8)
 80029a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029aa:	bc08      	pop	{r3}
 80029ac:	469e      	mov	lr, r3
 80029ae:	4770      	bx	lr

080029b0 <_fini>:
 80029b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029b2:	46c0      	nop			; (mov r8, r8)
 80029b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029b6:	bc08      	pop	{r3}
 80029b8:	469e      	mov	lr, r3
 80029ba:	4770      	bx	lr
