# UVM_PROJECTS
![image](https://github.com/user-attachments/assets/525de626-3cf0-40fc-bbb4-feb265cc1aaa)

creating verification environment using UVM methodologies , for the given design to verify its functional check, with the classes like SEQ,DRV,MON,SCO, with the help TLM PORTS and sending data to DUT through INTERFACE.
FUNCTIONAL VERIFICATION for 4'b MULTIPLIER
![image](https://github.com/user-attachments/assets/74358352-d2af-468a-baeb-2f1d0a65a1f8)

