// Seed: 4001148105
module module_0 (
    id_1
);
  input wire id_1;
  assign module_2.id_1 = 0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input supply1 id_2,
    output tri0 id_3
);
  wire id_5, id_6;
  module_0 modCall_1 (id_5);
  wire id_7;
endmodule
module module_2 (
    input  tri1  id_0,
    input  wire  id_1,
    output uwire id_2,
    input  wand  id_3
);
  assign id_2 = 1;
  assign id_2 = id_0 % id_3 <= id_3;
  integer id_5;
  module_0 modCall_1 (id_5);
  assign id_5 = 1 > 1;
endmodule
