DEFINED_PHASES=configure test unpack
DESCRIPTION=A framework for Verilog RTL synthesis.
EAPI=7
HOMEPAGE=http://www.clifford.at/yosys/
KEYWORDS=*
LICENSE=ISC
RDEPEND=sci-electronics/iverilog
SLOT=0
SRC_URI=https://github.com/YosysHQ/yosys/archive/707d98b06c8d2ad196ba64afbbb3bf5af475c75b.tar.gz -> yosys-707d98b06c8d2ad196ba64afbbb3bf5af475c75b.tar.gz https://github.com/YosysHQ/abc/archive/f6fa2dd.tar.gz -> yosys-abc-f6fa2dd.tar.gz
_eclasses_=eutils	fcb2aa98e1948b835b5ae66ca52868c5	flag-o-matic	09a8beb8e6a8e02dc1e1bd83ac353741	multilib	2477ebe553d3e4d2c606191fe6c33602	toolchain-funcs	528ab0a9e1ee02c57524ad3bede3c57e
_md5_=7f1760fcfcc36d0bea963a3d95e4ca9e
