;redcode
;assert 1
	SPL 0, <402
	CMP -307, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 700, @800
	SLT -7, -0
	DJN <0, 0
	ADD 100, -100
	CMP @127, 106
	SUB 700, @800
	SPL 0, <2
	JMZ -7, @-20
	JMN <183, 106
	JMN <183, 106
	CMP -7, -0
	SUB @121, 106
	ADD @610, 60
	SUB @121, 103
	MOV 100, 600
	JMZ <-127, -100
	SUB #0, -40
	SUB 107, 901
	MOV -7, <-20
	SLT -7, -0
	SUB 0, 85
	DAT #610, #60
	ADD @610, 60
	ADD @610, 60
	ADD 210, 60
	JMP 0, -40
	SUB 0, 850
	DJN 0, 0
	SUB 0, 85
	SPL 0, <2
	SUB @121, 103
	SUB @127, 106
	ADD 0, 200
	SUB @121, 103
	ADD 270, 60
	JMZ <0, 0
	CMP -307, <-126
	JMZ <0, 0
	SPL 0
	MOV -7, <-20
	ADD 3, 21
	MOV @-127, -100
	JMP @72, #200
	SPL 0
	JMP 0, #62
	CMP -307, <-126
