
*** Running vivado
    with args -log design_1_My_Time_Core_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_My_Time_Core_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_My_Time_Core_0_0.tcl -notrace
Command: synth_design -top design_1_My_Time_Core_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9173 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1273.031 ; gain = 85.996 ; free physical = 112 ; free virtual = 4230
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_My_Time_Core_0_0' [/home/siyun/vivado_workspace/mpu9250_time/mpu9250_time.srcs/sources_1/bd/design_1/ip/design_1_My_Time_Core_0_0_2/synth/design_1_My_Time_Core_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'My_Time_Core_v1_0' [/home/siyun/vivado_workspace/mpu9250_time/mpu9250_time.srcs/sources_1/bd/design_1/ipshared/2e12/hdl/My_Time_Core_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'My_Time_Core_v1_0_S00_AXI' [/home/siyun/vivado_workspace/mpu9250_time/mpu9250_time.srcs/sources_1/bd/design_1/ipshared/2e12/hdl/My_Time_Core_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/siyun/vivado_workspace/mpu9250_time/mpu9250_time.srcs/sources_1/bd/design_1/ipshared/2e12/hdl/My_Time_Core_v1_0_S00_AXI.v:233]
INFO: [Synth 8-226] default block is never used [/home/siyun/vivado_workspace/mpu9250_time/mpu9250_time.srcs/sources_1/bd/design_1/ipshared/2e12/hdl/My_Time_Core_v1_0_S00_AXI.v:374]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [/home/siyun/vivado_workspace/mpu9250_time/mpu9250_time.srcs/sources_1/bd/design_1/ipshared/2e12/hdl/My_Time_Core_v1_0_S00_AXI.v:225]
INFO: [Synth 8-256] done synthesizing module 'My_Time_Core_v1_0_S00_AXI' (1#1) [/home/siyun/vivado_workspace/mpu9250_time/mpu9250_time.srcs/sources_1/bd/design_1/ipshared/2e12/hdl/My_Time_Core_v1_0_S00_AXI.v:4]
WARNING: [Synth 8-350] instance 'My_Time_Core_v1_0_S00_AXI_inst' of module 'My_Time_Core_v1_0_S00_AXI' requires 22 connections, but only 21 given [/home/siyun/vivado_workspace/mpu9250_time/mpu9250_time.srcs/sources_1/bd/design_1/ipshared/2e12/hdl/My_Time_Core_v1_0.v:50]
INFO: [Synth 8-256] done synthesizing module 'My_Time_Core_v1_0' (2#1) [/home/siyun/vivado_workspace/mpu9250_time/mpu9250_time.srcs/sources_1/bd/design_1/ipshared/2e12/hdl/My_Time_Core_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_My_Time_Core_0_0' (3#1) [/home/siyun/vivado_workspace/mpu9250_time/mpu9250_time.srcs/sources_1/bd/design_1/ip/design_1_My_Time_Core_0_0_2/synth/design_1_My_Time_Core_0_0.v:56]
WARNING: [Synth 8-3331] design My_Time_Core_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design My_Time_Core_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design My_Time_Core_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design My_Time_Core_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design My_Time_Core_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design My_Time_Core_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1314.562 ; gain = 127.527 ; free physical = 195 ; free virtual = 4193
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1314.562 ; gain = 127.527 ; free physical = 244 ; free virtual = 4244
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1628.188 ; gain = 0.000 ; free physical = 113 ; free virtual = 3797
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1628.188 ; gain = 441.152 ; free physical = 223 ; free virtual = 3916
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1628.188 ; gain = 441.152 ; free physical = 222 ; free virtual = 3916
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1628.188 ; gain = 441.152 ; free physical = 224 ; free virtual = 3918
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "TBC" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 1628.188 ; gain = 441.152 ; free physical = 230 ; free virtual = 3927
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module My_Time_Core_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "inst/My_Time_Core_v1_0_S00_AXI_inst/TBC" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design design_1_My_Time_Core_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_My_Time_Core_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_My_Time_Core_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_My_Time_Core_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_My_Time_Core_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_My_Time_Core_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/My_Time_Core_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/My_Time_Core_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/My_Time_Core_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/My_Time_Core_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/My_Time_Core_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/My_Time_Core_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/My_Time_Core_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_My_Time_Core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/My_Time_Core_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_My_Time_Core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/My_Time_Core_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_My_Time_Core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/My_Time_Core_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_My_Time_Core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/My_Time_Core_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_My_Time_Core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/My_Time_Core_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_My_Time_Core_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:44 . Memory (MB): peak = 1628.188 ; gain = 441.152 ; free physical = 214 ; free virtual = 3918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:53 . Memory (MB): peak = 1628.188 ; gain = 441.152 ; free physical = 117 ; free virtual = 3705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:53 . Memory (MB): peak = 1628.188 ; gain = 441.152 ; free physical = 116 ; free virtual = 3703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:53 . Memory (MB): peak = 1630.195 ; gain = 443.160 ; free physical = 120 ; free virtual = 3672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:54 . Memory (MB): peak = 1630.195 ; gain = 443.160 ; free physical = 154 ; free virtual = 3483
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:54 . Memory (MB): peak = 1630.195 ; gain = 443.160 ; free physical = 154 ; free virtual = 3483
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:54 . Memory (MB): peak = 1630.195 ; gain = 443.160 ; free physical = 154 ; free virtual = 3483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:54 . Memory (MB): peak = 1630.195 ; gain = 443.160 ; free physical = 154 ; free virtual = 3483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:54 . Memory (MB): peak = 1630.195 ; gain = 443.160 ; free physical = 154 ; free virtual = 3483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:54 . Memory (MB): peak = 1630.195 ; gain = 443.160 ; free physical = 154 ; free virtual = 3483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     2|
|3     |LUT2   |     1|
|4     |LUT3   |     1|
|5     |LUT4   |    23|
|6     |LUT5   |     4|
|7     |LUT6   |    36|
|8     |FDRE   |   169|
|9     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------+--------------------------+------+
|      |Instance                           |Module                    |Cells |
+------+-----------------------------------+--------------------------+------+
|1     |top                                |                          |   245|
|2     |  inst                             |My_Time_Core_v1_0         |   245|
|3     |    My_Time_Core_v1_0_S00_AXI_inst |My_Time_Core_v1_0_S00_AXI |   245|
+------+-----------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:54 . Memory (MB): peak = 1630.195 ; gain = 443.160 ; free physical = 154 ; free virtual = 3483
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1630.195 ; gain = 129.535 ; free physical = 210 ; free virtual = 3540
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 1630.203 ; gain = 443.160 ; free physical = 216 ; free virtual = 3548
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:57 . Memory (MB): peak = 1630.203 ; gain = 467.996 ; free physical = 175 ; free virtual = 3519
INFO: [Common 17-1381] The checkpoint '/home/siyun/vivado_workspace/mpu9250_time/mpu9250_time.runs/design_1_My_Time_Core_0_0_synth_1/design_1_My_Time_Core_0_0.dcp' has been generated.
