<?xml version="1.0" encoding="UTF-8" ?><!-- Created from PDF via Acrobat SaveAsXML --><!-- Mapping Table version: 28-February-2003 --><TaggedPDF-doc><?xpacket begin='﻿' id='W5M0MpCehiHzreSzNTczkc9d'?><?xpacket begin="﻿" id="W5M0MpCehiHzreSzNTczkc9d"?>
<x:xmpmeta xmlns:x="adobe:ns:meta/" x:xmptk="Adobe XMP Core 5.2-c001 63.139439, 2010/09/27-13:37:26        ">
   <rdf:RDF xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#">
      <rdf:Description rdf:about=""
            xmlns:xmp="http://ns.adobe.com/xap/1.0/">
         <xmp:CreatorTool>PScript5.dll Version 5.2.2</xmp:CreatorTool>
         <xmp:ModifyDate>2010-09-07T18:53:39+02:00</xmp:ModifyDate>
         <xmp:CreateDate>2010-09-07T18:53:39+02:00</xmp:CreateDate>
      </rdf:Description>
      <rdf:Description rdf:about=""
            xmlns:dc="http://purl.org/dc/elements/1.1/">
         <dc:format>xml</dc:format>
         <dc:title>
            <rdf:Alt>
               <rdf:li xml:lang="x-default">''DecMult64-128 100906</rdf:li>
            </rdf:Alt>
         </dc:title>
         <dc:creator>
            <rdf:Seq>
               <rdf:li>i64</rdf:li>
            </rdf:Seq>
         </dc:creator>
      </rdf:Description>
      <rdf:Description rdf:about=""
            xmlns:pdf="http://ns.adobe.com/pdf/1.3/">
         <pdf:Producer>Acrobat Distiller 8.1.0 (Windows)</pdf:Producer>
      </rdf:Description>
      <rdf:Description rdf:about=""
            xmlns:xmpMM="http://ns.adobe.com/xap/1.0/mm/">
         <xmpMM:DocumentID>uuid:1159e4d7-2871-44f8-a7a2-ddf12b4be38f</xmpMM:DocumentID>
         <xmpMM:InstanceID>uuid:724f241d-fe05-c142-b60b-3e59512426bb</xmpMM:InstanceID>
      </rdf:Description>
   </rdf:RDF>
</x:xmpmeta>
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                           
<?xpacket end="w"?><?xpacket end='r'?><Figure><ImageData src="images/fpu_ip_silminds_decimal_multiply_only_img_0.jpg"/></Figure><Part><Sect><H2>IP Core Product Data Sheet </H2></Sect><Sect><Sect><H3>DFP Multiplier Units DecMult64/128 </H3></Sect><P>DecMult64 and DecMult128 IP core units are novel DFP Multiplier designs, offered in 64-bit and 128-bit versions. The Multiplier unit computes the Product of two vector Operands. Inputs are encoded in Decimal Interchange Format. The product is fully compliant with the IEEE 754-2008 Standard.  </P><Sect><Sect><H5>Key Features </H5><L><LI><LI_Label>⇒ </LI_Label><LI_Title>Full IEEE 754-2008 compliance </LI_Title></LI><LI><LI_Label>⇒ </LI_Label><LI_Title>Decimal128 (34 decimal digits) format support </LI_Title></LI><LI><LI_Label>⇒ 	</LI_Label><LI_Title>Decimal Interchange format with Densely Packed Decimal (DPD) encoding support </LI_Title></LI><LI><LI_Label>⇒ </LI_Label><LI_Title>Seven rounding modes support </LI_Title></LI><LI><LI_Label>⇒ 	</LI_Label><LI_Title>Automatic pipelining selectable with arbitrary number of stages </LI_Title></LI><LI><LI_Label>⇒ </LI_Label><LI_Title>Result is available at every clock cycle </LI_Title></LI><LI><LI_Label>⇒ 	</LI_Label><LI_Title>Overflow, Underflow, Invalid, and Inexact operation flags </LI_Title></LI><LI><LI_Label>⇒ 	</LI_Label><LI_Title>Tested with over 500,000 test cases compliant with IEEE 754-2008 format </LI_Title></LI><LI><LI_Label>⇒ </LI_Label><LI_Title>Full DFP accuracy and precision support </LI_Title></LI><LI><LI_Label>⇒ </LI_Label><LI_Title>Fully synthesizable with no internal tri-states </LI_Title></LI></L></Sect></Sect><Sect><Sect><H5>Performance Data </H5></Sect><P>The table below summarizes gate-level synthesized performance data in TSMC 90 nm, for sample combinational and pipelined designs. The IP core source code is provided with generic parameters to enable automatic pipelining with arbitrary number of pipeline stages. It is noted that the 8-stage pipelined design (of DecMult64) exhibits the best area-delay product among both combinational and pipelined options. More detailed performance data can be found in the product technical documentation. </P><Table><TR><TH>Design </TH><TH>Delay </TH><TH>Area </TH></TR><TR><TH>nS </TH><TH>FO4 </TH><TH>μm2 </TH><TH>NAND2 </TH></TR><TR><TH>DecMult64-comb </TH><TD>3.55</TD><TD> 78.9 </TD><TD>185,061 </TD><TD>65,569 </TD></TR><TR><TH>DecMult64-pipe4 </TH><TD>1.05</TD><TD> 23.3 </TD><TD>243,076 </TD><TD>86,124 </TD></TR><TR><TH>DecMult64-pipe8 </TH><TD>0.62</TD><TD> 13.8 </TD><TD>314,513 </TD><TD>111,435 </TD></TR><TR><TH>DecMult128-comb </TH><TD>5.00 </TD><TD>111.1 </TD><TD>452,585</TD><TD> 160,355 </TD></TR></Table></Sect><Sect><Sect><H5>Applications </H5><L><LI><LI_Label>⇒ </LI_Label><LI_Title>DFPA units for next generation processors </LI_Title></LI><LI><LI_Label>⇒ </LI_Label><LI_Title>DFPA on-chip co-processors </LI_Title></LI><LI><LI_Label>⇒ </LI_Label><LI_Title>DFPA accelerator boards </LI_Title></LI></L></Sect><Sect><H5>IP Deliverable </H5><P>Deliverable depends on the type of licensing agreement and the negotiated business model. The following items could be included: </P><L><L><LI><LI_Label>⇒ 	</LI_Label><LI_Title>Source code: </LI_Title></LI><L><LI><LI_Label>▪ </LI_Label><LI_Title>VHDL source code </LI_Title></LI><LI><LI_Label>▪ </LI_Label><LI_Title>VERILOG source code </LI_Title></LI><LI><LI_Label>▪ </LI_Label><LI_Title>Encrypted or plain text EDIF netlist </LI_Title></LI></L></L><LI><LI_Label>⇒ 	</LI_Label><LI_Title>FPGA code versions, optimized for either speed or area </LI_Title></LI><LI><LI_Label>⇒ 	</LI_Label><LI_Title>VHDL &amp; VERILOG test bench environments </LI_Title></LI><LI><LI_Label>⇒ 	</LI_Label><LI_Title>Full test suites compliant with IEEE 754-2008 standard. </LI_Title></LI><LI><LI_Label>⇒ 	</LI_Label><LI_Title>Technical documentation </LI_Title></LI><LI><LI_Label>⇒ 	</LI_Label><LI_Title>HDL core specification </LI_Title></LI><LI><LI_Label>⇒ 	</LI_Label><LI_Title>Synthesis scripts </LI_Title></LI><LI><LI_Label>⇒ 	</LI_Label><LI_Title>IP Core implementation support  </LI_Title></LI></L></Sect><Sect><H5>Configurations </H5><P>DecMult64/128 can be combined with other SilMinds IP core units to comprise arbitrary decimal coprocessor architectures. Deployment is made easy and reliable through a compact core size, parameterized RTL, and flexible test benches. </P></Sect><Sect><H4>Product Verification </H4><P>This product has been verified using an innovative and efficient constraint driven test vector generation tool. The test vectors cover all valid cases in conformance with the IEEE 754-2008 standard. </P></Sect></Sect><Sect><Sect><H5>Symbol &amp; Block Diagram </H5><Figure><ImageData src="images/fpu_ip_silminds_decimal_multiply_only_img_1.jpg"/></Figure><Figure><ImageData src="images/fpu_ip_silminds_decimal_multiply_only_img_2.jpg"/></Figure><P>A </P><P>Result B </P><P>RM (2:0) OF </P><P>UF</P><P>Clk Rst INE En INV </P></Sect><Sect><Sect><H6>DecMult64/128 </H6><Figure><ImageData src="images/fpu_ip_silminds_decimal_multiply_only_img_3.jpg"/></Figure></Sect><Table><TR><TH>Inputs </TH></TR><TR><TH>A</TH><TD> Multiplicand </TD><TD>Outputs </TD></TR><TR><TH>B</TH><TD> Multiplier </TD><TD>Result</TD><TD> Resultant </TD></TR><TR><TH>RM</TH><TD> Rounding Mode </TD><TD>OF </TD><TD>Overflow Flag </TD></TR><TR><TH>Clk </TH><TD>System Clock </TD><TD>UF</TD><TD> Underflow Flag </TD></TR><TR><TH>Rst </TH><TD>System Reset </TD><TD>INEF </TD><TD>INExact Flag </TD></TR><TR><TH>En </TH><TD>Enable </TD><TD>INVF </TD><TD>INValid Flag </TD></TR></Table><Figure><ImageData src="images/fpu_ip_silminds_decimal_multiply_only_img_4.jpg"/>L/R ShifterSticky Generator Rounder</Figure><P><Figure><ImageData src="images/fpu_ip_silminds_decimal_multiply_only_img_5.jpg"/>Formulation and Detection Master Control Output Formulation Fixed Point Multiplier </Figure>A, B EF </P><Sect><P>RMSA, SB </P><P>SC Sign </P></Sect><P>EA, EB LRSA IPA </P><Sect><P>Sb </P></Sect><P>SC EA, </P><P>RIP EF</P><Sect><P>FP </P><P>SA, 
EB, 
</P><P>Exp </P><P>B SB SIP LRSA </P></Sect><P>Sb IP RM </P><Sect><P>SIP </P><P>RIP FP</P><P>Multiplicand and Multiplier  Rounding Mode </P><P>Significands A and B Exponents A and B  Intermediate Product </P><P>Sticky Counter Exception Flags Final Exponent Left/Right Shift Amount Sticky bit </P><P>Shifted Intermediate Prod. </P><P>Rounded Intermediate Prod.  Final Product </P></Sect></Sect></Sect><Sect><Sect><H5>Multiplier Unit Functions </H5><Sect><H6>Formulation &amp; Detection </H6><L><LI><LI_Label>▪ </LI_Label><LI_Title>Decodes input operands (Multiplicand and Multiplier) using IEEE 754-2008 format to produce the sign bit, significand, and exponent </LI_Title></LI><LI><LI_Label>▪ </LI_Label><LI_Title>Performs special input detection (infinity or NaN) </LI_Title></LI></L></Sect><Sect><H6>Master Control </H6><P>Generates the result exponent, output flags, and a number of control signals </P></Sect><Sect><H6>Fixed Point Multiplier </H6><L><LI><LI_Label>▪ </LI_Label><LI_Title>Performs parallel decimal fixed point multiplication </LI_Title></LI><LI><LI_Label>▪ </LI_Label><LI_Title>Generates partial products using the signed digit recording technique </LI_Title></LI><LI><LI_Label>▪ </LI_Label><LI_Title>Performs partial product reduction </LI_Title></LI><LI><LI_Label>▪ </LI_Label><LI_Title>Employs a novel parallel decimal adder with a Kogge-Stone tree at its final stage </LI_Title></LI></L></Sect></Sect><Sect><H6>L/R Shifter </H6><P>Aligns the operands to reach the preferred exponent </P></Sect><Sect><H6>Sticky Generator </H6><P>Determines if rounding is needed as a result of logically ORing all bits to the right of the round digit </P></Sect><Sect><H6>Rounder </H6><L><LI><LI_Label>▪ </LI_Label><LI_Title>Performs the result rounding operations to fit the required precision </LI_Title></LI><LI><LI_Label>▪ </LI_Label><LI_Title>Supports five rounding modes specified in IEEE 7542008 as well as two additional rounding modes </LI_Title></LI></L></Sect><Sect><H6>Output Formulation </H6><L><LI><LI_Label>▪ </LI_Label><LI_Title>Encodes the resultant significand in DPD format </LI_Title></LI><LI><LI_Label>▪ </LI_Label><LI_Title>Formulates the special values (infinity or NaN) to comply with the IEEE 754-2008 standard </LI_Title></LI><LI><LI_Label>▪ </LI_Label><LI_Title>Sets the appropriate flags </LI_Title></LI></L><P>© Copyright 2007‐2010 SilMinds. All Rights Reserved. SilMinds reserves the right to change the specifications www.silminds.com and the content included in this data sheet at any time without prior notice. </P><Sect><P>info@silminds.com </P></Sect></Sect></Sect></Sect></Part></TaggedPDF-doc>