// Seed: 1528031276
module module_0 #(
    parameter id_3 = 32'd19
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  output id_5;
  input id_4;
  input _id_3;
  input id_2;
  input id_1;
  assign id_3 = 1;
  logic id_6;
  logic id_7;
  reg   id_8;
  logic id_9;
  assign id_6 = 1;
  initial begin
    if (1 == id_4) begin
      id_6 = 1;
    end else begin
      id_8 <= id_2;
      id_5 <= id_2[1'b0 : id_3];
    end
    id_9 = id_9;
  end
endmodule
