./sim_define.v

// LIBRARY
-v ../../PDK/FE/Verilog_Model/m18gm180s_verilog_081128/m18gm180s_neg.v

//////// GATE ///////////////////
../../syn/output/not_with_dff.gate.v

../../testbench/testbench.v
