// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GCM_AE_HW_1x22_H_operand_gen_2x (
        ap_clk,
        ap_rst,
        X1_operand,
        X2_operand,
        H2_operand_V_read,
        H1_operand_V_read,
        H_matrix_1,
        ap_return_0,
        ap_return_1
);


input   ap_clk;
input   ap_rst;
input  [127:0] X1_operand;
input  [127:0] X2_operand;
input  [127:0] H2_operand_V_read;
input  [127:0] H1_operand_V_read;
input  [127:0] H_matrix_1;
output  [127:0] ap_return_0;
output  [127:0] ap_return_1;

wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_pp0_stage0_11001;
wire   [127:0] grp_GHASH_H_operand_gen_fu_40_ap_return;
reg    grp_GHASH_H_operand_gen_fu_40_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call4;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call4;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call4;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call4;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call4;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call4;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call4;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call4;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call4;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call4;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call4;
wire    ap_block_pp0_stage0_11001_ignoreCallOp16;
wire   [127:0] grp_GHASH_H_operand_gen_fu_50_ap_return;
reg    grp_GHASH_H_operand_gen_fu_50_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call5;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call5;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call5;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call5;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call5;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call5;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call5;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call5;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call5;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call5;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call5;
wire    ap_block_pp0_stage0_11001_ignoreCallOp17;
wire    ap_block_pp0_stage0;
reg   [127:0] X1_operand_int_reg;
reg   [127:0] X2_operand_int_reg;
reg   [127:0] H2_operand_V_read_int_reg;
reg   [127:0] H1_operand_V_read_int_reg;
reg   [127:0] H_matrix_1_int_reg;
wire    ap_ce_reg;

GCM_AE_HW_1x22_GHASH_H_operand_gen grp_GHASH_H_operand_gen_fu_40(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .X(X1_operand_int_reg),
    .H_operand_V_read(H2_operand_V_read_int_reg),
    .H_matrix_1(H_matrix_1_int_reg),
    .ap_return(grp_GHASH_H_operand_gen_fu_40_ap_return),
    .ap_ce(grp_GHASH_H_operand_gen_fu_40_ap_ce)
);

GCM_AE_HW_1x22_GHASH_H_operand_gen grp_GHASH_H_operand_gen_fu_50(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .X(X2_operand_int_reg),
    .H_operand_V_read(H1_operand_V_read_int_reg),
    .H_matrix_1(H_matrix_1_int_reg),
    .ap_return(grp_GHASH_H_operand_gen_fu_50_ap_return),
    .ap_ce(grp_GHASH_H_operand_gen_fu_50_ap_ce)
);

always @ (posedge ap_clk) begin
    H1_operand_V_read_int_reg <= H1_operand_V_read;
end

always @ (posedge ap_clk) begin
    H2_operand_V_read_int_reg <= H2_operand_V_read;
end

always @ (posedge ap_clk) begin
    H_matrix_1_int_reg <= H_matrix_1;
end

always @ (posedge ap_clk) begin
    X1_operand_int_reg <= X1_operand;
end

always @ (posedge ap_clk) begin
    X2_operand_int_reg <= X2_operand;
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp16)) begin
        grp_GHASH_H_operand_gen_fu_40_ap_ce = 1'b1;
    end else begin
        grp_GHASH_H_operand_gen_fu_40_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp17)) begin
        grp_GHASH_H_operand_gen_fu_50_ap_ce = 1'b1;
    end else begin
        grp_GHASH_H_operand_gen_fu_50_ap_ce = 1'b0;
    end
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp17 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_return_0 = grp_GHASH_H_operand_gen_fu_40_ap_return;

assign ap_return_1 = grp_GHASH_H_operand_gen_fu_50_ap_return;

endmodule //GCM_AE_HW_1x22_H_operand_gen_2x
