Running in Lattice mode

Starting:    C:\lscc\iCEcube2.2020.12\synpbase\bin64\mbin\synplify.exe
Install:     C:\lscc\iCEcube2.2020.12\synpbase
Hostname:    DESKTOP-6HK8KO8
Date:        Wed Oct 26 06:06:45 2022
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro vExample1_syn.prj
ProductType: synplify_pro




log file: "C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srr"
Running: vExample1_Implmnt in foreground

Running vExample1_syn|vExample1_Implmnt

Running: compile (Compile) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:06:45 2022

Running: compile_flow (Compile Process) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:06:45 2022

Running: compiler (Compile Input) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:06:45 2022
Copied C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\synwork\vExample1_comp.srs to C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srs

compiler completed
# Wed Oct 26 06:06:46 2022

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:06:46 2022

multi_srs_gen completed
# Wed Oct 26 06:06:47 2022

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\synwork\vExample1_mult.srs to C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srs
Complete: Compile Process on vExample1_syn|vExample1_Implmnt

Running: premap (Pre-mapping) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:06:47 2022

premap completed
# Wed Oct 26 06:06:47 2022

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on vExample1_syn|vExample1_Implmnt

Running: map (Map) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:06:47 2022

Running: fpga_mapper (Map & Optimize) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:06:47 2022
Copied C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\synwork\vExample1_m.srm to C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srm

fpga_mapper completed
# Wed Oct 26 06:06:48 2022

Return Code: 0
Run Time:00h:00m:01s
Complete: Map on vExample1_syn|vExample1_Implmnt
Complete: Logic Synthesis on vExample1_syn|vExample1_Implmnt
New HDL Analyst: enabled
log file: "C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srr"
Running: vExample1_Implmnt in foreground

Running vExample1_syn|vExample1_Implmnt

Running: compile (Compile) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:07:03 2022

Running: compile_flow (Compile Process) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:07:03 2022

Running: compiler (Compile Input) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:07:03 2022
compiler exited with errors
Job failed on: vExample1_syn|vExample1_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\synlog\vExample1_compiler.srr"
# Wed Oct 26 06:07:04 2022

Return Code: 2
Run Time:00h:00m:01s
Complete: Compile Process on vExample1_syn|vExample1_Implmnt
Complete: Compile on vExample1_syn|vExample1_Implmnt
Complete: Logic Synthesis on vExample1_syn|vExample1_Implmnt
log file: "C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srr"
Running: vExample1_Implmnt in foreground

Running vExample1_syn|vExample1_Implmnt

Running: compile (Compile) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:07:06 2022

Running: compile_flow (Compile Process) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:07:06 2022

Running: compiler (Compile Input) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:07:06 2022
Copied C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\synwork\vExample1_comp.srs to C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srs

compiler completed
# Wed Oct 26 06:07:07 2022

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:07:07 2022

multi_srs_gen completed
# Wed Oct 26 06:07:07 2022

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\synwork\vExample1_mult.srs to C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srs
Complete: Compile Process on vExample1_syn|vExample1_Implmnt

Running: premap (Pre-mapping) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:07:07 2022

premap completed
# Wed Oct 26 06:07:08 2022

Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on vExample1_syn|vExample1_Implmnt

Running: map (Map) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:07:08 2022

Running: fpga_mapper (Map & Optimize) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:07:08 2022
Copied C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\synwork\vExample1_m.srm to C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srm

fpga_mapper completed
# Wed Oct 26 06:07:09 2022

Return Code: 0
Run Time:00h:00m:01s
Complete: Map on vExample1_syn|vExample1_Implmnt
Complete: Logic Synthesis on vExample1_syn|vExample1_Implmnt
log file: "C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srr"
Running: vExample1_Implmnt in foreground

Running vExample1_syn|vExample1_Implmnt

Running: compile (Compile) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:08:35 2022

Running: compile_flow (Compile Process) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:08:35 2022

Running: compiler (Compile Input) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:08:35 2022
compiler exited with errors
Job failed on: vExample1_syn|vExample1_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\synlog\vExample1_compiler.srr"
# Wed Oct 26 06:08:35 2022

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on vExample1_syn|vExample1_Implmnt
Complete: Compile on vExample1_syn|vExample1_Implmnt
Complete: Logic Synthesis on vExample1_syn|vExample1_Implmnt
log file: "C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srr"
Running: vExample1_Implmnt in foreground

Running vExample1_syn|vExample1_Implmnt

Running: compile (Compile) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:08:48 2022

Running: compile_flow (Compile Process) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:08:48 2022

Running: compiler (Compile Input) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:08:48 2022
compiler exited with errors
Job failed on: vExample1_syn|vExample1_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\synlog\vExample1_compiler.srr"
# Wed Oct 26 06:08:48 2022

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on vExample1_syn|vExample1_Implmnt
Complete: Compile on vExample1_syn|vExample1_Implmnt
Complete: Logic Synthesis on vExample1_syn|vExample1_Implmnt
Opening object source file c:\users\kolel\onedrive\lattice fpga\vexample1\main.v
log file: "C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srr"
Running: vExample1_Implmnt in foreground

Running vExample1_syn|vExample1_Implmnt

Running: compile (Compile) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:09:11 2022

Running: compile_flow (Compile Process) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:09:11 2022

Running: compiler (Compile Input) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:09:11 2022
compiler exited with errors
Job failed on: vExample1_syn|vExample1_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\synlog\vExample1_compiler.srr"
# Wed Oct 26 06:09:11 2022

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on vExample1_syn|vExample1_Implmnt
Complete: Compile on vExample1_syn|vExample1_Implmnt
Complete: Logic Synthesis on vExample1_syn|vExample1_Implmnt
log file: "C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srr"
Running: vExample1_Implmnt in foreground

Running vExample1_syn|vExample1_Implmnt

Running: compile (Compile) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:09:27 2022

Running: compile_flow (Compile Process) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:09:27 2022

Running: compiler (Compile Input) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:09:27 2022
Copied C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\synwork\vExample1_comp.srs to C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srs

compiler completed
# Wed Oct 26 06:09:28 2022

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:09:28 2022

multi_srs_gen completed
# Wed Oct 26 06:09:28 2022

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\synwork\vExample1_mult.srs to C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srs
Complete: Compile Process on vExample1_syn|vExample1_Implmnt

Running: premap (Pre-mapping) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:09:28 2022

premap completed
# Wed Oct 26 06:09:29 2022

Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on vExample1_syn|vExample1_Implmnt

Running: map (Map) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:09:29 2022

Running: fpga_mapper (Map & Optimize) on vExample1_syn|vExample1_Implmnt
# Wed Oct 26 06:09:29 2022
Copied C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\synwork\vExample1_m.srm to C:\Users\kolel\OneDrive\Lattice FPGA\vExample1\vExample1_Implmnt\vExample1.srm

fpga_mapper completed with warnings
# Wed Oct 26 06:09:30 2022

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on vExample1_syn|vExample1_Implmnt
Complete: Logic Synthesis on vExample1_syn|vExample1_Implmnt
exit status=0
