
//=======================================================
//  This code is generated by Terasic System Builder
//=======================================================

module exp11(

	//////////// CLOCK //////////
	input 		          		CLOCK2_50,
	input 		          		CLOCK3_50,
	input 		          		CLOCK4_50,
	input 		          		CLOCK_50,

	//////////// SW //////////
	input 		     [9:0]		SW,

	//////////// LED //////////
	output		     [9:0]		LEDR,

	//////////// Seg7 //////////
	output		     [6:0]		HEX0,
	output		     [6:0]		HEX1,
	output		     [6:0]		HEX2,
	output		     [6:0]		HEX3,
	output		     [6:0]		HEX4,
	output		     [6:0]		HEX5,

	//////////// VGA //////////
	output		          		VGA_BLANK_N,
	output		     [7:0]		VGA_B,
	output		          		VGA_CLK,
	output		     [7:0]		VGA_G,
	output		          		VGA_HS,
	output		     [7:0]		VGA_R,
	output		          		VGA_SYNC_N,
	output		          		VGA_VS,

	//////////// PS2 //////////
	inout 		          		PS2_CLK,
	inout 		          		PS2_CLK2,
	inout 		          		PS2_DAT,
	inout 		          		PS2_DAT2
);



//=======================================================
//  REG/WIRE declarations
//=======================================================
assign VGA_SYNC_N=0;
assign HEX4=7'b1111111;
assign HEX5=7'b1111111;
wire [7:0] asciires;
wire [11:0] waddr;
wire [23:0] vga_data;
wire [9:0] h_addr,v_addr;

//=======================================================
//  Structural coding
//=======================================================
clkgen #(25000000) vclk(CLOCK_50,1'b0,1'b1,VGA_CLK);
ps2_keyboard pk(CLOCK_50,PS2_CLK,PS2_DAT,asciires,waddr,HEX0,HEX1,HEX2,HEX3);
vga_ctrl vc(VGA_CLK,1'b0,vga_data,h_addr,v_addr,VGA_HS,VGA_VS,VGA_BLANK_N,VGA_R,VGA_G,VGA_B);
vga v(VGA_CLK,asciires,waddr,h_addr,v_addr,vga_data);

endmodule
