"d:\My_Designs\s20\lab3_r1\part2\src\fpga.vhd" VHDL part2 1 0 0 -02 -08
. . 0 0 0