// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "07/16/2017 22:02:15"

// 
// Device: Altera 10M08SAE144C8GES Package EQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module master_bridge (
	A,
	B,
	clock,
	cam_ena,
	mclk,
	pwdn,
	vsync,
	href,
	pclk,
	cpi,
	sda,
	scl,
	umd_tx,
	umd_rx,
	ram_rst,
	ram_cs_n,
	ram_ck_p,
	ram_ck_n,
	ram_rwds,
	ram_dq,
	t_ram_rst,
	t_ram_cs_n,
	t_ram_ck_p,
	t_ram_ck_n,
	t_ram_rwds,
	t_ram_dq,
	reset_n);
output 	A;
output 	B;
input 	clock;
output 	cam_ena;
output 	mclk;
output 	pwdn;
input 	vsync;
input 	href;
input 	pclk;
input 	[7:0] cpi;
output 	sda;
output 	scl;
output 	umd_tx;
input 	umd_rx;
output 	ram_rst;
output 	ram_cs_n;
output 	ram_ck_p;
output 	ram_ck_n;
output 	ram_rwds;
output 	[7:0] ram_dq;
output 	t_ram_rst;
output 	t_ram_cs_n;
output 	t_ram_ck_p;
output 	t_ram_ck_n;
output 	t_ram_rwds;
output 	[7:0] t_ram_dq;
output 	reset_n;

// Design Ports Information
// pwdn	=>  Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vsync	=>  Location: PIN_77,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// href	=>  Location: PIN_76,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pclk	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cpi[0]	=>  Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cpi[1]	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cpi[2]	=>  Location: PIN_6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cpi[3]	=>  Location: PIN_7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cpi[4]	=>  Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cpi[5]	=>  Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cpi[6]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cpi[7]	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// umd_tx	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// umd_rx	=>  Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// B	=>  Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// cam_ena	=>  Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// mclk	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// sda	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// scl	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_rst	=>  Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_cs_n	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_ck_p	=>  Location: PIN_46,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_ck_n	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_rwds	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_dq[0]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_dq[1]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_dq[2]	=>  Location: PIN_52,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_dq[3]	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_dq[4]	=>  Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_dq[5]	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_dq[6]	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_dq[7]	=>  Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// t_ram_rst	=>  Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// t_ram_cs_n	=>  Location: PIN_98,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// t_ram_ck_p	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// t_ram_ck_n	=>  Location: PIN_102,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// t_ram_rwds	=>  Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// t_ram_dq[0]	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// t_ram_dq[1]	=>  Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// t_ram_dq[2]	=>  Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// t_ram_dq[3]	=>  Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// t_ram_dq[4]	=>  Location: PIN_99,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// t_ram_dq[5]	=>  Location: PIN_101,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// t_ram_dq[6]	=>  Location: PIN_105,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// t_ram_dq[7]	=>  Location: PIN_106,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// reset_n	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// clock	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \vsync~input_o ;
wire \href~input_o ;
wire \pclk~input_o ;
wire \cpi[0]~input_o ;
wire \cpi[1]~input_o ;
wire \cpi[2]~input_o ;
wire \cpi[3]~input_o ;
wire \cpi[4]~input_o ;
wire \cpi[5]~input_o ;
wire \cpi[6]~input_o ;
wire \cpi[7]~input_o ;
wire \umd_rx~input_o ;
wire \A~input_o ;
wire \B~input_o ;
wire \cam_ena~input_o ;
wire \mclk~input_o ;
wire \sda~input_o ;
wire \ram_rst~input_o ;
wire \ram_cs_n~input_o ;
wire \ram_ck_p~input_o ;
wire \ram_ck_n~input_o ;
wire \t_ram_rst~input_o ;
wire \t_ram_cs_n~input_o ;
wire \t_ram_ck_p~input_o ;
wire \t_ram_ck_n~input_o ;
wire \t_ram_rwds~input_o ;
wire \t_ram_dq[0]~input_o ;
wire \t_ram_dq[1]~input_o ;
wire \t_ram_dq[2]~input_o ;
wire \t_ram_dq[3]~input_o ;
wire \t_ram_dq[4]~input_o ;
wire \t_ram_dq[5]~input_o ;
wire \t_ram_dq[6]~input_o ;
wire \t_ram_dq[7]~input_o ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \A~output_o ;
wire \B~output_o ;
wire \cam_ena~output_o ;
wire \mclk~output_o ;
wire \sda~output_o ;
wire \scl~output_o ;
wire \ram_rst~output_o ;
wire \ram_cs_n~output_o ;
wire \ram_ck_p~output_o ;
wire \ram_ck_n~output_o ;
wire \ram_rwds~output_o ;
wire \ram_dq[0]~output_o ;
wire \ram_dq[1]~output_o ;
wire \ram_dq[2]~output_o ;
wire \ram_dq[3]~output_o ;
wire \ram_dq[4]~output_o ;
wire \ram_dq[5]~output_o ;
wire \ram_dq[6]~output_o ;
wire \ram_dq[7]~output_o ;
wire \t_ram_rst~output_o ;
wire \t_ram_cs_n~output_o ;
wire \t_ram_ck_p~output_o ;
wire \t_ram_ck_n~output_o ;
wire \t_ram_rwds~output_o ;
wire \t_ram_dq[0]~output_o ;
wire \t_ram_dq[1]~output_o ;
wire \t_ram_dq[2]~output_o ;
wire \t_ram_dq[3]~output_o ;
wire \t_ram_dq[4]~output_o ;
wire \t_ram_dq[5]~output_o ;
wire \t_ram_dq[6]~output_o ;
wire \t_ram_dq[7]~output_o ;
wire \reset_n~output_o ;
wire \pwdn~output_o ;
wire \umd_tx~output_o ;
wire \reset_n~input_o ;
wire \clock~input_o ;
wire \master_m|umd_clock~0_combout ;
wire \master_m|umd_clock~0clkctrl_outclk ;
wire \ora_0|hrddr_test:state_counter[0]~1_combout ;
wire \ora_0|hrddr_test:state_counter[11]~2 ;
wire \ora_0|hrddr_test:state_counter[12]~1_combout ;
wire \ora_0|hrddr_test:state_counter[12]~feeder_combout ;
wire \~GND~combout ;
wire \ora_0|hrddr_test:state_counter[12]~q ;
wire \ora_0|hrddr_test:state_counter[8]~1_combout ;
wire \ora_0|hrddr_test:state_counter[8]~2_combout ;
wire \ora_0|hrddr_test:state_counter[8]~3_combout ;
wire \ora_0|hrddr_test:state_counter[8]~4_combout ;
wire \ora_0|hrddr_test:state_counter[0]~q ;
wire \ora_0|hrddr_test:state_counter[0]~2 ;
wire \ora_0|hrddr_test:state_counter[1]~1_combout ;
wire \ora_0|hrddr_test:state_counter[1]~q ;
wire \ora_0|hrddr_test:state_counter[1]~2 ;
wire \ora_0|hrddr_test:state_counter[2]~1_combout ;
wire \ora_0|hrddr_test:state_counter[2]~q ;
wire \ora_0|hrddr_test:state_counter[2]~2 ;
wire \ora_0|hrddr_test:state_counter[3]~1_combout ;
wire \ora_0|hrddr_test:state_counter[3]~q ;
wire \ora_0|hrddr_test:state_counter[3]~2 ;
wire \ora_0|hrddr_test:state_counter[4]~1_combout ;
wire \ora_0|hrddr_test:state_counter[4]~q ;
wire \ora_0|hrddr_test:state_counter[4]~2 ;
wire \ora_0|hrddr_test:state_counter[5]~1_combout ;
wire \ora_0|hrddr_test:state_counter[5]~q ;
wire \ora_0|hrddr_test:state_counter[5]~2 ;
wire \ora_0|hrddr_test:state_counter[6]~1_combout ;
wire \ora_0|hrddr_test:state_counter[6]~q ;
wire \ora_0|hrddr_test:state_counter[6]~2 ;
wire \ora_0|hrddr_test:state_counter[7]~1_combout ;
wire \ora_0|hrddr_test:state_counter[7]~q ;
wire \ora_0|hrddr_test:state_counter[7]~2 ;
wire \ora_0|hrddr_test:state_counter[8]~5_combout ;
wire \ora_0|hrddr_test:state_counter[8]~q ;
wire \ora_0|hrddr_test:state_counter[8]~6 ;
wire \ora_0|hrddr_test:state_counter[9]~1_combout ;
wire \ora_0|hrddr_test:state_counter[9]~q ;
wire \ora_0|hrddr_test:state_counter[9]~2 ;
wire \ora_0|hrddr_test:state_counter[10]~1_combout ;
wire \ora_0|hrddr_test:state_counter[10]~q ;
wire \ora_0|hrddr_test:state_counter[10]~2 ;
wire \ora_0|hrddr_test:state_counter[11]~1_combout ;
wire \ora_0|hrddr_test:state_counter[11]~q ;
wire \ora_0|Equal0~0_combout ;
wire \ora_0|Equal1~0_combout ;
wire \ora_0|Equal2~1_combout ;
wire \ora_0|Equal2~0_combout ;
wire \ora_0|Equal1~1_combout ;
wire \ora_0|r_rd_request~0_combout ;
wire \ora_0|Equal2~2_combout ;
wire \ora_0|Equal2~3_combout ;
wire \ora_0|Equal0~1_combout ;
wire \ora_0|Equal0~2_combout ;
wire \ora_0|r_wr_request~0_combout ;
wire \ora_0|r_wr_request~1_combout ;
wire \ora_0|r_rd_request~q ;
wire \ora_0|r_wr_request~2_combout ;
wire \ora_0|r_wr_request~q ;
wire \hyperram_0|state~17_combout ;
wire \hyperram_0|data_counter[2]~19_combout ;
wire \ora_0|r_wr_length~0_combout ;
wire \ora_0|r_wr_length[3]~reg0_q ;
wire \ora_0|r_wr_length~1_combout ;
wire \ora_0|r_wr_length[1]~reg0_q ;
wire \hyperram_0|Add2~6 ;
wire \hyperram_0|Add2~7_combout ;
wire \hyperram_0|Add2~14_combout ;
wire \hyperram_0|Add2~8 ;
wire \hyperram_0|Add2~9_combout ;
wire \hyperram_0|Add2~11_combout ;
wire \hyperram_0|internal_clock_prev~q ;
wire \hyperram_0|data_process~0_combout ;
wire \hyperram_0|Add2~0_combout ;
wire \hyperram_0|Add2~2_combout ;
wire \hyperram_0|state~22_combout ;
wire \hyperram_0|Selector18~0_combout ;
wire \ram_rwds~input_o ;
wire \hyperram_0|latency[1]~0_combout ;
wire \hyperram_0|latency[1]~1_combout ;
wire \hyperram_0|latency[0]~2_combout ;
wire \hyperram_0|Equal3~0_combout ;
wire \hyperram_0|Equal3~1_combout ;
wire \hyperram_0|Selector18~1_combout ;
wire \hyperram_0|state.latency_delay~q ;
wire \hyperram_0|Add2~1 ;
wire \hyperram_0|Add2~3_combout ;
wire \hyperram_0|Add2~13_combout ;
wire \hyperram_0|Add2~4 ;
wire \hyperram_0|Add2~5_combout ;
wire \hyperram_0|Add2~12_combout ;
wire \hyperram_0|state~25_combout ;
wire \hyperram_0|state~24_combout ;
wire \hyperram_0|state~26_combout ;
wire \hyperram_0|state.command~q ;
wire \hyperram_0|internal_ck_p~0_combout ;
wire \hyperram_0|internal_ck_p~q ;
wire \hyperram_0|read_write~0_combout ;
wire \hyperram_0|read_write~1_combout ;
wire \hyperram_0|read_write~q ;
wire \hyperram_0|state~19_combout ;
wire \hyperram_0|ddr_ck_div_counter[0]~7_combout ;
wire \hyperram_0|state~20_combout ;
wire \hyperram_0|Add4~15 ;
wire \hyperram_0|Add4~16_combout ;
wire \hyperram_0|data_counter~27_combout ;
wire \hyperram_0|data_counter[2]~18_combout ;
wire \hyperram_0|Add4~17 ;
wire \hyperram_0|Add4~18_combout ;
wire \hyperram_0|data_counter~28_combout ;
wire \hyperram_0|Add4~19 ;
wire \hyperram_0|Add4~20_combout ;
wire \hyperram_0|data_counter~29_combout ;
wire \hyperram_0|state~15_combout ;
wire \hyperram_0|state~27_combout ;
wire \hyperram_0|state.rd~q ;
wire \hyperram_0|state~12_combout ;
wire \hyperram_0|state~13_combout ;
wire \hyperram_0|state~21_combout ;
wire \hyperram_0|state~23_combout ;
wire \hyperram_0|state.wr~q ;
wire \hyperram_0|data_counter[2]~17_combout ;
wire \hyperram_0|data_counter[2]~16_combout ;
wire \hyperram_0|Selector15~0_combout ;
wire \ora_0|r_wr_length~2_combout ;
wire \ora_0|r_wr_length[0]~reg0_q ;
wire \hyperram_0|Selector15~2_combout ;
wire \hyperram_0|Add4~0_combout ;
wire \hyperram_0|Selector15~1_combout ;
wire \hyperram_0|Selector15~3_combout ;
wire \hyperram_0|Selector15~4_combout ;
wire \hyperram_0|Add4~1 ;
wire \hyperram_0|Add4~2_combout ;
wire \hyperram_0|data_counter~21_combout ;
wire \hyperram_0|Add4~3 ;
wire \hyperram_0|Add4~4_combout ;
wire \hyperram_0|data_counter~22_combout ;
wire \hyperram_0|Add4~5 ;
wire \hyperram_0|Add4~6_combout ;
wire \hyperram_0|data_counter~20_combout ;
wire \hyperram_0|Add4~7 ;
wire \hyperram_0|Add4~8_combout ;
wire \hyperram_0|data_counter~23_combout ;
wire \hyperram_0|Add4~9 ;
wire \hyperram_0|Add4~10_combout ;
wire \hyperram_0|data_counter~24_combout ;
wire \hyperram_0|Add4~11 ;
wire \hyperram_0|Add4~12_combout ;
wire \hyperram_0|data_counter~25_combout ;
wire \hyperram_0|Add4~13 ;
wire \hyperram_0|Add4~14_combout ;
wire \hyperram_0|data_counter~26_combout ;
wire \hyperram_0|state~14_combout ;
wire \hyperram_0|state~16_combout ;
wire \hyperram_0|state~18_combout ;
wire \hyperram_0|state.idle~q ;
wire \hyperram_0|ddr_ck_div_counter[0]~8_combout ;
wire \hyperram_0|ddr_ck_div_counter[1]~11 ;
wire \hyperram_0|ddr_ck_div_counter[2]~12_combout ;
wire \hyperram_0|ddr_ck_div_counter[2]~13 ;
wire \hyperram_0|ddr_ck_div_counter[3]~14_combout ;
wire \hyperram_0|ddr_ck_div_counter[3]~15 ;
wire \hyperram_0|ddr_ck_div_counter[4]~16_combout ;
wire \hyperram_0|Equal0~0_combout ;
wire \hyperram_0|ddr_ck_div_counter[0]~18_combout ;
wire \hyperram_0|ddr_ck_div_counter[0]~9 ;
wire \hyperram_0|ddr_ck_div_counter[1]~10_combout ;
wire \hyperram_0|tick~2_combout ;
wire \hyperram_0|tick~3_combout ;
wire \hyperram_0|clock_divider:tick~q ;
wire \hyperram_0|B~0_combout ;
wire \hyperram_0|B~reg0_q ;
wire \i2c_master_0|bit_cnt[0]~1_combout ;
wire \scl~input_o ;
wire \i2c_master_0|Add0~11 ;
wire \i2c_master_0|Add0~12_combout ;
wire \i2c_master_0|count~7_combout ;
wire \i2c_master_0|Add0~13 ;
wire \i2c_master_0|Add0~15 ;
wire \i2c_master_0|Add0~16_combout ;
wire \i2c_master_0|count~4_combout ;
wire \i2c_master_0|Add0~17 ;
wire \i2c_master_0|Add0~18_combout ;
wire \i2c_master_0|count~3_combout ;
wire \i2c_master_0|Add0~19 ;
wire \i2c_master_0|Add0~20_combout ;
wire \i2c_master_0|count~1_combout ;
wire \i2c_master_0|Equal0~0_combout ;
wire \i2c_master_0|Add0~7 ;
wire \i2c_master_0|Add0~8_combout ;
wire \i2c_master_0|count~6_combout ;
wire \i2c_master_0|Add0~9 ;
wire \i2c_master_0|Add0~10_combout ;
wire \i2c_master_0|count~0_combout ;
wire \i2c_master_0|Equal0~1_combout ;
wire \i2c_master_0|Add0~21 ;
wire \i2c_master_0|Add0~22_combout ;
wire \i2c_master_0|count~2_combout ;
wire \i2c_master_0|process_0~3_combout ;
wire \i2c_master_0|process_0~4_combout ;
wire \i2c_master_0|Equal0~3_combout ;
wire \i2c_master_0|process_0~5_combout ;
wire \i2c_master_0|process_0~6_combout ;
wire \i2c_master_0|process_0~7_combout ;
wire \i2c_master_0|stretch~0_combout ;
wire \i2c_master_0|stretch~q ;
wire \i2c_master_0|Add0~0_combout ;
wire \i2c_master_0|count~11_combout ;
wire \i2c_master_0|Add0~1 ;
wire \i2c_master_0|Add0~2_combout ;
wire \i2c_master_0|count~10_combout ;
wire \i2c_master_0|Add0~3 ;
wire \i2c_master_0|Add0~4_combout ;
wire \i2c_master_0|count~9_combout ;
wire \i2c_master_0|Add0~5 ;
wire \i2c_master_0|Add0~6_combout ;
wire \i2c_master_0|count~8_combout ;
wire \i2c_master_0|Equal0~2_combout ;
wire \i2c_master_0|count~5_combout ;
wire \i2c_master_0|Add0~14_combout ;
wire \i2c_master_0|process_0~0_combout ;
wire \i2c_master_0|LessThan2~0_combout ;
wire \i2c_master_0|process_0~1_combout ;
wire \i2c_master_0|process_0~2_combout ;
wire \i2c_master_0|data_clk~0_combout ;
wire \i2c_master_0|data_clk~1_combout ;
wire \i2c_master_0|data_clk~q ;
wire \i2c_master_0|data_clk_prev~q ;
wire \i2c_master_0|process_1~0_combout ;
wire \i2c_master_0|Selector25~0_combout ;
wire \i2c_master_0|Equal1~0_combout ;
wire \i2c_master_0|Selector21~0_combout ;
wire \i2c_master_0|state.rd~q ;
wire \i2c_master_0|Selector0~0_combout ;
wire \i2c_master_0|Selector0~1_combout ;
wire \i2c_master_0|Selector0~2_combout ;
wire \i2c_master_0|busy~q ;
wire \master_m|cam_ready~0_combout ;
wire \master_m|init_camera:i2c_busy_cnt[29]~q ;
wire \master_m|init_camera:i2c_busy_cnt[0]~q ;
wire \master_m|Add0~1 ;
wire \master_m|Add0~3 ;
wire \master_m|Add0~4_combout ;
wire \master_m|init_camera:i2c_busy_cnt[2]~q ;
wire \master_m|Add0~5 ;
wire \master_m|Add0~6_combout ;
wire \master_m|init_camera:i2c_busy_cnt[3]~q ;
wire \master_m|Add0~7 ;
wire \master_m|Add0~8_combout ;
wire \master_m|init_camera:i2c_busy_cnt[4]~q ;
wire \master_m|Add0~9 ;
wire \master_m|Add0~10_combout ;
wire \master_m|init_camera:i2c_busy_cnt[5]~q ;
wire \master_m|Add0~11 ;
wire \master_m|Add0~12_combout ;
wire \master_m|init_camera:i2c_busy_cnt[6]~q ;
wire \master_m|Add0~13 ;
wire \master_m|Add0~14_combout ;
wire \master_m|init_camera:i2c_busy_cnt[7]~q ;
wire \master_m|Add0~15 ;
wire \master_m|Add0~16_combout ;
wire \master_m|init_camera:i2c_busy_cnt[8]~q ;
wire \master_m|Add0~17 ;
wire \master_m|Add0~18_combout ;
wire \master_m|init_camera:i2c_busy_cnt[9]~q ;
wire \master_m|Add0~19 ;
wire \master_m|Add0~20_combout ;
wire \master_m|init_camera:i2c_busy_cnt[10]~q ;
wire \master_m|Add0~21 ;
wire \master_m|Add0~22_combout ;
wire \master_m|init_camera:i2c_busy_cnt[11]~q ;
wire \master_m|Add0~23 ;
wire \master_m|Add0~24_combout ;
wire \master_m|init_camera:i2c_busy_cnt[12]~q ;
wire \master_m|Add0~25 ;
wire \master_m|Add0~26_combout ;
wire \master_m|init_camera:i2c_busy_cnt[13]~q ;
wire \master_m|Add0~27 ;
wire \master_m|Add0~28_combout ;
wire \master_m|init_camera:i2c_busy_cnt[14]~q ;
wire \master_m|Add0~29 ;
wire \master_m|Add0~30_combout ;
wire \master_m|init_camera:i2c_busy_cnt[15]~q ;
wire \master_m|Add0~31 ;
wire \master_m|Add0~32_combout ;
wire \master_m|init_camera:i2c_busy_cnt[16]~q ;
wire \master_m|Add0~33 ;
wire \master_m|Add0~34_combout ;
wire \master_m|init_camera:i2c_busy_cnt[17]~q ;
wire \master_m|Add0~35 ;
wire \master_m|Add0~36_combout ;
wire \master_m|init_camera:i2c_busy_cnt[18]~q ;
wire \master_m|Add0~37 ;
wire \master_m|Add0~38_combout ;
wire \master_m|init_camera:i2c_busy_cnt[19]~q ;
wire \master_m|Add0~39 ;
wire \master_m|Add0~40_combout ;
wire \master_m|init_camera:i2c_busy_cnt[20]~q ;
wire \master_m|Add0~41 ;
wire \master_m|Add0~42_combout ;
wire \master_m|init_camera:i2c_busy_cnt[21]~q ;
wire \master_m|Add0~43 ;
wire \master_m|Add0~44_combout ;
wire \master_m|init_camera:i2c_busy_cnt[22]~q ;
wire \master_m|Add0~45 ;
wire \master_m|Add0~46_combout ;
wire \master_m|init_camera:i2c_busy_cnt[23]~q ;
wire \master_m|Add0~47 ;
wire \master_m|Add0~48_combout ;
wire \master_m|init_camera:i2c_busy_cnt[24]~q ;
wire \master_m|Add0~49 ;
wire \master_m|Add0~50_combout ;
wire \master_m|init_camera:i2c_busy_cnt[25]~q ;
wire \master_m|Add0~51 ;
wire \master_m|Add0~52_combout ;
wire \master_m|init_camera:i2c_busy_cnt[26]~q ;
wire \master_m|Add0~53 ;
wire \master_m|Add0~54_combout ;
wire \master_m|init_camera:i2c_busy_cnt[27]~q ;
wire \master_m|Add0~55 ;
wire \master_m|Add0~56_combout ;
wire \master_m|init_camera:i2c_busy_cnt[28]~q ;
wire \master_m|Add0~57 ;
wire \master_m|Add0~58_combout ;
wire \master_m|init_camera:i2c_busy_cnt[31]~q ;
wire \master_m|Add0~59 ;
wire \master_m|Add0~60_combout ;
wire \master_m|init_camera:i2c_busy_cnt[30]~q ;
wire \master_m|Add0~61 ;
wire \master_m|Add0~62_combout ;
wire \master_m|Equal0~5_combout ;
wire \master_m|Equal0~0_combout ;
wire \master_m|Equal0~1_combout ;
wire \master_m|Equal0~2_combout ;
wire \master_m|Equal0~3_combout ;
wire \master_m|Equal0~4_combout ;
wire \master_m|Equal0~6_combout ;
wire \master_m|Equal0~7_combout ;
wire \master_m|Equal0~8_combout ;
wire \master_m|Equal0~9_combout ;
wire \master_m|i2c_busy_cnt~0_combout ;
wire \master_m|init_camera:i2c_busy_cnt[1]~q ;
wire \master_m|Add0~2_combout ;
wire \master_m|cam_ready~1_combout ;
wire \master_m|cam_ready~q ;
wire \master_m|i2c_bsy_prev~0_combout ;
wire \master_m|i2c_bsy_prev~q ;
wire \master_m|init_camera~0_combout ;
wire \master_m|Add0~0_combout ;
wire \master_m|Selector0~0_combout ;
wire \master_m|i2c_ena~q ;
wire \i2c_master_0|Selector17~0_combout ;
wire \i2c_master_0|state.ready~q ;
wire \i2c_master_0|Selector18~0_combout ;
wire \i2c_master_0|state.start~q ;
wire \i2c_master_0|Selector19~0_combout ;
wire \i2c_master_0|state.command~q ;
wire \i2c_master_0|state~15_combout ;
wire \i2c_master_0|state.slv_ack1~q ;
wire \i2c_master_0|state~13_combout ;
wire \i2c_master_0|state.slv_ack2~q ;
wire \i2c_master_0|Selector20~0_combout ;
wire \i2c_master_0|Selector20~1_combout ;
wire \i2c_master_0|state.wr~q ;
wire \i2c_master_0|bit_cnt[2]~0_combout ;
wire \i2c_master_0|Add1~0_combout ;
wire \i2c_master_0|state~14_combout ;
wire \i2c_master_0|state.mstr_ack~q ;
wire \i2c_master_0|Selector22~0_combout ;
wire \i2c_master_0|state.stop~q ;
wire \i2c_master_0|Selector23~12_combout ;
wire \i2c_master_0|Selector23~13_combout ;
wire \master_m|Selector4~0_combout ;
wire \i2c_master_0|data_tx[1]~2_combout ;
wire \i2c_master_0|data_tx[1]~3_combout ;
wire \i2c_master_0|Selector23~4_combout ;
wire \master_m|Selector3~0_combout ;
wire \i2c_master_0|Selector23~5_combout ;
wire \i2c_master_0|Selector23~6_combout ;
wire \i2c_master_0|Selector23~10_combout ;
wire \i2c_master_0|Selector23~7_combout ;
wire \i2c_master_0|Selector23~8_combout ;
wire \i2c_master_0|Selector23~9_combout ;
wire \i2c_master_0|Selector23~11_combout ;
wire \i2c_master_0|Selector23~0_combout ;
wire \i2c_master_0|Selector23~1_combout ;
wire \i2c_master_0|Selector23~2_combout ;
wire \i2c_master_0|Selector23~3_combout ;
wire \i2c_master_0|Selector23~14_combout ;
wire \i2c_master_0|sda_int~q ;
wire \i2c_master_0|Selector29~0_combout ;
wire \i2c_master_0|scl_clk~0_combout ;
wire \i2c_master_0|scl_clk~q ;
wire \i2c_master_0|scl_ena~0_combout ;
wire \i2c_master_0|scl_ena~1_combout ;
wire \i2c_master_0|scl_ena~q ;
wire \i2c_master_0|scl~1_combout ;
wire \ram_dq[0]~input_o ;
wire \hyperram_0|rd_data[0]~feeder_combout ;
wire \hyperram_0|rd_data[0]~0_combout ;
wire \ora_0|r_wr_data~0_combout ;
wire \ora_0|hrddr_test:write_index[0]~0_combout ;
wire \hyperram_0|strobe_prev~feeder_combout ;
wire \hyperram_0|strobe_prev~q ;
wire \hyperram_0|Selector29~0_combout ;
wire \hyperram_0|Selector29~1_combout ;
wire \ram_strobe~q ;
wire \ora_0|hrddr_test:write_index[1]~0_combout ;
wire \ora_0|hrddr_test:write_index[0]~q ;
wire \ora_0|hrddr_test:write_index[0]~_wirecell_combout ;
wire \ora_0|r_wr_data[8]~1_combout ;
wire \hyperram_0|rd_data[8]~feeder_combout ;
wire \hyperram_0|rd_data[8]~1_combout ;
wire \ora_0|r_wr_data~2_combout ;
wire \hyperram_0|Selector28~0_combout ;
wire \hyperram_0|internal_data_out[0]~0_combout ;
wire \hyperram_0|dq[0]~8_combout ;
wire \ram_dq[1]~input_o ;
wire \ora_0|r_wr_data~4_combout ;
wire \ora_0|r_wr_data~3_combout ;
wire \ora_0|Add1~0_combout ;
wire \ora_0|hrddr_test:write_index[1]~q ;
wire \hyperram_0|Selector27~0_combout ;
wire \hyperram_0|dq[1]~9_combout ;
wire \ram_dq[2]~input_o ;
wire \hyperram_0|rd_data[2]~feeder_combout ;
wire \ora_0|r_wr_data~5_combout ;
wire \ora_0|Add1~1 ;
wire \ora_0|Add1~2_combout ;
wire \ora_0|hrddr_test:write_index[2]~0_combout ;
wire \ora_0|hrddr_test:write_index[2]~q ;
wire \ora_0|hrddr_test:write_index[2]~_wirecell_combout ;
wire \hyperram_0|rd_data[10]~feeder_combout ;
wire \ora_0|r_wr_data~6_combout ;
wire \hyperram_0|Selector26~0_combout ;
wire \hyperram_0|dq[2]~10_combout ;
wire \ram_dq[3]~input_o ;
wire \hyperram_0|rd_data[11]~feeder_combout ;
wire \ora_0|r_wr_data~8_combout ;
wire \ora_0|r_wr_data~7_combout ;
wire \ora_0|Add1~3 ;
wire \ora_0|Add1~4_combout ;
wire \ora_0|hrddr_test:write_index[3]~0_combout ;
wire \ora_0|hrddr_test:write_index[3]~q ;
wire \ora_0|hrddr_test:write_index[3]~_wirecell_combout ;
wire \hyperram_0|Selector25~0_combout ;
wire \hyperram_0|dq[3]~11_combout ;
wire \ram_dq[4]~input_o ;
wire \ora_0|r_wr_data~9_combout ;
wire \ora_0|Add1~5 ;
wire \ora_0|Add1~6_combout ;
wire \ora_0|hrddr_test:write_index[4]~0_combout ;
wire \ora_0|hrddr_test:write_index[4]~q ;
wire \ora_0|hrddr_test:write_index[4]~_wirecell_combout ;
wire \ora_0|r_wr_data~10_combout ;
wire \hyperram_0|Selector24~0_combout ;
wire \hyperram_0|dq[4]~12_combout ;
wire \ram_dq[5]~input_o ;
wire \hyperram_0|rd_data[5]~feeder_combout ;
wire \ora_0|r_wr_data~11_combout ;
wire \ora_0|Add1~7 ;
wire \ora_0|Add1~8_combout ;
wire \ora_0|hrddr_test:write_index[5]~0_combout ;
wire \ora_0|hrddr_test:write_index[5]~q ;
wire \ora_0|hrddr_test:write_index[5]~_wirecell_combout ;
wire \hyperram_0|rd_data[13]~feeder_combout ;
wire \ora_0|r_wr_data~12_combout ;
wire \hyperram_0|internal_data_out[5]~1_combout ;
wire \hyperram_0|internal_data_out[5]~2_combout ;
wire \hyperram_0|internal_data_out[5]~3_combout ;
wire \hyperram_0|internal_data_out[5]~4_combout ;
wire \hyperram_0|dq[5]~13_combout ;
wire \ram_dq[6]~input_o ;
wire \ora_0|r_wr_data~14_combout ;
wire \ora_0|r_wr_data~13_combout ;
wire \ora_0|Add1~9 ;
wire \ora_0|Add1~10_combout ;
wire \ora_0|hrddr_test:write_index[6]~q ;
wire \hyperram_0|Selector22~0_combout ;
wire \hyperram_0|dq[6]~14_combout ;
wire \hyperram_0|Selector21~3_combout ;
wire \ram_dq[7]~input_o ;
wire \hyperram_0|rd_data[15]~feeder_combout ;
wire \ora_0|r_wr_data~16_combout ;
wire \hyperram_0|rd_data[7]~feeder_combout ;
wire \ora_0|r_wr_data~15_combout ;
wire \hyperram_0|Selector21~0_combout ;
wire \hyperram_0|Selector21~1_combout ;
wire \hyperram_0|Selector21~2_combout ;
wire \hyperram_0|Selector21~4_combout ;
wire \hyperram_0|dq[7]~15_combout ;
wire \umd|tx_baud_counter[0]~10_combout ;
wire \umd|tx_baud_counter[6]~12_combout ;
wire \umd|tx_baud_counter[0]~11 ;
wire \umd|tx_baud_counter[1]~13_combout ;
wire \umd|tx_baud_counter[1]~14 ;
wire \umd|tx_baud_counter[2]~15_combout ;
wire \umd|tx_baud_counter[2]~16 ;
wire \umd|tx_baud_counter[3]~17_combout ;
wire \umd|Equal4~0_combout ;
wire \umd|tx_baud_counter[3]~18 ;
wire \umd|tx_baud_counter[4]~19_combout ;
wire \umd|tx_baud_counter[4]~20 ;
wire \umd|tx_baud_counter[5]~21_combout ;
wire \umd|tx_baud_counter[5]~22 ;
wire \umd|tx_baud_counter[6]~23_combout ;
wire \umd|tx_baud_counter[6]~24 ;
wire \umd|tx_baud_counter[7]~25_combout ;
wire \umd|tx_baud_counter[7]~26 ;
wire \umd|tx_baud_counter[8]~27_combout ;
wire \umd|tx_baud_counter[8]~28 ;
wire \umd|tx_baud_counter[9]~29_combout ;
wire \umd|Equal4~1_combout ;
wire \umd|Equal4~2_combout ;
wire \umd|tx_baud_tick~0_combout ;
wire \umd|tx_baud_tick~q ;
wire \umd|uart_tx_state~14_combout ;
wire \umd|uart_tx_state~12_combout ;
wire \umd|uart_tx_state~13_combout ;
wire \umd|uart_tx_state.tx_send_data~q ;
wire \umd|uart_tx_count[2]~3_combout ;
wire \umd|uart_tx_count~4_combout ;
wire \umd|uart_tx_count[2]~1_combout ;
wire \umd|uart_tx_count~5_combout ;
wire \umd|Add6~0_combout ;
wire \umd|uart_tx_count~2_combout ;
wire \umd|uart_tx_state~8_combout ;
wire \umd|uart_tx_state~9_combout ;
wire \umd|uart_tx_state~15_combout ;
wire \umd|uart_tx_state.tx_send_stop_bit~q ;
wire \umd|uart_tx_state~10_combout ;
wire \umd|uart_tx_state~11_combout ;
wire \umd|uart_tx_state.tx_send_start_bit~q ;
wire \umd|uart_tx_count[2]~0_combout ;
wire \umd|uart_rx_data_in_ack~q ;
wire \master_m|umd_rx_stb~0_combout ;
wire \master_m|state.startup~0_combout ;
wire \master_m|state.startup~feeder_combout ;
wire \master_m|state.startup~q ;
wire \master_m|umd_rx_stb~reg0_q ;
wire \umd|uart_tx_data~0_combout ;
wire \umd|uart_tx_data_vec~7_combout ;
wire \umd|uart_tx_data_vec[7]~feeder_combout ;
wire \umd|uart_tx_data_vec~6_combout ;
wire \umd|uart_tx_data_vec~5_combout ;
wire \umd|uart_tx_data_vec~4_combout ;
wire \umd|uart_tx_data_vec~3_combout ;
wire \umd|uart_tx_data_vec~2_combout ;
wire \umd|uart_tx_data_vec~1_combout ;
wire \umd|uart_tx_data_vec~0_combout ;
wire \umd|uart_tx_data~1_combout ;
wire \umd|uart_tx_data~2_combout ;
wire \umd|uart_tx_data~q ;
wire [2:0] \i2c_master_0|bit_cnt ;
wire [7:0] \umd|uart_tx_data_vec ;
wire [9:0] \umd|tx_baud_counter ;
wire [15:0] \ora_0|r_wr_data ;
wire [7:0] \hyperram_0|internal_data_out ;
wire [4:0] \hyperram_0|ddr_ck_div_counter ;
wire [10:0] \hyperram_0|data_counter ;
wire [2:0] \umd|uart_tx_count ;
wire [4:0] \hyperram_0|tick_counter ;
wire [7:0] \i2c_master_0|data_tx ;
wire [7:0] \master_m|i2c_wr ;
wire [11:0] \i2c_master_0|count ;
wire [1:0] \hyperram_0|latency ;
wire [15:0] \hyperram_0|rd_data ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X19_Y25_N2
fiftyfivenm_io_obuf \A~output (
	.i(\hyperram_0|clock_divider:tick~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\A~output_o ),
	.obar());
// synopsys translate_off
defparam \A~output .bus_hold = "false";
defparam \A~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y25_N2
fiftyfivenm_io_obuf \B~output (
	.i(\hyperram_0|B~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\B~output_o ),
	.obar());
// synopsys translate_off
defparam \B~output .bus_hold = "false";
defparam \B~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y4_N16
fiftyfivenm_io_obuf \cam_ena~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cam_ena~output_o ),
	.obar());
// synopsys translate_off
defparam \cam_ena~output .bus_hold = "false";
defparam \cam_ena~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y1_N9
fiftyfivenm_io_obuf \mclk~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mclk~output_o ),
	.obar());
// synopsys translate_off
defparam \mclk~output .bus_hold = "false";
defparam \mclk~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y6_N9
fiftyfivenm_io_obuf \sda~output (
	.i(\i2c_master_0|Selector29~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sda~output_o ),
	.obar());
// synopsys translate_off
defparam \sda~output .bus_hold = "false";
defparam \sda~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y6_N2
fiftyfivenm_io_obuf \scl~output (
	.i(\i2c_master_0|scl~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\scl~output_o ),
	.obar());
// synopsys translate_off
defparam \scl~output .bus_hold = "false";
defparam \scl~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N16
fiftyfivenm_io_obuf \ram_rst~output (
	.i(\reset_n~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_rst~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_rst~output .bus_hold = "false";
defparam \ram_rst~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N30
fiftyfivenm_io_obuf \ram_cs_n~output (
	.i(!\hyperram_0|state.idle~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_cs_n~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_cs_n~output .bus_hold = "false";
defparam \ram_cs_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
fiftyfivenm_io_obuf \ram_ck_p~output (
	.i(\hyperram_0|internal_ck_p~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_ck_p~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_ck_p~output .bus_hold = "false";
defparam \ram_ck_p~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N16
fiftyfivenm_io_obuf \ram_ck_n~output (
	.i(!\hyperram_0|internal_ck_p~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_ck_n~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_ck_n~output .bus_hold = "false";
defparam \ram_ck_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N23
fiftyfivenm_io_obuf \ram_rwds~output (
	.i(!\hyperram_0|state.wr~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_rwds~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_rwds~output .bus_hold = "false";
defparam \ram_rwds~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N23
fiftyfivenm_io_obuf \ram_dq[0]~output (
	.i(\hyperram_0|dq[0]~8_combout ),
	.oe(!\hyperram_0|state.rd~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_dq[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_dq[0]~output .bus_hold = "false";
defparam \ram_dq[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N30
fiftyfivenm_io_obuf \ram_dq[1]~output (
	.i(\hyperram_0|dq[1]~9_combout ),
	.oe(!\hyperram_0|state.rd~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_dq[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_dq[1]~output .bus_hold = "false";
defparam \ram_dq[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
fiftyfivenm_io_obuf \ram_dq[2]~output (
	.i(\hyperram_0|dq[2]~10_combout ),
	.oe(!\hyperram_0|state.rd~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_dq[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_dq[2]~output .bus_hold = "false";
defparam \ram_dq[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
fiftyfivenm_io_obuf \ram_dq[3]~output (
	.i(\hyperram_0|dq[3]~11_combout ),
	.oe(!\hyperram_0|state.rd~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_dq[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_dq[3]~output .bus_hold = "false";
defparam \ram_dq[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
fiftyfivenm_io_obuf \ram_dq[4]~output (
	.i(\hyperram_0|dq[4]~12_combout ),
	.oe(!\hyperram_0|state.rd~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_dq[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_dq[4]~output .bus_hold = "false";
defparam \ram_dq[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
fiftyfivenm_io_obuf \ram_dq[5]~output (
	.i(\hyperram_0|dq[5]~13_combout ),
	.oe(!\hyperram_0|state.rd~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_dq[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_dq[5]~output .bus_hold = "false";
defparam \ram_dq[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N9
fiftyfivenm_io_obuf \ram_dq[6]~output (
	.i(\hyperram_0|dq[6]~14_combout ),
	.oe(!\hyperram_0|state.rd~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_dq[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_dq[6]~output .bus_hold = "false";
defparam \ram_dq[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
fiftyfivenm_io_obuf \ram_dq[7]~output (
	.i(\hyperram_0|dq[7]~15_combout ),
	.oe(!\hyperram_0|state.rd~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ram_dq[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ram_dq[7]~output .bus_hold = "false";
defparam \ram_dq[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y11_N16
fiftyfivenm_io_obuf \t_ram_rst~output (
	.i(\reset_n~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_rst~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_rst~output .bus_hold = "false";
defparam \t_ram_rst~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y17_N16
fiftyfivenm_io_obuf \t_ram_cs_n~output (
	.i(!\hyperram_0|state.idle~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_cs_n~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_cs_n~output .bus_hold = "false";
defparam \t_ram_cs_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y19_N9
fiftyfivenm_io_obuf \t_ram_ck_p~output (
	.i(\hyperram_0|internal_ck_p~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_ck_p~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_ck_p~output .bus_hold = "false";
defparam \t_ram_ck_p~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y19_N2
fiftyfivenm_io_obuf \t_ram_ck_n~output (
	.i(!\hyperram_0|internal_ck_p~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_ck_n~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_ck_n~output .bus_hold = "false";
defparam \t_ram_ck_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y17_N23
fiftyfivenm_io_obuf \t_ram_rwds~output (
	.i(\ram_rwds~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_rwds~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_rwds~output .bus_hold = "false";
defparam \t_ram_rwds~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y9_N23
fiftyfivenm_io_obuf \t_ram_dq[0]~output (
	.i(\ram_dq[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_dq[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_dq[0]~output .bus_hold = "false";
defparam \t_ram_dq[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y9_N16
fiftyfivenm_io_obuf \t_ram_dq[1]~output (
	.i(\ram_dq[1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_dq[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_dq[1]~output .bus_hold = "false";
defparam \t_ram_dq[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y12_N23
fiftyfivenm_io_obuf \t_ram_dq[2]~output (
	.i(\ram_dq[2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_dq[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_dq[2]~output .bus_hold = "false";
defparam \t_ram_dq[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y12_N16
fiftyfivenm_io_obuf \t_ram_dq[3]~output (
	.i(\ram_dq[3]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_dq[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_dq[3]~output .bus_hold = "false";
defparam \t_ram_dq[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y19_N23
fiftyfivenm_io_obuf \t_ram_dq[4]~output (
	.i(\ram_dq[4]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_dq[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_dq[4]~output .bus_hold = "false";
defparam \t_ram_dq[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y19_N16
fiftyfivenm_io_obuf \t_ram_dq[5]~output (
	.i(\ram_dq[5]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_dq[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_dq[5]~output .bus_hold = "false";
defparam \t_ram_dq[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y22_N23
fiftyfivenm_io_obuf \t_ram_dq[6]~output (
	.i(\ram_dq[6]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_dq[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_dq[6]~output .bus_hold = "false";
defparam \t_ram_dq[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y22_N16
fiftyfivenm_io_obuf \t_ram_dq[7]~output (
	.i(\ram_dq[7]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\t_ram_dq[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \t_ram_dq[7]~output .bus_hold = "false";
defparam \t_ram_dq[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y25_N23
fiftyfivenm_io_obuf \reset_n~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reset_n~output_o ),
	.obar());
// synopsys translate_off
defparam \reset_n~output .bus_hold = "false";
defparam \reset_n~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y4_N23
fiftyfivenm_io_obuf \pwdn~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pwdn~output_o ),
	.obar());
// synopsys translate_off
defparam \pwdn~output .bus_hold = "false";
defparam \pwdn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y25_N9
fiftyfivenm_io_obuf \umd_tx~output (
	.i(!\umd|uart_tx_data~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\umd_tx~output_o ),
	.obar());
// synopsys translate_off
defparam \umd_tx~output .bus_hold = "false";
defparam \umd_tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X15_Y25_N22
fiftyfivenm_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .listen_to_nsleep_signal = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y17_N8
fiftyfivenm_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .listen_to_nsleep_signal = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N20
fiftyfivenm_lcell_comb \master_m|umd_clock~0 (
// Equation(s):
// \master_m|umd_clock~0_combout  = (\reset_n~input_o  & \clock~input_o )

	.dataa(gnd),
	.datab(\reset_n~input_o ),
	.datac(gnd),
	.datad(\clock~input_o ),
	.cin(gnd),
	.combout(\master_m|umd_clock~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|umd_clock~0 .lut_mask = 16'hCC00;
defparam \master_m|umd_clock~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
fiftyfivenm_clkctrl \master_m|umd_clock~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\master_m|umd_clock~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\master_m|umd_clock~0clkctrl_outclk ));
// synopsys translate_off
defparam \master_m|umd_clock~0clkctrl .clock_type = "global clock";
defparam \master_m|umd_clock~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N2
fiftyfivenm_lcell_comb \ora_0|hrddr_test:state_counter[0]~1 (
// Equation(s):
// \ora_0|hrddr_test:state_counter[0]~1_combout  = \ora_0|hrddr_test:state_counter[0]~q  $ (VCC)
// \ora_0|hrddr_test:state_counter[0]~2  = CARRY(\ora_0|hrddr_test:state_counter[0]~q )

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:state_counter[0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ora_0|hrddr_test:state_counter[0]~1_combout ),
	.cout(\ora_0|hrddr_test:state_counter[0]~2 ));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[0]~1 .lut_mask = 16'h33CC;
defparam \ora_0|hrddr_test:state_counter[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N24
fiftyfivenm_lcell_comb \ora_0|hrddr_test:state_counter[11]~1 (
// Equation(s):
// \ora_0|hrddr_test:state_counter[11]~1_combout  = (\ora_0|hrddr_test:state_counter[11]~q  & (!\ora_0|hrddr_test:state_counter[10]~2 )) # (!\ora_0|hrddr_test:state_counter[11]~q  & ((\ora_0|hrddr_test:state_counter[10]~2 ) # (GND)))
// \ora_0|hrddr_test:state_counter[11]~2  = CARRY((!\ora_0|hrddr_test:state_counter[10]~2 ) # (!\ora_0|hrddr_test:state_counter[11]~q ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:state_counter[11]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|hrddr_test:state_counter[10]~2 ),
	.combout(\ora_0|hrddr_test:state_counter[11]~1_combout ),
	.cout(\ora_0|hrddr_test:state_counter[11]~2 ));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[11]~1 .lut_mask = 16'h3C3F;
defparam \ora_0|hrddr_test:state_counter[11]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N26
fiftyfivenm_lcell_comb \ora_0|hrddr_test:state_counter[12]~1 (
// Equation(s):
// \ora_0|hrddr_test:state_counter[12]~1_combout  = \ora_0|hrddr_test:state_counter[11]~2  $ (!\ora_0|hrddr_test:state_counter[12]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ora_0|hrddr_test:state_counter[12]~q ),
	.cin(\ora_0|hrddr_test:state_counter[11]~2 ),
	.combout(\ora_0|hrddr_test:state_counter[12]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[12]~1 .lut_mask = 16'hF00F;
defparam \ora_0|hrddr_test:state_counter[12]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
fiftyfivenm_lcell_comb \ora_0|hrddr_test:state_counter[12]~feeder (
// Equation(s):
// \ora_0|hrddr_test:state_counter[12]~feeder_combout  = \ora_0|hrddr_test:state_counter[12]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ora_0|hrddr_test:state_counter[12]~1_combout ),
	.cin(gnd),
	.combout(\ora_0|hrddr_test:state_counter[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[12]~feeder .lut_mask = 16'hFF00;
defparam \ora_0|hrddr_test:state_counter[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N16
fiftyfivenm_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N5
dffeas \ora_0|hrddr_test:state_counter[12] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|hrddr_test:state_counter[12]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ora_0|hrddr_test:state_counter[8]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[12] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
fiftyfivenm_lcell_comb \ora_0|hrddr_test:state_counter[8]~1 (
// Equation(s):
// \ora_0|hrddr_test:state_counter[8]~1_combout  = (!\ora_0|hrddr_test:state_counter[12]~q  & \reset_n~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ora_0|hrddr_test:state_counter[12]~q ),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\ora_0|hrddr_test:state_counter[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[8]~1 .lut_mask = 16'h0F00;
defparam \ora_0|hrddr_test:state_counter[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
fiftyfivenm_lcell_comb \ora_0|hrddr_test:state_counter[8]~2 (
// Equation(s):
// \ora_0|hrddr_test:state_counter[8]~2_combout  = (!\ora_0|hrddr_test:state_counter[6]~q  & (((!\ora_0|hrddr_test:state_counter[3]~q  & !\ora_0|hrddr_test:state_counter[4]~q )) # (!\ora_0|hrddr_test:state_counter[5]~q )))

	.dataa(\ora_0|hrddr_test:state_counter[5]~q ),
	.datab(\ora_0|hrddr_test:state_counter[6]~q ),
	.datac(\ora_0|hrddr_test:state_counter[3]~q ),
	.datad(\ora_0|hrddr_test:state_counter[4]~q ),
	.cin(gnd),
	.combout(\ora_0|hrddr_test:state_counter[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[8]~2 .lut_mask = 16'h1113;
defparam \ora_0|hrddr_test:state_counter[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
fiftyfivenm_lcell_comb \ora_0|hrddr_test:state_counter[8]~3 (
// Equation(s):
// \ora_0|hrddr_test:state_counter[8]~3_combout  = ((!\ora_0|hrddr_test:state_counter[7]~q  & (!\ora_0|hrddr_test:state_counter[8]~q  & \ora_0|hrddr_test:state_counter[8]~2_combout ))) # (!\ora_0|hrddr_test:state_counter[9]~q )

	.dataa(\ora_0|hrddr_test:state_counter[7]~q ),
	.datab(\ora_0|hrddr_test:state_counter[8]~q ),
	.datac(\ora_0|hrddr_test:state_counter[8]~2_combout ),
	.datad(\ora_0|hrddr_test:state_counter[9]~q ),
	.cin(gnd),
	.combout(\ora_0|hrddr_test:state_counter[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[8]~3 .lut_mask = 16'h10FF;
defparam \ora_0|hrddr_test:state_counter[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
fiftyfivenm_lcell_comb \ora_0|hrddr_test:state_counter[8]~4 (
// Equation(s):
// \ora_0|hrddr_test:state_counter[8]~4_combout  = ((\ora_0|hrddr_test:state_counter[11]~q  & ((\ora_0|hrddr_test:state_counter[10]~q ) # (!\ora_0|hrddr_test:state_counter[8]~3_combout )))) # (!\ora_0|hrddr_test:state_counter[8]~1_combout )

	.dataa(\ora_0|hrddr_test:state_counter[8]~1_combout ),
	.datab(\ora_0|hrddr_test:state_counter[11]~q ),
	.datac(\ora_0|hrddr_test:state_counter[8]~3_combout ),
	.datad(\ora_0|hrddr_test:state_counter[10]~q ),
	.cin(gnd),
	.combout(\ora_0|hrddr_test:state_counter[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[8]~4 .lut_mask = 16'hDD5D;
defparam \ora_0|hrddr_test:state_counter[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N3
dffeas \ora_0|hrddr_test:state_counter[0] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|hrddr_test:state_counter[0]~1_combout ),
	.asdata(\reset_n~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ora_0|hrddr_test:state_counter[8]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[0] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N4
fiftyfivenm_lcell_comb \ora_0|hrddr_test:state_counter[1]~1 (
// Equation(s):
// \ora_0|hrddr_test:state_counter[1]~1_combout  = (\ora_0|hrddr_test:state_counter[1]~q  & (!\ora_0|hrddr_test:state_counter[0]~2 )) # (!\ora_0|hrddr_test:state_counter[1]~q  & ((\ora_0|hrddr_test:state_counter[0]~2 ) # (GND)))
// \ora_0|hrddr_test:state_counter[1]~2  = CARRY((!\ora_0|hrddr_test:state_counter[0]~2 ) # (!\ora_0|hrddr_test:state_counter[1]~q ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:state_counter[1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|hrddr_test:state_counter[0]~2 ),
	.combout(\ora_0|hrddr_test:state_counter[1]~1_combout ),
	.cout(\ora_0|hrddr_test:state_counter[1]~2 ));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[1]~1 .lut_mask = 16'h3C3F;
defparam \ora_0|hrddr_test:state_counter[1]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y13_N5
dffeas \ora_0|hrddr_test:state_counter[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|hrddr_test:state_counter[1]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ora_0|hrddr_test:state_counter[8]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[1] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N6
fiftyfivenm_lcell_comb \ora_0|hrddr_test:state_counter[2]~1 (
// Equation(s):
// \ora_0|hrddr_test:state_counter[2]~1_combout  = (\ora_0|hrddr_test:state_counter[2]~q  & (\ora_0|hrddr_test:state_counter[1]~2  $ (GND))) # (!\ora_0|hrddr_test:state_counter[2]~q  & (!\ora_0|hrddr_test:state_counter[1]~2  & VCC))
// \ora_0|hrddr_test:state_counter[2]~2  = CARRY((\ora_0|hrddr_test:state_counter[2]~q  & !\ora_0|hrddr_test:state_counter[1]~2 ))

	.dataa(\ora_0|hrddr_test:state_counter[2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|hrddr_test:state_counter[1]~2 ),
	.combout(\ora_0|hrddr_test:state_counter[2]~1_combout ),
	.cout(\ora_0|hrddr_test:state_counter[2]~2 ));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[2]~1 .lut_mask = 16'hA50A;
defparam \ora_0|hrddr_test:state_counter[2]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y13_N7
dffeas \ora_0|hrddr_test:state_counter[2] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|hrddr_test:state_counter[2]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ora_0|hrddr_test:state_counter[8]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[2] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N8
fiftyfivenm_lcell_comb \ora_0|hrddr_test:state_counter[3]~1 (
// Equation(s):
// \ora_0|hrddr_test:state_counter[3]~1_combout  = (\ora_0|hrddr_test:state_counter[3]~q  & (!\ora_0|hrddr_test:state_counter[2]~2 )) # (!\ora_0|hrddr_test:state_counter[3]~q  & ((\ora_0|hrddr_test:state_counter[2]~2 ) # (GND)))
// \ora_0|hrddr_test:state_counter[3]~2  = CARRY((!\ora_0|hrddr_test:state_counter[2]~2 ) # (!\ora_0|hrddr_test:state_counter[3]~q ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:state_counter[3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|hrddr_test:state_counter[2]~2 ),
	.combout(\ora_0|hrddr_test:state_counter[3]~1_combout ),
	.cout(\ora_0|hrddr_test:state_counter[3]~2 ));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[3]~1 .lut_mask = 16'h3C3F;
defparam \ora_0|hrddr_test:state_counter[3]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y13_N9
dffeas \ora_0|hrddr_test:state_counter[3] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|hrddr_test:state_counter[3]~1_combout ),
	.asdata(\reset_n~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ora_0|hrddr_test:state_counter[8]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[3] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N10
fiftyfivenm_lcell_comb \ora_0|hrddr_test:state_counter[4]~1 (
// Equation(s):
// \ora_0|hrddr_test:state_counter[4]~1_combout  = (\ora_0|hrddr_test:state_counter[4]~q  & (\ora_0|hrddr_test:state_counter[3]~2  $ (GND))) # (!\ora_0|hrddr_test:state_counter[4]~q  & (!\ora_0|hrddr_test:state_counter[3]~2  & VCC))
// \ora_0|hrddr_test:state_counter[4]~2  = CARRY((\ora_0|hrddr_test:state_counter[4]~q  & !\ora_0|hrddr_test:state_counter[3]~2 ))

	.dataa(\ora_0|hrddr_test:state_counter[4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|hrddr_test:state_counter[3]~2 ),
	.combout(\ora_0|hrddr_test:state_counter[4]~1_combout ),
	.cout(\ora_0|hrddr_test:state_counter[4]~2 ));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[4]~1 .lut_mask = 16'hA50A;
defparam \ora_0|hrddr_test:state_counter[4]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y13_N11
dffeas \ora_0|hrddr_test:state_counter[4] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|hrddr_test:state_counter[4]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ora_0|hrddr_test:state_counter[8]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[4] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N12
fiftyfivenm_lcell_comb \ora_0|hrddr_test:state_counter[5]~1 (
// Equation(s):
// \ora_0|hrddr_test:state_counter[5]~1_combout  = (\ora_0|hrddr_test:state_counter[5]~q  & (!\ora_0|hrddr_test:state_counter[4]~2 )) # (!\ora_0|hrddr_test:state_counter[5]~q  & ((\ora_0|hrddr_test:state_counter[4]~2 ) # (GND)))
// \ora_0|hrddr_test:state_counter[5]~2  = CARRY((!\ora_0|hrddr_test:state_counter[4]~2 ) # (!\ora_0|hrddr_test:state_counter[5]~q ))

	.dataa(\ora_0|hrddr_test:state_counter[5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|hrddr_test:state_counter[4]~2 ),
	.combout(\ora_0|hrddr_test:state_counter[5]~1_combout ),
	.cout(\ora_0|hrddr_test:state_counter[5]~2 ));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[5]~1 .lut_mask = 16'h5A5F;
defparam \ora_0|hrddr_test:state_counter[5]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y13_N13
dffeas \ora_0|hrddr_test:state_counter[5] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|hrddr_test:state_counter[5]~1_combout ),
	.asdata(\reset_n~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ora_0|hrddr_test:state_counter[8]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[5] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N14
fiftyfivenm_lcell_comb \ora_0|hrddr_test:state_counter[6]~1 (
// Equation(s):
// \ora_0|hrddr_test:state_counter[6]~1_combout  = (\ora_0|hrddr_test:state_counter[6]~q  & (\ora_0|hrddr_test:state_counter[5]~2  $ (GND))) # (!\ora_0|hrddr_test:state_counter[6]~q  & (!\ora_0|hrddr_test:state_counter[5]~2  & VCC))
// \ora_0|hrddr_test:state_counter[6]~2  = CARRY((\ora_0|hrddr_test:state_counter[6]~q  & !\ora_0|hrddr_test:state_counter[5]~2 ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:state_counter[6]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|hrddr_test:state_counter[5]~2 ),
	.combout(\ora_0|hrddr_test:state_counter[6]~1_combout ),
	.cout(\ora_0|hrddr_test:state_counter[6]~2 ));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[6]~1 .lut_mask = 16'hC30C;
defparam \ora_0|hrddr_test:state_counter[6]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y13_N15
dffeas \ora_0|hrddr_test:state_counter[6] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|hrddr_test:state_counter[6]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ora_0|hrddr_test:state_counter[8]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[6] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N16
fiftyfivenm_lcell_comb \ora_0|hrddr_test:state_counter[7]~1 (
// Equation(s):
// \ora_0|hrddr_test:state_counter[7]~1_combout  = (\ora_0|hrddr_test:state_counter[7]~q  & (!\ora_0|hrddr_test:state_counter[6]~2 )) # (!\ora_0|hrddr_test:state_counter[7]~q  & ((\ora_0|hrddr_test:state_counter[6]~2 ) # (GND)))
// \ora_0|hrddr_test:state_counter[7]~2  = CARRY((!\ora_0|hrddr_test:state_counter[6]~2 ) # (!\ora_0|hrddr_test:state_counter[7]~q ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:state_counter[7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|hrddr_test:state_counter[6]~2 ),
	.combout(\ora_0|hrddr_test:state_counter[7]~1_combout ),
	.cout(\ora_0|hrddr_test:state_counter[7]~2 ));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[7]~1 .lut_mask = 16'h3C3F;
defparam \ora_0|hrddr_test:state_counter[7]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y13_N17
dffeas \ora_0|hrddr_test:state_counter[7] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|hrddr_test:state_counter[7]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ora_0|hrddr_test:state_counter[8]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[7] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N18
fiftyfivenm_lcell_comb \ora_0|hrddr_test:state_counter[8]~5 (
// Equation(s):
// \ora_0|hrddr_test:state_counter[8]~5_combout  = (\ora_0|hrddr_test:state_counter[8]~q  & (\ora_0|hrddr_test:state_counter[7]~2  $ (GND))) # (!\ora_0|hrddr_test:state_counter[8]~q  & (!\ora_0|hrddr_test:state_counter[7]~2  & VCC))
// \ora_0|hrddr_test:state_counter[8]~6  = CARRY((\ora_0|hrddr_test:state_counter[8]~q  & !\ora_0|hrddr_test:state_counter[7]~2 ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:state_counter[8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|hrddr_test:state_counter[7]~2 ),
	.combout(\ora_0|hrddr_test:state_counter[8]~5_combout ),
	.cout(\ora_0|hrddr_test:state_counter[8]~6 ));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[8]~5 .lut_mask = 16'hC30C;
defparam \ora_0|hrddr_test:state_counter[8]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y13_N19
dffeas \ora_0|hrddr_test:state_counter[8] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|hrddr_test:state_counter[8]~5_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ora_0|hrddr_test:state_counter[8]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[8] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N20
fiftyfivenm_lcell_comb \ora_0|hrddr_test:state_counter[9]~1 (
// Equation(s):
// \ora_0|hrddr_test:state_counter[9]~1_combout  = (\ora_0|hrddr_test:state_counter[9]~q  & (!\ora_0|hrddr_test:state_counter[8]~6 )) # (!\ora_0|hrddr_test:state_counter[9]~q  & ((\ora_0|hrddr_test:state_counter[8]~6 ) # (GND)))
// \ora_0|hrddr_test:state_counter[9]~2  = CARRY((!\ora_0|hrddr_test:state_counter[8]~6 ) # (!\ora_0|hrddr_test:state_counter[9]~q ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:state_counter[9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|hrddr_test:state_counter[8]~6 ),
	.combout(\ora_0|hrddr_test:state_counter[9]~1_combout ),
	.cout(\ora_0|hrddr_test:state_counter[9]~2 ));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[9]~1 .lut_mask = 16'h3C3F;
defparam \ora_0|hrddr_test:state_counter[9]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y13_N21
dffeas \ora_0|hrddr_test:state_counter[9] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|hrddr_test:state_counter[9]~1_combout ),
	.asdata(\reset_n~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ora_0|hrddr_test:state_counter[8]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[9] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N22
fiftyfivenm_lcell_comb \ora_0|hrddr_test:state_counter[10]~1 (
// Equation(s):
// \ora_0|hrddr_test:state_counter[10]~1_combout  = (\ora_0|hrddr_test:state_counter[10]~q  & (\ora_0|hrddr_test:state_counter[9]~2  $ (GND))) # (!\ora_0|hrddr_test:state_counter[10]~q  & (!\ora_0|hrddr_test:state_counter[9]~2  & VCC))
// \ora_0|hrddr_test:state_counter[10]~2  = CARRY((\ora_0|hrddr_test:state_counter[10]~q  & !\ora_0|hrddr_test:state_counter[9]~2 ))

	.dataa(\ora_0|hrddr_test:state_counter[10]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|hrddr_test:state_counter[9]~2 ),
	.combout(\ora_0|hrddr_test:state_counter[10]~1_combout ),
	.cout(\ora_0|hrddr_test:state_counter[10]~2 ));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[10]~1 .lut_mask = 16'hA50A;
defparam \ora_0|hrddr_test:state_counter[10]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y13_N23
dffeas \ora_0|hrddr_test:state_counter[10] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|hrddr_test:state_counter[10]~1_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ora_0|hrddr_test:state_counter[8]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[10] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N25
dffeas \ora_0|hrddr_test:state_counter[11] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|hrddr_test:state_counter[11]~1_combout ),
	.asdata(\reset_n~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ora_0|hrddr_test:state_counter[8]~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:state_counter[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:state_counter[11] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:state_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N0
fiftyfivenm_lcell_comb \ora_0|Equal0~0 (
// Equation(s):
// \ora_0|Equal0~0_combout  = (!\ora_0|hrddr_test:state_counter[11]~q  & (\ora_0|hrddr_test:state_counter[6]~q  & !\ora_0|hrddr_test:state_counter[3]~q ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:state_counter[11]~q ),
	.datac(\ora_0|hrddr_test:state_counter[6]~q ),
	.datad(\ora_0|hrddr_test:state_counter[3]~q ),
	.cin(gnd),
	.combout(\ora_0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|Equal0~0 .lut_mask = 16'h0030;
defparam \ora_0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
fiftyfivenm_lcell_comb \ora_0|Equal1~0 (
// Equation(s):
// \ora_0|Equal1~0_combout  = (\ora_0|hrddr_test:state_counter[5]~q ) # (((\ora_0|hrddr_test:state_counter[2]~q ) # (!\ora_0|hrddr_test:state_counter[9]~q )) # (!\ora_0|hrddr_test:state_counter[10]~q ))

	.dataa(\ora_0|hrddr_test:state_counter[5]~q ),
	.datab(\ora_0|hrddr_test:state_counter[10]~q ),
	.datac(\ora_0|hrddr_test:state_counter[2]~q ),
	.datad(\ora_0|hrddr_test:state_counter[9]~q ),
	.cin(gnd),
	.combout(\ora_0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|Equal1~0 .lut_mask = 16'hFBFF;
defparam \ora_0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
fiftyfivenm_lcell_comb \ora_0|Equal2~1 (
// Equation(s):
// \ora_0|Equal2~1_combout  = (!\ora_0|hrddr_test:state_counter[12]~q  & !\ora_0|hrddr_test:state_counter[4]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ora_0|hrddr_test:state_counter[12]~q ),
	.datad(\ora_0|hrddr_test:state_counter[4]~q ),
	.cin(gnd),
	.combout(\ora_0|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|Equal2~1 .lut_mask = 16'h000F;
defparam \ora_0|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N28
fiftyfivenm_lcell_comb \ora_0|Equal2~0 (
// Equation(s):
// \ora_0|Equal2~0_combout  = (!\ora_0|hrddr_test:state_counter[0]~q  & (!\ora_0|hrddr_test:state_counter[8]~q  & (!\ora_0|hrddr_test:state_counter[1]~q  & !\ora_0|hrddr_test:state_counter[7]~q )))

	.dataa(\ora_0|hrddr_test:state_counter[0]~q ),
	.datab(\ora_0|hrddr_test:state_counter[8]~q ),
	.datac(\ora_0|hrddr_test:state_counter[1]~q ),
	.datad(\ora_0|hrddr_test:state_counter[7]~q ),
	.cin(gnd),
	.combout(\ora_0|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|Equal2~0 .lut_mask = 16'h0001;
defparam \ora_0|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
fiftyfivenm_lcell_comb \ora_0|Equal1~1 (
// Equation(s):
// \ora_0|Equal1~1_combout  = ((\ora_0|Equal1~0_combout ) # ((!\ora_0|Equal2~0_combout ) # (!\ora_0|Equal2~1_combout ))) # (!\ora_0|Equal0~0_combout )

	.dataa(\ora_0|Equal0~0_combout ),
	.datab(\ora_0|Equal1~0_combout ),
	.datac(\ora_0|Equal2~1_combout ),
	.datad(\ora_0|Equal2~0_combout ),
	.cin(gnd),
	.combout(\ora_0|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|Equal1~1 .lut_mask = 16'hDFFF;
defparam \ora_0|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N20
fiftyfivenm_lcell_comb \ora_0|r_rd_request~0 (
// Equation(s):
// \ora_0|r_rd_request~0_combout  = (!\hyperram_0|state.idle~q  & !\ora_0|Equal1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hyperram_0|state.idle~q ),
	.datad(\ora_0|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ora_0|r_rd_request~0_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|r_rd_request~0 .lut_mask = 16'h000F;
defparam \ora_0|r_rd_request~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
fiftyfivenm_lcell_comb \ora_0|Equal2~2 (
// Equation(s):
// \ora_0|Equal2~2_combout  = (\ora_0|hrddr_test:state_counter[5]~q  & (\ora_0|hrddr_test:state_counter[9]~q  & (!\ora_0|hrddr_test:state_counter[2]~q  & !\ora_0|hrddr_test:state_counter[10]~q )))

	.dataa(\ora_0|hrddr_test:state_counter[5]~q ),
	.datab(\ora_0|hrddr_test:state_counter[9]~q ),
	.datac(\ora_0|hrddr_test:state_counter[2]~q ),
	.datad(\ora_0|hrddr_test:state_counter[10]~q ),
	.cin(gnd),
	.combout(\ora_0|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|Equal2~2 .lut_mask = 16'h0008;
defparam \ora_0|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
fiftyfivenm_lcell_comb \ora_0|Equal2~3 (
// Equation(s):
// \ora_0|Equal2~3_combout  = (!\ora_0|hrddr_test:state_counter[6]~q  & (\ora_0|hrddr_test:state_counter[11]~q  & (\ora_0|hrddr_test:state_counter[3]~q  & \ora_0|Equal2~2_combout )))

	.dataa(\ora_0|hrddr_test:state_counter[6]~q ),
	.datab(\ora_0|hrddr_test:state_counter[11]~q ),
	.datac(\ora_0|hrddr_test:state_counter[3]~q ),
	.datad(\ora_0|Equal2~2_combout ),
	.cin(gnd),
	.combout(\ora_0|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|Equal2~3 .lut_mask = 16'h4000;
defparam \ora_0|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N30
fiftyfivenm_lcell_comb \ora_0|Equal0~1 (
// Equation(s):
// \ora_0|Equal0~1_combout  = ((\ora_0|hrddr_test:state_counter[9]~q ) # ((\ora_0|hrddr_test:state_counter[10]~q ) # (!\ora_0|hrddr_test:state_counter[5]~q ))) # (!\ora_0|hrddr_test:state_counter[2]~q )

	.dataa(\ora_0|hrddr_test:state_counter[2]~q ),
	.datab(\ora_0|hrddr_test:state_counter[9]~q ),
	.datac(\ora_0|hrddr_test:state_counter[10]~q ),
	.datad(\ora_0|hrddr_test:state_counter[5]~q ),
	.cin(gnd),
	.combout(\ora_0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|Equal0~1 .lut_mask = 16'hFDFF;
defparam \ora_0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N6
fiftyfivenm_lcell_comb \ora_0|Equal0~2 (
// Equation(s):
// \ora_0|Equal0~2_combout  = ((\ora_0|Equal0~1_combout ) # ((!\ora_0|Equal0~0_combout ) # (!\ora_0|Equal2~0_combout ))) # (!\ora_0|Equal2~1_combout )

	.dataa(\ora_0|Equal2~1_combout ),
	.datab(\ora_0|Equal0~1_combout ),
	.datac(\ora_0|Equal2~0_combout ),
	.datad(\ora_0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\ora_0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|Equal0~2 .lut_mask = 16'hDFFF;
defparam \ora_0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N28
fiftyfivenm_lcell_comb \ora_0|r_wr_request~0 (
// Equation(s):
// \ora_0|r_wr_request~0_combout  = (\ora_0|Equal0~2_combout  & (((!\ora_0|Equal2~3_combout ) # (!\ora_0|Equal2~0_combout )) # (!\ora_0|Equal2~1_combout )))

	.dataa(\ora_0|Equal2~1_combout ),
	.datab(\ora_0|Equal2~0_combout ),
	.datac(\ora_0|Equal2~3_combout ),
	.datad(\ora_0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ora_0|r_wr_request~0_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|r_wr_request~0 .lut_mask = 16'h7F00;
defparam \ora_0|r_wr_request~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N10
fiftyfivenm_lcell_comb \ora_0|r_wr_request~1 (
// Equation(s):
// \ora_0|r_wr_request~1_combout  = ((\hyperram_0|state.idle~q ) # ((!\ora_0|r_wr_request~0_combout ) # (!\reset_n~input_o ))) # (!\ora_0|Equal1~1_combout )

	.dataa(\ora_0|Equal1~1_combout ),
	.datab(\hyperram_0|state.idle~q ),
	.datac(\reset_n~input_o ),
	.datad(\ora_0|r_wr_request~0_combout ),
	.cin(gnd),
	.combout(\ora_0|r_wr_request~1_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|r_wr_request~1 .lut_mask = 16'hDFFF;
defparam \ora_0|r_wr_request~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N21
dffeas \ora_0|r_rd_request (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|r_rd_request~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\ora_0|r_wr_request~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|r_rd_request~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|r_rd_request .is_wysiwyg = "true";
defparam \ora_0|r_rd_request .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N14
fiftyfivenm_lcell_comb \ora_0|r_wr_request~2 (
// Equation(s):
// \ora_0|r_wr_request~2_combout  = (!\hyperram_0|state.idle~q  & \ora_0|Equal1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hyperram_0|state.idle~q ),
	.datad(\ora_0|Equal1~1_combout ),
	.cin(gnd),
	.combout(\ora_0|r_wr_request~2_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|r_wr_request~2 .lut_mask = 16'h0F00;
defparam \ora_0|r_wr_request~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N15
dffeas \ora_0|r_wr_request (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|r_wr_request~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\ora_0|r_wr_request~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|r_wr_request~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|r_wr_request .is_wysiwyg = "true";
defparam \ora_0|r_wr_request .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N26
fiftyfivenm_lcell_comb \hyperram_0|state~17 (
// Equation(s):
// \hyperram_0|state~17_combout  = ((!\ora_0|r_rd_request~q  & (!\hyperram_0|state.idle~q  & !\ora_0|r_wr_request~q ))) # (!\reset_n~input_o )

	.dataa(\reset_n~input_o ),
	.datab(\ora_0|r_rd_request~q ),
	.datac(\hyperram_0|state.idle~q ),
	.datad(\ora_0|r_wr_request~q ),
	.cin(gnd),
	.combout(\hyperram_0|state~17_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|state~17 .lut_mask = 16'h5557;
defparam \hyperram_0|state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N6
fiftyfivenm_lcell_comb \hyperram_0|data_counter[2]~19 (
// Equation(s):
// \hyperram_0|data_counter[2]~19_combout  = ((!\hyperram_0|state.idle~q  & !\ora_0|r_wr_request~q )) # (!\reset_n~input_o )

	.dataa(gnd),
	.datab(\reset_n~input_o ),
	.datac(\hyperram_0|state.idle~q ),
	.datad(\ora_0|r_wr_request~q ),
	.cin(gnd),
	.combout(\hyperram_0|data_counter[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|data_counter[2]~19 .lut_mask = 16'h333F;
defparam \hyperram_0|data_counter[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
fiftyfivenm_lcell_comb \ora_0|r_wr_length~0 (
// Equation(s):
// \ora_0|r_wr_length~0_combout  = (\reset_n~input_o  & ((\ora_0|r_wr_request~0_combout  & ((\ora_0|r_wr_length[3]~reg0_q ))) # (!\ora_0|r_wr_request~0_combout  & (!\ora_0|Equal0~2_combout )))) # (!\reset_n~input_o  & (((\ora_0|r_wr_length[3]~reg0_q ))))

	.dataa(\ora_0|Equal0~2_combout ),
	.datab(\reset_n~input_o ),
	.datac(\ora_0|r_wr_length[3]~reg0_q ),
	.datad(\ora_0|r_wr_request~0_combout ),
	.cin(gnd),
	.combout(\ora_0|r_wr_length~0_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|r_wr_length~0 .lut_mask = 16'hF074;
defparam \ora_0|r_wr_length~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N27
dffeas \ora_0|r_wr_length[3]~reg0 (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|r_wr_length~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|r_wr_length[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|r_wr_length[3]~reg0 .is_wysiwyg = "true";
defparam \ora_0|r_wr_length[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
fiftyfivenm_lcell_comb \ora_0|r_wr_length~1 (
// Equation(s):
// \ora_0|r_wr_length~1_combout  = (\reset_n~input_o  & ((\ora_0|r_wr_request~0_combout  & ((\ora_0|r_wr_length[1]~reg0_q ))) # (!\ora_0|r_wr_request~0_combout  & (!\ora_0|Equal0~2_combout )))) # (!\reset_n~input_o  & (((\ora_0|r_wr_length[1]~reg0_q ))))

	.dataa(\ora_0|Equal0~2_combout ),
	.datab(\reset_n~input_o ),
	.datac(\ora_0|r_wr_length[1]~reg0_q ),
	.datad(\ora_0|r_wr_request~0_combout ),
	.cin(gnd),
	.combout(\ora_0|r_wr_length~1_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|r_wr_length~1 .lut_mask = 16'hF074;
defparam \ora_0|r_wr_length~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N25
dffeas \ora_0|r_wr_length[1]~reg0 (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|r_wr_length~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|r_wr_length[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|r_wr_length[1]~reg0 .is_wysiwyg = "true";
defparam \ora_0|r_wr_length[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N14
fiftyfivenm_lcell_comb \hyperram_0|Add2~5 (
// Equation(s):
// \hyperram_0|Add2~5_combout  = (\hyperram_0|tick_counter [2] & (\hyperram_0|Add2~4  $ (GND))) # (!\hyperram_0|tick_counter [2] & (!\hyperram_0|Add2~4  & VCC))
// \hyperram_0|Add2~6  = CARRY((\hyperram_0|tick_counter [2] & !\hyperram_0|Add2~4 ))

	.dataa(gnd),
	.datab(\hyperram_0|tick_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|Add2~4 ),
	.combout(\hyperram_0|Add2~5_combout ),
	.cout(\hyperram_0|Add2~6 ));
// synopsys translate_off
defparam \hyperram_0|Add2~5 .lut_mask = 16'hC30C;
defparam \hyperram_0|Add2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N16
fiftyfivenm_lcell_comb \hyperram_0|Add2~7 (
// Equation(s):
// \hyperram_0|Add2~7_combout  = (\hyperram_0|tick_counter [3] & (!\hyperram_0|Add2~6 )) # (!\hyperram_0|tick_counter [3] & ((\hyperram_0|Add2~6 ) # (GND)))
// \hyperram_0|Add2~8  = CARRY((!\hyperram_0|Add2~6 ) # (!\hyperram_0|tick_counter [3]))

	.dataa(gnd),
	.datab(\hyperram_0|tick_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|Add2~6 ),
	.combout(\hyperram_0|Add2~7_combout ),
	.cout(\hyperram_0|Add2~8 ));
// synopsys translate_off
defparam \hyperram_0|Add2~7 .lut_mask = 16'h3C3F;
defparam \hyperram_0|Add2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N8
fiftyfivenm_lcell_comb \hyperram_0|Add2~14 (
// Equation(s):
// \hyperram_0|Add2~14_combout  = (\hyperram_0|Add2~7_combout  & ((\hyperram_0|state.command~q ) # (\hyperram_0|state.latency_delay~q )))

	.dataa(gnd),
	.datab(\hyperram_0|state.command~q ),
	.datac(\hyperram_0|state.latency_delay~q ),
	.datad(\hyperram_0|Add2~7_combout ),
	.cin(gnd),
	.combout(\hyperram_0|Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Add2~14 .lut_mask = 16'hFC00;
defparam \hyperram_0|Add2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N9
dffeas \hyperram_0|tick_counter[3] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|Add2~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|tick_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|tick_counter[3] .is_wysiwyg = "true";
defparam \hyperram_0|tick_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N18
fiftyfivenm_lcell_comb \hyperram_0|Add2~9 (
// Equation(s):
// \hyperram_0|Add2~9_combout  = \hyperram_0|tick_counter [4] $ (!\hyperram_0|Add2~8 )

	.dataa(\hyperram_0|tick_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\hyperram_0|Add2~8 ),
	.combout(\hyperram_0|Add2~9_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Add2~9 .lut_mask = 16'hA5A5;
defparam \hyperram_0|Add2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N22
fiftyfivenm_lcell_comb \hyperram_0|Add2~11 (
// Equation(s):
// \hyperram_0|Add2~11_combout  = (\hyperram_0|Add2~9_combout  & ((\hyperram_0|state.command~q ) # (\hyperram_0|state.latency_delay~q )))

	.dataa(gnd),
	.datab(\hyperram_0|state.command~q ),
	.datac(\hyperram_0|state.latency_delay~q ),
	.datad(\hyperram_0|Add2~9_combout ),
	.cin(gnd),
	.combout(\hyperram_0|Add2~11_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Add2~11 .lut_mask = 16'hFC00;
defparam \hyperram_0|Add2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N23
dffeas \hyperram_0|tick_counter[4] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|Add2~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|tick_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|tick_counter[4] .is_wysiwyg = "true";
defparam \hyperram_0|tick_counter[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N7
dffeas \hyperram_0|internal_clock_prev (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\hyperram_0|clock_divider:tick~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|internal_clock_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|internal_clock_prev .is_wysiwyg = "true";
defparam \hyperram_0|internal_clock_prev .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
fiftyfivenm_lcell_comb \hyperram_0|data_process~0 (
// Equation(s):
// \hyperram_0|data_process~0_combout  = (!\hyperram_0|clock_divider:tick~q  & \hyperram_0|internal_clock_prev~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hyperram_0|clock_divider:tick~q ),
	.datad(\hyperram_0|internal_clock_prev~q ),
	.cin(gnd),
	.combout(\hyperram_0|data_process~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|data_process~0 .lut_mask = 16'h0F00;
defparam \hyperram_0|data_process~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N10
fiftyfivenm_lcell_comb \hyperram_0|Add2~0 (
// Equation(s):
// \hyperram_0|Add2~0_combout  = (\hyperram_0|tick_counter [0] & (\hyperram_0|data_process~0_combout  $ (VCC))) # (!\hyperram_0|tick_counter [0] & (\hyperram_0|data_process~0_combout  & VCC))
// \hyperram_0|Add2~1  = CARRY((\hyperram_0|tick_counter [0] & \hyperram_0|data_process~0_combout ))

	.dataa(\hyperram_0|tick_counter [0]),
	.datab(\hyperram_0|data_process~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\hyperram_0|Add2~0_combout ),
	.cout(\hyperram_0|Add2~1 ));
// synopsys translate_off
defparam \hyperram_0|Add2~0 .lut_mask = 16'h6688;
defparam \hyperram_0|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N4
fiftyfivenm_lcell_comb \hyperram_0|Add2~2 (
// Equation(s):
// \hyperram_0|Add2~2_combout  = (\hyperram_0|Add2~0_combout  & ((\hyperram_0|state.command~q ) # (\hyperram_0|state.latency_delay~q )))

	.dataa(gnd),
	.datab(\hyperram_0|state.command~q ),
	.datac(\hyperram_0|state.latency_delay~q ),
	.datad(\hyperram_0|Add2~0_combout ),
	.cin(gnd),
	.combout(\hyperram_0|Add2~2_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Add2~2 .lut_mask = 16'hFC00;
defparam \hyperram_0|Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N5
dffeas \hyperram_0|tick_counter[0] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|Add2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|tick_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|tick_counter[0] .is_wysiwyg = "true";
defparam \hyperram_0|tick_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N0
fiftyfivenm_lcell_comb \hyperram_0|state~22 (
// Equation(s):
// \hyperram_0|state~22_combout  = (!\hyperram_0|tick_counter [4] & (!\hyperram_0|tick_counter [0] & (!\hyperram_0|tick_counter [3] & \hyperram_0|tick_counter [1])))

	.dataa(\hyperram_0|tick_counter [4]),
	.datab(\hyperram_0|tick_counter [0]),
	.datac(\hyperram_0|tick_counter [3]),
	.datad(\hyperram_0|tick_counter [1]),
	.cin(gnd),
	.combout(\hyperram_0|state~22_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|state~22 .lut_mask = 16'h0100;
defparam \hyperram_0|state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N10
fiftyfivenm_lcell_comb \hyperram_0|Selector18~0 (
// Equation(s):
// \hyperram_0|Selector18~0_combout  = (\hyperram_0|tick_counter [2] & (\hyperram_0|state~22_combout  & \hyperram_0|state.command~q ))

	.dataa(gnd),
	.datab(\hyperram_0|tick_counter [2]),
	.datac(\hyperram_0|state~22_combout ),
	.datad(\hyperram_0|state.command~q ),
	.cin(gnd),
	.combout(\hyperram_0|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector18~0 .lut_mask = 16'hC000;
defparam \hyperram_0|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N22
fiftyfivenm_io_ibuf \ram_rwds~input (
	.i(ram_rwds),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_rwds~input_o ));
// synopsys translate_off
defparam \ram_rwds~input .bus_hold = "false";
defparam \ram_rwds~input .listen_to_nsleep_signal = "false";
defparam \ram_rwds~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N20
fiftyfivenm_lcell_comb \hyperram_0|latency[1]~0 (
// Equation(s):
// \hyperram_0|latency[1]~0_combout  = (!\hyperram_0|tick_counter [4] & (!\hyperram_0|tick_counter [3] & (\reset_n~input_o  & \hyperram_0|tick_counter [1])))

	.dataa(\hyperram_0|tick_counter [4]),
	.datab(\hyperram_0|tick_counter [3]),
	.datac(\reset_n~input_o ),
	.datad(\hyperram_0|tick_counter [1]),
	.cin(gnd),
	.combout(\hyperram_0|latency[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|latency[1]~0 .lut_mask = 16'h1000;
defparam \hyperram_0|latency[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N2
fiftyfivenm_lcell_comb \hyperram_0|latency[1]~1 (
// Equation(s):
// \hyperram_0|latency[1]~1_combout  = (!\hyperram_0|tick_counter [2] & (\hyperram_0|tick_counter [0] & \hyperram_0|state.command~q ))

	.dataa(gnd),
	.datab(\hyperram_0|tick_counter [2]),
	.datac(\hyperram_0|tick_counter [0]),
	.datad(\hyperram_0|state.command~q ),
	.cin(gnd),
	.combout(\hyperram_0|latency[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|latency[1]~1 .lut_mask = 16'h3000;
defparam \hyperram_0|latency[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N28
fiftyfivenm_lcell_comb \hyperram_0|latency[0]~2 (
// Equation(s):
// \hyperram_0|latency[0]~2_combout  = (\hyperram_0|latency[1]~0_combout  & ((\hyperram_0|latency[1]~1_combout  & (\ram_rwds~input_o )) # (!\hyperram_0|latency[1]~1_combout  & ((\hyperram_0|latency [0]))))) # (!\hyperram_0|latency[1]~0_combout  & 
// (((\hyperram_0|latency [0]))))

	.dataa(\ram_rwds~input_o ),
	.datab(\hyperram_0|latency[1]~0_combout ),
	.datac(\hyperram_0|latency [0]),
	.datad(\hyperram_0|latency[1]~1_combout ),
	.cin(gnd),
	.combout(\hyperram_0|latency[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|latency[0]~2 .lut_mask = 16'hB8F0;
defparam \hyperram_0|latency[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N29
dffeas \hyperram_0|latency[0] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|latency[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|latency [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|latency[0] .is_wysiwyg = "true";
defparam \hyperram_0|latency[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N30
fiftyfivenm_lcell_comb \hyperram_0|Equal3~0 (
// Equation(s):
// \hyperram_0|Equal3~0_combout  = (\hyperram_0|tick_counter [0] & ((\hyperram_0|tick_counter [4] & (\hyperram_0|latency [0] & !\hyperram_0|tick_counter [2])) # (!\hyperram_0|tick_counter [4] & (!\hyperram_0|latency [0] & \hyperram_0|tick_counter [2]))))

	.dataa(\hyperram_0|tick_counter [4]),
	.datab(\hyperram_0|latency [0]),
	.datac(\hyperram_0|tick_counter [0]),
	.datad(\hyperram_0|tick_counter [2]),
	.cin(gnd),
	.combout(\hyperram_0|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Equal3~0 .lut_mask = 16'h1080;
defparam \hyperram_0|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N12
fiftyfivenm_lcell_comb \hyperram_0|Equal3~1 (
// Equation(s):
// \hyperram_0|Equal3~1_combout  = (\hyperram_0|tick_counter [3] & \hyperram_0|tick_counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\hyperram_0|tick_counter [3]),
	.datad(\hyperram_0|tick_counter [1]),
	.cin(gnd),
	.combout(\hyperram_0|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Equal3~1 .lut_mask = 16'hF000;
defparam \hyperram_0|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N16
fiftyfivenm_lcell_comb \hyperram_0|Selector18~1 (
// Equation(s):
// \hyperram_0|Selector18~1_combout  = (\hyperram_0|Selector18~0_combout ) # ((\hyperram_0|state.latency_delay~q  & ((!\hyperram_0|Equal3~1_combout ) # (!\hyperram_0|Equal3~0_combout ))))

	.dataa(\hyperram_0|Selector18~0_combout ),
	.datab(\hyperram_0|Equal3~0_combout ),
	.datac(\hyperram_0|state.latency_delay~q ),
	.datad(\hyperram_0|Equal3~1_combout ),
	.cin(gnd),
	.combout(\hyperram_0|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector18~1 .lut_mask = 16'hBAFA;
defparam \hyperram_0|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N17
dffeas \hyperram_0|state.latency_delay (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|Selector18~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|state.latency_delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|state.latency_delay .is_wysiwyg = "true";
defparam \hyperram_0|state.latency_delay .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N12
fiftyfivenm_lcell_comb \hyperram_0|Add2~3 (
// Equation(s):
// \hyperram_0|Add2~3_combout  = (\hyperram_0|tick_counter [1] & (!\hyperram_0|Add2~1 )) # (!\hyperram_0|tick_counter [1] & ((\hyperram_0|Add2~1 ) # (GND)))
// \hyperram_0|Add2~4  = CARRY((!\hyperram_0|Add2~1 ) # (!\hyperram_0|tick_counter [1]))

	.dataa(\hyperram_0|tick_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|Add2~1 ),
	.combout(\hyperram_0|Add2~3_combout ),
	.cout(\hyperram_0|Add2~4 ));
// synopsys translate_off
defparam \hyperram_0|Add2~3 .lut_mask = 16'h5A5F;
defparam \hyperram_0|Add2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N6
fiftyfivenm_lcell_comb \hyperram_0|Add2~13 (
// Equation(s):
// \hyperram_0|Add2~13_combout  = (\hyperram_0|Add2~3_combout  & ((\hyperram_0|state.command~q ) # (\hyperram_0|state.latency_delay~q )))

	.dataa(gnd),
	.datab(\hyperram_0|state.command~q ),
	.datac(\hyperram_0|state.latency_delay~q ),
	.datad(\hyperram_0|Add2~3_combout ),
	.cin(gnd),
	.combout(\hyperram_0|Add2~13_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Add2~13 .lut_mask = 16'hFC00;
defparam \hyperram_0|Add2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N7
dffeas \hyperram_0|tick_counter[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|Add2~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|tick_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|tick_counter[1] .is_wysiwyg = "true";
defparam \hyperram_0|tick_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N24
fiftyfivenm_lcell_comb \hyperram_0|Add2~12 (
// Equation(s):
// \hyperram_0|Add2~12_combout  = (\hyperram_0|Add2~5_combout  & ((\hyperram_0|state.command~q ) # (\hyperram_0|state.latency_delay~q )))

	.dataa(gnd),
	.datab(\hyperram_0|state.command~q ),
	.datac(\hyperram_0|Add2~5_combout ),
	.datad(\hyperram_0|state.latency_delay~q ),
	.cin(gnd),
	.combout(\hyperram_0|Add2~12_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Add2~12 .lut_mask = 16'hF0C0;
defparam \hyperram_0|Add2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N25
dffeas \hyperram_0|tick_counter[2] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|Add2~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|tick_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|tick_counter[2] .is_wysiwyg = "true";
defparam \hyperram_0|tick_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
fiftyfivenm_lcell_comb \hyperram_0|state~25 (
// Equation(s):
// \hyperram_0|state~25_combout  = (\hyperram_0|state.command~q  & (\hyperram_0|state.idle~q  & ((!\hyperram_0|state~22_combout ) # (!\hyperram_0|tick_counter [2]))))

	.dataa(\hyperram_0|state.command~q ),
	.datab(\hyperram_0|state.idle~q ),
	.datac(\hyperram_0|tick_counter [2]),
	.datad(\hyperram_0|state~22_combout ),
	.cin(gnd),
	.combout(\hyperram_0|state~25_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|state~25 .lut_mask = 16'h0888;
defparam \hyperram_0|state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
fiftyfivenm_lcell_comb \hyperram_0|state~24 (
// Equation(s):
// \hyperram_0|state~24_combout  = (!\hyperram_0|state.idle~q  & ((\ora_0|r_rd_request~q ) # (\ora_0|r_wr_request~q )))

	.dataa(gnd),
	.datab(\hyperram_0|state.idle~q ),
	.datac(\ora_0|r_rd_request~q ),
	.datad(\ora_0|r_wr_request~q ),
	.cin(gnd),
	.combout(\hyperram_0|state~24_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|state~24 .lut_mask = 16'h3330;
defparam \hyperram_0|state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
fiftyfivenm_lcell_comb \hyperram_0|state~26 (
// Equation(s):
// \hyperram_0|state~26_combout  = (\reset_n~input_o  & ((\hyperram_0|state~25_combout ) # (\hyperram_0|state~24_combout )))

	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(\hyperram_0|state~25_combout ),
	.datad(\hyperram_0|state~24_combout ),
	.cin(gnd),
	.combout(\hyperram_0|state~26_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|state~26 .lut_mask = 16'hAAA0;
defparam \hyperram_0|state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N13
dffeas \hyperram_0|state.command (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|state~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|state.command~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|state.command .is_wysiwyg = "true";
defparam \hyperram_0|state.command .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
fiftyfivenm_lcell_comb \hyperram_0|internal_ck_p~0 (
// Equation(s):
// \hyperram_0|internal_ck_p~0_combout  = (\hyperram_0|clock_divider:tick~q  & ((\hyperram_0|internal_ck_p~q  & ((\hyperram_0|internal_clock_prev~q ))) # (!\hyperram_0|internal_ck_p~q  & (\reset_n~input_o  & !\hyperram_0|internal_clock_prev~q )))) # 
// (!\hyperram_0|clock_divider:tick~q  & (((\hyperram_0|internal_ck_p~q ))))

	.dataa(\reset_n~input_o ),
	.datab(\hyperram_0|clock_divider:tick~q ),
	.datac(\hyperram_0|internal_ck_p~q ),
	.datad(\hyperram_0|internal_clock_prev~q ),
	.cin(gnd),
	.combout(\hyperram_0|internal_ck_p~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|internal_ck_p~0 .lut_mask = 16'hF038;
defparam \hyperram_0|internal_ck_p~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N19
dffeas \hyperram_0|internal_ck_p (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|internal_ck_p~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|internal_ck_p~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|internal_ck_p .is_wysiwyg = "true";
defparam \hyperram_0|internal_ck_p .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
fiftyfivenm_lcell_comb \hyperram_0|read_write~0 (
// Equation(s):
// \hyperram_0|read_write~0_combout  = (\reset_n~input_o  & (!\hyperram_0|state.idle~q  & (\ora_0|r_rd_request~q  & !\ora_0|r_wr_request~q )))

	.dataa(\reset_n~input_o ),
	.datab(\hyperram_0|state.idle~q ),
	.datac(\ora_0|r_rd_request~q ),
	.datad(\ora_0|r_wr_request~q ),
	.cin(gnd),
	.combout(\hyperram_0|read_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|read_write~0 .lut_mask = 16'h0020;
defparam \hyperram_0|read_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
fiftyfivenm_lcell_comb \hyperram_0|read_write~1 (
// Equation(s):
// \hyperram_0|read_write~1_combout  = (\hyperram_0|read_write~0_combout ) # ((\hyperram_0|read_write~q  & ((\hyperram_0|state.idle~q ) # (!\reset_n~input_o ))))

	.dataa(\reset_n~input_o ),
	.datab(\hyperram_0|state.idle~q ),
	.datac(\hyperram_0|read_write~q ),
	.datad(\hyperram_0|read_write~0_combout ),
	.cin(gnd),
	.combout(\hyperram_0|read_write~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|read_write~1 .lut_mask = 16'hFFD0;
defparam \hyperram_0|read_write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N23
dffeas \hyperram_0|read_write (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|read_write~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|read_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|read_write .is_wysiwyg = "true";
defparam \hyperram_0|read_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N28
fiftyfivenm_lcell_comb \hyperram_0|state~19 (
// Equation(s):
// \hyperram_0|state~19_combout  = (\hyperram_0|Equal3~1_combout  & (\hyperram_0|state.latency_delay~q  & (!\hyperram_0|read_write~q  & \hyperram_0|Equal3~0_combout )))

	.dataa(\hyperram_0|Equal3~1_combout ),
	.datab(\hyperram_0|state.latency_delay~q ),
	.datac(\hyperram_0|read_write~q ),
	.datad(\hyperram_0|Equal3~0_combout ),
	.cin(gnd),
	.combout(\hyperram_0|state~19_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|state~19 .lut_mask = 16'h0800;
defparam \hyperram_0|state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N8
fiftyfivenm_lcell_comb \hyperram_0|ddr_ck_div_counter[0]~7 (
// Equation(s):
// \hyperram_0|ddr_ck_div_counter[0]~7_combout  = (\reset_n~input_o  & \hyperram_0|state.idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\hyperram_0|state.idle~q ),
	.cin(gnd),
	.combout(\hyperram_0|ddr_ck_div_counter[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[0]~7 .lut_mask = 16'hF000;
defparam \hyperram_0|ddr_ck_div_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N26
fiftyfivenm_lcell_comb \hyperram_0|state~20 (
// Equation(s):
// \hyperram_0|state~20_combout  = (\hyperram_0|tick_counter [1] & (\hyperram_0|state.latency_delay~q  & (\hyperram_0|tick_counter [3] & \hyperram_0|Equal3~0_combout )))

	.dataa(\hyperram_0|tick_counter [1]),
	.datab(\hyperram_0|state.latency_delay~q ),
	.datac(\hyperram_0|tick_counter [3]),
	.datad(\hyperram_0|Equal3~0_combout ),
	.cin(gnd),
	.combout(\hyperram_0|state~20_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|state~20 .lut_mask = 16'h8000;
defparam \hyperram_0|state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
fiftyfivenm_lcell_comb \hyperram_0|Add4~14 (
// Equation(s):
// \hyperram_0|Add4~14_combout  = (\hyperram_0|data_counter [7] & (\hyperram_0|Add4~13  & VCC)) # (!\hyperram_0|data_counter [7] & (!\hyperram_0|Add4~13 ))
// \hyperram_0|Add4~15  = CARRY((!\hyperram_0|data_counter [7] & !\hyperram_0|Add4~13 ))

	.dataa(\hyperram_0|data_counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|Add4~13 ),
	.combout(\hyperram_0|Add4~14_combout ),
	.cout(\hyperram_0|Add4~15 ));
// synopsys translate_off
defparam \hyperram_0|Add4~14 .lut_mask = 16'hA505;
defparam \hyperram_0|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
fiftyfivenm_lcell_comb \hyperram_0|Add4~16 (
// Equation(s):
// \hyperram_0|Add4~16_combout  = (\hyperram_0|data_counter [8] & ((GND) # (!\hyperram_0|Add4~15 ))) # (!\hyperram_0|data_counter [8] & (\hyperram_0|Add4~15  $ (GND)))
// \hyperram_0|Add4~17  = CARRY((\hyperram_0|data_counter [8]) # (!\hyperram_0|Add4~15 ))

	.dataa(\hyperram_0|data_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|Add4~15 ),
	.combout(\hyperram_0|Add4~16_combout ),
	.cout(\hyperram_0|Add4~17 ));
// synopsys translate_off
defparam \hyperram_0|Add4~16 .lut_mask = 16'h5AAF;
defparam \hyperram_0|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N30
fiftyfivenm_lcell_comb \hyperram_0|data_counter~27 (
// Equation(s):
// \hyperram_0|data_counter~27_combout  = (\reset_n~input_o  & (\hyperram_0|state.idle~q  & \hyperram_0|Add4~16_combout ))

	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(\hyperram_0|state.idle~q ),
	.datad(\hyperram_0|Add4~16_combout ),
	.cin(gnd),
	.combout(\hyperram_0|data_counter~27_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|data_counter~27 .lut_mask = 16'hA000;
defparam \hyperram_0|data_counter~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N8
fiftyfivenm_lcell_comb \hyperram_0|data_counter[2]~18 (
// Equation(s):
// \hyperram_0|data_counter[2]~18_combout  = (!\hyperram_0|Selector15~0_combout ) # (!\reset_n~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\hyperram_0|Selector15~0_combout ),
	.cin(gnd),
	.combout(\hyperram_0|data_counter[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|data_counter[2]~18 .lut_mask = 16'h0FFF;
defparam \hyperram_0|data_counter[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N31
dffeas \hyperram_0|data_counter[8] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|data_counter~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|data_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|data_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|data_counter[8] .is_wysiwyg = "true";
defparam \hyperram_0|data_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N22
fiftyfivenm_lcell_comb \hyperram_0|Add4~18 (
// Equation(s):
// \hyperram_0|Add4~18_combout  = (\hyperram_0|data_counter [9] & (\hyperram_0|Add4~17  & VCC)) # (!\hyperram_0|data_counter [9] & (!\hyperram_0|Add4~17 ))
// \hyperram_0|Add4~19  = CARRY((!\hyperram_0|data_counter [9] & !\hyperram_0|Add4~17 ))

	.dataa(gnd),
	.datab(\hyperram_0|data_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|Add4~17 ),
	.combout(\hyperram_0|Add4~18_combout ),
	.cout(\hyperram_0|Add4~19 ));
// synopsys translate_off
defparam \hyperram_0|Add4~18 .lut_mask = 16'hC303;
defparam \hyperram_0|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
fiftyfivenm_lcell_comb \hyperram_0|data_counter~28 (
// Equation(s):
// \hyperram_0|data_counter~28_combout  = (\hyperram_0|state.idle~q  & (\hyperram_0|Add4~18_combout  & \reset_n~input_o ))

	.dataa(\hyperram_0|state.idle~q ),
	.datab(gnd),
	.datac(\hyperram_0|Add4~18_combout ),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\hyperram_0|data_counter~28_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|data_counter~28 .lut_mask = 16'hA000;
defparam \hyperram_0|data_counter~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N3
dffeas \hyperram_0|data_counter[9] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|data_counter~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|data_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|data_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|data_counter[9] .is_wysiwyg = "true";
defparam \hyperram_0|data_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
fiftyfivenm_lcell_comb \hyperram_0|Add4~20 (
// Equation(s):
// \hyperram_0|Add4~20_combout  = \hyperram_0|Add4~19  $ (\hyperram_0|data_counter [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hyperram_0|data_counter [10]),
	.cin(\hyperram_0|Add4~19 ),
	.combout(\hyperram_0|Add4~20_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Add4~20 .lut_mask = 16'h0FF0;
defparam \hyperram_0|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
fiftyfivenm_lcell_comb \hyperram_0|data_counter~29 (
// Equation(s):
// \hyperram_0|data_counter~29_combout  = (\reset_n~input_o  & (\hyperram_0|state.idle~q  & \hyperram_0|Add4~20_combout ))

	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(\hyperram_0|state.idle~q ),
	.datad(\hyperram_0|Add4~20_combout ),
	.cin(gnd),
	.combout(\hyperram_0|data_counter~29_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|data_counter~29 .lut_mask = 16'hA000;
defparam \hyperram_0|data_counter~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N29
dffeas \hyperram_0|data_counter[10] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|data_counter~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|data_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|data_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|data_counter[10] .is_wysiwyg = "true";
defparam \hyperram_0|data_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
fiftyfivenm_lcell_comb \hyperram_0|state~15 (
// Equation(s):
// \hyperram_0|state~15_combout  = (!\hyperram_0|data_counter [10] & (!\hyperram_0|data_counter [9] & (!\hyperram_0|data_counter [8] & !\hyperram_0|data_counter [0])))

	.dataa(\hyperram_0|data_counter [10]),
	.datab(\hyperram_0|data_counter [9]),
	.datac(\hyperram_0|data_counter [8]),
	.datad(\hyperram_0|data_counter [0]),
	.cin(gnd),
	.combout(\hyperram_0|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|state~15 .lut_mask = 16'h0001;
defparam \hyperram_0|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N22
fiftyfivenm_lcell_comb \hyperram_0|state~27 (
// Equation(s):
// \hyperram_0|state~27_combout  = (\hyperram_0|Equal3~1_combout  & (\hyperram_0|state.latency_delay~q  & (\hyperram_0|read_write~q  & \hyperram_0|Equal3~0_combout )))

	.dataa(\hyperram_0|Equal3~1_combout ),
	.datab(\hyperram_0|state.latency_delay~q ),
	.datac(\hyperram_0|read_write~q ),
	.datad(\hyperram_0|Equal3~0_combout ),
	.cin(gnd),
	.combout(\hyperram_0|state~27_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|state~27 .lut_mask = 16'h8000;
defparam \hyperram_0|state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N23
dffeas \hyperram_0|state.rd (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|state~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\hyperram_0|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|state.rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|state.rd .is_wysiwyg = "true";
defparam \hyperram_0|state.rd .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N2
fiftyfivenm_lcell_comb \hyperram_0|state~12 (
// Equation(s):
// \hyperram_0|state~12_combout  = (!\hyperram_0|data_counter [2] & (!\hyperram_0|data_counter [3] & ((\hyperram_0|state.rd~q ) # (\hyperram_0|state.wr~q ))))

	.dataa(\hyperram_0|state.rd~q ),
	.datab(\hyperram_0|state.wr~q ),
	.datac(\hyperram_0|data_counter [2]),
	.datad(\hyperram_0|data_counter [3]),
	.cin(gnd),
	.combout(\hyperram_0|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|state~12 .lut_mask = 16'h000E;
defparam \hyperram_0|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N24
fiftyfivenm_lcell_comb \hyperram_0|state~13 (
// Equation(s):
// \hyperram_0|state~13_combout  = (\hyperram_0|data_process~0_combout  & (!\hyperram_0|internal_ck_p~q  & (!\hyperram_0|data_counter [1] & \hyperram_0|state~12_combout )))

	.dataa(\hyperram_0|data_process~0_combout ),
	.datab(\hyperram_0|internal_ck_p~q ),
	.datac(\hyperram_0|data_counter [1]),
	.datad(\hyperram_0|state~12_combout ),
	.cin(gnd),
	.combout(\hyperram_0|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|state~13 .lut_mask = 16'h0200;
defparam \hyperram_0|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N0
fiftyfivenm_lcell_comb \hyperram_0|state~21 (
// Equation(s):
// \hyperram_0|state~21_combout  = (\hyperram_0|state~15_combout  & (!\hyperram_0|state.command~q  & (\hyperram_0|state~14_combout  & \hyperram_0|state~13_combout )))

	.dataa(\hyperram_0|state~15_combout ),
	.datab(\hyperram_0|state.command~q ),
	.datac(\hyperram_0|state~14_combout ),
	.datad(\hyperram_0|state~13_combout ),
	.cin(gnd),
	.combout(\hyperram_0|state~21_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|state~21 .lut_mask = 16'h2000;
defparam \hyperram_0|state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N20
fiftyfivenm_lcell_comb \hyperram_0|state~23 (
// Equation(s):
// \hyperram_0|state~23_combout  = (\hyperram_0|Selector18~0_combout ) # (((\hyperram_0|state~20_combout ) # (\hyperram_0|state~21_combout )) # (!\hyperram_0|ddr_ck_div_counter[0]~7_combout ))

	.dataa(\hyperram_0|Selector18~0_combout ),
	.datab(\hyperram_0|ddr_ck_div_counter[0]~7_combout ),
	.datac(\hyperram_0|state~20_combout ),
	.datad(\hyperram_0|state~21_combout ),
	.cin(gnd),
	.combout(\hyperram_0|state~23_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|state~23 .lut_mask = 16'hFFFB;
defparam \hyperram_0|state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N29
dffeas \hyperram_0|state.wr (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\hyperram_0|state~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|state.wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|state.wr .is_wysiwyg = "true";
defparam \hyperram_0|state.wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N22
fiftyfivenm_lcell_comb \hyperram_0|data_counter[2]~17 (
// Equation(s):
// \hyperram_0|data_counter[2]~17_combout  = (\hyperram_0|state.wr~q  & (((\hyperram_0|clock_divider:tick~q ) # (!\hyperram_0|internal_ck_p~q )) # (!\hyperram_0|internal_clock_prev~q )))

	.dataa(\hyperram_0|internal_clock_prev~q ),
	.datab(\hyperram_0|internal_ck_p~q ),
	.datac(\hyperram_0|clock_divider:tick~q ),
	.datad(\hyperram_0|state.wr~q ),
	.cin(gnd),
	.combout(\hyperram_0|data_counter[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|data_counter[2]~17 .lut_mask = 16'hF700;
defparam \hyperram_0|data_counter[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
fiftyfivenm_lcell_comb \hyperram_0|data_counter[2]~16 (
// Equation(s):
// \hyperram_0|data_counter[2]~16_combout  = (\hyperram_0|state.rd~q  & (((\hyperram_0|clock_divider:tick~q ) # (\hyperram_0|internal_ck_p~q )) # (!\hyperram_0|internal_clock_prev~q )))

	.dataa(\hyperram_0|internal_clock_prev~q ),
	.datab(\hyperram_0|clock_divider:tick~q ),
	.datac(\hyperram_0|state.rd~q ),
	.datad(\hyperram_0|internal_ck_p~q ),
	.cin(gnd),
	.combout(\hyperram_0|data_counter[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|data_counter[2]~16 .lut_mask = 16'hF0D0;
defparam \hyperram_0|data_counter[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
fiftyfivenm_lcell_comb \hyperram_0|Selector15~0 (
// Equation(s):
// \hyperram_0|Selector15~0_combout  = (\hyperram_0|state.command~q ) # ((\hyperram_0|state.latency_delay~q ) # ((\hyperram_0|data_counter[2]~17_combout ) # (\hyperram_0|data_counter[2]~16_combout )))

	.dataa(\hyperram_0|state.command~q ),
	.datab(\hyperram_0|state.latency_delay~q ),
	.datac(\hyperram_0|data_counter[2]~17_combout ),
	.datad(\hyperram_0|data_counter[2]~16_combout ),
	.cin(gnd),
	.combout(\hyperram_0|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector15~0 .lut_mask = 16'hFFFE;
defparam \hyperram_0|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
fiftyfivenm_lcell_comb \ora_0|r_wr_length~2 (
// Equation(s):
// \ora_0|r_wr_length~2_combout  = (\reset_n~input_o  & ((\ora_0|r_wr_request~0_combout  & ((\ora_0|r_wr_length[0]~reg0_q ))) # (!\ora_0|r_wr_request~0_combout  & (\ora_0|Equal0~2_combout )))) # (!\reset_n~input_o  & (((\ora_0|r_wr_length[0]~reg0_q ))))

	.dataa(\ora_0|Equal0~2_combout ),
	.datab(\reset_n~input_o ),
	.datac(\ora_0|r_wr_length[0]~reg0_q ),
	.datad(\ora_0|r_wr_request~0_combout ),
	.cin(gnd),
	.combout(\ora_0|r_wr_length~2_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|r_wr_length~2 .lut_mask = 16'hF0B8;
defparam \ora_0|r_wr_length~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N19
dffeas \ora_0|r_wr_length[0]~reg0 (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|r_wr_length~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|r_wr_length[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|r_wr_length[0]~reg0 .is_wysiwyg = "true";
defparam \ora_0|r_wr_length[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N12
fiftyfivenm_lcell_comb \hyperram_0|Selector15~2 (
// Equation(s):
// \hyperram_0|Selector15~2_combout  = (\ora_0|r_wr_request~q  & ((\ora_0|r_wr_length[0]~reg0_q ))) # (!\ora_0|r_wr_request~q  & (\ora_0|r_rd_request~q ))

	.dataa(gnd),
	.datab(\ora_0|r_rd_request~q ),
	.datac(\ora_0|r_wr_length[0]~reg0_q ),
	.datad(\ora_0|r_wr_request~q ),
	.cin(gnd),
	.combout(\hyperram_0|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector15~2 .lut_mask = 16'hF0CC;
defparam \hyperram_0|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
fiftyfivenm_lcell_comb \hyperram_0|Add4~0 (
// Equation(s):
// \hyperram_0|Add4~0_combout  = \hyperram_0|data_counter [0] $ (VCC)
// \hyperram_0|Add4~1  = CARRY(\hyperram_0|data_counter [0])

	.dataa(gnd),
	.datab(\hyperram_0|data_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\hyperram_0|Add4~0_combout ),
	.cout(\hyperram_0|Add4~1 ));
// synopsys translate_off
defparam \hyperram_0|Add4~0 .lut_mask = 16'h33CC;
defparam \hyperram_0|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
fiftyfivenm_lcell_comb \hyperram_0|Selector15~1 (
// Equation(s):
// \hyperram_0|Selector15~1_combout  = (\hyperram_0|data_process~0_combout  & ((\hyperram_0|internal_ck_p~q  & (\hyperram_0|state.wr~q )) # (!\hyperram_0|internal_ck_p~q  & ((\hyperram_0|state.rd~q )))))

	.dataa(\hyperram_0|state.wr~q ),
	.datab(\hyperram_0|internal_ck_p~q ),
	.datac(\hyperram_0|state.rd~q ),
	.datad(\hyperram_0|data_process~0_combout ),
	.cin(gnd),
	.combout(\hyperram_0|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector15~1 .lut_mask = 16'hB800;
defparam \hyperram_0|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N18
fiftyfivenm_lcell_comb \hyperram_0|Selector15~3 (
// Equation(s):
// \hyperram_0|Selector15~3_combout  = (\hyperram_0|Selector15~2_combout  & (((\hyperram_0|Add4~0_combout  & \hyperram_0|Selector15~1_combout )) # (!\hyperram_0|state.idle~q ))) # (!\hyperram_0|Selector15~2_combout  & (((\hyperram_0|Add4~0_combout  & 
// \hyperram_0|Selector15~1_combout ))))

	.dataa(\hyperram_0|Selector15~2_combout ),
	.datab(\hyperram_0|state.idle~q ),
	.datac(\hyperram_0|Add4~0_combout ),
	.datad(\hyperram_0|Selector15~1_combout ),
	.cin(gnd),
	.combout(\hyperram_0|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector15~3 .lut_mask = 16'hF222;
defparam \hyperram_0|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N24
fiftyfivenm_lcell_comb \hyperram_0|Selector15~4 (
// Equation(s):
// \hyperram_0|Selector15~4_combout  = (\hyperram_0|Selector15~3_combout ) # ((\hyperram_0|Selector15~0_combout  & \hyperram_0|data_counter [0]))

	.dataa(gnd),
	.datab(\hyperram_0|Selector15~0_combout ),
	.datac(\hyperram_0|data_counter [0]),
	.datad(\hyperram_0|Selector15~3_combout ),
	.cin(gnd),
	.combout(\hyperram_0|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector15~4 .lut_mask = 16'hFFC0;
defparam \hyperram_0|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N25
dffeas \hyperram_0|data_counter[0] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|Selector15~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|data_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|data_counter[0] .is_wysiwyg = "true";
defparam \hyperram_0|data_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
fiftyfivenm_lcell_comb \hyperram_0|Add4~2 (
// Equation(s):
// \hyperram_0|Add4~2_combout  = (\hyperram_0|data_counter [1] & (\hyperram_0|Add4~1  & VCC)) # (!\hyperram_0|data_counter [1] & (!\hyperram_0|Add4~1 ))
// \hyperram_0|Add4~3  = CARRY((!\hyperram_0|data_counter [1] & !\hyperram_0|Add4~1 ))

	.dataa(\hyperram_0|data_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|Add4~1 ),
	.combout(\hyperram_0|Add4~2_combout ),
	.cout(\hyperram_0|Add4~3 ));
// synopsys translate_off
defparam \hyperram_0|Add4~2 .lut_mask = 16'hA505;
defparam \hyperram_0|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N4
fiftyfivenm_lcell_comb \hyperram_0|data_counter~21 (
// Equation(s):
// \hyperram_0|data_counter~21_combout  = (!\hyperram_0|data_counter[2]~19_combout  & ((\hyperram_0|state.idle~q  & ((\hyperram_0|Add4~2_combout ))) # (!\hyperram_0|state.idle~q  & (\ora_0|r_wr_length[1]~reg0_q ))))

	.dataa(\ora_0|r_wr_length[1]~reg0_q ),
	.datab(\hyperram_0|state.idle~q ),
	.datac(\hyperram_0|Add4~2_combout ),
	.datad(\hyperram_0|data_counter[2]~19_combout ),
	.cin(gnd),
	.combout(\hyperram_0|data_counter~21_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|data_counter~21 .lut_mask = 16'h00E2;
defparam \hyperram_0|data_counter~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N5
dffeas \hyperram_0|data_counter[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|data_counter~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|data_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|data_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|data_counter[1] .is_wysiwyg = "true";
defparam \hyperram_0|data_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
fiftyfivenm_lcell_comb \hyperram_0|Add4~4 (
// Equation(s):
// \hyperram_0|Add4~4_combout  = (\hyperram_0|data_counter [2] & ((GND) # (!\hyperram_0|Add4~3 ))) # (!\hyperram_0|data_counter [2] & (\hyperram_0|Add4~3  $ (GND)))
// \hyperram_0|Add4~5  = CARRY((\hyperram_0|data_counter [2]) # (!\hyperram_0|Add4~3 ))

	.dataa(gnd),
	.datab(\hyperram_0|data_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|Add4~3 ),
	.combout(\hyperram_0|Add4~4_combout ),
	.cout(\hyperram_0|Add4~5 ));
// synopsys translate_off
defparam \hyperram_0|Add4~4 .lut_mask = 16'h3CCF;
defparam \hyperram_0|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
fiftyfivenm_lcell_comb \hyperram_0|data_counter~22 (
// Equation(s):
// \hyperram_0|data_counter~22_combout  = (\hyperram_0|state.idle~q  & (\hyperram_0|Add4~4_combout  & \reset_n~input_o ))

	.dataa(\hyperram_0|state.idle~q ),
	.datab(gnd),
	.datac(\hyperram_0|Add4~4_combout ),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\hyperram_0|data_counter~22_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|data_counter~22 .lut_mask = 16'hA000;
defparam \hyperram_0|data_counter~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N1
dffeas \hyperram_0|data_counter[2] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|data_counter~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|data_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|data_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|data_counter[2] .is_wysiwyg = "true";
defparam \hyperram_0|data_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
fiftyfivenm_lcell_comb \hyperram_0|Add4~6 (
// Equation(s):
// \hyperram_0|Add4~6_combout  = (\hyperram_0|data_counter [3] & (\hyperram_0|Add4~5  & VCC)) # (!\hyperram_0|data_counter [3] & (!\hyperram_0|Add4~5 ))
// \hyperram_0|Add4~7  = CARRY((!\hyperram_0|data_counter [3] & !\hyperram_0|Add4~5 ))

	.dataa(gnd),
	.datab(\hyperram_0|data_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|Add4~5 ),
	.combout(\hyperram_0|Add4~6_combout ),
	.cout(\hyperram_0|Add4~7 ));
// synopsys translate_off
defparam \hyperram_0|Add4~6 .lut_mask = 16'hC303;
defparam \hyperram_0|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N22
fiftyfivenm_lcell_comb \hyperram_0|data_counter~20 (
// Equation(s):
// \hyperram_0|data_counter~20_combout  = (!\hyperram_0|data_counter[2]~19_combout  & ((\hyperram_0|state.idle~q  & ((\hyperram_0|Add4~6_combout ))) # (!\hyperram_0|state.idle~q  & (\ora_0|r_wr_length[3]~reg0_q ))))

	.dataa(\hyperram_0|data_counter[2]~19_combout ),
	.datab(\hyperram_0|state.idle~q ),
	.datac(\ora_0|r_wr_length[3]~reg0_q ),
	.datad(\hyperram_0|Add4~6_combout ),
	.cin(gnd),
	.combout(\hyperram_0|data_counter~20_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|data_counter~20 .lut_mask = 16'h5410;
defparam \hyperram_0|data_counter~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N23
dffeas \hyperram_0|data_counter[3] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|data_counter~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|data_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|data_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|data_counter[3] .is_wysiwyg = "true";
defparam \hyperram_0|data_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N12
fiftyfivenm_lcell_comb \hyperram_0|Add4~8 (
// Equation(s):
// \hyperram_0|Add4~8_combout  = (\hyperram_0|data_counter [4] & ((GND) # (!\hyperram_0|Add4~7 ))) # (!\hyperram_0|data_counter [4] & (\hyperram_0|Add4~7  $ (GND)))
// \hyperram_0|Add4~9  = CARRY((\hyperram_0|data_counter [4]) # (!\hyperram_0|Add4~7 ))

	.dataa(gnd),
	.datab(\hyperram_0|data_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|Add4~7 ),
	.combout(\hyperram_0|Add4~8_combout ),
	.cout(\hyperram_0|Add4~9 ));
// synopsys translate_off
defparam \hyperram_0|Add4~8 .lut_mask = 16'h3CCF;
defparam \hyperram_0|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N6
fiftyfivenm_lcell_comb \hyperram_0|data_counter~23 (
// Equation(s):
// \hyperram_0|data_counter~23_combout  = (\reset_n~input_o  & (\hyperram_0|state.idle~q  & \hyperram_0|Add4~8_combout ))

	.dataa(\reset_n~input_o ),
	.datab(\hyperram_0|state.idle~q ),
	.datac(\hyperram_0|Add4~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\hyperram_0|data_counter~23_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|data_counter~23 .lut_mask = 16'h8080;
defparam \hyperram_0|data_counter~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N7
dffeas \hyperram_0|data_counter[4] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|data_counter~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|data_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|data_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|data_counter[4] .is_wysiwyg = "true";
defparam \hyperram_0|data_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
fiftyfivenm_lcell_comb \hyperram_0|Add4~10 (
// Equation(s):
// \hyperram_0|Add4~10_combout  = (\hyperram_0|data_counter [5] & (\hyperram_0|Add4~9  & VCC)) # (!\hyperram_0|data_counter [5] & (!\hyperram_0|Add4~9 ))
// \hyperram_0|Add4~11  = CARRY((!\hyperram_0|data_counter [5] & !\hyperram_0|Add4~9 ))

	.dataa(\hyperram_0|data_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|Add4~9 ),
	.combout(\hyperram_0|Add4~10_combout ),
	.cout(\hyperram_0|Add4~11 ));
// synopsys translate_off
defparam \hyperram_0|Add4~10 .lut_mask = 16'hA505;
defparam \hyperram_0|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N16
fiftyfivenm_lcell_comb \hyperram_0|data_counter~24 (
// Equation(s):
// \hyperram_0|data_counter~24_combout  = (\reset_n~input_o  & (\hyperram_0|state.idle~q  & \hyperram_0|Add4~10_combout ))

	.dataa(\reset_n~input_o ),
	.datab(\hyperram_0|state.idle~q ),
	.datac(\hyperram_0|Add4~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\hyperram_0|data_counter~24_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|data_counter~24 .lut_mask = 16'h8080;
defparam \hyperram_0|data_counter~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N17
dffeas \hyperram_0|data_counter[5] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|data_counter~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|data_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|data_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|data_counter[5] .is_wysiwyg = "true";
defparam \hyperram_0|data_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
fiftyfivenm_lcell_comb \hyperram_0|Add4~12 (
// Equation(s):
// \hyperram_0|Add4~12_combout  = (\hyperram_0|data_counter [6] & ((GND) # (!\hyperram_0|Add4~11 ))) # (!\hyperram_0|data_counter [6] & (\hyperram_0|Add4~11  $ (GND)))
// \hyperram_0|Add4~13  = CARRY((\hyperram_0|data_counter [6]) # (!\hyperram_0|Add4~11 ))

	.dataa(\hyperram_0|data_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|Add4~11 ),
	.combout(\hyperram_0|Add4~12_combout ),
	.cout(\hyperram_0|Add4~13 ));
// synopsys translate_off
defparam \hyperram_0|Add4~12 .lut_mask = 16'h5AAF;
defparam \hyperram_0|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
fiftyfivenm_lcell_comb \hyperram_0|data_counter~25 (
// Equation(s):
// \hyperram_0|data_counter~25_combout  = (\reset_n~input_o  & (\hyperram_0|state.idle~q  & \hyperram_0|Add4~12_combout ))

	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(\hyperram_0|state.idle~q ),
	.datad(\hyperram_0|Add4~12_combout ),
	.cin(gnd),
	.combout(\hyperram_0|data_counter~25_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|data_counter~25 .lut_mask = 16'hA000;
defparam \hyperram_0|data_counter~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N27
dffeas \hyperram_0|data_counter[6] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|data_counter~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|data_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|data_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|data_counter[6] .is_wysiwyg = "true";
defparam \hyperram_0|data_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N12
fiftyfivenm_lcell_comb \hyperram_0|data_counter~26 (
// Equation(s):
// \hyperram_0|data_counter~26_combout  = (\reset_n~input_o  & (\hyperram_0|state.idle~q  & \hyperram_0|Add4~14_combout ))

	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(\hyperram_0|state.idle~q ),
	.datad(\hyperram_0|Add4~14_combout ),
	.cin(gnd),
	.combout(\hyperram_0|data_counter~26_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|data_counter~26 .lut_mask = 16'hA000;
defparam \hyperram_0|data_counter~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N13
dffeas \hyperram_0|data_counter[7] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|data_counter~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|data_counter[2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|data_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|data_counter[7] .is_wysiwyg = "true";
defparam \hyperram_0|data_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N10
fiftyfivenm_lcell_comb \hyperram_0|state~14 (
// Equation(s):
// \hyperram_0|state~14_combout  = (!\hyperram_0|data_counter [7] & (!\hyperram_0|data_counter [5] & (!\hyperram_0|data_counter [6] & !\hyperram_0|data_counter [4])))

	.dataa(\hyperram_0|data_counter [7]),
	.datab(\hyperram_0|data_counter [5]),
	.datac(\hyperram_0|data_counter [6]),
	.datad(\hyperram_0|data_counter [4]),
	.cin(gnd),
	.combout(\hyperram_0|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|state~14 .lut_mask = 16'h0001;
defparam \hyperram_0|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N18
fiftyfivenm_lcell_comb \hyperram_0|state~16 (
// Equation(s):
// \hyperram_0|state~16_combout  = (\hyperram_0|state.idle~q  & (\hyperram_0|state~14_combout  & (\hyperram_0|state~15_combout  & \hyperram_0|state~13_combout )))

	.dataa(\hyperram_0|state.idle~q ),
	.datab(\hyperram_0|state~14_combout ),
	.datac(\hyperram_0|state~15_combout ),
	.datad(\hyperram_0|state~13_combout ),
	.cin(gnd),
	.combout(\hyperram_0|state~16_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|state~16 .lut_mask = 16'h8000;
defparam \hyperram_0|state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N6
fiftyfivenm_lcell_comb \hyperram_0|state~18 (
// Equation(s):
// \hyperram_0|state~18_combout  = (!\hyperram_0|state~17_combout  & !\hyperram_0|state~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\hyperram_0|state~17_combout ),
	.datad(\hyperram_0|state~16_combout ),
	.cin(gnd),
	.combout(\hyperram_0|state~18_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|state~18 .lut_mask = 16'h000F;
defparam \hyperram_0|state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N7
dffeas \hyperram_0|state.idle (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|state.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|state.idle .is_wysiwyg = "true";
defparam \hyperram_0|state.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
fiftyfivenm_lcell_comb \hyperram_0|ddr_ck_div_counter[0]~8 (
// Equation(s):
// \hyperram_0|ddr_ck_div_counter[0]~8_combout  = \hyperram_0|ddr_ck_div_counter [0] $ (VCC)
// \hyperram_0|ddr_ck_div_counter[0]~9  = CARRY(\hyperram_0|ddr_ck_div_counter [0])

	.dataa(\hyperram_0|ddr_ck_div_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\hyperram_0|ddr_ck_div_counter[0]~8_combout ),
	.cout(\hyperram_0|ddr_ck_div_counter[0]~9 ));
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[0]~8 .lut_mask = 16'h55AA;
defparam \hyperram_0|ddr_ck_div_counter[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
fiftyfivenm_lcell_comb \hyperram_0|ddr_ck_div_counter[1]~10 (
// Equation(s):
// \hyperram_0|ddr_ck_div_counter[1]~10_combout  = (\hyperram_0|ddr_ck_div_counter [1] & (!\hyperram_0|ddr_ck_div_counter[0]~9 )) # (!\hyperram_0|ddr_ck_div_counter [1] & ((\hyperram_0|ddr_ck_div_counter[0]~9 ) # (GND)))
// \hyperram_0|ddr_ck_div_counter[1]~11  = CARRY((!\hyperram_0|ddr_ck_div_counter[0]~9 ) # (!\hyperram_0|ddr_ck_div_counter [1]))

	.dataa(\hyperram_0|ddr_ck_div_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|ddr_ck_div_counter[0]~9 ),
	.combout(\hyperram_0|ddr_ck_div_counter[1]~10_combout ),
	.cout(\hyperram_0|ddr_ck_div_counter[1]~11 ));
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[1]~10 .lut_mask = 16'h5A5F;
defparam \hyperram_0|ddr_ck_div_counter[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
fiftyfivenm_lcell_comb \hyperram_0|ddr_ck_div_counter[2]~12 (
// Equation(s):
// \hyperram_0|ddr_ck_div_counter[2]~12_combout  = (\hyperram_0|ddr_ck_div_counter [2] & (\hyperram_0|ddr_ck_div_counter[1]~11  $ (GND))) # (!\hyperram_0|ddr_ck_div_counter [2] & (!\hyperram_0|ddr_ck_div_counter[1]~11  & VCC))
// \hyperram_0|ddr_ck_div_counter[2]~13  = CARRY((\hyperram_0|ddr_ck_div_counter [2] & !\hyperram_0|ddr_ck_div_counter[1]~11 ))

	.dataa(gnd),
	.datab(\hyperram_0|ddr_ck_div_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|ddr_ck_div_counter[1]~11 ),
	.combout(\hyperram_0|ddr_ck_div_counter[2]~12_combout ),
	.cout(\hyperram_0|ddr_ck_div_counter[2]~13 ));
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[2]~12 .lut_mask = 16'hC30C;
defparam \hyperram_0|ddr_ck_div_counter[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y16_N15
dffeas \hyperram_0|ddr_ck_div_counter[2] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|ddr_ck_div_counter[2]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hyperram_0|ddr_ck_div_counter[0]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|ddr_ck_div_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[2] .is_wysiwyg = "true";
defparam \hyperram_0|ddr_ck_div_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
fiftyfivenm_lcell_comb \hyperram_0|ddr_ck_div_counter[3]~14 (
// Equation(s):
// \hyperram_0|ddr_ck_div_counter[3]~14_combout  = (\hyperram_0|ddr_ck_div_counter [3] & (!\hyperram_0|ddr_ck_div_counter[2]~13 )) # (!\hyperram_0|ddr_ck_div_counter [3] & ((\hyperram_0|ddr_ck_div_counter[2]~13 ) # (GND)))
// \hyperram_0|ddr_ck_div_counter[3]~15  = CARRY((!\hyperram_0|ddr_ck_div_counter[2]~13 ) # (!\hyperram_0|ddr_ck_div_counter [3]))

	.dataa(gnd),
	.datab(\hyperram_0|ddr_ck_div_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\hyperram_0|ddr_ck_div_counter[2]~13 ),
	.combout(\hyperram_0|ddr_ck_div_counter[3]~14_combout ),
	.cout(\hyperram_0|ddr_ck_div_counter[3]~15 ));
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[3]~14 .lut_mask = 16'h3C3F;
defparam \hyperram_0|ddr_ck_div_counter[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y16_N17
dffeas \hyperram_0|ddr_ck_div_counter[3] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|ddr_ck_div_counter[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hyperram_0|ddr_ck_div_counter[0]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|ddr_ck_div_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[3] .is_wysiwyg = "true";
defparam \hyperram_0|ddr_ck_div_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
fiftyfivenm_lcell_comb \hyperram_0|ddr_ck_div_counter[4]~16 (
// Equation(s):
// \hyperram_0|ddr_ck_div_counter[4]~16_combout  = \hyperram_0|ddr_ck_div_counter[3]~15  $ (!\hyperram_0|ddr_ck_div_counter [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\hyperram_0|ddr_ck_div_counter [4]),
	.cin(\hyperram_0|ddr_ck_div_counter[3]~15 ),
	.combout(\hyperram_0|ddr_ck_div_counter[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[4]~16 .lut_mask = 16'hF00F;
defparam \hyperram_0|ddr_ck_div_counter[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y16_N19
dffeas \hyperram_0|ddr_ck_div_counter[4] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|ddr_ck_div_counter[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hyperram_0|ddr_ck_div_counter[0]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|ddr_ck_div_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[4] .is_wysiwyg = "true";
defparam \hyperram_0|ddr_ck_div_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
fiftyfivenm_lcell_comb \hyperram_0|Equal0~0 (
// Equation(s):
// \hyperram_0|Equal0~0_combout  = (\hyperram_0|ddr_ck_div_counter [1]) # ((\hyperram_0|ddr_ck_div_counter [3]) # ((!\hyperram_0|ddr_ck_div_counter [4]) # (!\hyperram_0|ddr_ck_div_counter [2])))

	.dataa(\hyperram_0|ddr_ck_div_counter [1]),
	.datab(\hyperram_0|ddr_ck_div_counter [3]),
	.datac(\hyperram_0|ddr_ck_div_counter [2]),
	.datad(\hyperram_0|ddr_ck_div_counter [4]),
	.cin(gnd),
	.combout(\hyperram_0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Equal0~0 .lut_mask = 16'hEFFF;
defparam \hyperram_0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
fiftyfivenm_lcell_comb \hyperram_0|ddr_ck_div_counter[0]~18 (
// Equation(s):
// \hyperram_0|ddr_ck_div_counter[0]~18_combout  = (((!\hyperram_0|ddr_ck_div_counter [0] & !\hyperram_0|Equal0~0_combout )) # (!\hyperram_0|state.idle~q )) # (!\reset_n~input_o )

	.dataa(\hyperram_0|ddr_ck_div_counter [0]),
	.datab(\reset_n~input_o ),
	.datac(\hyperram_0|state.idle~q ),
	.datad(\hyperram_0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\hyperram_0|ddr_ck_div_counter[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[0]~18 .lut_mask = 16'h3F7F;
defparam \hyperram_0|ddr_ck_div_counter[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N11
dffeas \hyperram_0|ddr_ck_div_counter[0] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|ddr_ck_div_counter[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hyperram_0|ddr_ck_div_counter[0]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|ddr_ck_div_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[0] .is_wysiwyg = "true";
defparam \hyperram_0|ddr_ck_div_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N13
dffeas \hyperram_0|ddr_ck_div_counter[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|ddr_ck_div_counter[1]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hyperram_0|ddr_ck_div_counter[0]~18_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|ddr_ck_div_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|ddr_ck_div_counter[1] .is_wysiwyg = "true";
defparam \hyperram_0|ddr_ck_div_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
fiftyfivenm_lcell_comb \hyperram_0|tick~2 (
// Equation(s):
// \hyperram_0|tick~2_combout  = (\hyperram_0|ddr_ck_div_counter [4]) # ((\hyperram_0|ddr_ck_div_counter [3] & ((\hyperram_0|ddr_ck_div_counter [1]) # (\hyperram_0|ddr_ck_div_counter [2]))))

	.dataa(\hyperram_0|ddr_ck_div_counter [1]),
	.datab(\hyperram_0|ddr_ck_div_counter [3]),
	.datac(\hyperram_0|ddr_ck_div_counter [2]),
	.datad(\hyperram_0|ddr_ck_div_counter [4]),
	.cin(gnd),
	.combout(\hyperram_0|tick~2_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|tick~2 .lut_mask = 16'hFFC8;
defparam \hyperram_0|tick~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
fiftyfivenm_lcell_comb \hyperram_0|tick~3 (
// Equation(s):
// \hyperram_0|tick~3_combout  = (\reset_n~input_o  & (\hyperram_0|state.idle~q  & \hyperram_0|tick~2_combout ))

	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(\hyperram_0|state.idle~q ),
	.datad(\hyperram_0|tick~2_combout ),
	.cin(gnd),
	.combout(\hyperram_0|tick~3_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|tick~3 .lut_mask = 16'hA000;
defparam \hyperram_0|tick~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N5
dffeas \hyperram_0|clock_divider:tick (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|tick~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|clock_divider:tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|clock_divider:tick .is_wysiwyg = "true";
defparam \hyperram_0|clock_divider:tick .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N0
fiftyfivenm_lcell_comb \hyperram_0|B~0 (
// Equation(s):
// \hyperram_0|B~0_combout  = (!\hyperram_0|state.latency_delay~q  & \hyperram_0|state.idle~q )

	.dataa(\hyperram_0|state.latency_delay~q ),
	.datab(\hyperram_0|state.idle~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\hyperram_0|B~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|B~0 .lut_mask = 16'h4444;
defparam \hyperram_0|B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N1
dffeas \hyperram_0|B~reg0 (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|B~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reset_n~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|B~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|B~reg0 .is_wysiwyg = "true";
defparam \hyperram_0|B~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N28
fiftyfivenm_lcell_comb \i2c_master_0|bit_cnt[0]~1 (
// Equation(s):
// \i2c_master_0|bit_cnt[0]~1_combout  = !\i2c_master_0|bit_cnt [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_master_0|bit_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master_0|bit_cnt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|bit_cnt[0]~1 .lut_mask = 16'h0F0F;
defparam \i2c_master_0|bit_cnt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y6_N1
fiftyfivenm_io_ibuf \scl~input (
	.i(scl),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\scl~input_o ));
// synopsys translate_off
defparam \scl~input .bus_hold = "false";
defparam \scl~input .listen_to_nsleep_signal = "false";
defparam \scl~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y17_N13
dffeas \i2c_master_0|count[11] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|count~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|count[11] .is_wysiwyg = "true";
defparam \i2c_master_0|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
fiftyfivenm_lcell_comb \i2c_master_0|Add0~10 (
// Equation(s):
// \i2c_master_0|Add0~10_combout  = (\i2c_master_0|count [5] & (!\i2c_master_0|Add0~9 )) # (!\i2c_master_0|count [5] & ((\i2c_master_0|Add0~9 ) # (GND)))
// \i2c_master_0|Add0~11  = CARRY((!\i2c_master_0|Add0~9 ) # (!\i2c_master_0|count [5]))

	.dataa(\i2c_master_0|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master_0|Add0~9 ),
	.combout(\i2c_master_0|Add0~10_combout ),
	.cout(\i2c_master_0|Add0~11 ));
// synopsys translate_off
defparam \i2c_master_0|Add0~10 .lut_mask = 16'h5A5F;
defparam \i2c_master_0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
fiftyfivenm_lcell_comb \i2c_master_0|Add0~12 (
// Equation(s):
// \i2c_master_0|Add0~12_combout  = (\i2c_master_0|count [6] & (\i2c_master_0|Add0~11  $ (GND))) # (!\i2c_master_0|count [6] & (!\i2c_master_0|Add0~11  & VCC))
// \i2c_master_0|Add0~13  = CARRY((\i2c_master_0|count [6] & !\i2c_master_0|Add0~11 ))

	.dataa(gnd),
	.datab(\i2c_master_0|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master_0|Add0~11 ),
	.combout(\i2c_master_0|Add0~12_combout ),
	.cout(\i2c_master_0|Add0~13 ));
// synopsys translate_off
defparam \i2c_master_0|Add0~12 .lut_mask = 16'hC30C;
defparam \i2c_master_0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
fiftyfivenm_lcell_comb \i2c_master_0|count~7 (
// Equation(s):
// \i2c_master_0|count~7_combout  = (\i2c_master_0|Add0~12_combout  & (((!\i2c_master_0|Equal0~1_combout ) # (!\i2c_master_0|Equal0~0_combout )) # (!\i2c_master_0|Equal0~2_combout )))

	.dataa(\i2c_master_0|Equal0~2_combout ),
	.datab(\i2c_master_0|Add0~12_combout ),
	.datac(\i2c_master_0|Equal0~0_combout ),
	.datad(\i2c_master_0|Equal0~1_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|count~7_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|count~7 .lut_mask = 16'h4CCC;
defparam \i2c_master_0|count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N1
dffeas \i2c_master_0|count[6] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|count~7_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|count[6] .is_wysiwyg = "true";
defparam \i2c_master_0|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
fiftyfivenm_lcell_comb \i2c_master_0|Add0~14 (
// Equation(s):
// \i2c_master_0|Add0~14_combout  = (\i2c_master_0|count [7] & (!\i2c_master_0|Add0~13 )) # (!\i2c_master_0|count [7] & ((\i2c_master_0|Add0~13 ) # (GND)))
// \i2c_master_0|Add0~15  = CARRY((!\i2c_master_0|Add0~13 ) # (!\i2c_master_0|count [7]))

	.dataa(gnd),
	.datab(\i2c_master_0|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master_0|Add0~13 ),
	.combout(\i2c_master_0|Add0~14_combout ),
	.cout(\i2c_master_0|Add0~15 ));
// synopsys translate_off
defparam \i2c_master_0|Add0~14 .lut_mask = 16'h3C3F;
defparam \i2c_master_0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
fiftyfivenm_lcell_comb \i2c_master_0|Add0~16 (
// Equation(s):
// \i2c_master_0|Add0~16_combout  = (\i2c_master_0|count [8] & (\i2c_master_0|Add0~15  $ (GND))) # (!\i2c_master_0|count [8] & (!\i2c_master_0|Add0~15  & VCC))
// \i2c_master_0|Add0~17  = CARRY((\i2c_master_0|count [8] & !\i2c_master_0|Add0~15 ))

	.dataa(gnd),
	.datab(\i2c_master_0|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master_0|Add0~15 ),
	.combout(\i2c_master_0|Add0~16_combout ),
	.cout(\i2c_master_0|Add0~17 ));
// synopsys translate_off
defparam \i2c_master_0|Add0~16 .lut_mask = 16'hC30C;
defparam \i2c_master_0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
fiftyfivenm_lcell_comb \i2c_master_0|count~4 (
// Equation(s):
// \i2c_master_0|count~4_combout  = (\i2c_master_0|Add0~16_combout  & (((!\i2c_master_0|Equal0~2_combout ) # (!\i2c_master_0|Equal0~0_combout )) # (!\i2c_master_0|Equal0~1_combout )))

	.dataa(\i2c_master_0|Add0~16_combout ),
	.datab(\i2c_master_0|Equal0~1_combout ),
	.datac(\i2c_master_0|Equal0~0_combout ),
	.datad(\i2c_master_0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|count~4 .lut_mask = 16'h2AAA;
defparam \i2c_master_0|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N9
dffeas \i2c_master_0|count[8] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|count~4_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|count[8] .is_wysiwyg = "true";
defparam \i2c_master_0|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
fiftyfivenm_lcell_comb \i2c_master_0|Add0~18 (
// Equation(s):
// \i2c_master_0|Add0~18_combout  = (\i2c_master_0|count [9] & (!\i2c_master_0|Add0~17 )) # (!\i2c_master_0|count [9] & ((\i2c_master_0|Add0~17 ) # (GND)))
// \i2c_master_0|Add0~19  = CARRY((!\i2c_master_0|Add0~17 ) # (!\i2c_master_0|count [9]))

	.dataa(\i2c_master_0|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master_0|Add0~17 ),
	.combout(\i2c_master_0|Add0~18_combout ),
	.cout(\i2c_master_0|Add0~19 ));
// synopsys translate_off
defparam \i2c_master_0|Add0~18 .lut_mask = 16'h5A5F;
defparam \i2c_master_0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
fiftyfivenm_lcell_comb \i2c_master_0|count~3 (
// Equation(s):
// \i2c_master_0|count~3_combout  = (\i2c_master_0|Add0~18_combout  & (((!\i2c_master_0|Equal0~1_combout ) # (!\i2c_master_0|Equal0~0_combout )) # (!\i2c_master_0|Equal0~2_combout )))

	.dataa(\i2c_master_0|Equal0~2_combout ),
	.datab(\i2c_master_0|Add0~18_combout ),
	.datac(\i2c_master_0|Equal0~0_combout ),
	.datad(\i2c_master_0|Equal0~1_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|count~3 .lut_mask = 16'h4CCC;
defparam \i2c_master_0|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N7
dffeas \i2c_master_0|count[9] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|count~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|count[9] .is_wysiwyg = "true";
defparam \i2c_master_0|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
fiftyfivenm_lcell_comb \i2c_master_0|Add0~20 (
// Equation(s):
// \i2c_master_0|Add0~20_combout  = (\i2c_master_0|count [10] & (\i2c_master_0|Add0~19  $ (GND))) # (!\i2c_master_0|count [10] & (!\i2c_master_0|Add0~19  & VCC))
// \i2c_master_0|Add0~21  = CARRY((\i2c_master_0|count [10] & !\i2c_master_0|Add0~19 ))

	.dataa(\i2c_master_0|count [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master_0|Add0~19 ),
	.combout(\i2c_master_0|Add0~20_combout ),
	.cout(\i2c_master_0|Add0~21 ));
// synopsys translate_off
defparam \i2c_master_0|Add0~20 .lut_mask = 16'hA50A;
defparam \i2c_master_0|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
fiftyfivenm_lcell_comb \i2c_master_0|count~1 (
// Equation(s):
// \i2c_master_0|count~1_combout  = (\i2c_master_0|Add0~20_combout  & (((!\i2c_master_0|Equal0~2_combout ) # (!\i2c_master_0|Equal0~0_combout )) # (!\i2c_master_0|Equal0~1_combout )))

	.dataa(\i2c_master_0|Equal0~1_combout ),
	.datab(\i2c_master_0|Add0~20_combout ),
	.datac(\i2c_master_0|Equal0~0_combout ),
	.datad(\i2c_master_0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|count~1 .lut_mask = 16'h4CCC;
defparam \i2c_master_0|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N11
dffeas \i2c_master_0|count[10] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|count~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|count[10] .is_wysiwyg = "true";
defparam \i2c_master_0|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
fiftyfivenm_lcell_comb \i2c_master_0|Equal0~0 (
// Equation(s):
// \i2c_master_0|Equal0~0_combout  = (\i2c_master_0|count [11] & (\i2c_master_0|count [10] & (\i2c_master_0|count [8] & \i2c_master_0|count [9])))

	.dataa(\i2c_master_0|count [11]),
	.datab(\i2c_master_0|count [10]),
	.datac(\i2c_master_0|count [8]),
	.datad(\i2c_master_0|count [9]),
	.cin(gnd),
	.combout(\i2c_master_0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Equal0~0 .lut_mask = 16'h8000;
defparam \i2c_master_0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
fiftyfivenm_lcell_comb \i2c_master_0|Add0~6 (
// Equation(s):
// \i2c_master_0|Add0~6_combout  = (\i2c_master_0|count [3] & (!\i2c_master_0|Add0~5 )) # (!\i2c_master_0|count [3] & ((\i2c_master_0|Add0~5 ) # (GND)))
// \i2c_master_0|Add0~7  = CARRY((!\i2c_master_0|Add0~5 ) # (!\i2c_master_0|count [3]))

	.dataa(gnd),
	.datab(\i2c_master_0|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master_0|Add0~5 ),
	.combout(\i2c_master_0|Add0~6_combout ),
	.cout(\i2c_master_0|Add0~7 ));
// synopsys translate_off
defparam \i2c_master_0|Add0~6 .lut_mask = 16'h3C3F;
defparam \i2c_master_0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
fiftyfivenm_lcell_comb \i2c_master_0|Add0~8 (
// Equation(s):
// \i2c_master_0|Add0~8_combout  = (\i2c_master_0|count [4] & (\i2c_master_0|Add0~7  $ (GND))) # (!\i2c_master_0|count [4] & (!\i2c_master_0|Add0~7  & VCC))
// \i2c_master_0|Add0~9  = CARRY((\i2c_master_0|count [4] & !\i2c_master_0|Add0~7 ))

	.dataa(\i2c_master_0|count [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master_0|Add0~7 ),
	.combout(\i2c_master_0|Add0~8_combout ),
	.cout(\i2c_master_0|Add0~9 ));
// synopsys translate_off
defparam \i2c_master_0|Add0~8 .lut_mask = 16'hA50A;
defparam \i2c_master_0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
fiftyfivenm_lcell_comb \i2c_master_0|count~6 (
// Equation(s):
// \i2c_master_0|count~6_combout  = (\i2c_master_0|Add0~8_combout  & (((!\i2c_master_0|Equal0~2_combout ) # (!\i2c_master_0|Equal0~0_combout )) # (!\i2c_master_0|Equal0~1_combout )))

	.dataa(\i2c_master_0|Equal0~1_combout ),
	.datab(\i2c_master_0|Equal0~0_combout ),
	.datac(\i2c_master_0|Add0~8_combout ),
	.datad(\i2c_master_0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|count~6 .lut_mask = 16'h70F0;
defparam \i2c_master_0|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N17
dffeas \i2c_master_0|count[4] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|count~6_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|count[4] .is_wysiwyg = "true";
defparam \i2c_master_0|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
fiftyfivenm_lcell_comb \i2c_master_0|count~0 (
// Equation(s):
// \i2c_master_0|count~0_combout  = (\i2c_master_0|Add0~10_combout  & (((!\i2c_master_0|Equal0~2_combout ) # (!\i2c_master_0|Equal0~0_combout )) # (!\i2c_master_0|Equal0~1_combout )))

	.dataa(\i2c_master_0|Equal0~1_combout ),
	.datab(\i2c_master_0|Add0~10_combout ),
	.datac(\i2c_master_0|Equal0~0_combout ),
	.datad(\i2c_master_0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|count~0 .lut_mask = 16'h4CCC;
defparam \i2c_master_0|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N15
dffeas \i2c_master_0|count[5] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|count~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|count[5] .is_wysiwyg = "true";
defparam \i2c_master_0|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
fiftyfivenm_lcell_comb \i2c_master_0|Equal0~1 (
// Equation(s):
// \i2c_master_0|Equal0~1_combout  = (!\i2c_master_0|count [5] & (!\i2c_master_0|count [6] & (\i2c_master_0|count [4] & \i2c_master_0|count [7])))

	.dataa(\i2c_master_0|count [5]),
	.datab(\i2c_master_0|count [6]),
	.datac(\i2c_master_0|count [4]),
	.datad(\i2c_master_0|count [7]),
	.cin(gnd),
	.combout(\i2c_master_0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Equal0~1 .lut_mask = 16'h1000;
defparam \i2c_master_0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
fiftyfivenm_lcell_comb \i2c_master_0|Add0~22 (
// Equation(s):
// \i2c_master_0|Add0~22_combout  = \i2c_master_0|Add0~21  $ (\i2c_master_0|count [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_master_0|count [11]),
	.cin(\i2c_master_0|Add0~21 ),
	.combout(\i2c_master_0|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Add0~22 .lut_mask = 16'h0FF0;
defparam \i2c_master_0|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
fiftyfivenm_lcell_comb \i2c_master_0|count~2 (
// Equation(s):
// \i2c_master_0|count~2_combout  = (\i2c_master_0|Add0~22_combout  & (((!\i2c_master_0|Equal0~2_combout ) # (!\i2c_master_0|Equal0~0_combout )) # (!\i2c_master_0|Equal0~1_combout )))

	.dataa(\i2c_master_0|Equal0~1_combout ),
	.datab(\i2c_master_0|Add0~22_combout ),
	.datac(\i2c_master_0|Equal0~0_combout ),
	.datad(\i2c_master_0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|count~2 .lut_mask = 16'h4CCC;
defparam \i2c_master_0|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
fiftyfivenm_lcell_comb \i2c_master_0|process_0~3 (
// Equation(s):
// \i2c_master_0|process_0~3_combout  = (((!\i2c_master_0|Add0~10_combout  & !\i2c_master_0|Add0~8_combout )) # (!\i2c_master_0|process_0~0_combout )) # (!\i2c_master_0|count~1_combout )

	.dataa(\i2c_master_0|count~1_combout ),
	.datab(\i2c_master_0|Add0~10_combout ),
	.datac(\i2c_master_0|Add0~8_combout ),
	.datad(\i2c_master_0|process_0~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|process_0~3 .lut_mask = 16'h57FF;
defparam \i2c_master_0|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
fiftyfivenm_lcell_comb \i2c_master_0|process_0~4 (
// Equation(s):
// \i2c_master_0|process_0~4_combout  = (\i2c_master_0|Add0~14_combout  & (\i2c_master_0|Add0~16_combout  & \i2c_master_0|Add0~18_combout ))

	.dataa(gnd),
	.datab(\i2c_master_0|Add0~14_combout ),
	.datac(\i2c_master_0|Add0~16_combout ),
	.datad(\i2c_master_0|Add0~18_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|process_0~4 .lut_mask = 16'hC000;
defparam \i2c_master_0|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
fiftyfivenm_lcell_comb \i2c_master_0|Equal0~3 (
// Equation(s):
// \i2c_master_0|Equal0~3_combout  = (\i2c_master_0|Equal0~0_combout  & (\i2c_master_0|Equal0~1_combout  & \i2c_master_0|Equal0~2_combout ))

	.dataa(gnd),
	.datab(\i2c_master_0|Equal0~0_combout ),
	.datac(\i2c_master_0|Equal0~1_combout ),
	.datad(\i2c_master_0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Equal0~3 .lut_mask = 16'hC000;
defparam \i2c_master_0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
fiftyfivenm_lcell_comb \i2c_master_0|process_0~5 (
// Equation(s):
// \i2c_master_0|process_0~5_combout  = (!\i2c_master_0|Equal0~3_combout  & (\i2c_master_0|Add0~8_combout  & (\i2c_master_0|Add0~6_combout  & \i2c_master_0|Add0~10_combout )))

	.dataa(\i2c_master_0|Equal0~3_combout ),
	.datab(\i2c_master_0|Add0~8_combout ),
	.datac(\i2c_master_0|Add0~6_combout ),
	.datad(\i2c_master_0|Add0~10_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|process_0~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|process_0~5 .lut_mask = 16'h4000;
defparam \i2c_master_0|process_0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
fiftyfivenm_lcell_comb \i2c_master_0|process_0~6 (
// Equation(s):
// \i2c_master_0|process_0~6_combout  = (\i2c_master_0|process_0~4_combout  & ((\i2c_master_0|process_0~5_combout ) # ((!\i2c_master_0|Equal0~3_combout  & \i2c_master_0|Add0~12_combout ))))

	.dataa(\i2c_master_0|process_0~4_combout ),
	.datab(\i2c_master_0|Equal0~3_combout ),
	.datac(\i2c_master_0|process_0~5_combout ),
	.datad(\i2c_master_0|Add0~12_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|process_0~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|process_0~6 .lut_mask = 16'hA2A0;
defparam \i2c_master_0|process_0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
fiftyfivenm_lcell_comb \i2c_master_0|process_0~7 (
// Equation(s):
// \i2c_master_0|process_0~7_combout  = (\i2c_master_0|count~2_combout  & ((\i2c_master_0|Add0~20_combout ) # ((\i2c_master_0|process_0~6_combout )))) # (!\i2c_master_0|count~2_combout  & (((\i2c_master_0|process_0~3_combout ))))

	.dataa(\i2c_master_0|count~2_combout ),
	.datab(\i2c_master_0|Add0~20_combout ),
	.datac(\i2c_master_0|process_0~3_combout ),
	.datad(\i2c_master_0|process_0~6_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|process_0~7_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|process_0~7 .lut_mask = 16'hFAD8;
defparam \i2c_master_0|process_0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
fiftyfivenm_lcell_comb \i2c_master_0|stretch~0 (
// Equation(s):
// \i2c_master_0|stretch~0_combout  = (\i2c_master_0|process_0~7_combout  & ((\i2c_master_0|stretch~q ))) # (!\i2c_master_0|process_0~7_combout  & (!\scl~input_o ))

	.dataa(\scl~input_o ),
	.datab(gnd),
	.datac(\i2c_master_0|stretch~q ),
	.datad(\i2c_master_0|process_0~7_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|stretch~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|stretch~0 .lut_mask = 16'hF055;
defparam \i2c_master_0|stretch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N7
dffeas \i2c_master_0|stretch (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|stretch~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|stretch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|stretch .is_wysiwyg = "true";
defparam \i2c_master_0|stretch .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
fiftyfivenm_lcell_comb \i2c_master_0|Add0~0 (
// Equation(s):
// \i2c_master_0|Add0~0_combout  = (\i2c_master_0|count [0] & (\i2c_master_0|stretch~q  $ (GND))) # (!\i2c_master_0|count [0] & (!\i2c_master_0|stretch~q  & VCC))
// \i2c_master_0|Add0~1  = CARRY((\i2c_master_0|count [0] & !\i2c_master_0|stretch~q ))

	.dataa(\i2c_master_0|count [0]),
	.datab(\i2c_master_0|stretch~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\i2c_master_0|Add0~0_combout ),
	.cout(\i2c_master_0|Add0~1 ));
// synopsys translate_off
defparam \i2c_master_0|Add0~0 .lut_mask = 16'h9922;
defparam \i2c_master_0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
fiftyfivenm_lcell_comb \i2c_master_0|count~11 (
// Equation(s):
// \i2c_master_0|count~11_combout  = (\i2c_master_0|Add0~0_combout  & (((!\i2c_master_0|Equal0~2_combout ) # (!\i2c_master_0|Equal0~0_combout )) # (!\i2c_master_0|Equal0~1_combout )))

	.dataa(\i2c_master_0|Add0~0_combout ),
	.datab(\i2c_master_0|Equal0~1_combout ),
	.datac(\i2c_master_0|Equal0~0_combout ),
	.datad(\i2c_master_0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|count~11_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|count~11 .lut_mask = 16'h2AAA;
defparam \i2c_master_0|count~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N21
dffeas \i2c_master_0|count[0] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|count~11_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|count[0] .is_wysiwyg = "true";
defparam \i2c_master_0|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
fiftyfivenm_lcell_comb \i2c_master_0|Add0~2 (
// Equation(s):
// \i2c_master_0|Add0~2_combout  = (\i2c_master_0|count [1] & (!\i2c_master_0|Add0~1 )) # (!\i2c_master_0|count [1] & ((\i2c_master_0|Add0~1 ) # (GND)))
// \i2c_master_0|Add0~3  = CARRY((!\i2c_master_0|Add0~1 ) # (!\i2c_master_0|count [1]))

	.dataa(\i2c_master_0|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master_0|Add0~1 ),
	.combout(\i2c_master_0|Add0~2_combout ),
	.cout(\i2c_master_0|Add0~3 ));
// synopsys translate_off
defparam \i2c_master_0|Add0~2 .lut_mask = 16'h5A5F;
defparam \i2c_master_0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
fiftyfivenm_lcell_comb \i2c_master_0|count~10 (
// Equation(s):
// \i2c_master_0|count~10_combout  = (\i2c_master_0|Add0~2_combout  & (((!\i2c_master_0|Equal0~2_combout ) # (!\i2c_master_0|Equal0~0_combout )) # (!\i2c_master_0|Equal0~1_combout )))

	.dataa(\i2c_master_0|Add0~2_combout ),
	.datab(\i2c_master_0|Equal0~1_combout ),
	.datac(\i2c_master_0|Equal0~0_combout ),
	.datad(\i2c_master_0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|count~10_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|count~10 .lut_mask = 16'h2AAA;
defparam \i2c_master_0|count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N3
dffeas \i2c_master_0|count[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|count~10_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|count[1] .is_wysiwyg = "true";
defparam \i2c_master_0|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
fiftyfivenm_lcell_comb \i2c_master_0|Add0~4 (
// Equation(s):
// \i2c_master_0|Add0~4_combout  = (\i2c_master_0|count [2] & (\i2c_master_0|Add0~3  $ (GND))) # (!\i2c_master_0|count [2] & (!\i2c_master_0|Add0~3  & VCC))
// \i2c_master_0|Add0~5  = CARRY((\i2c_master_0|count [2] & !\i2c_master_0|Add0~3 ))

	.dataa(\i2c_master_0|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i2c_master_0|Add0~3 ),
	.combout(\i2c_master_0|Add0~4_combout ),
	.cout(\i2c_master_0|Add0~5 ));
// synopsys translate_off
defparam \i2c_master_0|Add0~4 .lut_mask = 16'hA50A;
defparam \i2c_master_0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
fiftyfivenm_lcell_comb \i2c_master_0|count~9 (
// Equation(s):
// \i2c_master_0|count~9_combout  = (\i2c_master_0|Add0~4_combout  & (((!\i2c_master_0|Equal0~2_combout ) # (!\i2c_master_0|Equal0~0_combout )) # (!\i2c_master_0|Equal0~1_combout )))

	.dataa(\i2c_master_0|Add0~4_combout ),
	.datab(\i2c_master_0|Equal0~1_combout ),
	.datac(\i2c_master_0|Equal0~0_combout ),
	.datad(\i2c_master_0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|count~9_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|count~9 .lut_mask = 16'h2AAA;
defparam \i2c_master_0|count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N5
dffeas \i2c_master_0|count[2] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|count~9_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|count[2] .is_wysiwyg = "true";
defparam \i2c_master_0|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
fiftyfivenm_lcell_comb \i2c_master_0|count~8 (
// Equation(s):
// \i2c_master_0|count~8_combout  = (\i2c_master_0|Add0~6_combout  & (((!\i2c_master_0|Equal0~2_combout ) # (!\i2c_master_0|Equal0~0_combout )) # (!\i2c_master_0|Equal0~1_combout )))

	.dataa(\i2c_master_0|Add0~6_combout ),
	.datab(\i2c_master_0|Equal0~1_combout ),
	.datac(\i2c_master_0|Equal0~0_combout ),
	.datad(\i2c_master_0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|count~8_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|count~8 .lut_mask = 16'h2AAA;
defparam \i2c_master_0|count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N23
dffeas \i2c_master_0|count[3] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|count~8_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|count[3] .is_wysiwyg = "true";
defparam \i2c_master_0|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
fiftyfivenm_lcell_comb \i2c_master_0|Equal0~2 (
// Equation(s):
// \i2c_master_0|Equal0~2_combout  = (\i2c_master_0|count [3] & (\i2c_master_0|count [2] & (\i2c_master_0|count [0] & \i2c_master_0|count [1])))

	.dataa(\i2c_master_0|count [3]),
	.datab(\i2c_master_0|count [2]),
	.datac(\i2c_master_0|count [0]),
	.datad(\i2c_master_0|count [1]),
	.cin(gnd),
	.combout(\i2c_master_0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Equal0~2 .lut_mask = 16'h8000;
defparam \i2c_master_0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
fiftyfivenm_lcell_comb \i2c_master_0|count~5 (
// Equation(s):
// \i2c_master_0|count~5_combout  = (\i2c_master_0|Add0~14_combout  & (((!\i2c_master_0|Equal0~1_combout ) # (!\i2c_master_0|Equal0~0_combout )) # (!\i2c_master_0|Equal0~2_combout )))

	.dataa(\i2c_master_0|Equal0~2_combout ),
	.datab(\i2c_master_0|Add0~14_combout ),
	.datac(\i2c_master_0|Equal0~0_combout ),
	.datad(\i2c_master_0|Equal0~1_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|count~5 .lut_mask = 16'h4CCC;
defparam \i2c_master_0|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N27
dffeas \i2c_master_0|count[7] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|count~5_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|count[7] .is_wysiwyg = "true";
defparam \i2c_master_0|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
fiftyfivenm_lcell_comb \i2c_master_0|process_0~0 (
// Equation(s):
// \i2c_master_0|process_0~0_combout  = (\i2c_master_0|Add0~14_combout  & (\i2c_master_0|Add0~18_combout  & (\i2c_master_0|Add0~16_combout  & \i2c_master_0|Add0~12_combout )))

	.dataa(\i2c_master_0|Add0~14_combout ),
	.datab(\i2c_master_0|Add0~18_combout ),
	.datac(\i2c_master_0|Add0~16_combout ),
	.datad(\i2c_master_0|Add0~12_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|process_0~0 .lut_mask = 16'h8000;
defparam \i2c_master_0|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
fiftyfivenm_lcell_comb \i2c_master_0|LessThan2~0 (
// Equation(s):
// \i2c_master_0|LessThan2~0_combout  = (\i2c_master_0|Add0~8_combout ) # (\i2c_master_0|Add0~6_combout )

	.dataa(gnd),
	.datab(\i2c_master_0|Add0~8_combout ),
	.datac(\i2c_master_0|Add0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master_0|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|LessThan2~0 .lut_mask = 16'hFCFC;
defparam \i2c_master_0|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
fiftyfivenm_lcell_comb \i2c_master_0|process_0~1 (
// Equation(s):
// \i2c_master_0|process_0~1_combout  = (!\i2c_master_0|Add0~20_combout  & (((!\i2c_master_0|count~0_combout ) # (!\i2c_master_0|LessThan2~0_combout )) # (!\i2c_master_0|process_0~0_combout )))

	.dataa(\i2c_master_0|process_0~0_combout ),
	.datab(\i2c_master_0|LessThan2~0_combout ),
	.datac(\i2c_master_0|count~0_combout ),
	.datad(\i2c_master_0|Add0~20_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|process_0~1 .lut_mask = 16'h007F;
defparam \i2c_master_0|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
fiftyfivenm_lcell_comb \i2c_master_0|process_0~2 (
// Equation(s):
// \i2c_master_0|process_0~2_combout  = (\i2c_master_0|process_0~0_combout  & ((\i2c_master_0|Add0~10_combout  & ((\i2c_master_0|Add0~20_combout ))) # (!\i2c_master_0|Add0~10_combout  & (\i2c_master_0|Add0~8_combout ))))

	.dataa(\i2c_master_0|process_0~0_combout ),
	.datab(\i2c_master_0|Add0~10_combout ),
	.datac(\i2c_master_0|Add0~8_combout ),
	.datad(\i2c_master_0|Add0~20_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|process_0~2 .lut_mask = 16'hA820;
defparam \i2c_master_0|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
fiftyfivenm_lcell_comb \i2c_master_0|data_clk~0 (
// Equation(s):
// \i2c_master_0|data_clk~0_combout  = (\i2c_master_0|Add0~22_combout ) # ((!\i2c_master_0|process_0~1_combout  & \i2c_master_0|process_0~2_combout ))

	.dataa(gnd),
	.datab(\i2c_master_0|Add0~22_combout ),
	.datac(\i2c_master_0|process_0~1_combout ),
	.datad(\i2c_master_0|process_0~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|data_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|data_clk~0 .lut_mask = 16'hCFCC;
defparam \i2c_master_0|data_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
fiftyfivenm_lcell_comb \i2c_master_0|data_clk~1 (
// Equation(s):
// \i2c_master_0|data_clk~1_combout  = (!\i2c_master_0|Equal0~3_combout  & ((\i2c_master_0|data_clk~0_combout  & ((!\i2c_master_0|process_0~7_combout ))) # (!\i2c_master_0|data_clk~0_combout  & (!\i2c_master_0|process_0~1_combout ))))

	.dataa(\i2c_master_0|process_0~1_combout ),
	.datab(\i2c_master_0|data_clk~0_combout ),
	.datac(\i2c_master_0|Equal0~3_combout ),
	.datad(\i2c_master_0|process_0~7_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|data_clk~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|data_clk~1 .lut_mask = 16'h010D;
defparam \i2c_master_0|data_clk~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N27
dffeas \i2c_master_0|data_clk (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|data_clk~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|data_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|data_clk .is_wysiwyg = "true";
defparam \i2c_master_0|data_clk .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N29
dffeas \i2c_master_0|data_clk_prev (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\i2c_master_0|data_clk~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|data_clk_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|data_clk_prev .is_wysiwyg = "true";
defparam \i2c_master_0|data_clk_prev .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
fiftyfivenm_lcell_comb \i2c_master_0|process_1~0 (
// Equation(s):
// \i2c_master_0|process_1~0_combout  = (\i2c_master_0|data_clk~q  & !\i2c_master_0|data_clk_prev~q )

	.dataa(\i2c_master_0|data_clk~q ),
	.datab(gnd),
	.datac(\i2c_master_0|data_clk_prev~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master_0|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|process_1~0 .lut_mask = 16'h0A0A;
defparam \i2c_master_0|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N20
fiftyfivenm_lcell_comb \i2c_master_0|Selector25~0 (
// Equation(s):
// \i2c_master_0|Selector25~0_combout  = \i2c_master_0|bit_cnt [0] $ (\i2c_master_0|bit_cnt [1])

	.dataa(\i2c_master_0|bit_cnt [0]),
	.datab(gnd),
	.datac(\i2c_master_0|bit_cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_master_0|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector25~0 .lut_mask = 16'h5A5A;
defparam \i2c_master_0|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N21
dffeas \i2c_master_0|bit_cnt[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_0|bit_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|bit_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|bit_cnt[1] .is_wysiwyg = "true";
defparam \i2c_master_0|bit_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N30
fiftyfivenm_lcell_comb \i2c_master_0|Equal1~0 (
// Equation(s):
// \i2c_master_0|Equal1~0_combout  = (\i2c_master_0|bit_cnt [0] & (\i2c_master_0|bit_cnt [2] & \i2c_master_0|bit_cnt [1]))

	.dataa(\i2c_master_0|bit_cnt [0]),
	.datab(gnd),
	.datac(\i2c_master_0|bit_cnt [2]),
	.datad(\i2c_master_0|bit_cnt [1]),
	.cin(gnd),
	.combout(\i2c_master_0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Equal1~0 .lut_mask = 16'hA000;
defparam \i2c_master_0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N30
fiftyfivenm_lcell_comb \i2c_master_0|Selector21~0 (
// Equation(s):
// \i2c_master_0|Selector21~0_combout  = (\i2c_master_0|state.mstr_ack~q  & ((\master_m|i2c_ena~q ) # ((\i2c_master_0|state.rd~q  & !\i2c_master_0|Equal1~0_combout )))) # (!\i2c_master_0|state.mstr_ack~q  & (((\i2c_master_0|state.rd~q  & 
// !\i2c_master_0|Equal1~0_combout ))))

	.dataa(\i2c_master_0|state.mstr_ack~q ),
	.datab(\master_m|i2c_ena~q ),
	.datac(\i2c_master_0|state.rd~q ),
	.datad(\i2c_master_0|Equal1~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector21~0 .lut_mask = 16'h88F8;
defparam \i2c_master_0|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N31
dffeas \i2c_master_0|state.rd (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_0|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|state.rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|state.rd .is_wysiwyg = "true";
defparam \i2c_master_0|state.rd .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N20
fiftyfivenm_lcell_comb \i2c_master_0|Selector0~0 (
// Equation(s):
// \i2c_master_0|Selector0~0_combout  = (\i2c_master_0|busy~q  & ((\i2c_master_0|Selector22~0_combout ) # ((\i2c_master_0|state.slv_ack1~q ) # (\i2c_master_0|state.command~q ))))

	.dataa(\i2c_master_0|Selector22~0_combout ),
	.datab(\i2c_master_0|busy~q ),
	.datac(\i2c_master_0|state.slv_ack1~q ),
	.datad(\i2c_master_0|state.command~q ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector0~0 .lut_mask = 16'hCCC8;
defparam \i2c_master_0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N2
fiftyfivenm_lcell_comb \i2c_master_0|Selector0~1 (
// Equation(s):
// \i2c_master_0|Selector0~1_combout  = (\i2c_master_0|state.wr~q ) # (\i2c_master_0|state.start~q )

	.dataa(gnd),
	.datab(\i2c_master_0|state.wr~q ),
	.datac(gnd),
	.datad(\i2c_master_0|state.start~q ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector0~1 .lut_mask = 16'hFFCC;
defparam \i2c_master_0|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N16
fiftyfivenm_lcell_comb \i2c_master_0|Selector0~2 (
// Equation(s):
// \i2c_master_0|Selector0~2_combout  = (\i2c_master_0|state.rd~q ) # ((\i2c_master_0|Selector0~0_combout ) # ((\i2c_master_0|Selector18~0_combout ) # (\i2c_master_0|Selector0~1_combout )))

	.dataa(\i2c_master_0|state.rd~q ),
	.datab(\i2c_master_0|Selector0~0_combout ),
	.datac(\i2c_master_0|Selector18~0_combout ),
	.datad(\i2c_master_0|Selector0~1_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector0~2 .lut_mask = 16'hFFFE;
defparam \i2c_master_0|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N17
dffeas \i2c_master_0|busy (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_0|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|busy .is_wysiwyg = "true";
defparam \i2c_master_0|busy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N14
fiftyfivenm_lcell_comb \master_m|cam_ready~0 (
// Equation(s):
// \master_m|cam_ready~0_combout  = (!\i2c_master_0|busy~q  & !\master_m|Add0~0_combout )

	.dataa(\i2c_master_0|busy~q ),
	.datab(gnd),
	.datac(\master_m|Add0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\master_m|cam_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|cam_ready~0 .lut_mask = 16'h0505;
defparam \master_m|cam_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y20_N27
dffeas \master_m|init_camera:i2c_busy_cnt[29] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add0~58_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[29] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y21_N1
dffeas \master_m|init_camera:i2c_busy_cnt[0] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[0] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
fiftyfivenm_lcell_comb \master_m|Add0~0 (
// Equation(s):
// \master_m|Add0~0_combout  = (\master_m|init_camera~0_combout  & (\master_m|init_camera:i2c_busy_cnt[0]~q  $ (VCC))) # (!\master_m|init_camera~0_combout  & (\master_m|init_camera:i2c_busy_cnt[0]~q  & VCC))
// \master_m|Add0~1  = CARRY((\master_m|init_camera~0_combout  & \master_m|init_camera:i2c_busy_cnt[0]~q ))

	.dataa(\master_m|init_camera~0_combout ),
	.datab(\master_m|init_camera:i2c_busy_cnt[0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\master_m|Add0~0_combout ),
	.cout(\master_m|Add0~1 ));
// synopsys translate_off
defparam \master_m|Add0~0 .lut_mask = 16'h6688;
defparam \master_m|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N2
fiftyfivenm_lcell_comb \master_m|Add0~2 (
// Equation(s):
// \master_m|Add0~2_combout  = (\master_m|init_camera:i2c_busy_cnt[1]~q  & (!\master_m|Add0~1 )) # (!\master_m|init_camera:i2c_busy_cnt[1]~q  & ((\master_m|Add0~1 ) # (GND)))
// \master_m|Add0~3  = CARRY((!\master_m|Add0~1 ) # (!\master_m|init_camera:i2c_busy_cnt[1]~q ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[1]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add0~1 ),
	.combout(\master_m|Add0~2_combout ),
	.cout(\master_m|Add0~3 ));
// synopsys translate_off
defparam \master_m|Add0~2 .lut_mask = 16'h3C3F;
defparam \master_m|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N4
fiftyfivenm_lcell_comb \master_m|Add0~4 (
// Equation(s):
// \master_m|Add0~4_combout  = (\master_m|init_camera:i2c_busy_cnt[2]~q  & (\master_m|Add0~3  $ (GND))) # (!\master_m|init_camera:i2c_busy_cnt[2]~q  & (!\master_m|Add0~3  & VCC))
// \master_m|Add0~5  = CARRY((\master_m|init_camera:i2c_busy_cnt[2]~q  & !\master_m|Add0~3 ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add0~3 ),
	.combout(\master_m|Add0~4_combout ),
	.cout(\master_m|Add0~5 ));
// synopsys translate_off
defparam \master_m|Add0~4 .lut_mask = 16'hC30C;
defparam \master_m|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y21_N5
dffeas \master_m|init_camera:i2c_busy_cnt[2] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[2] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N6
fiftyfivenm_lcell_comb \master_m|Add0~6 (
// Equation(s):
// \master_m|Add0~6_combout  = (\master_m|init_camera:i2c_busy_cnt[3]~q  & (!\master_m|Add0~5 )) # (!\master_m|init_camera:i2c_busy_cnt[3]~q  & ((\master_m|Add0~5 ) # (GND)))
// \master_m|Add0~7  = CARRY((!\master_m|Add0~5 ) # (!\master_m|init_camera:i2c_busy_cnt[3]~q ))

	.dataa(\master_m|init_camera:i2c_busy_cnt[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add0~5 ),
	.combout(\master_m|Add0~6_combout ),
	.cout(\master_m|Add0~7 ));
// synopsys translate_off
defparam \master_m|Add0~6 .lut_mask = 16'h5A5F;
defparam \master_m|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y21_N7
dffeas \master_m|init_camera:i2c_busy_cnt[3] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[3] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
fiftyfivenm_lcell_comb \master_m|Add0~8 (
// Equation(s):
// \master_m|Add0~8_combout  = (\master_m|init_camera:i2c_busy_cnt[4]~q  & (\master_m|Add0~7  $ (GND))) # (!\master_m|init_camera:i2c_busy_cnt[4]~q  & (!\master_m|Add0~7  & VCC))
// \master_m|Add0~9  = CARRY((\master_m|init_camera:i2c_busy_cnt[4]~q  & !\master_m|Add0~7 ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add0~7 ),
	.combout(\master_m|Add0~8_combout ),
	.cout(\master_m|Add0~9 ));
// synopsys translate_off
defparam \master_m|Add0~8 .lut_mask = 16'hC30C;
defparam \master_m|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y21_N9
dffeas \master_m|init_camera:i2c_busy_cnt[4] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[4] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N10
fiftyfivenm_lcell_comb \master_m|Add0~10 (
// Equation(s):
// \master_m|Add0~10_combout  = (\master_m|init_camera:i2c_busy_cnt[5]~q  & (!\master_m|Add0~9 )) # (!\master_m|init_camera:i2c_busy_cnt[5]~q  & ((\master_m|Add0~9 ) # (GND)))
// \master_m|Add0~11  = CARRY((!\master_m|Add0~9 ) # (!\master_m|init_camera:i2c_busy_cnt[5]~q ))

	.dataa(\master_m|init_camera:i2c_busy_cnt[5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add0~9 ),
	.combout(\master_m|Add0~10_combout ),
	.cout(\master_m|Add0~11 ));
// synopsys translate_off
defparam \master_m|Add0~10 .lut_mask = 16'h5A5F;
defparam \master_m|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y21_N11
dffeas \master_m|init_camera:i2c_busy_cnt[5] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[5] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
fiftyfivenm_lcell_comb \master_m|Add0~12 (
// Equation(s):
// \master_m|Add0~12_combout  = (\master_m|init_camera:i2c_busy_cnt[6]~q  & (\master_m|Add0~11  $ (GND))) # (!\master_m|init_camera:i2c_busy_cnt[6]~q  & (!\master_m|Add0~11  & VCC))
// \master_m|Add0~13  = CARRY((\master_m|init_camera:i2c_busy_cnt[6]~q  & !\master_m|Add0~11 ))

	.dataa(\master_m|init_camera:i2c_busy_cnt[6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add0~11 ),
	.combout(\master_m|Add0~12_combout ),
	.cout(\master_m|Add0~13 ));
// synopsys translate_off
defparam \master_m|Add0~12 .lut_mask = 16'hA50A;
defparam \master_m|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y21_N13
dffeas \master_m|init_camera:i2c_busy_cnt[6] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[6] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N14
fiftyfivenm_lcell_comb \master_m|Add0~14 (
// Equation(s):
// \master_m|Add0~14_combout  = (\master_m|init_camera:i2c_busy_cnt[7]~q  & (!\master_m|Add0~13 )) # (!\master_m|init_camera:i2c_busy_cnt[7]~q  & ((\master_m|Add0~13 ) # (GND)))
// \master_m|Add0~15  = CARRY((!\master_m|Add0~13 ) # (!\master_m|init_camera:i2c_busy_cnt[7]~q ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[7]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add0~13 ),
	.combout(\master_m|Add0~14_combout ),
	.cout(\master_m|Add0~15 ));
// synopsys translate_off
defparam \master_m|Add0~14 .lut_mask = 16'h3C3F;
defparam \master_m|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y21_N15
dffeas \master_m|init_camera:i2c_busy_cnt[7] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[7] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
fiftyfivenm_lcell_comb \master_m|Add0~16 (
// Equation(s):
// \master_m|Add0~16_combout  = (\master_m|init_camera:i2c_busy_cnt[8]~q  & (\master_m|Add0~15  $ (GND))) # (!\master_m|init_camera:i2c_busy_cnt[8]~q  & (!\master_m|Add0~15  & VCC))
// \master_m|Add0~17  = CARRY((\master_m|init_camera:i2c_busy_cnt[8]~q  & !\master_m|Add0~15 ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[8]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add0~15 ),
	.combout(\master_m|Add0~16_combout ),
	.cout(\master_m|Add0~17 ));
// synopsys translate_off
defparam \master_m|Add0~16 .lut_mask = 16'hC30C;
defparam \master_m|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y21_N17
dffeas \master_m|init_camera:i2c_busy_cnt[8] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[8] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N18
fiftyfivenm_lcell_comb \master_m|Add0~18 (
// Equation(s):
// \master_m|Add0~18_combout  = (\master_m|init_camera:i2c_busy_cnt[9]~q  & (!\master_m|Add0~17 )) # (!\master_m|init_camera:i2c_busy_cnt[9]~q  & ((\master_m|Add0~17 ) # (GND)))
// \master_m|Add0~19  = CARRY((!\master_m|Add0~17 ) # (!\master_m|init_camera:i2c_busy_cnt[9]~q ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[9]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add0~17 ),
	.combout(\master_m|Add0~18_combout ),
	.cout(\master_m|Add0~19 ));
// synopsys translate_off
defparam \master_m|Add0~18 .lut_mask = 16'h3C3F;
defparam \master_m|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y21_N19
dffeas \master_m|init_camera:i2c_busy_cnt[9] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add0~18_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[9] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
fiftyfivenm_lcell_comb \master_m|Add0~20 (
// Equation(s):
// \master_m|Add0~20_combout  = (\master_m|init_camera:i2c_busy_cnt[10]~q  & (\master_m|Add0~19  $ (GND))) # (!\master_m|init_camera:i2c_busy_cnt[10]~q  & (!\master_m|Add0~19  & VCC))
// \master_m|Add0~21  = CARRY((\master_m|init_camera:i2c_busy_cnt[10]~q  & !\master_m|Add0~19 ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[10]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add0~19 ),
	.combout(\master_m|Add0~20_combout ),
	.cout(\master_m|Add0~21 ));
// synopsys translate_off
defparam \master_m|Add0~20 .lut_mask = 16'hC30C;
defparam \master_m|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y21_N21
dffeas \master_m|init_camera:i2c_busy_cnt[10] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[10] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
fiftyfivenm_lcell_comb \master_m|Add0~22 (
// Equation(s):
// \master_m|Add0~22_combout  = (\master_m|init_camera:i2c_busy_cnt[11]~q  & (!\master_m|Add0~21 )) # (!\master_m|init_camera:i2c_busy_cnt[11]~q  & ((\master_m|Add0~21 ) # (GND)))
// \master_m|Add0~23  = CARRY((!\master_m|Add0~21 ) # (!\master_m|init_camera:i2c_busy_cnt[11]~q ))

	.dataa(\master_m|init_camera:i2c_busy_cnt[11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add0~21 ),
	.combout(\master_m|Add0~22_combout ),
	.cout(\master_m|Add0~23 ));
// synopsys translate_off
defparam \master_m|Add0~22 .lut_mask = 16'h5A5F;
defparam \master_m|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y21_N23
dffeas \master_m|init_camera:i2c_busy_cnt[11] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add0~22_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[11] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
fiftyfivenm_lcell_comb \master_m|Add0~24 (
// Equation(s):
// \master_m|Add0~24_combout  = (\master_m|init_camera:i2c_busy_cnt[12]~q  & (\master_m|Add0~23  $ (GND))) # (!\master_m|init_camera:i2c_busy_cnt[12]~q  & (!\master_m|Add0~23  & VCC))
// \master_m|Add0~25  = CARRY((\master_m|init_camera:i2c_busy_cnt[12]~q  & !\master_m|Add0~23 ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[12]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add0~23 ),
	.combout(\master_m|Add0~24_combout ),
	.cout(\master_m|Add0~25 ));
// synopsys translate_off
defparam \master_m|Add0~24 .lut_mask = 16'hC30C;
defparam \master_m|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y21_N25
dffeas \master_m|init_camera:i2c_busy_cnt[12] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add0~24_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[12] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
fiftyfivenm_lcell_comb \master_m|Add0~26 (
// Equation(s):
// \master_m|Add0~26_combout  = (\master_m|init_camera:i2c_busy_cnt[13]~q  & (!\master_m|Add0~25 )) # (!\master_m|init_camera:i2c_busy_cnt[13]~q  & ((\master_m|Add0~25 ) # (GND)))
// \master_m|Add0~27  = CARRY((!\master_m|Add0~25 ) # (!\master_m|init_camera:i2c_busy_cnt[13]~q ))

	.dataa(\master_m|init_camera:i2c_busy_cnt[13]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add0~25 ),
	.combout(\master_m|Add0~26_combout ),
	.cout(\master_m|Add0~27 ));
// synopsys translate_off
defparam \master_m|Add0~26 .lut_mask = 16'h5A5F;
defparam \master_m|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y21_N27
dffeas \master_m|init_camera:i2c_busy_cnt[13] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add0~26_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[13] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
fiftyfivenm_lcell_comb \master_m|Add0~28 (
// Equation(s):
// \master_m|Add0~28_combout  = (\master_m|init_camera:i2c_busy_cnt[14]~q  & (\master_m|Add0~27  $ (GND))) # (!\master_m|init_camera:i2c_busy_cnt[14]~q  & (!\master_m|Add0~27  & VCC))
// \master_m|Add0~29  = CARRY((\master_m|init_camera:i2c_busy_cnt[14]~q  & !\master_m|Add0~27 ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[14]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add0~27 ),
	.combout(\master_m|Add0~28_combout ),
	.cout(\master_m|Add0~29 ));
// synopsys translate_off
defparam \master_m|Add0~28 .lut_mask = 16'hC30C;
defparam \master_m|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y21_N29
dffeas \master_m|init_camera:i2c_busy_cnt[14] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add0~28_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[14] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
fiftyfivenm_lcell_comb \master_m|Add0~30 (
// Equation(s):
// \master_m|Add0~30_combout  = (\master_m|init_camera:i2c_busy_cnt[15]~q  & (!\master_m|Add0~29 )) # (!\master_m|init_camera:i2c_busy_cnt[15]~q  & ((\master_m|Add0~29 ) # (GND)))
// \master_m|Add0~31  = CARRY((!\master_m|Add0~29 ) # (!\master_m|init_camera:i2c_busy_cnt[15]~q ))

	.dataa(\master_m|init_camera:i2c_busy_cnt[15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add0~29 ),
	.combout(\master_m|Add0~30_combout ),
	.cout(\master_m|Add0~31 ));
// synopsys translate_off
defparam \master_m|Add0~30 .lut_mask = 16'h5A5F;
defparam \master_m|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y21_N31
dffeas \master_m|init_camera:i2c_busy_cnt[15] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add0~30_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[15] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
fiftyfivenm_lcell_comb \master_m|Add0~32 (
// Equation(s):
// \master_m|Add0~32_combout  = (\master_m|init_camera:i2c_busy_cnt[16]~q  & (\master_m|Add0~31  $ (GND))) # (!\master_m|init_camera:i2c_busy_cnt[16]~q  & (!\master_m|Add0~31  & VCC))
// \master_m|Add0~33  = CARRY((\master_m|init_camera:i2c_busy_cnt[16]~q  & !\master_m|Add0~31 ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[16]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add0~31 ),
	.combout(\master_m|Add0~32_combout ),
	.cout(\master_m|Add0~33 ));
// synopsys translate_off
defparam \master_m|Add0~32 .lut_mask = 16'hC30C;
defparam \master_m|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y20_N1
dffeas \master_m|init_camera:i2c_busy_cnt[16] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add0~32_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[16] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
fiftyfivenm_lcell_comb \master_m|Add0~34 (
// Equation(s):
// \master_m|Add0~34_combout  = (\master_m|init_camera:i2c_busy_cnt[17]~q  & (!\master_m|Add0~33 )) # (!\master_m|init_camera:i2c_busy_cnt[17]~q  & ((\master_m|Add0~33 ) # (GND)))
// \master_m|Add0~35  = CARRY((!\master_m|Add0~33 ) # (!\master_m|init_camera:i2c_busy_cnt[17]~q ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[17]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add0~33 ),
	.combout(\master_m|Add0~34_combout ),
	.cout(\master_m|Add0~35 ));
// synopsys translate_off
defparam \master_m|Add0~34 .lut_mask = 16'h3C3F;
defparam \master_m|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y20_N3
dffeas \master_m|init_camera:i2c_busy_cnt[17] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add0~34_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[17] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
fiftyfivenm_lcell_comb \master_m|Add0~36 (
// Equation(s):
// \master_m|Add0~36_combout  = (\master_m|init_camera:i2c_busy_cnt[18]~q  & (\master_m|Add0~35  $ (GND))) # (!\master_m|init_camera:i2c_busy_cnt[18]~q  & (!\master_m|Add0~35  & VCC))
// \master_m|Add0~37  = CARRY((\master_m|init_camera:i2c_busy_cnt[18]~q  & !\master_m|Add0~35 ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[18]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add0~35 ),
	.combout(\master_m|Add0~36_combout ),
	.cout(\master_m|Add0~37 ));
// synopsys translate_off
defparam \master_m|Add0~36 .lut_mask = 16'hC30C;
defparam \master_m|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y20_N5
dffeas \master_m|init_camera:i2c_busy_cnt[18] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add0~36_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[18] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
fiftyfivenm_lcell_comb \master_m|Add0~38 (
// Equation(s):
// \master_m|Add0~38_combout  = (\master_m|init_camera:i2c_busy_cnt[19]~q  & (!\master_m|Add0~37 )) # (!\master_m|init_camera:i2c_busy_cnt[19]~q  & ((\master_m|Add0~37 ) # (GND)))
// \master_m|Add0~39  = CARRY((!\master_m|Add0~37 ) # (!\master_m|init_camera:i2c_busy_cnt[19]~q ))

	.dataa(\master_m|init_camera:i2c_busy_cnt[19]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add0~37 ),
	.combout(\master_m|Add0~38_combout ),
	.cout(\master_m|Add0~39 ));
// synopsys translate_off
defparam \master_m|Add0~38 .lut_mask = 16'h5A5F;
defparam \master_m|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y20_N7
dffeas \master_m|init_camera:i2c_busy_cnt[19] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add0~38_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[19] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
fiftyfivenm_lcell_comb \master_m|Add0~40 (
// Equation(s):
// \master_m|Add0~40_combout  = (\master_m|init_camera:i2c_busy_cnt[20]~q  & (\master_m|Add0~39  $ (GND))) # (!\master_m|init_camera:i2c_busy_cnt[20]~q  & (!\master_m|Add0~39  & VCC))
// \master_m|Add0~41  = CARRY((\master_m|init_camera:i2c_busy_cnt[20]~q  & !\master_m|Add0~39 ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[20]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add0~39 ),
	.combout(\master_m|Add0~40_combout ),
	.cout(\master_m|Add0~41 ));
// synopsys translate_off
defparam \master_m|Add0~40 .lut_mask = 16'hC30C;
defparam \master_m|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y20_N9
dffeas \master_m|init_camera:i2c_busy_cnt[20] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add0~40_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[20] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
fiftyfivenm_lcell_comb \master_m|Add0~42 (
// Equation(s):
// \master_m|Add0~42_combout  = (\master_m|init_camera:i2c_busy_cnt[21]~q  & (!\master_m|Add0~41 )) # (!\master_m|init_camera:i2c_busy_cnt[21]~q  & ((\master_m|Add0~41 ) # (GND)))
// \master_m|Add0~43  = CARRY((!\master_m|Add0~41 ) # (!\master_m|init_camera:i2c_busy_cnt[21]~q ))

	.dataa(\master_m|init_camera:i2c_busy_cnt[21]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add0~41 ),
	.combout(\master_m|Add0~42_combout ),
	.cout(\master_m|Add0~43 ));
// synopsys translate_off
defparam \master_m|Add0~42 .lut_mask = 16'h5A5F;
defparam \master_m|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y20_N11
dffeas \master_m|init_camera:i2c_busy_cnt[21] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add0~42_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[21] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
fiftyfivenm_lcell_comb \master_m|Add0~44 (
// Equation(s):
// \master_m|Add0~44_combout  = (\master_m|init_camera:i2c_busy_cnt[22]~q  & (\master_m|Add0~43  $ (GND))) # (!\master_m|init_camera:i2c_busy_cnt[22]~q  & (!\master_m|Add0~43  & VCC))
// \master_m|Add0~45  = CARRY((\master_m|init_camera:i2c_busy_cnt[22]~q  & !\master_m|Add0~43 ))

	.dataa(\master_m|init_camera:i2c_busy_cnt[22]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add0~43 ),
	.combout(\master_m|Add0~44_combout ),
	.cout(\master_m|Add0~45 ));
// synopsys translate_off
defparam \master_m|Add0~44 .lut_mask = 16'hA50A;
defparam \master_m|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y20_N13
dffeas \master_m|init_camera:i2c_busy_cnt[22] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add0~44_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[22] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
fiftyfivenm_lcell_comb \master_m|Add0~46 (
// Equation(s):
// \master_m|Add0~46_combout  = (\master_m|init_camera:i2c_busy_cnt[23]~q  & (!\master_m|Add0~45 )) # (!\master_m|init_camera:i2c_busy_cnt[23]~q  & ((\master_m|Add0~45 ) # (GND)))
// \master_m|Add0~47  = CARRY((!\master_m|Add0~45 ) # (!\master_m|init_camera:i2c_busy_cnt[23]~q ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[23]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add0~45 ),
	.combout(\master_m|Add0~46_combout ),
	.cout(\master_m|Add0~47 ));
// synopsys translate_off
defparam \master_m|Add0~46 .lut_mask = 16'h3C3F;
defparam \master_m|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y20_N15
dffeas \master_m|init_camera:i2c_busy_cnt[23] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add0~46_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[23] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
fiftyfivenm_lcell_comb \master_m|Add0~48 (
// Equation(s):
// \master_m|Add0~48_combout  = (\master_m|init_camera:i2c_busy_cnt[24]~q  & (\master_m|Add0~47  $ (GND))) # (!\master_m|init_camera:i2c_busy_cnt[24]~q  & (!\master_m|Add0~47  & VCC))
// \master_m|Add0~49  = CARRY((\master_m|init_camera:i2c_busy_cnt[24]~q  & !\master_m|Add0~47 ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[24]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add0~47 ),
	.combout(\master_m|Add0~48_combout ),
	.cout(\master_m|Add0~49 ));
// synopsys translate_off
defparam \master_m|Add0~48 .lut_mask = 16'hC30C;
defparam \master_m|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y20_N17
dffeas \master_m|init_camera:i2c_busy_cnt[24] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add0~48_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[24] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
fiftyfivenm_lcell_comb \master_m|Add0~50 (
// Equation(s):
// \master_m|Add0~50_combout  = (\master_m|init_camera:i2c_busy_cnt[25]~q  & (!\master_m|Add0~49 )) # (!\master_m|init_camera:i2c_busy_cnt[25]~q  & ((\master_m|Add0~49 ) # (GND)))
// \master_m|Add0~51  = CARRY((!\master_m|Add0~49 ) # (!\master_m|init_camera:i2c_busy_cnt[25]~q ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[25]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add0~49 ),
	.combout(\master_m|Add0~50_combout ),
	.cout(\master_m|Add0~51 ));
// synopsys translate_off
defparam \master_m|Add0~50 .lut_mask = 16'h3C3F;
defparam \master_m|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y20_N19
dffeas \master_m|init_camera:i2c_busy_cnt[25] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add0~50_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[25] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
fiftyfivenm_lcell_comb \master_m|Add0~52 (
// Equation(s):
// \master_m|Add0~52_combout  = (\master_m|init_camera:i2c_busy_cnt[26]~q  & (\master_m|Add0~51  $ (GND))) # (!\master_m|init_camera:i2c_busy_cnt[26]~q  & (!\master_m|Add0~51  & VCC))
// \master_m|Add0~53  = CARRY((\master_m|init_camera:i2c_busy_cnt[26]~q  & !\master_m|Add0~51 ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[26]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add0~51 ),
	.combout(\master_m|Add0~52_combout ),
	.cout(\master_m|Add0~53 ));
// synopsys translate_off
defparam \master_m|Add0~52 .lut_mask = 16'hC30C;
defparam \master_m|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y20_N21
dffeas \master_m|init_camera:i2c_busy_cnt[26] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add0~52_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[26] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
fiftyfivenm_lcell_comb \master_m|Add0~54 (
// Equation(s):
// \master_m|Add0~54_combout  = (\master_m|init_camera:i2c_busy_cnt[27]~q  & (!\master_m|Add0~53 )) # (!\master_m|init_camera:i2c_busy_cnt[27]~q  & ((\master_m|Add0~53 ) # (GND)))
// \master_m|Add0~55  = CARRY((!\master_m|Add0~53 ) # (!\master_m|init_camera:i2c_busy_cnt[27]~q ))

	.dataa(\master_m|init_camera:i2c_busy_cnt[27]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add0~53 ),
	.combout(\master_m|Add0~54_combout ),
	.cout(\master_m|Add0~55 ));
// synopsys translate_off
defparam \master_m|Add0~54 .lut_mask = 16'h5A5F;
defparam \master_m|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y20_N23
dffeas \master_m|init_camera:i2c_busy_cnt[27] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add0~54_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[27] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
fiftyfivenm_lcell_comb \master_m|Add0~56 (
// Equation(s):
// \master_m|Add0~56_combout  = (\master_m|init_camera:i2c_busy_cnt[28]~q  & (\master_m|Add0~55  $ (GND))) # (!\master_m|init_camera:i2c_busy_cnt[28]~q  & (!\master_m|Add0~55  & VCC))
// \master_m|Add0~57  = CARRY((\master_m|init_camera:i2c_busy_cnt[28]~q  & !\master_m|Add0~55 ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[28]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add0~55 ),
	.combout(\master_m|Add0~56_combout ),
	.cout(\master_m|Add0~57 ));
// synopsys translate_off
defparam \master_m|Add0~56 .lut_mask = 16'hC30C;
defparam \master_m|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y20_N25
dffeas \master_m|init_camera:i2c_busy_cnt[28] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add0~56_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[28] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
fiftyfivenm_lcell_comb \master_m|Add0~58 (
// Equation(s):
// \master_m|Add0~58_combout  = (\master_m|init_camera:i2c_busy_cnt[29]~q  & (!\master_m|Add0~57 )) # (!\master_m|init_camera:i2c_busy_cnt[29]~q  & ((\master_m|Add0~57 ) # (GND)))
// \master_m|Add0~59  = CARRY((!\master_m|Add0~57 ) # (!\master_m|init_camera:i2c_busy_cnt[29]~q ))

	.dataa(\master_m|init_camera:i2c_busy_cnt[29]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add0~57 ),
	.combout(\master_m|Add0~58_combout ),
	.cout(\master_m|Add0~59 ));
// synopsys translate_off
defparam \master_m|Add0~58 .lut_mask = 16'h5A5F;
defparam \master_m|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y20_N31
dffeas \master_m|init_camera:i2c_busy_cnt[31] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add0~62_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[31] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
fiftyfivenm_lcell_comb \master_m|Add0~60 (
// Equation(s):
// \master_m|Add0~60_combout  = (\master_m|init_camera:i2c_busy_cnt[30]~q  & (\master_m|Add0~59  $ (GND))) # (!\master_m|init_camera:i2c_busy_cnt[30]~q  & (!\master_m|Add0~59  & VCC))
// \master_m|Add0~61  = CARRY((\master_m|init_camera:i2c_busy_cnt[30]~q  & !\master_m|Add0~59 ))

	.dataa(gnd),
	.datab(\master_m|init_camera:i2c_busy_cnt[30]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\master_m|Add0~59 ),
	.combout(\master_m|Add0~60_combout ),
	.cout(\master_m|Add0~61 ));
// synopsys translate_off
defparam \master_m|Add0~60 .lut_mask = 16'hC30C;
defparam \master_m|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X27_Y20_N29
dffeas \master_m|init_camera:i2c_busy_cnt[30] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Add0~60_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[30] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
fiftyfivenm_lcell_comb \master_m|Add0~62 (
// Equation(s):
// \master_m|Add0~62_combout  = \master_m|init_camera:i2c_busy_cnt[31]~q  $ (\master_m|Add0~61 )

	.dataa(\master_m|init_camera:i2c_busy_cnt[31]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\master_m|Add0~61 ),
	.combout(\master_m|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Add0~62 .lut_mask = 16'h5A5A;
defparam \master_m|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N8
fiftyfivenm_lcell_comb \master_m|Equal0~5 (
// Equation(s):
// \master_m|Equal0~5_combout  = (!\master_m|Add0~42_combout  & (!\master_m|Add0~38_combout  & (!\master_m|Add0~36_combout  & !\master_m|Add0~40_combout )))

	.dataa(\master_m|Add0~42_combout ),
	.datab(\master_m|Add0~38_combout ),
	.datac(\master_m|Add0~36_combout ),
	.datad(\master_m|Add0~40_combout ),
	.cin(gnd),
	.combout(\master_m|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Equal0~5 .lut_mask = 16'h0001;
defparam \master_m|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N26
fiftyfivenm_lcell_comb \master_m|Equal0~0 (
// Equation(s):
// \master_m|Equal0~0_combout  = (!\master_m|Add0~6_combout  & (!\master_m|Add0~8_combout  & (!\master_m|Add0~4_combout  & !\master_m|Add0~10_combout )))

	.dataa(\master_m|Add0~6_combout ),
	.datab(\master_m|Add0~8_combout ),
	.datac(\master_m|Add0~4_combout ),
	.datad(\master_m|Add0~10_combout ),
	.cin(gnd),
	.combout(\master_m|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Equal0~0 .lut_mask = 16'h0001;
defparam \master_m|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N4
fiftyfivenm_lcell_comb \master_m|Equal0~1 (
// Equation(s):
// \master_m|Equal0~1_combout  = (!\master_m|Add0~14_combout  & (!\master_m|Add0~12_combout  & (!\master_m|Add0~16_combout  & !\master_m|Add0~18_combout )))

	.dataa(\master_m|Add0~14_combout ),
	.datab(\master_m|Add0~12_combout ),
	.datac(\master_m|Add0~16_combout ),
	.datad(\master_m|Add0~18_combout ),
	.cin(gnd),
	.combout(\master_m|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Equal0~1 .lut_mask = 16'h0001;
defparam \master_m|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N30
fiftyfivenm_lcell_comb \master_m|Equal0~2 (
// Equation(s):
// \master_m|Equal0~2_combout  = (!\master_m|Add0~26_combout  & (!\master_m|Add0~22_combout  & (!\master_m|Add0~20_combout  & !\master_m|Add0~24_combout )))

	.dataa(\master_m|Add0~26_combout ),
	.datab(\master_m|Add0~22_combout ),
	.datac(\master_m|Add0~20_combout ),
	.datad(\master_m|Add0~24_combout ),
	.cin(gnd),
	.combout(\master_m|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Equal0~2 .lut_mask = 16'h0001;
defparam \master_m|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N16
fiftyfivenm_lcell_comb \master_m|Equal0~3 (
// Equation(s):
// \master_m|Equal0~3_combout  = (!\master_m|Add0~28_combout  & (!\master_m|Add0~30_combout  & (!\master_m|Add0~34_combout  & !\master_m|Add0~32_combout )))

	.dataa(\master_m|Add0~28_combout ),
	.datab(\master_m|Add0~30_combout ),
	.datac(\master_m|Add0~34_combout ),
	.datad(\master_m|Add0~32_combout ),
	.cin(gnd),
	.combout(\master_m|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Equal0~3 .lut_mask = 16'h0001;
defparam \master_m|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N6
fiftyfivenm_lcell_comb \master_m|Equal0~4 (
// Equation(s):
// \master_m|Equal0~4_combout  = (\master_m|Equal0~0_combout  & (\master_m|Equal0~1_combout  & (\master_m|Equal0~2_combout  & \master_m|Equal0~3_combout )))

	.dataa(\master_m|Equal0~0_combout ),
	.datab(\master_m|Equal0~1_combout ),
	.datac(\master_m|Equal0~2_combout ),
	.datad(\master_m|Equal0~3_combout ),
	.cin(gnd),
	.combout(\master_m|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Equal0~4 .lut_mask = 16'h8000;
defparam \master_m|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N2
fiftyfivenm_lcell_comb \master_m|Equal0~6 (
// Equation(s):
// \master_m|Equal0~6_combout  = (!\master_m|Add0~46_combout  & (!\master_m|Add0~44_combout  & (\master_m|Equal0~5_combout  & \master_m|Equal0~4_combout )))

	.dataa(\master_m|Add0~46_combout ),
	.datab(\master_m|Add0~44_combout ),
	.datac(\master_m|Equal0~5_combout ),
	.datad(\master_m|Equal0~4_combout ),
	.cin(gnd),
	.combout(\master_m|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Equal0~6 .lut_mask = 16'h1000;
defparam \master_m|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N28
fiftyfivenm_lcell_comb \master_m|Equal0~7 (
// Equation(s):
// \master_m|Equal0~7_combout  = (!\master_m|Add0~48_combout  & (!\master_m|Add0~52_combout  & (!\master_m|Add0~50_combout  & \master_m|Equal0~6_combout )))

	.dataa(\master_m|Add0~48_combout ),
	.datab(\master_m|Add0~52_combout ),
	.datac(\master_m|Add0~50_combout ),
	.datad(\master_m|Equal0~6_combout ),
	.cin(gnd),
	.combout(\master_m|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Equal0~7 .lut_mask = 16'h0100;
defparam \master_m|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N18
fiftyfivenm_lcell_comb \master_m|Equal0~8 (
// Equation(s):
// \master_m|Equal0~8_combout  = (!\master_m|Add0~56_combout  & (!\master_m|Add0~54_combout  & \master_m|Equal0~7_combout ))

	.dataa(gnd),
	.datab(\master_m|Add0~56_combout ),
	.datac(\master_m|Add0~54_combout ),
	.datad(\master_m|Equal0~7_combout ),
	.cin(gnd),
	.combout(\master_m|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Equal0~8 .lut_mask = 16'h0300;
defparam \master_m|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N12
fiftyfivenm_lcell_comb \master_m|Equal0~9 (
// Equation(s):
// \master_m|Equal0~9_combout  = (!\master_m|Add0~58_combout  & (!\master_m|Add0~62_combout  & (!\master_m|Add0~60_combout  & \master_m|Equal0~8_combout )))

	.dataa(\master_m|Add0~58_combout ),
	.datab(\master_m|Add0~62_combout ),
	.datac(\master_m|Add0~60_combout ),
	.datad(\master_m|Equal0~8_combout ),
	.cin(gnd),
	.combout(\master_m|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Equal0~9 .lut_mask = 16'h0100;
defparam \master_m|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N10
fiftyfivenm_lcell_comb \master_m|i2c_busy_cnt~0 (
// Equation(s):
// \master_m|i2c_busy_cnt~0_combout  = (\master_m|Add0~2_combout  & ((\i2c_master_0|busy~q ) # ((\master_m|Add0~0_combout ) # (!\master_m|Equal0~9_combout ))))

	.dataa(\i2c_master_0|busy~q ),
	.datab(\master_m|Add0~2_combout ),
	.datac(\master_m|Add0~0_combout ),
	.datad(\master_m|Equal0~9_combout ),
	.cin(gnd),
	.combout(\master_m|i2c_busy_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|i2c_busy_cnt~0 .lut_mask = 16'hC8CC;
defparam \master_m|i2c_busy_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N11
dffeas \master_m|init_camera:i2c_busy_cnt[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|i2c_busy_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|init_camera:i2c_busy_cnt[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|init_camera:i2c_busy_cnt[1] .is_wysiwyg = "true";
defparam \master_m|init_camera:i2c_busy_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
fiftyfivenm_lcell_comb \master_m|cam_ready~1 (
// Equation(s):
// \master_m|cam_ready~1_combout  = (\master_m|cam_ready~q ) # ((\master_m|cam_ready~0_combout  & (\master_m|Add0~2_combout  & \master_m|Equal0~9_combout )))

	.dataa(\master_m|cam_ready~0_combout ),
	.datab(\master_m|Add0~2_combout ),
	.datac(\master_m|cam_ready~q ),
	.datad(\master_m|Equal0~9_combout ),
	.cin(gnd),
	.combout(\master_m|cam_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|cam_ready~1 .lut_mask = 16'hF8F0;
defparam \master_m|cam_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N21
dffeas \master_m|cam_ready (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|cam_ready~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|cam_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|cam_ready .is_wysiwyg = "true";
defparam \master_m|cam_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N6
fiftyfivenm_lcell_comb \master_m|i2c_bsy_prev~0 (
// Equation(s):
// \master_m|i2c_bsy_prev~0_combout  = (\reset_n~input_o  & !\master_m|cam_ready~q )

	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\master_m|cam_ready~q ),
	.cin(gnd),
	.combout(\master_m|i2c_bsy_prev~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|i2c_bsy_prev~0 .lut_mask = 16'h00AA;
defparam \master_m|i2c_bsy_prev~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N21
dffeas \master_m|i2c_bsy_prev (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\i2c_master_0|busy~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\master_m|i2c_bsy_prev~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|i2c_bsy_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|i2c_bsy_prev .is_wysiwyg = "true";
defparam \master_m|i2c_bsy_prev .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N20
fiftyfivenm_lcell_comb \master_m|init_camera~0 (
// Equation(s):
// \master_m|init_camera~0_combout  = (\i2c_master_0|busy~q  & !\master_m|i2c_bsy_prev~q )

	.dataa(\i2c_master_0|busy~q ),
	.datab(gnd),
	.datac(\master_m|i2c_bsy_prev~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\master_m|init_camera~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|init_camera~0 .lut_mask = 16'h0A0A;
defparam \master_m|init_camera~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N0
fiftyfivenm_lcell_comb \master_m|Selector0~0 (
// Equation(s):
// \master_m|Selector0~0_combout  = (\master_m|Equal0~9_combout  & (((\master_m|Add0~0_combout  & \master_m|i2c_ena~q )) # (!\master_m|Add0~2_combout ))) # (!\master_m|Equal0~9_combout  & (((\master_m|i2c_ena~q ))))

	.dataa(\master_m|Add0~0_combout ),
	.datab(\master_m|Add0~2_combout ),
	.datac(\master_m|i2c_ena~q ),
	.datad(\master_m|Equal0~9_combout ),
	.cin(gnd),
	.combout(\master_m|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Selector0~0 .lut_mask = 16'hB3F0;
defparam \master_m|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N1
dffeas \master_m|i2c_ena (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\master_m|cam_ready~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|i2c_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|i2c_ena .is_wysiwyg = "true";
defparam \master_m|i2c_ena .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N14
fiftyfivenm_lcell_comb \i2c_master_0|Selector17~0 (
// Equation(s):
// \i2c_master_0|Selector17~0_combout  = (!\i2c_master_0|state.stop~q  & ((\i2c_master_0|state.ready~q ) # (\master_m|i2c_ena~q )))

	.dataa(\i2c_master_0|state.stop~q ),
	.datab(gnd),
	.datac(\i2c_master_0|state.ready~q ),
	.datad(\master_m|i2c_ena~q ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector17~0 .lut_mask = 16'h5550;
defparam \i2c_master_0|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N15
dffeas \i2c_master_0|state.ready (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_0|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|state.ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|state.ready .is_wysiwyg = "true";
defparam \i2c_master_0|state.ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N8
fiftyfivenm_lcell_comb \i2c_master_0|Selector18~0 (
// Equation(s):
// \i2c_master_0|Selector18~0_combout  = (!\i2c_master_0|state.ready~q  & \master_m|i2c_ena~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_master_0|state.ready~q ),
	.datad(\master_m|i2c_ena~q ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector18~0 .lut_mask = 16'h0F00;
defparam \i2c_master_0|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N9
dffeas \i2c_master_0|state.start (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_0|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|state.start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|state.start .is_wysiwyg = "true";
defparam \i2c_master_0|state.start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N12
fiftyfivenm_lcell_comb \i2c_master_0|Selector19~0 (
// Equation(s):
// \i2c_master_0|Selector19~0_combout  = (\i2c_master_0|state.start~q ) # ((\i2c_master_0|state.command~q  & !\i2c_master_0|Equal1~0_combout ))

	.dataa(\i2c_master_0|state.start~q ),
	.datab(gnd),
	.datac(\i2c_master_0|state.command~q ),
	.datad(\i2c_master_0|Equal1~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector19~0 .lut_mask = 16'hAAFA;
defparam \i2c_master_0|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N13
dffeas \i2c_master_0|state.command (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_0|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|state.command~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|state.command .is_wysiwyg = "true";
defparam \i2c_master_0|state.command .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N26
fiftyfivenm_lcell_comb \i2c_master_0|state~15 (
// Equation(s):
// \i2c_master_0|state~15_combout  = (\i2c_master_0|state.command~q  & (\i2c_master_0|bit_cnt [1] & (\i2c_master_0|bit_cnt [0] & \i2c_master_0|bit_cnt [2])))

	.dataa(\i2c_master_0|state.command~q ),
	.datab(\i2c_master_0|bit_cnt [1]),
	.datac(\i2c_master_0|bit_cnt [0]),
	.datad(\i2c_master_0|bit_cnt [2]),
	.cin(gnd),
	.combout(\i2c_master_0|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|state~15 .lut_mask = 16'h8000;
defparam \i2c_master_0|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N27
dffeas \i2c_master_0|state.slv_ack1 (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|state~15_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_0|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|state.slv_ack1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|state.slv_ack1 .is_wysiwyg = "true";
defparam \i2c_master_0|state.slv_ack1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N24
fiftyfivenm_lcell_comb \i2c_master_0|state~13 (
// Equation(s):
// \i2c_master_0|state~13_combout  = (\i2c_master_0|bit_cnt [2] & (\i2c_master_0|bit_cnt [1] & (\i2c_master_0|state.wr~q  & \i2c_master_0|bit_cnt [0])))

	.dataa(\i2c_master_0|bit_cnt [2]),
	.datab(\i2c_master_0|bit_cnt [1]),
	.datac(\i2c_master_0|state.wr~q ),
	.datad(\i2c_master_0|bit_cnt [0]),
	.cin(gnd),
	.combout(\i2c_master_0|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|state~13 .lut_mask = 16'h8000;
defparam \i2c_master_0|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N25
dffeas \i2c_master_0|state.slv_ack2 (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|state~13_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_0|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|state.slv_ack2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|state.slv_ack2 .is_wysiwyg = "true";
defparam \i2c_master_0|state.slv_ack2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N18
fiftyfivenm_lcell_comb \i2c_master_0|Selector20~0 (
// Equation(s):
// \i2c_master_0|Selector20~0_combout  = (\master_m|i2c_ena~q  & \i2c_master_0|state.slv_ack2~q )

	.dataa(\master_m|i2c_ena~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\i2c_master_0|state.slv_ack2~q ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector20~0 .lut_mask = 16'hAA00;
defparam \i2c_master_0|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N0
fiftyfivenm_lcell_comb \i2c_master_0|Selector20~1 (
// Equation(s):
// \i2c_master_0|Selector20~1_combout  = (\i2c_master_0|state.slv_ack1~q ) # ((\i2c_master_0|Selector20~0_combout ) # ((!\i2c_master_0|Equal1~0_combout  & \i2c_master_0|state.wr~q )))

	.dataa(\i2c_master_0|state.slv_ack1~q ),
	.datab(\i2c_master_0|Equal1~0_combout ),
	.datac(\i2c_master_0|state.wr~q ),
	.datad(\i2c_master_0|Selector20~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector20~1 .lut_mask = 16'hFFBA;
defparam \i2c_master_0|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N1
dffeas \i2c_master_0|state.wr (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|Selector20~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_0|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|state.wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|state.wr .is_wysiwyg = "true";
defparam \i2c_master_0|state.wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N22
fiftyfivenm_lcell_comb \i2c_master_0|bit_cnt[2]~0 (
// Equation(s):
// \i2c_master_0|bit_cnt[2]~0_combout  = (\i2c_master_0|process_1~0_combout  & ((\i2c_master_0|state.wr~q ) # ((\i2c_master_0|state.rd~q ) # (\i2c_master_0|state.command~q ))))

	.dataa(\i2c_master_0|process_1~0_combout ),
	.datab(\i2c_master_0|state.wr~q ),
	.datac(\i2c_master_0|state.rd~q ),
	.datad(\i2c_master_0|state.command~q ),
	.cin(gnd),
	.combout(\i2c_master_0|bit_cnt[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|bit_cnt[2]~0 .lut_mask = 16'hAAA8;
defparam \i2c_master_0|bit_cnt[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N29
dffeas \i2c_master_0|bit_cnt[0] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|bit_cnt[0]~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_0|bit_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|bit_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|bit_cnt[0] .is_wysiwyg = "true";
defparam \i2c_master_0|bit_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N14
fiftyfivenm_lcell_comb \i2c_master_0|Add1~0 (
// Equation(s):
// \i2c_master_0|Add1~0_combout  = \i2c_master_0|bit_cnt [2] $ (((\i2c_master_0|bit_cnt [0] & \i2c_master_0|bit_cnt [1])))

	.dataa(\i2c_master_0|bit_cnt [0]),
	.datab(gnd),
	.datac(\i2c_master_0|bit_cnt [2]),
	.datad(\i2c_master_0|bit_cnt [1]),
	.cin(gnd),
	.combout(\i2c_master_0|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Add1~0 .lut_mask = 16'h5AF0;
defparam \i2c_master_0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N15
dffeas \i2c_master_0|bit_cnt[2] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|Add1~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_0|bit_cnt[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|bit_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|bit_cnt[2] .is_wysiwyg = "true";
defparam \i2c_master_0|bit_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N6
fiftyfivenm_lcell_comb \i2c_master_0|state~14 (
// Equation(s):
// \i2c_master_0|state~14_combout  = (\i2c_master_0|bit_cnt [2] & (\i2c_master_0|bit_cnt [1] & (\i2c_master_0|state.rd~q  & \i2c_master_0|bit_cnt [0])))

	.dataa(\i2c_master_0|bit_cnt [2]),
	.datab(\i2c_master_0|bit_cnt [1]),
	.datac(\i2c_master_0|state.rd~q ),
	.datad(\i2c_master_0|bit_cnt [0]),
	.cin(gnd),
	.combout(\i2c_master_0|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|state~14 .lut_mask = 16'h8000;
defparam \i2c_master_0|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N7
dffeas \i2c_master_0|state.mstr_ack (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|state~14_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_0|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|state.mstr_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|state.mstr_ack .is_wysiwyg = "true";
defparam \i2c_master_0|state.mstr_ack .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
fiftyfivenm_lcell_comb \i2c_master_0|Selector22~0 (
// Equation(s):
// \i2c_master_0|Selector22~0_combout  = (!\master_m|i2c_ena~q  & ((\i2c_master_0|state.mstr_ack~q ) # (\i2c_master_0|state.slv_ack2~q )))

	.dataa(\i2c_master_0|state.mstr_ack~q ),
	.datab(\i2c_master_0|state.slv_ack2~q ),
	.datac(gnd),
	.datad(\master_m|i2c_ena~q ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector22~0 .lut_mask = 16'h00EE;
defparam \i2c_master_0|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N19
dffeas \i2c_master_0|state.stop (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\i2c_master_0|Selector22~0_combout ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_master_0|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|state.stop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|state.stop .is_wysiwyg = "true";
defparam \i2c_master_0|state.stop .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N4
fiftyfivenm_lcell_comb \i2c_master_0|Selector23~12 (
// Equation(s):
// \i2c_master_0|Selector23~12_combout  = (\i2c_master_0|state.mstr_ack~q ) # (((!\master_m|i2c_ena~q  & \i2c_master_0|state.slv_ack2~q )) # (!\i2c_master_0|state.ready~q ))

	.dataa(\i2c_master_0|state.mstr_ack~q ),
	.datab(\i2c_master_0|state.ready~q ),
	.datac(\master_m|i2c_ena~q ),
	.datad(\i2c_master_0|state.slv_ack2~q ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector23~12_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector23~12 .lut_mask = 16'hBFBB;
defparam \i2c_master_0|Selector23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N10
fiftyfivenm_lcell_comb \i2c_master_0|Selector23~13 (
// Equation(s):
// \i2c_master_0|Selector23~13_combout  = (\i2c_master_0|state.stop~q ) # ((\i2c_master_0|Selector23~12_combout ) # ((\i2c_master_0|state.rd~q  & !\i2c_master_0|Equal1~0_combout )))

	.dataa(\i2c_master_0|state.stop~q ),
	.datab(\i2c_master_0|Selector23~12_combout ),
	.datac(\i2c_master_0|state.rd~q ),
	.datad(\i2c_master_0|Equal1~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector23~13_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector23~13 .lut_mask = 16'hEEFE;
defparam \i2c_master_0|Selector23~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N24
fiftyfivenm_lcell_comb \master_m|Selector4~0 (
// Equation(s):
// \master_m|Selector4~0_combout  = (\master_m|Add0~2_combout  & (((\master_m|i2c_wr [1])))) # (!\master_m|Add0~2_combout  & ((\master_m|Equal0~9_combout  & (!\master_m|Add0~0_combout )) # (!\master_m|Equal0~9_combout  & ((\master_m|i2c_wr [1])))))

	.dataa(\master_m|Add0~0_combout ),
	.datab(\master_m|Add0~2_combout ),
	.datac(\master_m|i2c_wr [1]),
	.datad(\master_m|Equal0~9_combout ),
	.cin(gnd),
	.combout(\master_m|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Selector4~0 .lut_mask = 16'hD1F0;
defparam \master_m|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N25
dffeas \master_m|i2c_wr[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_m|i2c_bsy_prev~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|i2c_wr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|i2c_wr[1] .is_wysiwyg = "true";
defparam \master_m|i2c_wr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
fiftyfivenm_lcell_comb \i2c_master_0|data_tx[1]~2 (
// Equation(s):
// \i2c_master_0|data_tx[1]~2_combout  = (\reset_n~input_o  & (((\i2c_master_0|state.slv_ack2~q ) # (\i2c_master_0|state.mstr_ack~q )) # (!\i2c_master_0|state.ready~q )))

	.dataa(\i2c_master_0|state.ready~q ),
	.datab(\i2c_master_0|state.slv_ack2~q ),
	.datac(\reset_n~input_o ),
	.datad(\i2c_master_0|state.mstr_ack~q ),
	.cin(gnd),
	.combout(\i2c_master_0|data_tx[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|data_tx[1]~2 .lut_mask = 16'hF0D0;
defparam \i2c_master_0|data_tx[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
fiftyfivenm_lcell_comb \i2c_master_0|data_tx[1]~3 (
// Equation(s):
// \i2c_master_0|data_tx[1]~3_combout  = (\i2c_master_0|data_clk~q  & (!\i2c_master_0|data_clk_prev~q  & (\i2c_master_0|data_tx[1]~2_combout  & \master_m|i2c_ena~q )))

	.dataa(\i2c_master_0|data_clk~q ),
	.datab(\i2c_master_0|data_clk_prev~q ),
	.datac(\i2c_master_0|data_tx[1]~2_combout ),
	.datad(\master_m|i2c_ena~q ),
	.cin(gnd),
	.combout(\i2c_master_0|data_tx[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|data_tx[1]~3 .lut_mask = 16'h2000;
defparam \i2c_master_0|data_tx[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N27
dffeas \i2c_master_0|data_tx[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\master_m|i2c_wr [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_master_0|data_tx[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|data_tx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|data_tx[1] .is_wysiwyg = "true";
defparam \i2c_master_0|data_tx[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N4
fiftyfivenm_lcell_comb \i2c_master_0|Selector23~4 (
// Equation(s):
// \i2c_master_0|Selector23~4_combout  = (\i2c_master_0|bit_cnt [0] & (\i2c_master_0|bit_cnt [2] & (\i2c_master_0|data_tx [1] & !\i2c_master_0|bit_cnt [1])))

	.dataa(\i2c_master_0|bit_cnt [0]),
	.datab(\i2c_master_0|bit_cnt [2]),
	.datac(\i2c_master_0|data_tx [1]),
	.datad(\i2c_master_0|bit_cnt [1]),
	.cin(gnd),
	.combout(\i2c_master_0|Selector23~4_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector23~4 .lut_mask = 16'h0080;
defparam \i2c_master_0|Selector23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N22
fiftyfivenm_lcell_comb \master_m|Selector3~0 (
// Equation(s):
// \master_m|Selector3~0_combout  = (\master_m|Add0~2_combout  & (((\master_m|i2c_wr [4])))) # (!\master_m|Add0~2_combout  & ((\master_m|Equal0~9_combout  & (\master_m|Add0~0_combout )) # (!\master_m|Equal0~9_combout  & ((\master_m|i2c_wr [4])))))

	.dataa(\master_m|Add0~0_combout ),
	.datab(\master_m|Add0~2_combout ),
	.datac(\master_m|i2c_wr [4]),
	.datad(\master_m|Equal0~9_combout ),
	.cin(gnd),
	.combout(\master_m|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|Selector3~0 .lut_mask = 16'hE2F0;
defparam \master_m|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N23
dffeas \master_m|i2c_wr[4] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\master_m|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\master_m|i2c_bsy_prev~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|i2c_wr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|i2c_wr[4] .is_wysiwyg = "true";
defparam \master_m|i2c_wr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N13
dffeas \i2c_master_0|data_tx[4] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\master_m|i2c_wr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i2c_master_0|data_tx[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|data_tx [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|data_tx[4] .is_wysiwyg = "true";
defparam \i2c_master_0|data_tx[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N26
fiftyfivenm_lcell_comb \i2c_master_0|Selector23~5 (
// Equation(s):
// \i2c_master_0|Selector23~5_combout  = (\i2c_master_0|bit_cnt [0] & ((\i2c_master_0|data_tx [4]) # ((\i2c_master_0|bit_cnt [1])))) # (!\i2c_master_0|bit_cnt [0] & ((\i2c_master_0|bit_cnt [1] & (\i2c_master_0|data_tx [4])) # (!\i2c_master_0|bit_cnt [1] & 
// ((\i2c_master_0|data_tx [1])))))

	.dataa(\i2c_master_0|bit_cnt [0]),
	.datab(\i2c_master_0|data_tx [4]),
	.datac(\i2c_master_0|data_tx [1]),
	.datad(\i2c_master_0|bit_cnt [1]),
	.cin(gnd),
	.combout(\i2c_master_0|Selector23~5_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector23~5 .lut_mask = 16'hEED8;
defparam \i2c_master_0|Selector23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
fiftyfivenm_lcell_comb \i2c_master_0|Selector23~6 (
// Equation(s):
// \i2c_master_0|Selector23~6_combout  = (\i2c_master_0|state.wr~q  & ((\i2c_master_0|Selector23~4_combout ) # ((!\i2c_master_0|Add1~0_combout  & \i2c_master_0|Selector23~5_combout ))))

	.dataa(\i2c_master_0|Add1~0_combout ),
	.datab(\i2c_master_0|Selector23~4_combout ),
	.datac(\i2c_master_0|state.wr~q ),
	.datad(\i2c_master_0|Selector23~5_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector23~6_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector23~6 .lut_mask = 16'hD0C0;
defparam \i2c_master_0|Selector23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N8
fiftyfivenm_lcell_comb \i2c_master_0|Selector23~10 (
// Equation(s):
// \i2c_master_0|Selector23~10_combout  = (\i2c_master_0|state.command~q ) # ((\i2c_master_0|state.wr~q ) # ((\i2c_master_0|state.rd~q  & !\master_m|i2c_ena~q )))

	.dataa(\i2c_master_0|state.rd~q ),
	.datab(\i2c_master_0|state.command~q ),
	.datac(\i2c_master_0|state.wr~q ),
	.datad(\master_m|i2c_ena~q ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector23~10_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector23~10 .lut_mask = 16'hFCFE;
defparam \i2c_master_0|Selector23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N16
fiftyfivenm_lcell_comb \i2c_master_0|Selector23~7 (
// Equation(s):
// \i2c_master_0|Selector23~7_combout  = (\i2c_master_0|bit_cnt [2] & (!\i2c_master_0|bit_cnt [0] & \i2c_master_0|bit_cnt [1])) # (!\i2c_master_0|bit_cnt [2] & ((!\i2c_master_0|bit_cnt [1])))

	.dataa(\i2c_master_0|bit_cnt [0]),
	.datab(gnd),
	.datac(\i2c_master_0|bit_cnt [2]),
	.datad(\i2c_master_0|bit_cnt [1]),
	.cin(gnd),
	.combout(\i2c_master_0|Selector23~7_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector23~7 .lut_mask = 16'h500F;
defparam \i2c_master_0|Selector23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
fiftyfivenm_lcell_comb \i2c_master_0|Selector23~8 (
// Equation(s):
// \i2c_master_0|Selector23~8_combout  = (\i2c_master_0|data_tx [1] & ((\i2c_master_0|state.slv_ack1~q ) # ((\i2c_master_0|Selector20~0_combout  & \master_m|i2c_wr [1])))) # (!\i2c_master_0|data_tx [1] & (\i2c_master_0|Selector20~0_combout  & 
// (\master_m|i2c_wr [1])))

	.dataa(\i2c_master_0|data_tx [1]),
	.datab(\i2c_master_0|Selector20~0_combout ),
	.datac(\master_m|i2c_wr [1]),
	.datad(\i2c_master_0|state.slv_ack1~q ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector23~8_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector23~8 .lut_mask = 16'hEAC0;
defparam \i2c_master_0|Selector23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
fiftyfivenm_lcell_comb \i2c_master_0|Selector23~9 (
// Equation(s):
// \i2c_master_0|Selector23~9_combout  = (\i2c_master_0|state.mstr_ack~q  & ((\master_m|i2c_ena~q ) # ((\i2c_master_0|Selector23~7_combout  & \i2c_master_0|Selector23~8_combout )))) # (!\i2c_master_0|state.mstr_ack~q  & (\i2c_master_0|Selector23~7_combout  & 
// (\i2c_master_0|Selector23~8_combout )))

	.dataa(\i2c_master_0|state.mstr_ack~q ),
	.datab(\i2c_master_0|Selector23~7_combout ),
	.datac(\i2c_master_0|Selector23~8_combout ),
	.datad(\master_m|i2c_ena~q ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector23~9_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector23~9 .lut_mask = 16'hEAC0;
defparam \i2c_master_0|Selector23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N6
fiftyfivenm_lcell_comb \i2c_master_0|Selector23~11 (
// Equation(s):
// \i2c_master_0|Selector23~11_combout  = (\i2c_master_0|Selector23~6_combout ) # ((\i2c_master_0|Selector23~9_combout ) # ((\i2c_master_0|Equal1~0_combout  & \i2c_master_0|Selector23~10_combout )))

	.dataa(\i2c_master_0|Equal1~0_combout ),
	.datab(\i2c_master_0|Selector23~6_combout ),
	.datac(\i2c_master_0|Selector23~10_combout ),
	.datad(\i2c_master_0|Selector23~9_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector23~11_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector23~11 .lut_mask = 16'hFFEC;
defparam \i2c_master_0|Selector23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
fiftyfivenm_lcell_comb \i2c_master_0|Selector23~0 (
// Equation(s):
// \i2c_master_0|Selector23~0_combout  = (\i2c_master_0|state.command~q ) # ((!\i2c_master_0|bit_cnt [0] & ((\i2c_master_0|state.slv_ack1~q ) # (\i2c_master_0|Selector20~0_combout ))))

	.dataa(\i2c_master_0|bit_cnt [0]),
	.datab(\i2c_master_0|state.slv_ack1~q ),
	.datac(\i2c_master_0|state.command~q ),
	.datad(\i2c_master_0|Selector20~0_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector23~0 .lut_mask = 16'hF5F4;
defparam \i2c_master_0|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N10
fiftyfivenm_lcell_comb \i2c_master_0|Selector23~1 (
// Equation(s):
// \i2c_master_0|Selector23~1_combout  = (\i2c_master_0|bit_cnt [1] & (((\i2c_master_0|state.start~q  & !\i2c_master_0|bit_cnt [0])))) # (!\i2c_master_0|bit_cnt [1] & ((\i2c_master_0|Selector23~0_combout ) # ((\i2c_master_0|state.start~q  & 
// \i2c_master_0|bit_cnt [0]))))

	.dataa(\i2c_master_0|Selector23~0_combout ),
	.datab(\i2c_master_0|state.start~q ),
	.datac(\i2c_master_0|bit_cnt [0]),
	.datad(\i2c_master_0|bit_cnt [1]),
	.cin(gnd),
	.combout(\i2c_master_0|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector23~1 .lut_mask = 16'h0CEA;
defparam \i2c_master_0|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
fiftyfivenm_lcell_comb \i2c_master_0|Selector23~2 (
// Equation(s):
// \i2c_master_0|Selector23~2_combout  = (\master_m|i2c_wr [4] & ((\i2c_master_0|Selector20~0_combout ) # ((\i2c_master_0|data_tx [4] & \i2c_master_0|state.slv_ack1~q )))) # (!\master_m|i2c_wr [4] & (((\i2c_master_0|data_tx [4] & 
// \i2c_master_0|state.slv_ack1~q ))))

	.dataa(\master_m|i2c_wr [4]),
	.datab(\i2c_master_0|Selector20~0_combout ),
	.datac(\i2c_master_0|data_tx [4]),
	.datad(\i2c_master_0|state.slv_ack1~q ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector23~2 .lut_mask = 16'hF888;
defparam \i2c_master_0|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
fiftyfivenm_lcell_comb \i2c_master_0|Selector23~3 (
// Equation(s):
// \i2c_master_0|Selector23~3_combout  = (!\i2c_master_0|bit_cnt [2] & ((\i2c_master_0|Selector23~1_combout ) # ((\i2c_master_0|bit_cnt [1] & \i2c_master_0|Selector23~2_combout ))))

	.dataa(\i2c_master_0|Selector23~1_combout ),
	.datab(\i2c_master_0|bit_cnt [1]),
	.datac(\i2c_master_0|bit_cnt [2]),
	.datad(\i2c_master_0|Selector23~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector23~3_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector23~3 .lut_mask = 16'h0E0A;
defparam \i2c_master_0|Selector23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N28
fiftyfivenm_lcell_comb \i2c_master_0|Selector23~14 (
// Equation(s):
// \i2c_master_0|Selector23~14_combout  = (!\i2c_master_0|Selector23~11_combout  & (!\i2c_master_0|Selector23~3_combout  & ((\i2c_master_0|sda_int~q ) # (!\i2c_master_0|Selector23~13_combout ))))

	.dataa(\i2c_master_0|Selector23~13_combout ),
	.datab(\i2c_master_0|Selector23~11_combout ),
	.datac(\i2c_master_0|sda_int~q ),
	.datad(\i2c_master_0|Selector23~3_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector23~14_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector23~14 .lut_mask = 16'h0031;
defparam \i2c_master_0|Selector23~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y21_N29
dffeas \i2c_master_0|sda_int (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|Selector23~14_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i2c_master_0|process_1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|sda_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|sda_int .is_wysiwyg = "true";
defparam \i2c_master_0|sda_int .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
fiftyfivenm_lcell_comb \i2c_master_0|Selector29~0 (
// Equation(s):
// \i2c_master_0|Selector29~0_combout  = (\i2c_master_0|state.start~q  & (((\i2c_master_0|data_clk_prev~q )))) # (!\i2c_master_0|state.start~q  & ((\i2c_master_0|state.stop~q  & (!\i2c_master_0|data_clk_prev~q )) # (!\i2c_master_0|state.stop~q  & 
// ((!\i2c_master_0|sda_int~q )))))

	.dataa(\i2c_master_0|state.stop~q ),
	.datab(\i2c_master_0|data_clk_prev~q ),
	.datac(\i2c_master_0|sda_int~q ),
	.datad(\i2c_master_0|state.start~q ),
	.cin(gnd),
	.combout(\i2c_master_0|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|Selector29~0 .lut_mask = 16'hCC27;
defparam \i2c_master_0|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
fiftyfivenm_lcell_comb \i2c_master_0|scl_clk~0 (
// Equation(s):
// \i2c_master_0|scl_clk~0_combout  = (!\i2c_master_0|Equal0~3_combout  & ((\i2c_master_0|Add0~22_combout ) # ((!\i2c_master_0|process_0~1_combout  & \i2c_master_0|process_0~2_combout ))))

	.dataa(\i2c_master_0|Equal0~3_combout ),
	.datab(\i2c_master_0|Add0~22_combout ),
	.datac(\i2c_master_0|process_0~1_combout ),
	.datad(\i2c_master_0|process_0~2_combout ),
	.cin(gnd),
	.combout(\i2c_master_0|scl_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|scl_clk~0 .lut_mask = 16'h4544;
defparam \i2c_master_0|scl_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N29
dffeas \i2c_master_0|scl_clk (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|scl_clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|scl_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|scl_clk .is_wysiwyg = "true";
defparam \i2c_master_0|scl_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
fiftyfivenm_lcell_comb \i2c_master_0|scl_ena~0 (
// Equation(s):
// \i2c_master_0|scl_ena~0_combout  = (\i2c_master_0|scl_ena~q  & (((\i2c_master_0|data_clk~q ) # (!\i2c_master_0|data_clk_prev~q )) # (!\i2c_master_0|state.stop~q )))

	.dataa(\i2c_master_0|state.stop~q ),
	.datab(\i2c_master_0|data_clk_prev~q ),
	.datac(\i2c_master_0|data_clk~q ),
	.datad(\i2c_master_0|scl_ena~q ),
	.cin(gnd),
	.combout(\i2c_master_0|scl_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|scl_ena~0 .lut_mask = 16'hF700;
defparam \i2c_master_0|scl_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N16
fiftyfivenm_lcell_comb \i2c_master_0|scl_ena~1 (
// Equation(s):
// \i2c_master_0|scl_ena~1_combout  = (\i2c_master_0|scl_ena~0_combout ) # ((\i2c_master_0|state.start~q  & (!\i2c_master_0|data_clk~q  & \i2c_master_0|data_clk_prev~q )))

	.dataa(\i2c_master_0|state.start~q ),
	.datab(\i2c_master_0|scl_ena~0_combout ),
	.datac(\i2c_master_0|data_clk~q ),
	.datad(\i2c_master_0|data_clk_prev~q ),
	.cin(gnd),
	.combout(\i2c_master_0|scl_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|scl_ena~1 .lut_mask = 16'hCECC;
defparam \i2c_master_0|scl_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N17
dffeas \i2c_master_0|scl_ena (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\i2c_master_0|scl_ena~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_master_0|scl_ena~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_master_0|scl_ena .is_wysiwyg = "true";
defparam \i2c_master_0|scl_ena .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
fiftyfivenm_lcell_comb \i2c_master_0|scl~1 (
// Equation(s):
// \i2c_master_0|scl~1_combout  = (\i2c_master_0|scl_clk~q ) # (!\i2c_master_0|scl_ena~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_master_0|scl_clk~q ),
	.datad(\i2c_master_0|scl_ena~q ),
	.cin(gnd),
	.combout(\i2c_master_0|scl~1_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_master_0|scl~1 .lut_mask = 16'hF0FF;
defparam \i2c_master_0|scl~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N22
fiftyfivenm_io_ibuf \ram_dq[0]~input (
	.i(ram_dq[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dq[0]~input_o ));
// synopsys translate_off
defparam \ram_dq[0]~input .bus_hold = "false";
defparam \ram_dq[0]~input .listen_to_nsleep_signal = "false";
defparam \ram_dq[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
fiftyfivenm_lcell_comb \hyperram_0|rd_data[0]~feeder (
// Equation(s):
// \hyperram_0|rd_data[0]~feeder_combout  = \ram_dq[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_dq[0]~input_o ),
	.cin(gnd),
	.combout(\hyperram_0|rd_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|rd_data[0]~feeder .lut_mask = 16'hFF00;
defparam \hyperram_0|rd_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
fiftyfivenm_lcell_comb \hyperram_0|rd_data[0]~0 (
// Equation(s):
// \hyperram_0|rd_data[0]~0_combout  = (\hyperram_0|state.rd~q  & (\reset_n~input_o  & (!\hyperram_0|internal_ck_p~q  & \hyperram_0|data_process~0_combout )))

	.dataa(\hyperram_0|state.rd~q ),
	.datab(\reset_n~input_o ),
	.datac(\hyperram_0|internal_ck_p~q ),
	.datad(\hyperram_0|data_process~0_combout ),
	.cin(gnd),
	.combout(\hyperram_0|rd_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|rd_data[0]~0 .lut_mask = 16'h0800;
defparam \hyperram_0|rd_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N25
dffeas \hyperram_0|rd_data[0] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|rd_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|rd_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|rd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|rd_data[0] .is_wysiwyg = "true";
defparam \hyperram_0|rd_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
fiftyfivenm_lcell_comb \ora_0|r_wr_data~0 (
// Equation(s):
// \ora_0|r_wr_data~0_combout  = (\hyperram_0|rd_data [0]) # (!\ora_0|Equal0~2_combout )

	.dataa(gnd),
	.datab(\hyperram_0|rd_data [0]),
	.datac(gnd),
	.datad(\ora_0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ora_0|r_wr_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|r_wr_data~0 .lut_mask = 16'hCCFF;
defparam \ora_0|r_wr_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
fiftyfivenm_lcell_comb \ora_0|hrddr_test:write_index[0]~0 (
// Equation(s):
// \ora_0|hrddr_test:write_index[0]~0_combout  = !\ora_0|hrddr_test:write_index[0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ora_0|hrddr_test:write_index[0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ora_0|hrddr_test:write_index[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|hrddr_test:write_index[0]~0 .lut_mask = 16'h0F0F;
defparam \ora_0|hrddr_test:write_index[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
fiftyfivenm_lcell_comb \hyperram_0|strobe_prev~feeder (
// Equation(s):
// \hyperram_0|strobe_prev~feeder_combout  = \ram_strobe~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_strobe~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\hyperram_0|strobe_prev~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|strobe_prev~feeder .lut_mask = 16'hF0F0;
defparam \hyperram_0|strobe_prev~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N19
dffeas \hyperram_0|strobe_prev (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|strobe_prev~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|strobe_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|strobe_prev .is_wysiwyg = "true";
defparam \hyperram_0|strobe_prev .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
fiftyfivenm_lcell_comb \hyperram_0|Selector29~0 (
// Equation(s):
// \hyperram_0|Selector29~0_combout  = (\hyperram_0|data_process~0_combout  & ((\hyperram_0|internal_ck_p~q  & (\hyperram_0|state.wr~q  & !\hyperram_0|state.rd~q )) # (!\hyperram_0|internal_ck_p~q  & ((\hyperram_0|state.rd~q )))))

	.dataa(\hyperram_0|state.wr~q ),
	.datab(\hyperram_0|internal_ck_p~q ),
	.datac(\hyperram_0|state.rd~q ),
	.datad(\hyperram_0|data_process~0_combout ),
	.cin(gnd),
	.combout(\hyperram_0|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector29~0 .lut_mask = 16'h3800;
defparam \hyperram_0|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
fiftyfivenm_lcell_comb \hyperram_0|Selector29~1 (
// Equation(s):
// \hyperram_0|Selector29~1_combout  = (\hyperram_0|Selector29~0_combout  & (!\hyperram_0|strobe_prev~q )) # (!\hyperram_0|Selector29~0_combout  & ((\ram_strobe~q )))

	.dataa(gnd),
	.datab(\hyperram_0|strobe_prev~q ),
	.datac(\ram_strobe~q ),
	.datad(\hyperram_0|Selector29~0_combout ),
	.cin(gnd),
	.combout(\hyperram_0|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector29~1 .lut_mask = 16'h33F0;
defparam \hyperram_0|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N9
dffeas ram_strobe(
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|Selector29~1_combout ),
	.asdata(\ram_strobe~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\reset_n~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam ram_strobe.is_wysiwyg = "true";
defparam ram_strobe.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
fiftyfivenm_lcell_comb \ora_0|hrddr_test:write_index[1]~0 (
// Equation(s):
// \ora_0|hrddr_test:write_index[1]~0_combout  = (\reset_n~input_o  & \ram_strobe~q )

	.dataa(gnd),
	.datab(\reset_n~input_o ),
	.datac(\ram_strobe~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ora_0|hrddr_test:write_index[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|hrddr_test:write_index[1]~0 .lut_mask = 16'hC0C0;
defparam \ora_0|hrddr_test:write_index[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N29
dffeas \ora_0|hrddr_test:write_index[0] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|hrddr_test:write_index[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test:write_index[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:write_index[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:write_index[0] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:write_index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
fiftyfivenm_lcell_comb \ora_0|hrddr_test:write_index[0]~_wirecell (
// Equation(s):
// \ora_0|hrddr_test:write_index[0]~_wirecell_combout  = !\ora_0|hrddr_test:write_index[0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ora_0|hrddr_test:write_index[0]~q ),
	.cin(gnd),
	.combout(\ora_0|hrddr_test:write_index[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|hrddr_test:write_index[0]~_wirecell .lut_mask = 16'h00FF;
defparam \ora_0|hrddr_test:write_index[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N16
fiftyfivenm_lcell_comb \ora_0|r_wr_data[8]~1 (
// Equation(s):
// \ora_0|r_wr_data[8]~1_combout  = (\reset_n~input_o  & ((\ram_strobe~q ) # (!\ora_0|r_wr_request~0_combout )))

	.dataa(gnd),
	.datab(\ram_strobe~q ),
	.datac(\reset_n~input_o ),
	.datad(\ora_0|r_wr_request~0_combout ),
	.cin(gnd),
	.combout(\ora_0|r_wr_data[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|r_wr_data[8]~1 .lut_mask = 16'hC0F0;
defparam \ora_0|r_wr_data[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N25
dffeas \ora_0|r_wr_data[0] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|r_wr_data~0_combout ),
	.asdata(\ora_0|hrddr_test:write_index[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_strobe~q ),
	.ena(\ora_0|r_wr_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|r_wr_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|r_wr_data[0] .is_wysiwyg = "true";
defparam \ora_0|r_wr_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
fiftyfivenm_lcell_comb \hyperram_0|rd_data[8]~feeder (
// Equation(s):
// \hyperram_0|rd_data[8]~feeder_combout  = \ram_dq[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_dq[0]~input_o ),
	.cin(gnd),
	.combout(\hyperram_0|rd_data[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|rd_data[8]~feeder .lut_mask = 16'hFF00;
defparam \hyperram_0|rd_data[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
fiftyfivenm_lcell_comb \hyperram_0|rd_data[8]~1 (
// Equation(s):
// \hyperram_0|rd_data[8]~1_combout  = (\hyperram_0|state.rd~q  & (\reset_n~input_o  & (\hyperram_0|internal_ck_p~q  & \hyperram_0|data_process~0_combout )))

	.dataa(\hyperram_0|state.rd~q ),
	.datab(\reset_n~input_o ),
	.datac(\hyperram_0|internal_ck_p~q ),
	.datad(\hyperram_0|data_process~0_combout ),
	.cin(gnd),
	.combout(\hyperram_0|rd_data[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|rd_data[8]~1 .lut_mask = 16'h8000;
defparam \hyperram_0|rd_data[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N9
dffeas \hyperram_0|rd_data[8] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|rd_data[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|rd_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|rd_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|rd_data[8] .is_wysiwyg = "true";
defparam \hyperram_0|rd_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N4
fiftyfivenm_lcell_comb \ora_0|r_wr_data~2 (
// Equation(s):
// \ora_0|r_wr_data~2_combout  = (!\ram_strobe~q  & ((\hyperram_0|rd_data [8]) # (!\ora_0|Equal0~2_combout )))

	.dataa(gnd),
	.datab(\ram_strobe~q ),
	.datac(\hyperram_0|rd_data [8]),
	.datad(\ora_0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ora_0|r_wr_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|r_wr_data~2 .lut_mask = 16'h3033;
defparam \ora_0|r_wr_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N5
dffeas \ora_0|r_wr_data[8] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|r_wr_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|r_wr_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|r_wr_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|r_wr_data[8] .is_wysiwyg = "true";
defparam \ora_0|r_wr_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N0
fiftyfivenm_lcell_comb \hyperram_0|Selector28~0 (
// Equation(s):
// \hyperram_0|Selector28~0_combout  = (\hyperram_0|internal_ck_p~q  & (\ora_0|r_wr_data [0])) # (!\hyperram_0|internal_ck_p~q  & ((\ora_0|r_wr_data [8])))

	.dataa(gnd),
	.datab(\ora_0|r_wr_data [0]),
	.datac(\ora_0|r_wr_data [8]),
	.datad(\hyperram_0|internal_ck_p~q ),
	.cin(gnd),
	.combout(\hyperram_0|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector28~0 .lut_mask = 16'hCCF0;
defparam \hyperram_0|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N4
fiftyfivenm_lcell_comb \hyperram_0|internal_data_out[0]~0 (
// Equation(s):
// \hyperram_0|internal_data_out[0]~0_combout  = (\hyperram_0|ddr_ck_div_counter[0]~7_combout  & (!\hyperram_0|state.rd~q  & ((\hyperram_0|data_process~0_combout ) # (!\hyperram_0|state.wr~q ))))

	.dataa(\hyperram_0|ddr_ck_div_counter[0]~7_combout ),
	.datab(\hyperram_0|state.wr~q ),
	.datac(\hyperram_0|state.rd~q ),
	.datad(\hyperram_0|data_process~0_combout ),
	.cin(gnd),
	.combout(\hyperram_0|internal_data_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|internal_data_out[0]~0 .lut_mask = 16'h0A02;
defparam \hyperram_0|internal_data_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N1
dffeas \hyperram_0|internal_data_out[0] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\hyperram_0|state.wr~q ),
	.sload(gnd),
	.ena(\hyperram_0|internal_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|internal_data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|internal_data_out[0] .is_wysiwyg = "true";
defparam \hyperram_0|internal_data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N30
fiftyfivenm_lcell_comb \hyperram_0|dq[0]~8 (
// Equation(s):
// \hyperram_0|dq[0]~8_combout  = (\hyperram_0|internal_data_out [0] & ((\hyperram_0|state.command~q ) # (\hyperram_0|state.wr~q )))

	.dataa(gnd),
	.datab(\hyperram_0|state.command~q ),
	.datac(\hyperram_0|state.wr~q ),
	.datad(\hyperram_0|internal_data_out [0]),
	.cin(gnd),
	.combout(\hyperram_0|dq[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|dq[0]~8 .lut_mask = 16'hFC00;
defparam \hyperram_0|dq[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N29
fiftyfivenm_io_ibuf \ram_dq[1]~input (
	.i(ram_dq[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dq[1]~input_o ));
// synopsys translate_off
defparam \ram_dq[1]~input .bus_hold = "false";
defparam \ram_dq[1]~input .listen_to_nsleep_signal = "false";
defparam \ram_dq[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y13_N21
dffeas \hyperram_0|rd_data[9] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_dq[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hyperram_0|rd_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|rd_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|rd_data[9] .is_wysiwyg = "true";
defparam \hyperram_0|rd_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N30
fiftyfivenm_lcell_comb \ora_0|r_wr_data~4 (
// Equation(s):
// \ora_0|r_wr_data~4_combout  = (!\ram_strobe~q  & ((\hyperram_0|rd_data [9]) # (!\ora_0|Equal0~2_combout )))

	.dataa(gnd),
	.datab(\ram_strobe~q ),
	.datac(\hyperram_0|rd_data [9]),
	.datad(\ora_0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ora_0|r_wr_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|r_wr_data~4 .lut_mask = 16'h3033;
defparam \ora_0|r_wr_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N31
dffeas \ora_0|r_wr_data[9] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|r_wr_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|r_wr_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|r_wr_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|r_wr_data[9] .is_wysiwyg = "true";
defparam \ora_0|r_wr_data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N3
dffeas \hyperram_0|rd_data[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_dq[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hyperram_0|rd_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|rd_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|rd_data[1] .is_wysiwyg = "true";
defparam \hyperram_0|rd_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
fiftyfivenm_lcell_comb \ora_0|r_wr_data~3 (
// Equation(s):
// \ora_0|r_wr_data~3_combout  = (\hyperram_0|rd_data [1] & \ora_0|Equal0~2_combout )

	.dataa(\hyperram_0|rd_data [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ora_0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ora_0|r_wr_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|r_wr_data~3 .lut_mask = 16'hAA00;
defparam \ora_0|r_wr_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
fiftyfivenm_lcell_comb \ora_0|Add1~0 (
// Equation(s):
// \ora_0|Add1~0_combout  = (\ora_0|hrddr_test:write_index[1]~q  & (\ora_0|hrddr_test:write_index[0]~q  $ (GND))) # (!\ora_0|hrddr_test:write_index[1]~q  & (!\ora_0|hrddr_test:write_index[0]~q  & VCC))
// \ora_0|Add1~1  = CARRY((\ora_0|hrddr_test:write_index[1]~q  & !\ora_0|hrddr_test:write_index[0]~q ))

	.dataa(\ora_0|hrddr_test:write_index[1]~q ),
	.datab(\ora_0|hrddr_test:write_index[0]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ora_0|Add1~0_combout ),
	.cout(\ora_0|Add1~1 ));
// synopsys translate_off
defparam \ora_0|Add1~0 .lut_mask = 16'h9922;
defparam \ora_0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N7
dffeas \ora_0|hrddr_test:write_index[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test:write_index[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:write_index[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:write_index[1] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:write_index[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N23
dffeas \ora_0|r_wr_data[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|r_wr_data~3_combout ),
	.asdata(\ora_0|hrddr_test:write_index[1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_strobe~q ),
	.ena(\ora_0|r_wr_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|r_wr_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|r_wr_data[1] .is_wysiwyg = "true";
defparam \ora_0|r_wr_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N6
fiftyfivenm_lcell_comb \hyperram_0|Selector27~0 (
// Equation(s):
// \hyperram_0|Selector27~0_combout  = (\hyperram_0|internal_ck_p~q  & ((\ora_0|r_wr_data [1]))) # (!\hyperram_0|internal_ck_p~q  & (\ora_0|r_wr_data [9]))

	.dataa(\ora_0|r_wr_data [9]),
	.datab(\ora_0|r_wr_data [1]),
	.datac(gnd),
	.datad(\hyperram_0|internal_ck_p~q ),
	.cin(gnd),
	.combout(\hyperram_0|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector27~0 .lut_mask = 16'hCCAA;
defparam \hyperram_0|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N7
dffeas \hyperram_0|internal_data_out[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\hyperram_0|state.wr~q ),
	.sload(gnd),
	.ena(\hyperram_0|internal_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|internal_data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|internal_data_out[1] .is_wysiwyg = "true";
defparam \hyperram_0|internal_data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N8
fiftyfivenm_lcell_comb \hyperram_0|dq[1]~9 (
// Equation(s):
// \hyperram_0|dq[1]~9_combout  = (\hyperram_0|internal_data_out [1] & ((\hyperram_0|state.wr~q ) # (\hyperram_0|state.command~q )))

	.dataa(\hyperram_0|internal_data_out [1]),
	.datab(\hyperram_0|state.wr~q ),
	.datac(gnd),
	.datad(\hyperram_0|state.command~q ),
	.cin(gnd),
	.combout(\hyperram_0|dq[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|dq[1]~9 .lut_mask = 16'hAA88;
defparam \hyperram_0|dq[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N1
fiftyfivenm_io_ibuf \ram_dq[2]~input (
	.i(ram_dq[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dq[2]~input_o ));
// synopsys translate_off
defparam \ram_dq[2]~input .bus_hold = "false";
defparam \ram_dq[2]~input .listen_to_nsleep_signal = "false";
defparam \ram_dq[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
fiftyfivenm_lcell_comb \hyperram_0|rd_data[2]~feeder (
// Equation(s):
// \hyperram_0|rd_data[2]~feeder_combout  = \ram_dq[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_dq[2]~input_o ),
	.cin(gnd),
	.combout(\hyperram_0|rd_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|rd_data[2]~feeder .lut_mask = 16'hFF00;
defparam \hyperram_0|rd_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N23
dffeas \hyperram_0|rd_data[2] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|rd_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|rd_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|rd_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|rd_data[2] .is_wysiwyg = "true";
defparam \hyperram_0|rd_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
fiftyfivenm_lcell_comb \ora_0|r_wr_data~5 (
// Equation(s):
// \ora_0|r_wr_data~5_combout  = (\hyperram_0|rd_data [2]) # (!\ora_0|Equal0~2_combout )

	.dataa(gnd),
	.datab(\hyperram_0|rd_data [2]),
	.datac(gnd),
	.datad(\ora_0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ora_0|r_wr_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|r_wr_data~5 .lut_mask = 16'hCCFF;
defparam \ora_0|r_wr_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
fiftyfivenm_lcell_comb \ora_0|Add1~2 (
// Equation(s):
// \ora_0|Add1~2_combout  = (\ora_0|hrddr_test:write_index[2]~q  & ((\ora_0|Add1~1 ) # (GND))) # (!\ora_0|hrddr_test:write_index[2]~q  & (!\ora_0|Add1~1 ))
// \ora_0|Add1~3  = CARRY((\ora_0|hrddr_test:write_index[2]~q ) # (!\ora_0|Add1~1 ))

	.dataa(\ora_0|hrddr_test:write_index[2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add1~1 ),
	.combout(\ora_0|Add1~2_combout ),
	.cout(\ora_0|Add1~3 ));
// synopsys translate_off
defparam \ora_0|Add1~2 .lut_mask = 16'hA5AF;
defparam \ora_0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
fiftyfivenm_lcell_comb \ora_0|hrddr_test:write_index[2]~0 (
// Equation(s):
// \ora_0|hrddr_test:write_index[2]~0_combout  = !\ora_0|Add1~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ora_0|Add1~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ora_0|hrddr_test:write_index[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|hrddr_test:write_index[2]~0 .lut_mask = 16'h0F0F;
defparam \ora_0|hrddr_test:write_index[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N31
dffeas \ora_0|hrddr_test:write_index[2] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|hrddr_test:write_index[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test:write_index[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:write_index[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:write_index[2] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:write_index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
fiftyfivenm_lcell_comb \ora_0|hrddr_test:write_index[2]~_wirecell (
// Equation(s):
// \ora_0|hrddr_test:write_index[2]~_wirecell_combout  = !\ora_0|hrddr_test:write_index[2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ora_0|hrddr_test:write_index[2]~q ),
	.cin(gnd),
	.combout(\ora_0|hrddr_test:write_index[2]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|hrddr_test:write_index[2]~_wirecell .lut_mask = 16'h00FF;
defparam \ora_0|hrddr_test:write_index[2]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N29
dffeas \ora_0|r_wr_data[2] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|r_wr_data~5_combout ),
	.asdata(\ora_0|hrddr_test:write_index[2]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_strobe~q ),
	.ena(\ora_0|r_wr_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|r_wr_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|r_wr_data[2] .is_wysiwyg = "true";
defparam \ora_0|r_wr_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
fiftyfivenm_lcell_comb \hyperram_0|rd_data[10]~feeder (
// Equation(s):
// \hyperram_0|rd_data[10]~feeder_combout  = \ram_dq[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_dq[2]~input_o ),
	.cin(gnd),
	.combout(\hyperram_0|rd_data[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|rd_data[10]~feeder .lut_mask = 16'hFF00;
defparam \hyperram_0|rd_data[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N7
dffeas \hyperram_0|rd_data[10] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|rd_data[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|rd_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|rd_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|rd_data[10] .is_wysiwyg = "true";
defparam \hyperram_0|rd_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N0
fiftyfivenm_lcell_comb \ora_0|r_wr_data~6 (
// Equation(s):
// \ora_0|r_wr_data~6_combout  = (\hyperram_0|rd_data [10] & (!\ram_strobe~q  & \ora_0|Equal0~2_combout ))

	.dataa(\hyperram_0|rd_data [10]),
	.datab(\ram_strobe~q ),
	.datac(gnd),
	.datad(\ora_0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ora_0|r_wr_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|r_wr_data~6 .lut_mask = 16'h2200;
defparam \ora_0|r_wr_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N1
dffeas \ora_0|r_wr_data[10] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|r_wr_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|r_wr_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|r_wr_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|r_wr_data[10] .is_wysiwyg = "true";
defparam \ora_0|r_wr_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
fiftyfivenm_lcell_comb \hyperram_0|Selector26~0 (
// Equation(s):
// \hyperram_0|Selector26~0_combout  = (\hyperram_0|internal_ck_p~q  & (\ora_0|r_wr_data [2])) # (!\hyperram_0|internal_ck_p~q  & ((\ora_0|r_wr_data [10])))

	.dataa(\ora_0|r_wr_data [2]),
	.datab(gnd),
	.datac(\ora_0|r_wr_data [10]),
	.datad(\hyperram_0|internal_ck_p~q ),
	.cin(gnd),
	.combout(\hyperram_0|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector26~0 .lut_mask = 16'hAAF0;
defparam \hyperram_0|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N13
dffeas \hyperram_0|internal_data_out[2] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\hyperram_0|state.wr~q ),
	.sload(gnd),
	.ena(\hyperram_0|internal_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|internal_data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|internal_data_out[2] .is_wysiwyg = "true";
defparam \hyperram_0|internal_data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N14
fiftyfivenm_lcell_comb \hyperram_0|dq[2]~10 (
// Equation(s):
// \hyperram_0|dq[2]~10_combout  = (\hyperram_0|internal_data_out [2] & ((\hyperram_0|state.command~q ) # (\hyperram_0|state.wr~q )))

	.dataa(\hyperram_0|internal_data_out [2]),
	.datab(\hyperram_0|state.command~q ),
	.datac(gnd),
	.datad(\hyperram_0|state.wr~q ),
	.cin(gnd),
	.combout(\hyperram_0|dq[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|dq[2]~10 .lut_mask = 16'hAA88;
defparam \hyperram_0|dq[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N8
fiftyfivenm_io_ibuf \ram_dq[3]~input (
	.i(ram_dq[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dq[3]~input_o ));
// synopsys translate_off
defparam \ram_dq[3]~input .bus_hold = "false";
defparam \ram_dq[3]~input .listen_to_nsleep_signal = "false";
defparam \ram_dq[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
fiftyfivenm_lcell_comb \hyperram_0|rd_data[11]~feeder (
// Equation(s):
// \hyperram_0|rd_data[11]~feeder_combout  = \ram_dq[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_dq[3]~input_o ),
	.cin(gnd),
	.combout(\hyperram_0|rd_data[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|rd_data[11]~feeder .lut_mask = 16'hFF00;
defparam \hyperram_0|rd_data[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N1
dffeas \hyperram_0|rd_data[11] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|rd_data[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|rd_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|rd_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|rd_data[11] .is_wysiwyg = "true";
defparam \hyperram_0|rd_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N22
fiftyfivenm_lcell_comb \ora_0|r_wr_data~8 (
// Equation(s):
// \ora_0|r_wr_data~8_combout  = (!\ram_strobe~q  & ((\hyperram_0|rd_data [11]) # (!\ora_0|Equal0~2_combout )))

	.dataa(gnd),
	.datab(\ram_strobe~q ),
	.datac(\hyperram_0|rd_data [11]),
	.datad(\ora_0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ora_0|r_wr_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|r_wr_data~8 .lut_mask = 16'h3033;
defparam \ora_0|r_wr_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N23
dffeas \ora_0|r_wr_data[11] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|r_wr_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|r_wr_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|r_wr_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|r_wr_data[11] .is_wysiwyg = "true";
defparam \ora_0|r_wr_data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N29
dffeas \hyperram_0|rd_data[3] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_dq[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hyperram_0|rd_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|rd_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|rd_data[3] .is_wysiwyg = "true";
defparam \hyperram_0|rd_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
fiftyfivenm_lcell_comb \ora_0|r_wr_data~7 (
// Equation(s):
// \ora_0|r_wr_data~7_combout  = (\hyperram_0|rd_data [3]) # (!\ora_0|Equal0~2_combout )

	.dataa(gnd),
	.datab(\hyperram_0|rd_data [3]),
	.datac(gnd),
	.datad(\ora_0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ora_0|r_wr_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|r_wr_data~7 .lut_mask = 16'hCCFF;
defparam \ora_0|r_wr_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
fiftyfivenm_lcell_comb \ora_0|Add1~4 (
// Equation(s):
// \ora_0|Add1~4_combout  = (\ora_0|hrddr_test:write_index[3]~q  & (!\ora_0|Add1~3  & VCC)) # (!\ora_0|hrddr_test:write_index[3]~q  & (\ora_0|Add1~3  $ (GND)))
// \ora_0|Add1~5  = CARRY((!\ora_0|hrddr_test:write_index[3]~q  & !\ora_0|Add1~3 ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:write_index[3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add1~3 ),
	.combout(\ora_0|Add1~4_combout ),
	.cout(\ora_0|Add1~5 ));
// synopsys translate_off
defparam \ora_0|Add1~4 .lut_mask = 16'h3C03;
defparam \ora_0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
fiftyfivenm_lcell_comb \ora_0|hrddr_test:write_index[3]~0 (
// Equation(s):
// \ora_0|hrddr_test:write_index[3]~0_combout  = !\ora_0|Add1~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ora_0|Add1~4_combout ),
	.cin(gnd),
	.combout(\ora_0|hrddr_test:write_index[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|hrddr_test:write_index[3]~0 .lut_mask = 16'h00FF;
defparam \ora_0|hrddr_test:write_index[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N5
dffeas \ora_0|hrddr_test:write_index[3] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|hrddr_test:write_index[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test:write_index[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:write_index[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:write_index[3] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:write_index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
fiftyfivenm_lcell_comb \ora_0|hrddr_test:write_index[3]~_wirecell (
// Equation(s):
// \ora_0|hrddr_test:write_index[3]~_wirecell_combout  = !\ora_0|hrddr_test:write_index[3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ora_0|hrddr_test:write_index[3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ora_0|hrddr_test:write_index[3]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|hrddr_test:write_index[3]~_wirecell .lut_mask = 16'h0F0F;
defparam \ora_0|hrddr_test:write_index[3]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N15
dffeas \ora_0|r_wr_data[3] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|r_wr_data~7_combout ),
	.asdata(\ora_0|hrddr_test:write_index[3]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_strobe~q ),
	.ena(\ora_0|r_wr_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|r_wr_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|r_wr_data[3] .is_wysiwyg = "true";
defparam \ora_0|r_wr_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N18
fiftyfivenm_lcell_comb \hyperram_0|Selector25~0 (
// Equation(s):
// \hyperram_0|Selector25~0_combout  = (\hyperram_0|internal_ck_p~q  & ((\ora_0|r_wr_data [3]))) # (!\hyperram_0|internal_ck_p~q  & (\ora_0|r_wr_data [11]))

	.dataa(\hyperram_0|internal_ck_p~q ),
	.datab(\ora_0|r_wr_data [11]),
	.datac(gnd),
	.datad(\ora_0|r_wr_data [3]),
	.cin(gnd),
	.combout(\hyperram_0|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector25~0 .lut_mask = 16'hEE44;
defparam \hyperram_0|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N19
dffeas \hyperram_0|internal_data_out[3] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\hyperram_0|state.wr~q ),
	.sload(gnd),
	.ena(\hyperram_0|internal_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|internal_data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|internal_data_out[3] .is_wysiwyg = "true";
defparam \hyperram_0|internal_data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N20
fiftyfivenm_lcell_comb \hyperram_0|dq[3]~11 (
// Equation(s):
// \hyperram_0|dq[3]~11_combout  = (\hyperram_0|internal_data_out [3] & ((\hyperram_0|state.command~q ) # (\hyperram_0|state.wr~q )))

	.dataa(gnd),
	.datab(\hyperram_0|state.command~q ),
	.datac(\hyperram_0|state.wr~q ),
	.datad(\hyperram_0|internal_data_out [3]),
	.cin(gnd),
	.combout(\hyperram_0|dq[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|dq[3]~11 .lut_mask = 16'hFC00;
defparam \hyperram_0|dq[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
fiftyfivenm_io_ibuf \ram_dq[4]~input (
	.i(ram_dq[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dq[4]~input_o ));
// synopsys translate_off
defparam \ram_dq[4]~input .bus_hold = "false";
defparam \ram_dq[4]~input .listen_to_nsleep_signal = "false";
defparam \ram_dq[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y13_N15
dffeas \hyperram_0|rd_data[4] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_dq[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hyperram_0|rd_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|rd_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|rd_data[4] .is_wysiwyg = "true";
defparam \hyperram_0|rd_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
fiftyfivenm_lcell_comb \ora_0|r_wr_data~9 (
// Equation(s):
// \ora_0|r_wr_data~9_combout  = (\hyperram_0|rd_data [4] & \ora_0|Equal0~2_combout )

	.dataa(gnd),
	.datab(\hyperram_0|rd_data [4]),
	.datac(gnd),
	.datad(\ora_0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ora_0|r_wr_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|r_wr_data~9 .lut_mask = 16'hCC00;
defparam \ora_0|r_wr_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
fiftyfivenm_lcell_comb \ora_0|Add1~6 (
// Equation(s):
// \ora_0|Add1~6_combout  = (\ora_0|hrddr_test:write_index[4]~q  & ((\ora_0|Add1~5 ) # (GND))) # (!\ora_0|hrddr_test:write_index[4]~q  & (!\ora_0|Add1~5 ))
// \ora_0|Add1~7  = CARRY((\ora_0|hrddr_test:write_index[4]~q ) # (!\ora_0|Add1~5 ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:write_index[4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add1~5 ),
	.combout(\ora_0|Add1~6_combout ),
	.cout(\ora_0|Add1~7 ));
// synopsys translate_off
defparam \ora_0|Add1~6 .lut_mask = 16'hC3CF;
defparam \ora_0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
fiftyfivenm_lcell_comb \ora_0|hrddr_test:write_index[4]~0 (
// Equation(s):
// \ora_0|hrddr_test:write_index[4]~0_combout  = !\ora_0|Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ora_0|Add1~6_combout ),
	.cin(gnd),
	.combout(\ora_0|hrddr_test:write_index[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|hrddr_test:write_index[4]~0 .lut_mask = 16'h00FF;
defparam \ora_0|hrddr_test:write_index[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N19
dffeas \ora_0|hrddr_test:write_index[4] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|hrddr_test:write_index[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test:write_index[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:write_index[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:write_index[4] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:write_index[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
fiftyfivenm_lcell_comb \ora_0|hrddr_test:write_index[4]~_wirecell (
// Equation(s):
// \ora_0|hrddr_test:write_index[4]~_wirecell_combout  = !\ora_0|hrddr_test:write_index[4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ora_0|hrddr_test:write_index[4]~q ),
	.cin(gnd),
	.combout(\ora_0|hrddr_test:write_index[4]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|hrddr_test:write_index[4]~_wirecell .lut_mask = 16'h00FF;
defparam \ora_0|hrddr_test:write_index[4]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N21
dffeas \ora_0|r_wr_data[4] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|r_wr_data~9_combout ),
	.asdata(\ora_0|hrddr_test:write_index[4]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_strobe~q ),
	.ena(\ora_0|r_wr_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|r_wr_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|r_wr_data[4] .is_wysiwyg = "true";
defparam \ora_0|r_wr_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N9
dffeas \hyperram_0|rd_data[12] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_dq[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hyperram_0|rd_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|rd_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|rd_data[12] .is_wysiwyg = "true";
defparam \hyperram_0|rd_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N12
fiftyfivenm_lcell_comb \ora_0|r_wr_data~10 (
// Equation(s):
// \ora_0|r_wr_data~10_combout  = (\hyperram_0|rd_data [12] & (!\ram_strobe~q  & \ora_0|Equal0~2_combout ))

	.dataa(\hyperram_0|rd_data [12]),
	.datab(\ram_strobe~q ),
	.datac(gnd),
	.datad(\ora_0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ora_0|r_wr_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|r_wr_data~10 .lut_mask = 16'h2200;
defparam \ora_0|r_wr_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N13
dffeas \ora_0|r_wr_data[12] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|r_wr_data~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|r_wr_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|r_wr_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|r_wr_data[12] .is_wysiwyg = "true";
defparam \ora_0|r_wr_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
fiftyfivenm_lcell_comb \hyperram_0|Selector24~0 (
// Equation(s):
// \hyperram_0|Selector24~0_combout  = (\hyperram_0|internal_ck_p~q  & (\ora_0|r_wr_data [4])) # (!\hyperram_0|internal_ck_p~q  & ((\ora_0|r_wr_data [12])))

	.dataa(gnd),
	.datab(\ora_0|r_wr_data [4]),
	.datac(\hyperram_0|internal_ck_p~q ),
	.datad(\ora_0|r_wr_data [12]),
	.cin(gnd),
	.combout(\hyperram_0|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector24~0 .lut_mask = 16'hCFC0;
defparam \hyperram_0|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N29
dffeas \hyperram_0|internal_data_out[4] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\hyperram_0|Selector24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\hyperram_0|state.wr~q ),
	.sload(vcc),
	.ena(\hyperram_0|internal_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|internal_data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|internal_data_out[4] .is_wysiwyg = "true";
defparam \hyperram_0|internal_data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N10
fiftyfivenm_lcell_comb \hyperram_0|dq[4]~12 (
// Equation(s):
// \hyperram_0|dq[4]~12_combout  = (\hyperram_0|internal_data_out [4] & ((\hyperram_0|state.wr~q ) # (\hyperram_0|state.command~q )))

	.dataa(gnd),
	.datab(\hyperram_0|internal_data_out [4]),
	.datac(\hyperram_0|state.wr~q ),
	.datad(\hyperram_0|state.command~q ),
	.cin(gnd),
	.combout(\hyperram_0|dq[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|dq[4]~12 .lut_mask = 16'hCCC0;
defparam \hyperram_0|dq[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N29
fiftyfivenm_io_ibuf \ram_dq[5]~input (
	.i(ram_dq[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dq[5]~input_o ));
// synopsys translate_off
defparam \ram_dq[5]~input .bus_hold = "false";
defparam \ram_dq[5]~input .listen_to_nsleep_signal = "false";
defparam \ram_dq[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
fiftyfivenm_lcell_comb \hyperram_0|rd_data[5]~feeder (
// Equation(s):
// \hyperram_0|rd_data[5]~feeder_combout  = \ram_dq[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_dq[5]~input_o ),
	.cin(gnd),
	.combout(\hyperram_0|rd_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|rd_data[5]~feeder .lut_mask = 16'hFF00;
defparam \hyperram_0|rd_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N11
dffeas \hyperram_0|rd_data[5] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|rd_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|rd_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|rd_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|rd_data[5] .is_wysiwyg = "true";
defparam \hyperram_0|rd_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
fiftyfivenm_lcell_comb \ora_0|r_wr_data~11 (
// Equation(s):
// \ora_0|r_wr_data~11_combout  = (\hyperram_0|rd_data [5] & \ora_0|Equal0~2_combout )

	.dataa(gnd),
	.datab(\hyperram_0|rd_data [5]),
	.datac(gnd),
	.datad(\ora_0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ora_0|r_wr_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|r_wr_data~11 .lut_mask = 16'hCC00;
defparam \ora_0|r_wr_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
fiftyfivenm_lcell_comb \ora_0|Add1~8 (
// Equation(s):
// \ora_0|Add1~8_combout  = (\ora_0|hrddr_test:write_index[5]~q  & (!\ora_0|Add1~7  & VCC)) # (!\ora_0|hrddr_test:write_index[5]~q  & (\ora_0|Add1~7  $ (GND)))
// \ora_0|Add1~9  = CARRY((!\ora_0|hrddr_test:write_index[5]~q  & !\ora_0|Add1~7 ))

	.dataa(gnd),
	.datab(\ora_0|hrddr_test:write_index[5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ora_0|Add1~7 ),
	.combout(\ora_0|Add1~8_combout ),
	.cout(\ora_0|Add1~9 ));
// synopsys translate_off
defparam \ora_0|Add1~8 .lut_mask = 16'h3C03;
defparam \ora_0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
fiftyfivenm_lcell_comb \ora_0|hrddr_test:write_index[5]~0 (
// Equation(s):
// \ora_0|hrddr_test:write_index[5]~0_combout  = !\ora_0|Add1~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ora_0|Add1~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ora_0|hrddr_test:write_index[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|hrddr_test:write_index[5]~0 .lut_mask = 16'h0F0F;
defparam \ora_0|hrddr_test:write_index[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N25
dffeas \ora_0|hrddr_test:write_index[5] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|hrddr_test:write_index[5]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test:write_index[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:write_index[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:write_index[5] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:write_index[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
fiftyfivenm_lcell_comb \ora_0|hrddr_test:write_index[5]~_wirecell (
// Equation(s):
// \ora_0|hrddr_test:write_index[5]~_wirecell_combout  = !\ora_0|hrddr_test:write_index[5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ora_0|hrddr_test:write_index[5]~q ),
	.cin(gnd),
	.combout(\ora_0|hrddr_test:write_index[5]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|hrddr_test:write_index[5]~_wirecell .lut_mask = 16'h00FF;
defparam \ora_0|hrddr_test:write_index[5]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N11
dffeas \ora_0|r_wr_data[5] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|r_wr_data~11_combout ),
	.asdata(\ora_0|hrddr_test:write_index[5]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_strobe~q ),
	.ena(\ora_0|r_wr_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|r_wr_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|r_wr_data[5] .is_wysiwyg = "true";
defparam \ora_0|r_wr_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
fiftyfivenm_lcell_comb \hyperram_0|rd_data[13]~feeder (
// Equation(s):
// \hyperram_0|rd_data[13]~feeder_combout  = \ram_dq[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_dq[5]~input_o ),
	.cin(gnd),
	.combout(\hyperram_0|rd_data[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|rd_data[13]~feeder .lut_mask = 16'hFF00;
defparam \hyperram_0|rd_data[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N17
dffeas \hyperram_0|rd_data[13] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|rd_data[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|rd_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|rd_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|rd_data[13] .is_wysiwyg = "true";
defparam \hyperram_0|rd_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N26
fiftyfivenm_lcell_comb \ora_0|r_wr_data~12 (
// Equation(s):
// \ora_0|r_wr_data~12_combout  = (!\ram_strobe~q  & ((\hyperram_0|rd_data [13]) # (!\ora_0|Equal0~2_combout )))

	.dataa(gnd),
	.datab(\ram_strobe~q ),
	.datac(\hyperram_0|rd_data [13]),
	.datad(\ora_0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ora_0|r_wr_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|r_wr_data~12 .lut_mask = 16'h3033;
defparam \ora_0|r_wr_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N27
dffeas \ora_0|r_wr_data[13] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|r_wr_data~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|r_wr_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|r_wr_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|r_wr_data[13] .is_wysiwyg = "true";
defparam \ora_0|r_wr_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N10
fiftyfivenm_lcell_comb \hyperram_0|internal_data_out[5]~1 (
// Equation(s):
// \hyperram_0|internal_data_out[5]~1_combout  = (\hyperram_0|state.wr~q  & ((\hyperram_0|internal_ck_p~q  & (\ora_0|r_wr_data [5])) # (!\hyperram_0|internal_ck_p~q  & ((\ora_0|r_wr_data [13])))))

	.dataa(\ora_0|r_wr_data [5]),
	.datab(\hyperram_0|state.wr~q ),
	.datac(\ora_0|r_wr_data [13]),
	.datad(\hyperram_0|internal_ck_p~q ),
	.cin(gnd),
	.combout(\hyperram_0|internal_data_out[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|internal_data_out[5]~1 .lut_mask = 16'h88C0;
defparam \hyperram_0|internal_data_out[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N26
fiftyfivenm_lcell_comb \hyperram_0|internal_data_out[5]~2 (
// Equation(s):
// \hyperram_0|internal_data_out[5]~2_combout  = (!\hyperram_0|tick_counter [0] & (!\hyperram_0|state.latency_delay~q  & (\hyperram_0|tick_counter [1] $ (!\hyperram_0|tick_counter [2]))))

	.dataa(\hyperram_0|tick_counter [1]),
	.datab(\hyperram_0|tick_counter [2]),
	.datac(\hyperram_0|tick_counter [0]),
	.datad(\hyperram_0|state.latency_delay~q ),
	.cin(gnd),
	.combout(\hyperram_0|internal_data_out[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|internal_data_out[5]~2 .lut_mask = 16'h0009;
defparam \hyperram_0|internal_data_out[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
fiftyfivenm_lcell_comb \hyperram_0|internal_data_out[5]~3 (
// Equation(s):
// \hyperram_0|internal_data_out[5]~3_combout  = (!\hyperram_0|state.wr~q  & \hyperram_0|internal_data_out[5]~2_combout )

	.dataa(gnd),
	.datab(\hyperram_0|state.wr~q ),
	.datac(gnd),
	.datad(\hyperram_0|internal_data_out[5]~2_combout ),
	.cin(gnd),
	.combout(\hyperram_0|internal_data_out[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|internal_data_out[5]~3 .lut_mask = 16'h3300;
defparam \hyperram_0|internal_data_out[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N26
fiftyfivenm_lcell_comb \hyperram_0|internal_data_out[5]~4 (
// Equation(s):
// \hyperram_0|internal_data_out[5]~4_combout  = (\hyperram_0|internal_data_out[0]~0_combout  & ((\hyperram_0|internal_data_out[5]~1_combout ) # ((\hyperram_0|internal_data_out[5]~3_combout )))) # (!\hyperram_0|internal_data_out[0]~0_combout  & 
// (((\hyperram_0|internal_data_out [5]))))

	.dataa(\hyperram_0|internal_data_out[5]~1_combout ),
	.datab(\hyperram_0|internal_data_out[0]~0_combout ),
	.datac(\hyperram_0|internal_data_out [5]),
	.datad(\hyperram_0|internal_data_out[5]~3_combout ),
	.cin(gnd),
	.combout(\hyperram_0|internal_data_out[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|internal_data_out[5]~4 .lut_mask = 16'hFCB8;
defparam \hyperram_0|internal_data_out[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N27
dffeas \hyperram_0|internal_data_out[5] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|internal_data_out[5]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|internal_data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|internal_data_out[5] .is_wysiwyg = "true";
defparam \hyperram_0|internal_data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N28
fiftyfivenm_lcell_comb \hyperram_0|dq[5]~13 (
// Equation(s):
// \hyperram_0|dq[5]~13_combout  = (\hyperram_0|internal_data_out [5] & ((\hyperram_0|state.wr~q ) # (\hyperram_0|state.command~q )))

	.dataa(\hyperram_0|internal_data_out [5]),
	.datab(\hyperram_0|state.wr~q ),
	.datac(gnd),
	.datad(\hyperram_0|state.command~q ),
	.cin(gnd),
	.combout(\hyperram_0|dq[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|dq[5]~13 .lut_mask = 16'hAA88;
defparam \hyperram_0|dq[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N8
fiftyfivenm_io_ibuf \ram_dq[6]~input (
	.i(ram_dq[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dq[6]~input_o ));
// synopsys translate_off
defparam \ram_dq[6]~input .bus_hold = "false";
defparam \ram_dq[6]~input .listen_to_nsleep_signal = "false";
defparam \ram_dq[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y13_N13
dffeas \hyperram_0|rd_data[14] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_dq[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hyperram_0|rd_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|rd_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|rd_data[14] .is_wysiwyg = "true";
defparam \hyperram_0|rd_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N8
fiftyfivenm_lcell_comb \ora_0|r_wr_data~14 (
// Equation(s):
// \ora_0|r_wr_data~14_combout  = (!\ram_strobe~q  & (\hyperram_0|rd_data [14] & \ora_0|Equal0~2_combout ))

	.dataa(gnd),
	.datab(\ram_strobe~q ),
	.datac(\hyperram_0|rd_data [14]),
	.datad(\ora_0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ora_0|r_wr_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|r_wr_data~14 .lut_mask = 16'h3000;
defparam \ora_0|r_wr_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N9
dffeas \ora_0|r_wr_data[14] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|r_wr_data~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|r_wr_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|r_wr_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|r_wr_data[14] .is_wysiwyg = "true";
defparam \ora_0|r_wr_data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N7
dffeas \hyperram_0|rd_data[6] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_dq[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\hyperram_0|rd_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|rd_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|rd_data[6] .is_wysiwyg = "true";
defparam \hyperram_0|rd_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
fiftyfivenm_lcell_comb \ora_0|r_wr_data~13 (
// Equation(s):
// \ora_0|r_wr_data~13_combout  = (\hyperram_0|rd_data [6]) # (!\ora_0|Equal0~2_combout )

	.dataa(\hyperram_0|rd_data [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ora_0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ora_0|r_wr_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|r_wr_data~13 .lut_mask = 16'hAAFF;
defparam \ora_0|r_wr_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
fiftyfivenm_lcell_comb \ora_0|Add1~10 (
// Equation(s):
// \ora_0|Add1~10_combout  = \ora_0|Add1~9  $ (\ora_0|hrddr_test:write_index[6]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ora_0|hrddr_test:write_index[6]~q ),
	.cin(\ora_0|Add1~9 ),
	.combout(\ora_0|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|Add1~10 .lut_mask = 16'h0FF0;
defparam \ora_0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y17_N17
dffeas \ora_0|hrddr_test:write_index[6] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|Add1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|hrddr_test:write_index[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|hrddr_test:write_index[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|hrddr_test:write_index[6] .is_wysiwyg = "true";
defparam \ora_0|hrddr_test:write_index[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N13
dffeas \ora_0|r_wr_data[6] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|r_wr_data~13_combout ),
	.asdata(\ora_0|hrddr_test:write_index[6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\ram_strobe~q ),
	.ena(\ora_0|r_wr_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|r_wr_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|r_wr_data[6] .is_wysiwyg = "true";
defparam \ora_0|r_wr_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
fiftyfivenm_lcell_comb \hyperram_0|Selector22~0 (
// Equation(s):
// \hyperram_0|Selector22~0_combout  = (\hyperram_0|internal_ck_p~q  & ((\ora_0|r_wr_data [6]))) # (!\hyperram_0|internal_ck_p~q  & (\ora_0|r_wr_data [14]))

	.dataa(\ora_0|r_wr_data [14]),
	.datab(\ora_0|r_wr_data [6]),
	.datac(gnd),
	.datad(\hyperram_0|internal_ck_p~q ),
	.cin(gnd),
	.combout(\hyperram_0|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector22~0 .lut_mask = 16'hCCAA;
defparam \hyperram_0|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N17
dffeas \hyperram_0|internal_data_out[6] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\hyperram_0|state.wr~q ),
	.sload(gnd),
	.ena(\hyperram_0|internal_data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|internal_data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|internal_data_out[6] .is_wysiwyg = "true";
defparam \hyperram_0|internal_data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N22
fiftyfivenm_lcell_comb \hyperram_0|dq[6]~14 (
// Equation(s):
// \hyperram_0|dq[6]~14_combout  = (\hyperram_0|internal_data_out [6] & ((\hyperram_0|state.command~q ) # (\hyperram_0|state.wr~q )))

	.dataa(gnd),
	.datab(\hyperram_0|state.command~q ),
	.datac(\hyperram_0|state.wr~q ),
	.datad(\hyperram_0|internal_data_out [6]),
	.cin(gnd),
	.combout(\hyperram_0|dq[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|dq[6]~14 .lut_mask = 16'hFC00;
defparam \hyperram_0|dq[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
fiftyfivenm_lcell_comb \hyperram_0|Selector21~3 (
// Equation(s):
// \hyperram_0|Selector21~3_combout  = (\hyperram_0|state.idle~q  & (!\hyperram_0|state.rd~q  & ((\hyperram_0|data_process~0_combout ) # (!\hyperram_0|state.wr~q ))))

	.dataa(\hyperram_0|state.idle~q ),
	.datab(\hyperram_0|data_process~0_combout ),
	.datac(\hyperram_0|state.rd~q ),
	.datad(\hyperram_0|state.wr~q ),
	.cin(gnd),
	.combout(\hyperram_0|Selector21~3_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector21~3 .lut_mask = 16'h080A;
defparam \hyperram_0|Selector21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
fiftyfivenm_io_ibuf \ram_dq[7]~input (
	.i(ram_dq[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_dq[7]~input_o ));
// synopsys translate_off
defparam \ram_dq[7]~input .bus_hold = "false";
defparam \ram_dq[7]~input .listen_to_nsleep_signal = "false";
defparam \ram_dq[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
fiftyfivenm_lcell_comb \hyperram_0|rd_data[15]~feeder (
// Equation(s):
// \hyperram_0|rd_data[15]~feeder_combout  = \ram_dq[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_dq[7]~input_o ),
	.cin(gnd),
	.combout(\hyperram_0|rd_data[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|rd_data[15]~feeder .lut_mask = 16'hFF00;
defparam \hyperram_0|rd_data[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N5
dffeas \hyperram_0|rd_data[15] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|rd_data[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|rd_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|rd_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|rd_data[15] .is_wysiwyg = "true";
defparam \hyperram_0|rd_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N24
fiftyfivenm_lcell_comb \ora_0|r_wr_data~16 (
// Equation(s):
// \ora_0|r_wr_data~16_combout  = (!\ram_strobe~q  & ((\hyperram_0|rd_data [15]) # (!\ora_0|Equal0~2_combout )))

	.dataa(gnd),
	.datab(\ram_strobe~q ),
	.datac(\hyperram_0|rd_data [15]),
	.datad(\ora_0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ora_0|r_wr_data~16_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|r_wr_data~16 .lut_mask = 16'h3033;
defparam \ora_0|r_wr_data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N25
dffeas \ora_0|r_wr_data[15] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|r_wr_data~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|r_wr_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|r_wr_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|r_wr_data[15] .is_wysiwyg = "true";
defparam \ora_0|r_wr_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
fiftyfivenm_lcell_comb \hyperram_0|rd_data[7]~feeder (
// Equation(s):
// \hyperram_0|rd_data[7]~feeder_combout  = \ram_dq[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_dq[7]~input_o ),
	.cin(gnd),
	.combout(\hyperram_0|rd_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|rd_data[7]~feeder .lut_mask = 16'hFF00;
defparam \hyperram_0|rd_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N27
dffeas \hyperram_0|rd_data[7] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|rd_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\hyperram_0|rd_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|rd_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|rd_data[7] .is_wysiwyg = "true";
defparam \hyperram_0|rd_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N18
fiftyfivenm_lcell_comb \ora_0|r_wr_data~15 (
// Equation(s):
// \ora_0|r_wr_data~15_combout  = (!\ram_strobe~q  & ((\hyperram_0|rd_data [7]) # (!\ora_0|Equal0~2_combout )))

	.dataa(gnd),
	.datab(\ram_strobe~q ),
	.datac(\hyperram_0|rd_data [7]),
	.datad(\ora_0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\ora_0|r_wr_data~15_combout ),
	.cout());
// synopsys translate_off
defparam \ora_0|r_wr_data~15 .lut_mask = 16'h3033;
defparam \ora_0|r_wr_data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N19
dffeas \ora_0|r_wr_data[7] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\ora_0|r_wr_data~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ora_0|r_wr_data[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ora_0|r_wr_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ora_0|r_wr_data[7] .is_wysiwyg = "true";
defparam \ora_0|r_wr_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
fiftyfivenm_lcell_comb \hyperram_0|Selector21~0 (
// Equation(s):
// \hyperram_0|Selector21~0_combout  = (\hyperram_0|state.wr~q  & ((\hyperram_0|internal_ck_p~q  & ((\ora_0|r_wr_data [7]))) # (!\hyperram_0|internal_ck_p~q  & (\ora_0|r_wr_data [15]))))

	.dataa(\ora_0|r_wr_data [15]),
	.datab(\hyperram_0|internal_ck_p~q ),
	.datac(\ora_0|r_wr_data [7]),
	.datad(\hyperram_0|state.wr~q ),
	.cin(gnd),
	.combout(\hyperram_0|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector21~0 .lut_mask = 16'hE200;
defparam \hyperram_0|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N2
fiftyfivenm_lcell_comb \hyperram_0|Selector21~1 (
// Equation(s):
// \hyperram_0|Selector21~1_combout  = (!\hyperram_0|tick_counter [0] & (\hyperram_0|read_write~q  & (\hyperram_0|tick_counter [2] $ (!\hyperram_0|tick_counter [1]))))

	.dataa(\hyperram_0|tick_counter [0]),
	.datab(\hyperram_0|read_write~q ),
	.datac(\hyperram_0|tick_counter [2]),
	.datad(\hyperram_0|tick_counter [1]),
	.cin(gnd),
	.combout(\hyperram_0|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector21~1 .lut_mask = 16'h4004;
defparam \hyperram_0|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
fiftyfivenm_lcell_comb \hyperram_0|Selector21~2 (
// Equation(s):
// \hyperram_0|Selector21~2_combout  = (\hyperram_0|state.command~q  & ((\hyperram_0|Selector21~1_combout ) # ((\hyperram_0|data_process~0_combout  & \hyperram_0|Selector21~0_combout )))) # (!\hyperram_0|state.command~q  & (\hyperram_0|data_process~0_combout 
//  & (\hyperram_0|Selector21~0_combout )))

	.dataa(\hyperram_0|state.command~q ),
	.datab(\hyperram_0|data_process~0_combout ),
	.datac(\hyperram_0|Selector21~0_combout ),
	.datad(\hyperram_0|Selector21~1_combout ),
	.cin(gnd),
	.combout(\hyperram_0|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector21~2 .lut_mask = 16'hEAC0;
defparam \hyperram_0|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
fiftyfivenm_lcell_comb \hyperram_0|Selector21~4 (
// Equation(s):
// \hyperram_0|Selector21~4_combout  = (\hyperram_0|Selector21~2_combout ) # ((!\hyperram_0|Selector21~3_combout  & \hyperram_0|internal_data_out [7]))

	.dataa(gnd),
	.datab(\hyperram_0|Selector21~3_combout ),
	.datac(\hyperram_0|internal_data_out [7]),
	.datad(\hyperram_0|Selector21~2_combout ),
	.cin(gnd),
	.combout(\hyperram_0|Selector21~4_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|Selector21~4 .lut_mask = 16'hFF30;
defparam \hyperram_0|Selector21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N11
dffeas \hyperram_0|internal_data_out[7] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\hyperram_0|Selector21~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset_n~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hyperram_0|internal_data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hyperram_0|internal_data_out[7] .is_wysiwyg = "true";
defparam \hyperram_0|internal_data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
fiftyfivenm_lcell_comb \hyperram_0|dq[7]~15 (
// Equation(s):
// \hyperram_0|dq[7]~15_combout  = (\hyperram_0|internal_data_out [7] & ((\hyperram_0|state.wr~q ) # (\hyperram_0|state.command~q )))

	.dataa(\hyperram_0|state.wr~q ),
	.datab(\hyperram_0|internal_data_out [7]),
	.datac(gnd),
	.datad(\hyperram_0|state.command~q ),
	.cin(gnd),
	.combout(\hyperram_0|dq[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \hyperram_0|dq[7]~15 .lut_mask = 16'hCC88;
defparam \hyperram_0|dq[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N0
fiftyfivenm_lcell_comb \umd|tx_baud_counter[0]~10 (
// Equation(s):
// \umd|tx_baud_counter[0]~10_combout  = \umd|tx_baud_counter [0] $ (VCC)
// \umd|tx_baud_counter[0]~11  = CARRY(\umd|tx_baud_counter [0])

	.dataa(gnd),
	.datab(\umd|tx_baud_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\umd|tx_baud_counter[0]~10_combout ),
	.cout(\umd|tx_baud_counter[0]~11 ));
// synopsys translate_off
defparam \umd|tx_baud_counter[0]~10 .lut_mask = 16'h33CC;
defparam \umd|tx_baud_counter[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N30
fiftyfivenm_lcell_comb \umd|tx_baud_counter[6]~12 (
// Equation(s):
// \umd|tx_baud_counter[6]~12_combout  = (!\umd|Equal4~2_combout ) # (!\reset_n~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\umd|Equal4~2_combout ),
	.cin(gnd),
	.combout(\umd|tx_baud_counter[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \umd|tx_baud_counter[6]~12 .lut_mask = 16'h0FFF;
defparam \umd|tx_baud_counter[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N1
dffeas \umd|tx_baud_counter[0] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|tx_baud_counter[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\umd|tx_baud_counter[6]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|tx_baud_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|tx_baud_counter[0] .is_wysiwyg = "true";
defparam \umd|tx_baud_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N2
fiftyfivenm_lcell_comb \umd|tx_baud_counter[1]~13 (
// Equation(s):
// \umd|tx_baud_counter[1]~13_combout  = (\umd|tx_baud_counter [1] & (!\umd|tx_baud_counter[0]~11 )) # (!\umd|tx_baud_counter [1] & ((\umd|tx_baud_counter[0]~11 ) # (GND)))
// \umd|tx_baud_counter[1]~14  = CARRY((!\umd|tx_baud_counter[0]~11 ) # (!\umd|tx_baud_counter [1]))

	.dataa(gnd),
	.datab(\umd|tx_baud_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\umd|tx_baud_counter[0]~11 ),
	.combout(\umd|tx_baud_counter[1]~13_combout ),
	.cout(\umd|tx_baud_counter[1]~14 ));
// synopsys translate_off
defparam \umd|tx_baud_counter[1]~13 .lut_mask = 16'h3C3F;
defparam \umd|tx_baud_counter[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y21_N3
dffeas \umd|tx_baud_counter[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|tx_baud_counter[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\umd|tx_baud_counter[6]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|tx_baud_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|tx_baud_counter[1] .is_wysiwyg = "true";
defparam \umd|tx_baud_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N4
fiftyfivenm_lcell_comb \umd|tx_baud_counter[2]~15 (
// Equation(s):
// \umd|tx_baud_counter[2]~15_combout  = (\umd|tx_baud_counter [2] & (\umd|tx_baud_counter[1]~14  $ (GND))) # (!\umd|tx_baud_counter [2] & (!\umd|tx_baud_counter[1]~14  & VCC))
// \umd|tx_baud_counter[2]~16  = CARRY((\umd|tx_baud_counter [2] & !\umd|tx_baud_counter[1]~14 ))

	.dataa(gnd),
	.datab(\umd|tx_baud_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\umd|tx_baud_counter[1]~14 ),
	.combout(\umd|tx_baud_counter[2]~15_combout ),
	.cout(\umd|tx_baud_counter[2]~16 ));
// synopsys translate_off
defparam \umd|tx_baud_counter[2]~15 .lut_mask = 16'hC30C;
defparam \umd|tx_baud_counter[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y21_N5
dffeas \umd|tx_baud_counter[2] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|tx_baud_counter[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\umd|tx_baud_counter[6]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|tx_baud_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|tx_baud_counter[2] .is_wysiwyg = "true";
defparam \umd|tx_baud_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N6
fiftyfivenm_lcell_comb \umd|tx_baud_counter[3]~17 (
// Equation(s):
// \umd|tx_baud_counter[3]~17_combout  = (\umd|tx_baud_counter [3] & (!\umd|tx_baud_counter[2]~16 )) # (!\umd|tx_baud_counter [3] & ((\umd|tx_baud_counter[2]~16 ) # (GND)))
// \umd|tx_baud_counter[3]~18  = CARRY((!\umd|tx_baud_counter[2]~16 ) # (!\umd|tx_baud_counter [3]))

	.dataa(\umd|tx_baud_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\umd|tx_baud_counter[2]~16 ),
	.combout(\umd|tx_baud_counter[3]~17_combout ),
	.cout(\umd|tx_baud_counter[3]~18 ));
// synopsys translate_off
defparam \umd|tx_baud_counter[3]~17 .lut_mask = 16'h5A5F;
defparam \umd|tx_baud_counter[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y21_N7
dffeas \umd|tx_baud_counter[3] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|tx_baud_counter[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\umd|tx_baud_counter[6]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|tx_baud_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|tx_baud_counter[3] .is_wysiwyg = "true";
defparam \umd|tx_baud_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N24
fiftyfivenm_lcell_comb \umd|Equal4~0 (
// Equation(s):
// \umd|Equal4~0_combout  = (\umd|tx_baud_counter [3]) # (((\umd|tx_baud_counter [2]) # (\umd|tx_baud_counter [0])) # (!\umd|tx_baud_counter [1]))

	.dataa(\umd|tx_baud_counter [3]),
	.datab(\umd|tx_baud_counter [1]),
	.datac(\umd|tx_baud_counter [2]),
	.datad(\umd|tx_baud_counter [0]),
	.cin(gnd),
	.combout(\umd|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \umd|Equal4~0 .lut_mask = 16'hFFFB;
defparam \umd|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N8
fiftyfivenm_lcell_comb \umd|tx_baud_counter[4]~19 (
// Equation(s):
// \umd|tx_baud_counter[4]~19_combout  = (\umd|tx_baud_counter [4] & (\umd|tx_baud_counter[3]~18  $ (GND))) # (!\umd|tx_baud_counter [4] & (!\umd|tx_baud_counter[3]~18  & VCC))
// \umd|tx_baud_counter[4]~20  = CARRY((\umd|tx_baud_counter [4] & !\umd|tx_baud_counter[3]~18 ))

	.dataa(gnd),
	.datab(\umd|tx_baud_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\umd|tx_baud_counter[3]~18 ),
	.combout(\umd|tx_baud_counter[4]~19_combout ),
	.cout(\umd|tx_baud_counter[4]~20 ));
// synopsys translate_off
defparam \umd|tx_baud_counter[4]~19 .lut_mask = 16'hC30C;
defparam \umd|tx_baud_counter[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y21_N9
dffeas \umd|tx_baud_counter[4] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|tx_baud_counter[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\umd|tx_baud_counter[6]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|tx_baud_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|tx_baud_counter[4] .is_wysiwyg = "true";
defparam \umd|tx_baud_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N10
fiftyfivenm_lcell_comb \umd|tx_baud_counter[5]~21 (
// Equation(s):
// \umd|tx_baud_counter[5]~21_combout  = (\umd|tx_baud_counter [5] & (!\umd|tx_baud_counter[4]~20 )) # (!\umd|tx_baud_counter [5] & ((\umd|tx_baud_counter[4]~20 ) # (GND)))
// \umd|tx_baud_counter[5]~22  = CARRY((!\umd|tx_baud_counter[4]~20 ) # (!\umd|tx_baud_counter [5]))

	.dataa(\umd|tx_baud_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\umd|tx_baud_counter[4]~20 ),
	.combout(\umd|tx_baud_counter[5]~21_combout ),
	.cout(\umd|tx_baud_counter[5]~22 ));
// synopsys translate_off
defparam \umd|tx_baud_counter[5]~21 .lut_mask = 16'h5A5F;
defparam \umd|tx_baud_counter[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y21_N11
dffeas \umd|tx_baud_counter[5] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|tx_baud_counter[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\umd|tx_baud_counter[6]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|tx_baud_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|tx_baud_counter[5] .is_wysiwyg = "true";
defparam \umd|tx_baud_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N12
fiftyfivenm_lcell_comb \umd|tx_baud_counter[6]~23 (
// Equation(s):
// \umd|tx_baud_counter[6]~23_combout  = (\umd|tx_baud_counter [6] & (\umd|tx_baud_counter[5]~22  $ (GND))) # (!\umd|tx_baud_counter [6] & (!\umd|tx_baud_counter[5]~22  & VCC))
// \umd|tx_baud_counter[6]~24  = CARRY((\umd|tx_baud_counter [6] & !\umd|tx_baud_counter[5]~22 ))

	.dataa(\umd|tx_baud_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\umd|tx_baud_counter[5]~22 ),
	.combout(\umd|tx_baud_counter[6]~23_combout ),
	.cout(\umd|tx_baud_counter[6]~24 ));
// synopsys translate_off
defparam \umd|tx_baud_counter[6]~23 .lut_mask = 16'hA50A;
defparam \umd|tx_baud_counter[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y21_N13
dffeas \umd|tx_baud_counter[6] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|tx_baud_counter[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\umd|tx_baud_counter[6]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|tx_baud_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|tx_baud_counter[6] .is_wysiwyg = "true";
defparam \umd|tx_baud_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N14
fiftyfivenm_lcell_comb \umd|tx_baud_counter[7]~25 (
// Equation(s):
// \umd|tx_baud_counter[7]~25_combout  = (\umd|tx_baud_counter [7] & (!\umd|tx_baud_counter[6]~24 )) # (!\umd|tx_baud_counter [7] & ((\umd|tx_baud_counter[6]~24 ) # (GND)))
// \umd|tx_baud_counter[7]~26  = CARRY((!\umd|tx_baud_counter[6]~24 ) # (!\umd|tx_baud_counter [7]))

	.dataa(gnd),
	.datab(\umd|tx_baud_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\umd|tx_baud_counter[6]~24 ),
	.combout(\umd|tx_baud_counter[7]~25_combout ),
	.cout(\umd|tx_baud_counter[7]~26 ));
// synopsys translate_off
defparam \umd|tx_baud_counter[7]~25 .lut_mask = 16'h3C3F;
defparam \umd|tx_baud_counter[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y21_N15
dffeas \umd|tx_baud_counter[7] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|tx_baud_counter[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\umd|tx_baud_counter[6]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|tx_baud_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|tx_baud_counter[7] .is_wysiwyg = "true";
defparam \umd|tx_baud_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N16
fiftyfivenm_lcell_comb \umd|tx_baud_counter[8]~27 (
// Equation(s):
// \umd|tx_baud_counter[8]~27_combout  = (\umd|tx_baud_counter [8] & (\umd|tx_baud_counter[7]~26  $ (GND))) # (!\umd|tx_baud_counter [8] & (!\umd|tx_baud_counter[7]~26  & VCC))
// \umd|tx_baud_counter[8]~28  = CARRY((\umd|tx_baud_counter [8] & !\umd|tx_baud_counter[7]~26 ))

	.dataa(gnd),
	.datab(\umd|tx_baud_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\umd|tx_baud_counter[7]~26 ),
	.combout(\umd|tx_baud_counter[8]~27_combout ),
	.cout(\umd|tx_baud_counter[8]~28 ));
// synopsys translate_off
defparam \umd|tx_baud_counter[8]~27 .lut_mask = 16'hC30C;
defparam \umd|tx_baud_counter[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y21_N17
dffeas \umd|tx_baud_counter[8] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|tx_baud_counter[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\umd|tx_baud_counter[6]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|tx_baud_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|tx_baud_counter[8] .is_wysiwyg = "true";
defparam \umd|tx_baud_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N18
fiftyfivenm_lcell_comb \umd|tx_baud_counter[9]~29 (
// Equation(s):
// \umd|tx_baud_counter[9]~29_combout  = \umd|tx_baud_counter[8]~28  $ (\umd|tx_baud_counter [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\umd|tx_baud_counter [9]),
	.cin(\umd|tx_baud_counter[8]~28 ),
	.combout(\umd|tx_baud_counter[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \umd|tx_baud_counter[9]~29 .lut_mask = 16'h0FF0;
defparam \umd|tx_baud_counter[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y21_N19
dffeas \umd|tx_baud_counter[9] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|tx_baud_counter[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\umd|tx_baud_counter[6]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|tx_baud_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|tx_baud_counter[9] .is_wysiwyg = "true";
defparam \umd|tx_baud_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N26
fiftyfivenm_lcell_comb \umd|Equal4~1 (
// Equation(s):
// \umd|Equal4~1_combout  = (\umd|tx_baud_counter [6]) # (((!\umd|tx_baud_counter [5]) # (!\umd|tx_baud_counter [4])) # (!\umd|tx_baud_counter [7]))

	.dataa(\umd|tx_baud_counter [6]),
	.datab(\umd|tx_baud_counter [7]),
	.datac(\umd|tx_baud_counter [4]),
	.datad(\umd|tx_baud_counter [5]),
	.cin(gnd),
	.combout(\umd|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \umd|Equal4~1 .lut_mask = 16'hBFFF;
defparam \umd|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N28
fiftyfivenm_lcell_comb \umd|Equal4~2 (
// Equation(s):
// \umd|Equal4~2_combout  = (\umd|Equal4~0_combout ) # ((\umd|tx_baud_counter [9]) # ((\umd|Equal4~1_combout ) # (!\umd|tx_baud_counter [8])))

	.dataa(\umd|Equal4~0_combout ),
	.datab(\umd|tx_baud_counter [9]),
	.datac(\umd|Equal4~1_combout ),
	.datad(\umd|tx_baud_counter [8]),
	.cin(gnd),
	.combout(\umd|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \umd|Equal4~2 .lut_mask = 16'hFEFF;
defparam \umd|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N24
fiftyfivenm_lcell_comb \umd|tx_baud_tick~0 (
// Equation(s):
// \umd|tx_baud_tick~0_combout  = (\reset_n~input_o  & !\umd|Equal4~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\umd|Equal4~2_combout ),
	.cin(gnd),
	.combout(\umd|tx_baud_tick~0_combout ),
	.cout());
// synopsys translate_off
defparam \umd|tx_baud_tick~0 .lut_mask = 16'h00F0;
defparam \umd|tx_baud_tick~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N25
dffeas \umd|tx_baud_tick (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|tx_baud_tick~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|tx_baud_tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \umd|tx_baud_tick .is_wysiwyg = "true";
defparam \umd|tx_baud_tick .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N12
fiftyfivenm_lcell_comb \umd|uart_tx_state~14 (
// Equation(s):
// \umd|uart_tx_state~14_combout  = (\umd|uart_tx_state.tx_send_stop_bit~q  & (\reset_n~input_o  & !\umd|tx_baud_tick~q ))

	.dataa(\umd|uart_tx_state.tx_send_stop_bit~q ),
	.datab(gnd),
	.datac(\reset_n~input_o ),
	.datad(\umd|tx_baud_tick~q ),
	.cin(gnd),
	.combout(\umd|uart_tx_state~14_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_state~14 .lut_mask = 16'h00A0;
defparam \umd|uart_tx_state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N28
fiftyfivenm_lcell_comb \umd|uart_tx_state~12 (
// Equation(s):
// \umd|uart_tx_state~12_combout  = (!\umd|uart_tx_state~8_combout  & ((!\umd|tx_baud_tick~q ) # (!\umd|uart_tx_state.tx_send_stop_bit~q )))

	.dataa(\umd|uart_tx_state.tx_send_stop_bit~q ),
	.datab(gnd),
	.datac(\umd|uart_tx_state~8_combout ),
	.datad(\umd|tx_baud_tick~q ),
	.cin(gnd),
	.combout(\umd|uart_tx_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_state~12 .lut_mask = 16'h050F;
defparam \umd|uart_tx_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N6
fiftyfivenm_lcell_comb \umd|uart_tx_state~13 (
// Equation(s):
// \umd|uart_tx_state~13_combout  = (\umd|uart_tx_state~12_combout  & (\reset_n~input_o  & ((\umd|uart_tx_count[2]~0_combout ) # (\umd|uart_tx_state.tx_send_data~q ))))

	.dataa(\umd|uart_tx_count[2]~0_combout ),
	.datab(\umd|uart_tx_state~12_combout ),
	.datac(\umd|uart_tx_state.tx_send_data~q ),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\umd|uart_tx_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_state~13 .lut_mask = 16'hC800;
defparam \umd|uart_tx_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N7
dffeas \umd|uart_tx_state.tx_send_data (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_tx_state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_tx_state.tx_send_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_tx_state.tx_send_data .is_wysiwyg = "true";
defparam \umd|uart_tx_state.tx_send_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N2
fiftyfivenm_lcell_comb \umd|uart_tx_count[2]~3 (
// Equation(s):
// \umd|uart_tx_count[2]~3_combout  = (\reset_n~input_o  & (\umd|uart_tx_state.tx_send_data~q  & ((!\umd|uart_tx_count [2]) # (!\umd|Add6~0_combout ))))

	.dataa(\umd|Add6~0_combout ),
	.datab(\umd|uart_tx_count [2]),
	.datac(\reset_n~input_o ),
	.datad(\umd|uart_tx_state.tx_send_data~q ),
	.cin(gnd),
	.combout(\umd|uart_tx_count[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_count[2]~3 .lut_mask = 16'h7000;
defparam \umd|uart_tx_count[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N22
fiftyfivenm_lcell_comb \umd|uart_tx_count~4 (
// Equation(s):
// \umd|uart_tx_count~4_combout  = (!\umd|uart_tx_count [0] & \umd|uart_tx_count[2]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\umd|uart_tx_count [0]),
	.datad(\umd|uart_tx_count[2]~3_combout ),
	.cin(gnd),
	.combout(\umd|uart_tx_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_count~4 .lut_mask = 16'h0F00;
defparam \umd|uart_tx_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N24
fiftyfivenm_lcell_comb \umd|uart_tx_count[2]~1 (
// Equation(s):
// \umd|uart_tx_count[2]~1_combout  = ((\umd|uart_tx_count[2]~0_combout ) # ((\umd|uart_tx_state.tx_send_data~q  & \umd|tx_baud_tick~q ))) # (!\reset_n~input_o )

	.dataa(\reset_n~input_o ),
	.datab(\umd|uart_tx_state.tx_send_data~q ),
	.datac(\umd|uart_tx_count[2]~0_combout ),
	.datad(\umd|tx_baud_tick~q ),
	.cin(gnd),
	.combout(\umd|uart_tx_count[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_count[2]~1 .lut_mask = 16'hFDF5;
defparam \umd|uart_tx_count[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N23
dffeas \umd|uart_tx_count[0] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_tx_count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|uart_tx_count[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_tx_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_tx_count[0] .is_wysiwyg = "true";
defparam \umd|uart_tx_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N4
fiftyfivenm_lcell_comb \umd|uart_tx_count~5 (
// Equation(s):
// \umd|uart_tx_count~5_combout  = (\umd|uart_tx_count[2]~3_combout  & (\umd|uart_tx_count [0] $ (\umd|uart_tx_count [1])))

	.dataa(\umd|uart_tx_count [0]),
	.datab(gnd),
	.datac(\umd|uart_tx_count [1]),
	.datad(\umd|uart_tx_count[2]~3_combout ),
	.cin(gnd),
	.combout(\umd|uart_tx_count~5_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_count~5 .lut_mask = 16'h5A00;
defparam \umd|uart_tx_count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N5
dffeas \umd|uart_tx_count[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_tx_count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|uart_tx_count[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_tx_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_tx_count[1] .is_wysiwyg = "true";
defparam \umd|uart_tx_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N26
fiftyfivenm_lcell_comb \umd|Add6~0 (
// Equation(s):
// \umd|Add6~0_combout  = (\umd|uart_tx_count [1] & \umd|uart_tx_count [0])

	.dataa(gnd),
	.datab(\umd|uart_tx_count [1]),
	.datac(\umd|uart_tx_count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\umd|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \umd|Add6~0 .lut_mask = 16'hC0C0;
defparam \umd|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N0
fiftyfivenm_lcell_comb \umd|uart_tx_count~2 (
// Equation(s):
// \umd|uart_tx_count~2_combout  = (\reset_n~input_o  & (\umd|uart_tx_state.tx_send_data~q  & (\umd|Add6~0_combout  $ (\umd|uart_tx_count [2]))))

	.dataa(\umd|Add6~0_combout ),
	.datab(\reset_n~input_o ),
	.datac(\umd|uart_tx_count [2]),
	.datad(\umd|uart_tx_state.tx_send_data~q ),
	.cin(gnd),
	.combout(\umd|uart_tx_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_count~2 .lut_mask = 16'h4800;
defparam \umd|uart_tx_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N1
dffeas \umd|uart_tx_count[2] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_tx_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\umd|uart_tx_count[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_tx_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_tx_count[2] .is_wysiwyg = "true";
defparam \umd|uart_tx_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N8
fiftyfivenm_lcell_comb \umd|uart_tx_state~8 (
// Equation(s):
// \umd|uart_tx_state~8_combout  = (\umd|uart_tx_state.tx_send_data~q  & (\umd|uart_tx_count [2] & (\umd|Add6~0_combout  & \umd|tx_baud_tick~q )))

	.dataa(\umd|uart_tx_state.tx_send_data~q ),
	.datab(\umd|uart_tx_count [2]),
	.datac(\umd|Add6~0_combout ),
	.datad(\umd|tx_baud_tick~q ),
	.cin(gnd),
	.combout(\umd|uart_tx_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_state~8 .lut_mask = 16'h8000;
defparam \umd|uart_tx_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N16
fiftyfivenm_lcell_comb \umd|uart_tx_state~9 (
// Equation(s):
// \umd|uart_tx_state~9_combout  = (\umd|uart_tx_state~8_combout ) # ((\umd|uart_tx_count[2]~0_combout ) # ((\umd|uart_tx_state.tx_send_stop_bit~q  & \umd|tx_baud_tick~q )))

	.dataa(\umd|uart_tx_state.tx_send_stop_bit~q ),
	.datab(\umd|uart_tx_state~8_combout ),
	.datac(\umd|uart_tx_count[2]~0_combout ),
	.datad(\umd|tx_baud_tick~q ),
	.cin(gnd),
	.combout(\umd|uart_tx_state~9_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_state~9 .lut_mask = 16'hFEFC;
defparam \umd|uart_tx_state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N10
fiftyfivenm_lcell_comb \umd|uart_tx_state~15 (
// Equation(s):
// \umd|uart_tx_state~15_combout  = (\umd|uart_tx_state~14_combout ) # ((\umd|uart_tx_state~8_combout  & (\reset_n~input_o  & \umd|uart_tx_state~9_combout )))

	.dataa(\umd|uart_tx_state~14_combout ),
	.datab(\umd|uart_tx_state~8_combout ),
	.datac(\reset_n~input_o ),
	.datad(\umd|uart_tx_state~9_combout ),
	.cin(gnd),
	.combout(\umd|uart_tx_state~15_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_state~15 .lut_mask = 16'hEAAA;
defparam \umd|uart_tx_state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N11
dffeas \umd|uart_tx_state.tx_send_stop_bit (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_tx_state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_tx_state.tx_send_stop_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_tx_state.tx_send_stop_bit .is_wysiwyg = "true";
defparam \umd|uart_tx_state.tx_send_stop_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N30
fiftyfivenm_lcell_comb \umd|uart_tx_state~10 (
// Equation(s):
// \umd|uart_tx_state~10_combout  = ((!\umd|uart_tx_state~9_combout  & ((\umd|uart_tx_state~8_combout ) # (!\umd|uart_tx_state.tx_send_start_bit~q )))) # (!\reset_n~input_o )

	.dataa(\umd|uart_tx_state.tx_send_start_bit~q ),
	.datab(\reset_n~input_o ),
	.datac(\umd|uart_tx_state~8_combout ),
	.datad(\umd|uart_tx_state~9_combout ),
	.cin(gnd),
	.combout(\umd|uart_tx_state~10_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_state~10 .lut_mask = 16'h33F7;
defparam \umd|uart_tx_state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N18
fiftyfivenm_lcell_comb \umd|uart_tx_state~11 (
// Equation(s):
// \umd|uart_tx_state~11_combout  = (!\umd|uart_tx_state~10_combout  & ((!\umd|tx_baud_tick~q ) # (!\umd|uart_tx_state.tx_send_stop_bit~q )))

	.dataa(\umd|uart_tx_state.tx_send_stop_bit~q ),
	.datab(gnd),
	.datac(\umd|uart_tx_state~10_combout ),
	.datad(\umd|tx_baud_tick~q ),
	.cin(gnd),
	.combout(\umd|uart_tx_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_state~11 .lut_mask = 16'h050F;
defparam \umd|uart_tx_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N19
dffeas \umd|uart_tx_state.tx_send_start_bit (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_tx_state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_tx_state.tx_send_start_bit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_tx_state.tx_send_start_bit .is_wysiwyg = "true";
defparam \umd|uart_tx_state.tx_send_start_bit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N26
fiftyfivenm_lcell_comb \umd|uart_tx_count[2]~0 (
// Equation(s):
// \umd|uart_tx_count[2]~0_combout  = (!\umd|uart_tx_state.tx_send_start_bit~q  & (\master_m|umd_rx_stb~reg0_q  & \umd|tx_baud_tick~q ))

	.dataa(gnd),
	.datab(\umd|uart_tx_state.tx_send_start_bit~q ),
	.datac(\master_m|umd_rx_stb~reg0_q ),
	.datad(\umd|tx_baud_tick~q ),
	.cin(gnd),
	.combout(\umd|uart_tx_count[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_count[2]~0 .lut_mask = 16'h3000;
defparam \umd|uart_tx_count[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N21
dffeas \umd|uart_rx_data_in_ack (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\umd|uart_tx_count[2]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_rx_data_in_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_rx_data_in_ack .is_wysiwyg = "true";
defparam \umd|uart_rx_data_in_ack .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
fiftyfivenm_lcell_comb \master_m|umd_rx_stb~0 (
// Equation(s):
// \master_m|umd_rx_stb~0_combout  = (!\umd|uart_rx_data_in_ack~q  & \master_m|umd_rx_stb~reg0_q )

	.dataa(gnd),
	.datab(\umd|uart_rx_data_in_ack~q ),
	.datac(\master_m|umd_rx_stb~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\master_m|umd_rx_stb~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|umd_rx_stb~0 .lut_mask = 16'h3030;
defparam \master_m|umd_rx_stb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N8
fiftyfivenm_lcell_comb \master_m|state.startup~0 (
// Equation(s):
// \master_m|state.startup~0_combout  = (\master_m|state.startup~q ) # (\master_m|cam_ready~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\master_m|state.startup~q ),
	.datad(\master_m|cam_ready~q ),
	.cin(gnd),
	.combout(\master_m|state.startup~0_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|state.startup~0 .lut_mask = 16'hFFF0;
defparam \master_m|state.startup~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
fiftyfivenm_lcell_comb \master_m|state.startup~feeder (
// Equation(s):
// \master_m|state.startup~feeder_combout  = \master_m|state.startup~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\master_m|state.startup~0_combout ),
	.cin(gnd),
	.combout(\master_m|state.startup~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \master_m|state.startup~feeder .lut_mask = 16'hFF00;
defparam \master_m|state.startup~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N3
dffeas \master_m|state.startup (
	.clk(\clock~input_o ),
	.d(\master_m|state.startup~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|state.startup~q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|state.startup .is_wysiwyg = "true";
defparam \master_m|state.startup .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N5
dffeas \master_m|umd_rx_stb~reg0 (
	.clk(\clock~input_o ),
	.d(\master_m|umd_rx_stb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\master_m|state.startup~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\master_m|umd_rx_stb~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \master_m|umd_rx_stb~reg0 .is_wysiwyg = "true";
defparam \master_m|umd_rx_stb~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N14
fiftyfivenm_lcell_comb \umd|uart_tx_data~0 (
// Equation(s):
// \umd|uart_tx_data~0_combout  = (!\umd|uart_tx_data~q  & (((!\master_m|umd_rx_stb~reg0_q  & !\umd|uart_tx_state.tx_send_start_bit~q )) # (!\umd|tx_baud_tick~q )))

	.dataa(\umd|uart_tx_data~q ),
	.datab(\umd|tx_baud_tick~q ),
	.datac(\master_m|umd_rx_stb~reg0_q ),
	.datad(\umd|uart_tx_state.tx_send_start_bit~q ),
	.cin(gnd),
	.combout(\umd|uart_tx_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_data~0 .lut_mask = 16'h1115;
defparam \umd|uart_tx_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N6
fiftyfivenm_lcell_comb \umd|uart_tx_data_vec~7 (
// Equation(s):
// \umd|uart_tx_data_vec~7_combout  = (\umd|uart_tx_data_vec [7]) # ((\master_m|umd_rx_stb~reg0_q  & (\umd|tx_baud_tick~q  & !\umd|uart_tx_state.tx_send_start_bit~q )))

	.dataa(\master_m|umd_rx_stb~reg0_q ),
	.datab(\umd|tx_baud_tick~q ),
	.datac(\umd|uart_tx_data_vec [7]),
	.datad(\umd|uart_tx_state.tx_send_start_bit~q ),
	.cin(gnd),
	.combout(\umd|uart_tx_data_vec~7_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_data_vec~7 .lut_mask = 16'hF0F8;
defparam \umd|uart_tx_data_vec~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N22
fiftyfivenm_lcell_comb \umd|uart_tx_data_vec[7]~feeder (
// Equation(s):
// \umd|uart_tx_data_vec[7]~feeder_combout  = \umd|uart_tx_data_vec~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\umd|uart_tx_data_vec~7_combout ),
	.cin(gnd),
	.combout(\umd|uart_tx_data_vec[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_data_vec[7]~feeder .lut_mask = 16'hFF00;
defparam \umd|uart_tx_data_vec[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N23
dffeas \umd|uart_tx_data_vec[7] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_tx_data_vec[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_tx_data_vec [7]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_tx_data_vec[7] .is_wysiwyg = "true";
defparam \umd|uart_tx_data_vec[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N8
fiftyfivenm_lcell_comb \umd|uart_tx_data_vec~6 (
// Equation(s):
// \umd|uart_tx_data_vec~6_combout  = (\umd|uart_tx_data_vec [7] & \umd|uart_tx_state.tx_send_data~q )

	.dataa(\umd|uart_tx_data_vec [7]),
	.datab(gnd),
	.datac(\umd|uart_tx_state.tx_send_data~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\umd|uart_tx_data_vec~6_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_data_vec~6 .lut_mask = 16'hA0A0;
defparam \umd|uart_tx_data_vec~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N9
dffeas \umd|uart_tx_data_vec[6] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_tx_data_vec~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\umd|uart_tx_count[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_tx_data_vec [6]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_tx_data_vec[6] .is_wysiwyg = "true";
defparam \umd|uart_tx_data_vec[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N30
fiftyfivenm_lcell_comb \umd|uart_tx_data_vec~5 (
// Equation(s):
// \umd|uart_tx_data_vec~5_combout  = (\umd|uart_tx_data_vec [6] & \umd|uart_tx_state.tx_send_data~q )

	.dataa(gnd),
	.datab(\umd|uart_tx_data_vec [6]),
	.datac(\umd|uart_tx_state.tx_send_data~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\umd|uart_tx_data_vec~5_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_data_vec~5 .lut_mask = 16'hC0C0;
defparam \umd|uart_tx_data_vec~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N31
dffeas \umd|uart_tx_data_vec[5] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_tx_data_vec~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\umd|uart_tx_count[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_tx_data_vec [5]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_tx_data_vec[5] .is_wysiwyg = "true";
defparam \umd|uart_tx_data_vec[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N4
fiftyfivenm_lcell_comb \umd|uart_tx_data_vec~4 (
// Equation(s):
// \umd|uart_tx_data_vec~4_combout  = (\umd|uart_tx_data_vec [5] & \umd|uart_tx_state.tx_send_data~q )

	.dataa(\umd|uart_tx_data_vec [5]),
	.datab(gnd),
	.datac(\umd|uart_tx_state.tx_send_data~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\umd|uart_tx_data_vec~4_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_data_vec~4 .lut_mask = 16'hA0A0;
defparam \umd|uart_tx_data_vec~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N5
dffeas \umd|uart_tx_data_vec[4] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_tx_data_vec~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\umd|uart_tx_count[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_tx_data_vec [4]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_tx_data_vec[4] .is_wysiwyg = "true";
defparam \umd|uart_tx_data_vec[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N10
fiftyfivenm_lcell_comb \umd|uart_tx_data_vec~3 (
// Equation(s):
// \umd|uart_tx_data_vec~3_combout  = (\umd|uart_tx_data_vec [4] & \umd|uart_tx_state.tx_send_data~q )

	.dataa(gnd),
	.datab(\umd|uart_tx_data_vec [4]),
	.datac(\umd|uart_tx_state.tx_send_data~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\umd|uart_tx_data_vec~3_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_data_vec~3 .lut_mask = 16'hC0C0;
defparam \umd|uart_tx_data_vec~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N11
dffeas \umd|uart_tx_data_vec[3] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_tx_data_vec~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\umd|uart_tx_count[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_tx_data_vec [3]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_tx_data_vec[3] .is_wysiwyg = "true";
defparam \umd|uart_tx_data_vec[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N28
fiftyfivenm_lcell_comb \umd|uart_tx_data_vec~2 (
// Equation(s):
// \umd|uart_tx_data_vec~2_combout  = (\umd|uart_tx_state.tx_send_data~q  & \umd|uart_tx_data_vec [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\umd|uart_tx_state.tx_send_data~q ),
	.datad(\umd|uart_tx_data_vec [3]),
	.cin(gnd),
	.combout(\umd|uart_tx_data_vec~2_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_data_vec~2 .lut_mask = 16'hF000;
defparam \umd|uart_tx_data_vec~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N29
dffeas \umd|uart_tx_data_vec[2] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_tx_data_vec~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\umd|uart_tx_count[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_tx_data_vec [2]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_tx_data_vec[2] .is_wysiwyg = "true";
defparam \umd|uart_tx_data_vec[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N18
fiftyfivenm_lcell_comb \umd|uart_tx_data_vec~1 (
// Equation(s):
// \umd|uart_tx_data_vec~1_combout  = (\umd|uart_tx_state.tx_send_data~q  & \umd|uart_tx_data_vec [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\umd|uart_tx_state.tx_send_data~q ),
	.datad(\umd|uart_tx_data_vec [2]),
	.cin(gnd),
	.combout(\umd|uart_tx_data_vec~1_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_data_vec~1 .lut_mask = 16'hF000;
defparam \umd|uart_tx_data_vec~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N19
dffeas \umd|uart_tx_data_vec[1] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_tx_data_vec~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\umd|uart_tx_count[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_tx_data_vec [1]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_tx_data_vec[1] .is_wysiwyg = "true";
defparam \umd|uart_tx_data_vec[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N12
fiftyfivenm_lcell_comb \umd|uart_tx_data_vec~0 (
// Equation(s):
// \umd|uart_tx_data_vec~0_combout  = (\umd|uart_tx_state.tx_send_data~q  & \umd|uart_tx_data_vec [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\umd|uart_tx_state.tx_send_data~q ),
	.datad(\umd|uart_tx_data_vec [1]),
	.cin(gnd),
	.combout(\umd|uart_tx_data_vec~0_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_data_vec~0 .lut_mask = 16'hF000;
defparam \umd|uart_tx_data_vec~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N13
dffeas \umd|uart_tx_data_vec[0] (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_tx_data_vec~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(\umd|uart_tx_count[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_tx_data_vec [0]),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_tx_data_vec[0] .is_wysiwyg = "true";
defparam \umd|uart_tx_data_vec[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N16
fiftyfivenm_lcell_comb \umd|uart_tx_data~1 (
// Equation(s):
// \umd|uart_tx_data~1_combout  = (\umd|tx_baud_tick~q  & (\umd|uart_tx_state.tx_send_start_bit~q  & ((\umd|uart_tx_data_vec [0]) # (!\umd|uart_tx_state.tx_send_data~q ))))

	.dataa(\umd|uart_tx_data_vec [0]),
	.datab(\umd|tx_baud_tick~q ),
	.datac(\umd|uart_tx_state.tx_send_data~q ),
	.datad(\umd|uart_tx_state.tx_send_start_bit~q ),
	.cin(gnd),
	.combout(\umd|uart_tx_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_data~1 .lut_mask = 16'h8C00;
defparam \umd|uart_tx_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N20
fiftyfivenm_lcell_comb \umd|uart_tx_data~2 (
// Equation(s):
// \umd|uart_tx_data~2_combout  = (\reset_n~input_o  & (!\umd|uart_tx_data~0_combout  & !\umd|uart_tx_data~1_combout ))

	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(\umd|uart_tx_data~0_combout ),
	.datad(\umd|uart_tx_data~1_combout ),
	.cin(gnd),
	.combout(\umd|uart_tx_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \umd|uart_tx_data~2 .lut_mask = 16'h000A;
defparam \umd|uart_tx_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y21_N21
dffeas \umd|uart_tx_data (
	.clk(\master_m|umd_clock~0clkctrl_outclk ),
	.d(\umd|uart_tx_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\umd|uart_tx_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \umd|uart_tx_data .is_wysiwyg = "true";
defparam \umd|uart_tx_data .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y1_N15
fiftyfivenm_io_ibuf \vsync~input (
	.i(vsync),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\vsync~input_o ));
// synopsys translate_off
defparam \vsync~input .bus_hold = "false";
defparam \vsync~input .listen_to_nsleep_signal = "false";
defparam \vsync~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y1_N1
fiftyfivenm_io_ibuf \href~input (
	.i(href),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\href~input_o ));
// synopsys translate_off
defparam \href~input .bus_hold = "false";
defparam \href~input .listen_to_nsleep_signal = "false";
defparam \href~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y1_N22
fiftyfivenm_io_ibuf \pclk~input (
	.i(pclk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\pclk~input_o ));
// synopsys translate_off
defparam \pclk~input .bus_hold = "false";
defparam \pclk~input .listen_to_nsleep_signal = "false";
defparam \pclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N29
fiftyfivenm_io_ibuf \cpi[0]~input (
	.i(cpi[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cpi[0]~input_o ));
// synopsys translate_off
defparam \cpi[0]~input .bus_hold = "false";
defparam \cpi[0]~input .listen_to_nsleep_signal = "false";
defparam \cpi[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y25_N15
fiftyfivenm_io_ibuf \cpi[1]~input (
	.i(cpi[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cpi[1]~input_o ));
// synopsys translate_off
defparam \cpi[1]~input .bus_hold = "false";
defparam \cpi[1]~input .listen_to_nsleep_signal = "false";
defparam \cpi[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y22_N15
fiftyfivenm_io_ibuf \cpi[2]~input (
	.i(cpi[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cpi[2]~input_o ));
// synopsys translate_off
defparam \cpi[2]~input .bus_hold = "false";
defparam \cpi[2]~input .listen_to_nsleep_signal = "false";
defparam \cpi[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y22_N22
fiftyfivenm_io_ibuf \cpi[3]~input (
	.i(cpi[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cpi[3]~input_o ));
// synopsys translate_off
defparam \cpi[3]~input .bus_hold = "false";
defparam \cpi[3]~input .listen_to_nsleep_signal = "false";
defparam \cpi[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
fiftyfivenm_io_ibuf \cpi[4]~input (
	.i(cpi[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cpi[4]~input_o ));
// synopsys translate_off
defparam \cpi[4]~input .bus_hold = "false";
defparam \cpi[4]~input .listen_to_nsleep_signal = "false";
defparam \cpi[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N1
fiftyfivenm_io_ibuf \cpi[5]~input (
	.i(cpi[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cpi[5]~input_o ));
// synopsys translate_off
defparam \cpi[5]~input .bus_hold = "false";
defparam \cpi[5]~input .listen_to_nsleep_signal = "false";
defparam \cpi[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N8
fiftyfivenm_io_ibuf \cpi[6]~input (
	.i(cpi[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cpi[6]~input_o ));
// synopsys translate_off
defparam \cpi[6]~input .bus_hold = "false";
defparam \cpi[6]~input .listen_to_nsleep_signal = "false";
defparam \cpi[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
fiftyfivenm_io_ibuf \cpi[7]~input (
	.i(cpi[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cpi[7]~input_o ));
// synopsys translate_off
defparam \cpi[7]~input .bus_hold = "false";
defparam \cpi[7]~input .listen_to_nsleep_signal = "false";
defparam \cpi[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y11_N22
fiftyfivenm_io_ibuf \umd_rx~input (
	.i(umd_rx),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\umd_rx~input_o ));
// synopsys translate_off
defparam \umd_rx~input .bus_hold = "false";
defparam \umd_rx~input .listen_to_nsleep_signal = "false";
defparam \umd_rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y25_N1
fiftyfivenm_io_ibuf \A~input (
	.i(A),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\A~input_o ));
// synopsys translate_off
defparam \A~input .bus_hold = "false";
defparam \A~input .listen_to_nsleep_signal = "false";
defparam \A~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y25_N1
fiftyfivenm_io_ibuf \B~input (
	.i(B),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\B~input_o ));
// synopsys translate_off
defparam \B~input .bus_hold = "false";
defparam \B~input .listen_to_nsleep_signal = "false";
defparam \B~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y4_N15
fiftyfivenm_io_ibuf \cam_ena~input (
	.i(cam_ena),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cam_ena~input_o ));
// synopsys translate_off
defparam \cam_ena~input .bus_hold = "false";
defparam \cam_ena~input .listen_to_nsleep_signal = "false";
defparam \cam_ena~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y1_N8
fiftyfivenm_io_ibuf \mclk~input (
	.i(mclk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\mclk~input_o ));
// synopsys translate_off
defparam \mclk~input .bus_hold = "false";
defparam \mclk~input .listen_to_nsleep_signal = "false";
defparam \mclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y6_N8
fiftyfivenm_io_ibuf \sda~input (
	.i(sda),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\sda~input_o ));
// synopsys translate_off
defparam \sda~input .bus_hold = "false";
defparam \sda~input .listen_to_nsleep_signal = "false";
defparam \sda~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N15
fiftyfivenm_io_ibuf \ram_rst~input (
	.i(ram_rst),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_rst~input_o ));
// synopsys translate_off
defparam \ram_rst~input .bus_hold = "false";
defparam \ram_rst~input .listen_to_nsleep_signal = "false";
defparam \ram_rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N29
fiftyfivenm_io_ibuf \ram_cs_n~input (
	.i(ram_cs_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_cs_n~input_o ));
// synopsys translate_off
defparam \ram_cs_n~input .bus_hold = "false";
defparam \ram_cs_n~input .listen_to_nsleep_signal = "false";
defparam \ram_cs_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N1
fiftyfivenm_io_ibuf \ram_ck_p~input (
	.i(ram_ck_p),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_ck_p~input_o ));
// synopsys translate_off
defparam \ram_ck_p~input .bus_hold = "false";
defparam \ram_ck_p~input .listen_to_nsleep_signal = "false";
defparam \ram_ck_p~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N15
fiftyfivenm_io_ibuf \ram_ck_n~input (
	.i(ram_ck_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ram_ck_n~input_o ));
// synopsys translate_off
defparam \ram_ck_n~input .bus_hold = "false";
defparam \ram_ck_n~input .listen_to_nsleep_signal = "false";
defparam \ram_ck_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y11_N15
fiftyfivenm_io_ibuf \t_ram_rst~input (
	.i(t_ram_rst),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_rst~input_o ));
// synopsys translate_off
defparam \t_ram_rst~input .bus_hold = "false";
defparam \t_ram_rst~input .listen_to_nsleep_signal = "false";
defparam \t_ram_rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y17_N15
fiftyfivenm_io_ibuf \t_ram_cs_n~input (
	.i(t_ram_cs_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_cs_n~input_o ));
// synopsys translate_off
defparam \t_ram_cs_n~input .bus_hold = "false";
defparam \t_ram_cs_n~input .listen_to_nsleep_signal = "false";
defparam \t_ram_cs_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y19_N8
fiftyfivenm_io_ibuf \t_ram_ck_p~input (
	.i(t_ram_ck_p),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_ck_p~input_o ));
// synopsys translate_off
defparam \t_ram_ck_p~input .bus_hold = "false";
defparam \t_ram_ck_p~input .listen_to_nsleep_signal = "false";
defparam \t_ram_ck_p~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y19_N1
fiftyfivenm_io_ibuf \t_ram_ck_n~input (
	.i(t_ram_ck_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_ck_n~input_o ));
// synopsys translate_off
defparam \t_ram_ck_n~input .bus_hold = "false";
defparam \t_ram_ck_n~input .listen_to_nsleep_signal = "false";
defparam \t_ram_ck_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y17_N22
fiftyfivenm_io_ibuf \t_ram_rwds~input (
	.i(t_ram_rwds),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_rwds~input_o ));
// synopsys translate_off
defparam \t_ram_rwds~input .bus_hold = "false";
defparam \t_ram_rwds~input .listen_to_nsleep_signal = "false";
defparam \t_ram_rwds~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y9_N22
fiftyfivenm_io_ibuf \t_ram_dq[0]~input (
	.i(t_ram_dq[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_dq[0]~input_o ));
// synopsys translate_off
defparam \t_ram_dq[0]~input .bus_hold = "false";
defparam \t_ram_dq[0]~input .listen_to_nsleep_signal = "false";
defparam \t_ram_dq[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y9_N15
fiftyfivenm_io_ibuf \t_ram_dq[1]~input (
	.i(t_ram_dq[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_dq[1]~input_o ));
// synopsys translate_off
defparam \t_ram_dq[1]~input .bus_hold = "false";
defparam \t_ram_dq[1]~input .listen_to_nsleep_signal = "false";
defparam \t_ram_dq[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y12_N22
fiftyfivenm_io_ibuf \t_ram_dq[2]~input (
	.i(t_ram_dq[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_dq[2]~input_o ));
// synopsys translate_off
defparam \t_ram_dq[2]~input .bus_hold = "false";
defparam \t_ram_dq[2]~input .listen_to_nsleep_signal = "false";
defparam \t_ram_dq[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y12_N15
fiftyfivenm_io_ibuf \t_ram_dq[3]~input (
	.i(t_ram_dq[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_dq[3]~input_o ));
// synopsys translate_off
defparam \t_ram_dq[3]~input .bus_hold = "false";
defparam \t_ram_dq[3]~input .listen_to_nsleep_signal = "false";
defparam \t_ram_dq[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y19_N22
fiftyfivenm_io_ibuf \t_ram_dq[4]~input (
	.i(t_ram_dq[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_dq[4]~input_o ));
// synopsys translate_off
defparam \t_ram_dq[4]~input .bus_hold = "false";
defparam \t_ram_dq[4]~input .listen_to_nsleep_signal = "false";
defparam \t_ram_dq[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y19_N15
fiftyfivenm_io_ibuf \t_ram_dq[5]~input (
	.i(t_ram_dq[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_dq[5]~input_o ));
// synopsys translate_off
defparam \t_ram_dq[5]~input .bus_hold = "false";
defparam \t_ram_dq[5]~input .listen_to_nsleep_signal = "false";
defparam \t_ram_dq[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y22_N22
fiftyfivenm_io_ibuf \t_ram_dq[6]~input (
	.i(t_ram_dq[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_dq[6]~input_o ));
// synopsys translate_off
defparam \t_ram_dq[6]~input .bus_hold = "false";
defparam \t_ram_dq[6]~input .listen_to_nsleep_signal = "false";
defparam \t_ram_dq[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y22_N15
fiftyfivenm_io_ibuf \t_ram_dq[7]~input (
	.i(t_ram_dq[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\t_ram_dq[7]~input_o ));
// synopsys translate_off
defparam \t_ram_dq[7]~input .bus_hold = "false";
defparam \t_ram_dq[7]~input .listen_to_nsleep_signal = "false";
defparam \t_ram_dq[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y11_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~GND~combout ),
	.par_en(vcc),
	.xe_ye(\~GND~combout ),
	.se(\~GND~combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X10_Y24_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

assign pwdn = \pwdn~output_o ;

assign umd_tx = \umd_tx~output_o ;

assign A = \A~output_o ;

assign B = \B~output_o ;

assign cam_ena = \cam_ena~output_o ;

assign mclk = \mclk~output_o ;

assign sda = \sda~output_o ;

assign scl = \scl~output_o ;

assign ram_rst = \ram_rst~output_o ;

assign ram_cs_n = \ram_cs_n~output_o ;

assign ram_ck_p = \ram_ck_p~output_o ;

assign ram_ck_n = \ram_ck_n~output_o ;

assign ram_rwds = \ram_rwds~output_o ;

assign ram_dq[0] = \ram_dq[0]~output_o ;

assign ram_dq[1] = \ram_dq[1]~output_o ;

assign ram_dq[2] = \ram_dq[2]~output_o ;

assign ram_dq[3] = \ram_dq[3]~output_o ;

assign ram_dq[4] = \ram_dq[4]~output_o ;

assign ram_dq[5] = \ram_dq[5]~output_o ;

assign ram_dq[6] = \ram_dq[6]~output_o ;

assign ram_dq[7] = \ram_dq[7]~output_o ;

assign t_ram_rst = \t_ram_rst~output_o ;

assign t_ram_cs_n = \t_ram_cs_n~output_o ;

assign t_ram_ck_p = \t_ram_ck_p~output_o ;

assign t_ram_ck_n = \t_ram_ck_n~output_o ;

assign t_ram_rwds = \t_ram_rwds~output_o ;

assign t_ram_dq[0] = \t_ram_dq[0]~output_o ;

assign t_ram_dq[1] = \t_ram_dq[1]~output_o ;

assign t_ram_dq[2] = \t_ram_dq[2]~output_o ;

assign t_ram_dq[3] = \t_ram_dq[3]~output_o ;

assign t_ram_dq[4] = \t_ram_dq[4]~output_o ;

assign t_ram_dq[5] = \t_ram_dq[5]~output_o ;

assign t_ram_dq[6] = \t_ram_dq[6]~output_o ;

assign t_ram_dq[7] = \t_ram_dq[7]~output_o ;

assign reset_n = \reset_n~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_16,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_18,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_19,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_129,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_136,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_138,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
