.nh
.TH "CPY (SIMD&FP scalar)" "7" " "  "instruction" "sve"
.SS CPY (SIMD&FP scalar)
 Copy SIMD&FP scalar register to vector elements (predicated)

 Copy the SIMD & floating-point scalar source register to each active element in
 the destination vector. Inactive elements in the destination vector register
 remain unmodified.

 Status : Green

 Predicated : True

 takes_pred_movprfx : True



.SS SVE - A64 - cpy_z_p_v_
 
                                                                   
                                                                   
                                                                   
                 24  22                13    10         5         0
                  |   |                 |     |         |         |
   0 0 0 0 0 1 0 1|. .|1 0 0 0 0 0 1 0 0|. . .|. . . . .|. . . . .|
                  |                     |     |         |
                  `-size                `-Pg  `-Vn      `-Zd
  
  
 
.SS SVE
 
 CPY     <Zd>.<T>, <Pg>/M, <V><n>
 
 if !HaveSVE() then UNDEFINED;
 integer esize = 8 << UInt(size);
 integer g = UInt(Pg);
 integer n = UInt(Vn);
 integer d = UInt(Zd);
 
 CheckSVEEnabled();
 integer elements = VL DIV esize;
 bits(PL) mask = P[g];
 bits(esize) operand1 = V[n];
 bits(VL) result = Z[d];
 
 for e = 0 to elements-1
     if ElemP[mask, e, esize] == '1' then
         Elem[result, e, esize] = operand1;
 
 Z[d] = result;
 

.SS Assembler Symbols

 <Zd>
  Encoded in Zd
  Is the name of the destination scalable vector register, encoded in the "Zd"
  field.

 <T>
  Encoded in size
  Is the size specifier,

  size <T> 
  00   B   
  01   H   
  10   S   
  11   D   

 <Pg>
  Encoded in Pg
  Is the name of the governing scalable predicate register P0-P7, encoded in the
  "Pg" field.

 <V>
  Encoded in size
  Is a width specifier,

  size <V> 
  00   B   
  01   H   
  10   S   
  11   D   

 <n>
  Encoded in Vn
  Is the number [0-31] of the source SIMD&FP register, encoded in the "Vn"
  field.



.SS Operation

 CheckSVEEnabled();
 integer elements = VL DIV esize;
 bits(PL) mask = P[g];
 bits(esize) operand1 = V[n];
 bits(VL) result = Z[d];
 
 for e = 0 to elements-1
     if ElemP[mask, e, esize] == '1' then
         Elem[result, e, esize] = operand1;
 
 Z[d] = result;

