0.6
2019.2
Nov  6 2019
21:42:20
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_0_V.v,1636423815,systemVerilog,,,,AESL_automem_edge_attr_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_10_V.v,1636423815,systemVerilog,,,,AESL_automem_edge_attr_10_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_11_V.v,1636423815,systemVerilog,,,,AESL_automem_edge_attr_11_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_12_V.v,1636423815,systemVerilog,,,,AESL_automem_edge_attr_12_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_13_V.v,1636423815,systemVerilog,,,,AESL_automem_edge_attr_13_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_14_V.v,1636423815,systemVerilog,,,,AESL_automem_edge_attr_14_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_15_V.v,1636423815,systemVerilog,,,,AESL_automem_edge_attr_15_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_16_V.v,1636423815,systemVerilog,,,,AESL_automem_edge_attr_16_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_17_V.v,1636423815,systemVerilog,,,,AESL_automem_edge_attr_17_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_18_V.v,1636423815,systemVerilog,,,,AESL_automem_edge_attr_18_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_19_V.v,1636423815,systemVerilog,,,,AESL_automem_edge_attr_19_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_1_V.v,1636423815,systemVerilog,,,,AESL_automem_edge_attr_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_20_V.v,1636423815,systemVerilog,,,,AESL_automem_edge_attr_20_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_21_V.v,1636423815,systemVerilog,,,,AESL_automem_edge_attr_21_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_22_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_22_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_23_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_23_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_24_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_24_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_25_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_25_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_26_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_26_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_27_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_27_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_28_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_28_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_29_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_29_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_2_V.v,1636423815,systemVerilog,,,,AESL_automem_edge_attr_2_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_30_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_30_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_31_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_31_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_32_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_32_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_33_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_33_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_34_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_34_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_35_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_35_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_36_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_36_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_37_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_37_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_38_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_38_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_39_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_39_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_3_V.v,1636423815,systemVerilog,,,,AESL_automem_edge_attr_3_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_40_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_40_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_41_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_41_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_42_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_42_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_43_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_43_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_44_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_44_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_45_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_45_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_46_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_46_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_47_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_47_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_48_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_48_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_49_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_49_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_4_V.v,1636423815,systemVerilog,,,,AESL_automem_edge_attr_4_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_50_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_50_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_51_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_51_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_52_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_52_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_53_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_53_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_54_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_54_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_55_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_55_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_56_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_56_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_57_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_57_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_58_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_58_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_59_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_59_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_5_V.v,1636423815,systemVerilog,,,,AESL_automem_edge_attr_5_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_60_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_60_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_61_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_61_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_62_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_62_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_63_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_attr_63_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_6_V.v,1636423815,systemVerilog,,,,AESL_automem_edge_attr_6_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_7_V.v,1636423815,systemVerilog,,,,AESL_automem_edge_attr_7_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_8_V.v,1636423815,systemVerilog,,,,AESL_automem_edge_attr_8_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_attr_9_V.v,1636423815,systemVerilog,,,,AESL_automem_edge_attr_9_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_index_0_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_index_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_index_10_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_index_10_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_index_11_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_index_11_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_index_12_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_index_12_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_index_13_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_index_13_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_index_14_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_index_14_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_index_15_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_index_15_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_index_16_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_index_16_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_index_17_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_index_17_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_index_18_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_index_18_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_index_19_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_index_19_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_index_1_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_index_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_index_20_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_index_20_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_index_21_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_index_21_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_index_22_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_index_22_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_index_23_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_index_23_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_index_24_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_index_24_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_index_25_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_index_25_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_index_26_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_index_26_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_index_27_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_index_27_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_index_28_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_index_28_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_index_29_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_index_29_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_index_2_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_index_2_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_index_30_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_index_30_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_index_31_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_index_31_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_index_3_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_index_3_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_index_4_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_index_4_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_index_5_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_index_5_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_index_6_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_index_6_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_index_7_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_index_7_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_index_8_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_index_8_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_edge_index_9_V.v,1636423816,systemVerilog,,,,AESL_automem_edge_index_9_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_layer11_out_0_V.v,1636423816,systemVerilog,,,,AESL_automem_layer11_out_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_layer11_out_10_V.v,1636423816,systemVerilog,,,,AESL_automem_layer11_out_10_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_layer11_out_11_V.v,1636423816,systemVerilog,,,,AESL_automem_layer11_out_11_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_layer11_out_12_V.v,1636423816,systemVerilog,,,,AESL_automem_layer11_out_12_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_layer11_out_13_V.v,1636423816,systemVerilog,,,,AESL_automem_layer11_out_13_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_layer11_out_14_V.v,1636423816,systemVerilog,,,,AESL_automem_layer11_out_14_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_layer11_out_15_V.v,1636423816,systemVerilog,,,,AESL_automem_layer11_out_15_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_layer11_out_1_V.v,1636423816,systemVerilog,,,,AESL_automem_layer11_out_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_layer11_out_2_V.v,1636423816,systemVerilog,,,,AESL_automem_layer11_out_2_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_layer11_out_3_V.v,1636423816,systemVerilog,,,,AESL_automem_layer11_out_3_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_layer11_out_4_V.v,1636423816,systemVerilog,,,,AESL_automem_layer11_out_4_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_layer11_out_5_V.v,1636423816,systemVerilog,,,,AESL_automem_layer11_out_5_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_layer11_out_6_V.v,1636423816,systemVerilog,,,,AESL_automem_layer11_out_6_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_layer11_out_7_V.v,1636423816,systemVerilog,,,,AESL_automem_layer11_out_7_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_layer11_out_8_V.v,1636423816,systemVerilog,,,,AESL_automem_layer11_out_8_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_layer11_out_9_V.v,1636423816,systemVerilog,,,,AESL_automem_layer11_out_9_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_0_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_10_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_10_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_11_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_11_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_12_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_12_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_13_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_13_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_14_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_14_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_15_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_15_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_16_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_16_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_17_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_17_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_18_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_18_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_19_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_19_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_1_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_1_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_20_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_20_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_21_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_21_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_22_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_22_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_23_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_23_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_24_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_24_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_25_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_25_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_26_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_26_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_27_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_27_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_28_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_28_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_29_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_29_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_2_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_2_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_30_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_30_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_31_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_31_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_32_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_32_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_33_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_33_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_34_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_34_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_35_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_35_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_36_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_36_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_37_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_37_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_38_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_38_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_39_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_39_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_3_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_3_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_40_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_40_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_41_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_41_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_42_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_42_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_43_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_43_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_44_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_44_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_45_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_45_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_46_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_46_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_47_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_47_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_4_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_4_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_5_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_5_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_6_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_6_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_7_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_7_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_8_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_8_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_automem_node_attr_9_V.v,1636423815,systemVerilog,,,,AESL_automem_node_attr_9_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_deadlock_detection_unit.v,1636423924,systemVerilog,,,,AESL_deadlock_detect_unit,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_deadlock_detector.v,1636423924,systemVerilog,,,,AESL_deadlock_detector,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/AESL_deadlock_report_unit.v,1636423924,systemVerilog,,,,AESL_deadlock_report_unit,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/Block_proc.v,1636423217,systemVerilog,,,,Block_proc,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/clone_vec_ap_fixed_16_8_5_3_0_layer7_out_config_s.v,1636423261,systemVerilog,,,,clone_vec_ap_fixed_16_8_5_3_0_layer7_out_config_s,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/clone_vec_ap_fixed_16_8_5_3_0_node_attr_config_s.v,1636423217,systemVerilog,,,,clone_vec_ap_fixed_16_8_5_3_0_node_attr_config_s,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/clone_vec_ap_uint_16_edge_index_config_1.v,1636423232,systemVerilog,,,,clone_vec_ap_uint_16_edge_index_config_1,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/clone_vec_ap_uint_16_edge_index_config_2.v,1636423237,systemVerilog,,,,clone_vec_ap_uint_16_edge_index_config_2,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/concatenate1d_ap_fixed_ap_fixed_ap_fixed_merge_config1_s.v,1636423323,systemVerilog,,,,concatenate1d_ap_fixed_ap_fixed_ap_fixed_merge_config1_s,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/dense_mult_3lyr_ap_fixed_ap_fixed_16_8_5_3_0_config7_s.v,1636423244,systemVerilog,,,,dense_mult_3lyr_ap_fixed_ap_fixed_16_8_5_3_0_config7_s,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/dense_mult_3lyr_ap_fixed_ap_fixed_config10_s.v,1636423331,systemVerilog,,,,dense_mult_3lyr_ap_fixed_ap_fixed_config10_s,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/dense_mult_3lyr_ap_fixed_ap_fixed_config11_s.v,1636423346,systemVerilog,,,,dense_mult_3lyr_ap_fixed_ap_fixed_config11_s,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/dense_resource_rf_leq_nin_0_0_0_0_0.v,1636423243,systemVerilog,,,,dense_resource_rf_leq_nin_0_0_0_0_0,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0.v,1636423241,systemVerilog,,,,dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_1.v,1636423240,systemVerilog,,,,dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_1,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2.v,1636423343,systemVerilog,,,,dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_2,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_3.v,1636423339,systemVerilog,,,,dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_3,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4.v,1636423327,systemVerilog,,,,dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_4,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5.v,1636423324,systemVerilog,,,,dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_5,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/edge_aggregate.v,1636423289,systemVerilog,,,,edge_aggregate,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/edge_aggregate_edge_attr_aggr_0_0_0_V.v,1636423555,systemVerilog,,,,edge_aggregate_edge_attr_aggr_0_0_0_V;edge_aggregate_edge_attr_aggr_0_0_0_V_ram,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/edgeblock_ap_fixed_ap_uint_ap_fixed_config11_s.v,1636423352,systemVerilog,,,,edgeblock_ap_fixed_ap_uint_ap_fixed_config11_s,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/edgeblock_ap_fixed_ap_uint_ap_fixed_config7_s.v,1636423246,systemVerilog,,,,edgeblock_ap_fixed_ap_uint_ap_fixed_config7_s,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/edgeblock_ap_fixed_ap_uint_ap_fixed_config7_s_node_attr_1bkb.v,1636423555,systemVerilog,,,,edgeblock_ap_fixed_ap_uint_ap_fixed_config7_s_node_attr_1bkb;edgeblock_ap_fixed_ap_uint_ap_fixed_config7_s_node_attr_1bkb_ram,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/fifo_w16_d2_A.v,1636423555,systemVerilog,,,,fifo_w16_d2_A;fifo_w16_d2_A_shiftReg,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject.autotb.v,1636423924,systemVerilog,,,,apatb_myproject_top,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject.v,1636423495,systemVerilog,,,,myproject,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_edge_index_cpy2_0_V.v,1636423539,systemVerilog,,,,myproject_edge_index_cpy2_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_edge_index_cpy2_0_V_memcore.v,1636423555,systemVerilog,,,,myproject_edge_index_cpy2_0_V_memcore;myproject_edge_index_cpy2_0_V_memcore_ram,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_edge_index_cpy2_24_V.v,1636423539,systemVerilog,,,,myproject_edge_index_cpy2_24_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_edge_index_cpy2_24_V_memcore.v,1636423555,systemVerilog,,,,myproject_edge_index_cpy2_24_V_memcore;myproject_edge_index_cpy2_24_V_memcore_ram,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_layer7_out_0_V.v,1636423539,systemVerilog,,,,myproject_layer7_out_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_layer7_out_0_V_memcore.v,1636423555,systemVerilog,,,,myproject_layer7_out_0_V_memcore;myproject_layer7_out_0_V_memcore_ram,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_layer7_out_48_V.v,1636423539,systemVerilog,,,,myproject_layer7_out_48_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_layer7_out_48_V_memcore.v,1636423555,systemVerilog,,,,myproject_layer7_out_48_V_memcore;myproject_layer7_out_48_V_memcore_ram,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_layer9_out_0_V.v,1636423539,systemVerilog,,,,myproject_layer9_out_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_layer9_out_0_V_memcore.v,1636423555,systemVerilog,,,,myproject_layer9_out_0_V_memcore;myproject_layer9_out_0_V_memcore_ram,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_mul_mul_10ns_16s_24_1_0.v,1636423555,systemVerilog,,,,myproject_mul_mul_10ns_16s_24_1_0;myproject_mul_mul_10ns_16s_24_1_0_DSP48_0,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_mul_mul_10s_16s_24_1_0.v,1636423555,systemVerilog,,,,myproject_mul_mul_10s_16s_24_1_0;myproject_mul_mul_10s_16s_24_1_0_DSP48_11,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_mul_mul_12ns_16s_24_1_0.v,1636423555,systemVerilog,,,,myproject_mul_mul_12ns_16s_24_1_0;myproject_mul_mul_12ns_16s_24_1_0_DSP48_6,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_mul_mul_12s_16s_24_1_0.v,1636423555,systemVerilog,,,,myproject_mul_mul_12s_16s_24_1_0;myproject_mul_mul_12s_16s_24_1_0_DSP48_4,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_mul_mul_13s_16s_24_1_0.v,1636423555,systemVerilog,,,,myproject_mul_mul_13s_16s_24_1_0;myproject_mul_mul_13s_16s_24_1_0_DSP48_12,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_mul_mul_16s_10ns_24_1_0.v,1636423555,systemVerilog,,,,myproject_mul_mul_16s_10ns_24_1_0;myproject_mul_mul_16s_10ns_24_1_0_DSP48_22,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_mul_mul_16s_10s_24_1_0.v,1636423555,systemVerilog,,,,myproject_mul_mul_16s_10s_24_1_0;myproject_mul_mul_16s_10s_24_1_0_DSP48_17,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_mul_mul_16s_11ns_24_1_0.v,1636423555,systemVerilog,,,,myproject_mul_mul_16s_11ns_24_1_0;myproject_mul_mul_16s_11ns_24_1_0_DSP48_16,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_mul_mul_16s_11s_24_1_0.v,1636423555,systemVerilog,,,,myproject_mul_mul_16s_11s_24_1_0;myproject_mul_mul_16s_11s_24_1_0_DSP48_13,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_mul_mul_16s_12ns_24_1_0.v,1636423555,systemVerilog,,,,myproject_mul_mul_16s_12ns_24_1_0;myproject_mul_mul_16s_12ns_24_1_0_DSP48_25,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_mul_mul_16s_6ns_22_1_0.v,1636423555,systemVerilog,,,,myproject_mul_mul_16s_6ns_22_1_0;myproject_mul_mul_16s_6ns_22_1_0_DSP48_18,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_mul_mul_16s_6s_22_1_0.v,1636423555,systemVerilog,,,,myproject_mul_mul_16s_6s_22_1_0;myproject_mul_mul_16s_6s_22_1_0_DSP48_24,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_mul_mul_16s_7ns_23_1_0.v,1636423555,systemVerilog,,,,myproject_mul_mul_16s_7ns_23_1_0;myproject_mul_mul_16s_7ns_23_1_0_DSP48_21,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_mul_mul_16s_7s_23_1_0.v,1636423555,systemVerilog,,,,myproject_mul_mul_16s_7s_23_1_0;myproject_mul_mul_16s_7s_23_1_0_DSP48_19,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_mul_mul_16s_8ns_24_1_0.v,1636423555,systemVerilog,,,,myproject_mul_mul_16s_8ns_24_1_0;myproject_mul_mul_16s_8ns_24_1_0_DSP48_14,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_mul_mul_16s_8s_24_1_0.v,1636423555,systemVerilog,,,,myproject_mul_mul_16s_8s_24_1_0;myproject_mul_mul_16s_8s_24_1_0_DSP48_15,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_mul_mul_16s_9ns_24_1_0.v,1636423555,systemVerilog,,,,myproject_mul_mul_16s_9ns_24_1_0;myproject_mul_mul_16s_9ns_24_1_0_DSP48_23,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_mul_mul_16s_9s_24_1_0.v,1636423555,systemVerilog,,,,myproject_mul_mul_16s_9s_24_1_0;myproject_mul_mul_16s_9s_24_1_0_DSP48_20,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_mul_mul_6ns_16s_22_1_0.v,1636423555,systemVerilog,,,,myproject_mul_mul_6ns_16s_22_1_0;myproject_mul_mul_6ns_16s_22_1_0_DSP48_2,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_mul_mul_6s_16s_22_1_0.v,1636423555,systemVerilog,,,,myproject_mul_mul_6s_16s_22_1_0;myproject_mul_mul_6s_16s_22_1_0_DSP48_1,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_mul_mul_7ns_16s_23_1_0.v,1636423555,systemVerilog,,,,myproject_mul_mul_7ns_16s_23_1_0;myproject_mul_mul_7ns_16s_23_1_0_DSP48_10,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_mul_mul_7s_16s_23_1_0.v,1636423555,systemVerilog,,,,myproject_mul_mul_7s_16s_23_1_0;myproject_mul_mul_7s_16s_23_1_0_DSP48_5,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_mul_mul_8ns_16s_24_1_0.v,1636423555,systemVerilog,,,,myproject_mul_mul_8ns_16s_24_1_0;myproject_mul_mul_8ns_16s_24_1_0_DSP48_7,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_mul_mul_8s_16s_24_1_0.v,1636423555,systemVerilog,,,,myproject_mul_mul_8s_16s_24_1_0;myproject_mul_mul_8s_16s_24_1_0_DSP48_9,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_mul_mul_9ns_16s_24_1_0.v,1636423555,systemVerilog,,,,myproject_mul_mul_9ns_16s_24_1_0;myproject_mul_mul_9ns_16s_24_1_0_DSP48_8,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_mul_mul_9s_16s_24_1_0.v,1636423555,systemVerilog,,,,myproject_mul_mul_9s_16s_24_1_0;myproject_mul_mul_9s_16s_24_1_0_DSP48_3,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_mux_1616_16_1_1.v,1636423539,systemVerilog,,,,myproject_mux_1616_16_1_1,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_node_attr_cpy1_0_V.v,1636423539,systemVerilog,,,,myproject_node_attr_cpy1_0_V,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/myproject_node_attr_cpy1_0_V_memcore.v,1636423555,systemVerilog,,,,myproject_node_attr_cpy1_0_V_memcore;myproject_node_attr_cpy1_0_V_memcore_ram,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/nodeblock_ap_fixed_ap_fixed_16_8_5_3_0_config10_s.v,1636423333,systemVerilog,,,,nodeblock_ap_fixed_ap_fixed_16_8_5_3_0_config10_s,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/reduce_ap_fixed_16_Op_add_ap_fixed_16_8_5_3_0_s.v,1636423273,systemVerilog,,,,reduce_ap_fixed_16_Op_add_ap_fixed_16_8_5_3_0_s,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_1.v,1636423341,systemVerilog,,,,relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_1,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2.v,1636423326,systemVerilog,,,,relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_2,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_s.v,1636423241,systemVerilog,,,,relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config1_s,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_1.v,1636423345,systemVerilog,,,,relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_1,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2.v,1636423329,systemVerilog,,,,relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_s.v,1636423242,systemVerilog,,,,relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_s,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/sigmoid_ap_fixed_ap_fixed_activation_config_s.v,1636423348,systemVerilog,,,,sigmoid_ap_fixed_ap_fixed_activation_config_s,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ShiYuHuang/manual_GNN_conversion/hls_output/add/source_to_target/neurons_8/myproject_prj/solution12/sim/verilog/sigmoid_ap_fixed_ap_fixed_activation_config_s_sigmoid_tabXh4.v,1636423555,systemVerilog,,,,sigmoid_ap_fixed_ap_fixed_activation_config_s_sigmoid_tabXh4;sigmoid_ap_fixed_ap_fixed_activation_config_s_sigmoid_tabXh4_rom,/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
