`timescale 1ns / 1ps
module sram_axi_bridge(
    input wire clk,
    input wire resetn,
    input  wire        inst_sram_req,
    input  wire        inst_sram_wr,//
    input  wire [1:0]  inst_sram_size,
    input  wire [3:0]  inst_sram_wstrb,//
    input  wire [31:0] inst_sram_addr,
    input  wire [31:0] inst_sram_wdata,//
    output wire        inst_sram_addr_ok,
    output wire        inst_sram_data_ok,
    output wire [31:0] inst_sram_rdata,
    // Data SRAM interface
    input  wire        data_sram_req,
    input  wire        data_sram_wr,
    input  wire [1:0]  data_sram_size,
    input  wire [3:0]  data_sram_wstrb,
    input  wire [31:0] data_sram_addr,
    input  wire [31:0] data_sram_wdata,
    output wire        data_sram_addr_ok,
    output wire        data_sram_data_ok,
    output wire [31:0] data_sram_rdata,
    // Read address channel
    output wire [3:0] arid,
    output wire [31:0] araddr,
    output wire [7:0] arlen,
    output wire [2:0] arsize,
    output wire [1:0] arburst,
    output wire [1:0] arlock,
    output wire [3:0] arcache,
    output wire [2:0] arprot,
    output wire arvalid,
    input wire arready,

    // Read data channel
    input wire [3:0] rid,
    input wire [31:0] rdata,
    input wire [1:0] rresp,
    input wire rlast,
    input wire rvalid,
    output wire rready,

    // Write address channel
    output wire [3:0] awid,
    output wire [31:0] awaddr,
    output wire [7:0] awlen,
    output wire [2:0] awsize,
    output wire [1:0] awburst,
    output wire [1:0] awlock,
    output wire [3:0] awcache,
    output wire [2:0] awprot,
    output wire awvalid,
    input wire awready,

    // Write data channel
    output wire [3:0] wid,
    output wire [31:0] wdata,
    output wire [3:0] wstrb,
    output wire wlast,
    output wire wvalid,   
    input wire wready,

    // Write response channel
    input wire [3:0] bid,
    input wire [1:0] bresp,
    input wire bvalid,
    output wire bready,
    
    input wire br_taken,
    input wire flush,
    input wire st_req,
    //last sign
    output wire rlast_inst,
    output wire rlast_data
    );
/////////////////////////////constant value/////////////////////////////////////////////////////
assign arlen = axi_r_data_sign ? 8'd0 : 8'd3;
assign arburst = 2'b01;
assign arlock = 2'b0;
assign arcache = 4'b0;
assign arprot = 3'b0;    
    
assign awid = 4'b0001;
assign awlen = 8'h0;
assign awburst = 2'b01;    
assign awlock = 2'b0;
assign awcache = 4'b0;
assign awprot = 3'b0; 

assign wid = 4'b0001;
assign wlast = 1'b1;
assign wstrb = data_sram_wstrb;

///////////////////////////////è·³è½¬æˆ–å¼‚å¸¸å–æ¶?///////////////////////////////////////////////////////
/*wire throw_axi_r;
wire throw_axi_w;
reg throw_axi_r_reg;
reg throw_axi_rid_reg;
assign throw_axi_r = throw_axi_r_reg;
always@(posedge clk)begin
    if(!resetn)begin
        throw_axi_r_reg <= 1'b0;
        throw_axi_rid_reg <= 4'b0;
    end
    else if((ar_state[0] & (br_taken | flush | (st_req | bready))) | (ar_state[1] & (flush | (st_req | bready)))) begin//ä¸èƒ½ç®?å•çš„ä¸¢å¼ƒç¬¬ä¸€ä¸ªæ•°æ®ï¼Œå°è¯•é€šè¿‡idåˆ†è¾¨
        throw_axi_r_reg <= 1'b1;
        throw_axi_rid_reg <= arid;
    end
    /////////////////////////debugå¯èƒ½éœ?è¦æ³¨æ„çš„////////////////////////////////////////////
    else if(rid == throw_axi_rid_reg & rvalid) begin//è¯»å“åº”è¿”å›?
        throw_axi_r_reg <= 1'b0;
    end 
end*/
///////////////////////////////ç±»SRAMä»æ–¹è¾“å…¥///////////////////////////////////////////////////////
wire axi_r_inst_sign;
wire axi_r_data_sign;
wire axi_w_sign;
assign axi_w_sign = data_sram_req & data_sram_wr;
assign axi_r_inst_sign = ~(st_req | bready) & inst_sram_req;
assign axi_r_data_sign = ~(st_req | bready) & data_sram_req & ~data_sram_wr;
///////////////////////////////////////////////////////////////////////////////////////
wire [1:0] r_req;//00ä»£è¡¨æ— è¯»è¯·æ±‚ï¼?01ä»£è¡¨å½“å‰å‘¨æœŸä¸?ä¸ªè¯»è¯·æ±‚ï¼?10ä»£è¡¨å½“å‰å‘¨æœŸä¸¤ä¸ªè¯»è¯·æ±?
assign r_req = {1'b0,inst_sram_req} + {1'b0,data_sram_req & ~data_sram_wr}; 
//////////////////////è¯»è¯·æ±‚çŠ¶æ€æœº////////////////////////////////////////////////////////////
//throwæœ‰æ•ˆæˆ–å°†è¦æœ‰æ•ˆï¼ˆä¸‹ä¸ªå‘¨æœŸæœ‰æ•ˆï¼‰å¼€å§‹ï¼Œå°±åªèƒ½å‘é€ä¸€ä¸ªè¯»è¯·æ±‚è‡³throwæ— æ•ˆä¸ºæ­¢
reg [1:0] ar_state;//0ç©ºï¼Œ1åªæœ‰å–æŒ‡çš„è¯»ï¼?2åªæœ‰æ•°æ®çš„è¯»ï¼?3åŒæ—¶æœ‰ä¸¤ä¸ªçš„è¯?
wire [1:0] ar_sign;//00æ— è¯·æ±‚ï¼Œ01å½“å‰å‘¨æœŸå‘å‡ºæŒ‡ä»¤è¯»ï¼Œ10å½“å‰å‘¨æœŸå‘å‡ºæ•°æ®è¯?
reg [31:0] araddr_reg;
assign arsize = (ar_sign[1] ) ? {1'b0,data_sram_size} : 3'h2;//å?00æ—¶çš„æå‰é€»è¾‘

assign ar_sign = {2{ar_state[0] & ~ar_state[1]}} & 2'b01 
            |    {2{ar_state[1]}} & 2'b10
            |    {2{~ar_state[0] & ~ar_state[1]}} & 2'b00;
assign arid =( ar_state[1] )? 4'b0001 : 4'b0;//å?00æ—¶çš„æå‰é€»è¾‘
assign araddr =  araddr_reg;
assign arvalid = resetn & //(!st_req) &
                ( ar_sign[1] | ar_sign[0] );//å?00æ—¶çš„æå‰é€»è¾‘
always @(posedge clk) begin
    if(!resetn) begin
        ar_state <= 2'b0;
   end    
   //0
   else  if (ar_state == 2'b00) begin
        if(/*throw_axi_r */| (st_req | bready))begin
            ar_state <= ar_state;
        end
        else if (axi_r_data_sign)begin
            ar_state <= 2'b10; 
            araddr_reg <= data_sram_addr;
        end    
        else if (axi_r_inst_sign)begin
            ar_state <= 2'b01;
            araddr_reg <= inst_sram_addr;
        end   
    end 
    //å–æŒ‡è¯»è¯·æ±‚çŠ¶æ€?
    else if (ar_state == 2'b01) begin
     /*   if(throw_axi_r | (br_taken | flush))begin
            if(arready)begin
                ar_state <= 2'b00; 
            end
            else begin
                ar_state <= ar_state;
            end
        end
        else */if (axi_r_data_sign & arready)begin//æ¡æ‰‹å’Œæ•°æ®è¯·æ±‚åŒæ—¶æ¥
            ar_state <= 2'b10;
            araddr_reg <= data_sram_addr;
        end   
        else if(arready)
            ar_state <= 2'b00;
    end 
    //æ•°æ®è¯»è¯·æ±‚çŠ¶æ€?
    else if (ar_state == 2'b10) begin
    /*    if(throw_axi_r | flush)begin
            if(arready)begin
                ar_state <= 2'b00; 
            end
            else begin
                ar_state <= ar_state;
            end
        end
        else */if (axi_r_inst_sign & arready)begin//æ¡æ‰‹å’Œæ•°æ®è¯·æ±‚åŒæ—¶æ¥
            ar_state <= 2'b01;
            araddr_reg <= inst_sram_addr;
        end   
        else if(arready)
            ar_state <= 2'b00;
    end 
end
//////////////////////read data,use buffer to output////////////////////////////////////////////////////////////
reg [1:0] r_state;//00æ²¡æ”¶åˆ°ï¼Œ01æ”¶åˆ°instçš„è¯»æ•°æ®ï¼?10æ”¶åˆ°dataçš„è¯»æ•°æ®
reg [31:0] inst_rdata_reg;
reg [31:0] data_rdata_reg;
reg rlast_inst_reg;//to match rdata buffer
reg rlast_data_reg;//to match rdata buffer

assign rlast_inst = rlast_inst_reg;
assign rlast_data = rlast_data_reg;
always @(posedge clk) begin
    if(!resetn) 
        rlast_inst_reg <= 1'b0;
    else if(rlast & rvalid & rready & rid == 4'b0)
        rlast_inst_reg <= 1'b1;
    else 
        rlast_inst_reg <= 1'b0;
end
always @(posedge clk) begin
    if(!resetn) 
        rlast_data_reg <= 1'b0;
    else if(rlast & rvalid & rready & rid == 4'b1)
        rlast_data_reg <= 1'b1;
    else 
        rlast_data_reg <= 1'b0;
end
assign rready = 1'b1;

always @(posedge clk) begin
    if(!resetn) begin
        r_state <= 2'b0;
    end    
   //å®é™…ä¸Šï¼Œä»»æ„çŠ¶æ?åœ¨å?01/10çš„ä¸Šå‡æ²¿ï¼Œå·²ç»å®Œæˆæ¡æ‰?
   else if (r_state == 2'b00) begin
        if (rvalid & rready & rid == 4'b0)begin//æŒ‡ä»¤è¯»å“åº”è¿”å›?
            r_state <= 2'b01; 
            inst_rdata_reg <= rdata;
        end    
        else if (rvalid & rready & rid == 4'b1)begin//æŒ‡ä»¤è¯»å“åº”è¿”å›?
            r_state <= 2'b10; 
            data_rdata_reg <= rdata;
        end    
    end 
    //å–æŒ‡æ”¶åˆ°è¯»æ•°æ®çŠ¶æ€æ¡æ‰‹å®ŒæˆçŠ¶æ€?
    else if (r_state == 2'b01) begin//å®é™…ä¸Šè¿™ä¸ªçŠ¶æ€ç”¨äºcpu interfaceæ•°æ®çš„å‡†å¤?
        if (rvalid & rready & (rid == 4'b1))begin//æŒ‡ä»¤è¯»å“åº”è¿”å›?
            r_state <= 2'b10; 
            data_rdata_reg <= rdata;
        end
        else if (rvalid & rready & rid == 4'b0)//æŒ‡ä»¤è¯»å“åº”è¿”å›?
            inst_rdata_reg <= rdata;
        else 
            r_state <= 2'b00;  
    end 
    //å–æŒ‡æ”¶åˆ°è¯»æ•°æ®çŠ¶æ€æ¡æ‰‹å®ŒæˆçŠ¶æ€?
    else if (r_state == 2'b10) begin//å®é™…ä¸Šè¿™ä¸ªçŠ¶æ€ç”¨äºcpu interfaceæ•°æ®çš„å‡†å¤?
        if (rvalid & rready & (rid == 4'b0))begin//æŒ‡ä»¤è¯»å“åº”è¿”å›?
            r_state <= 2'b01; 
            inst_rdata_reg <= rdata;
        end
        else if (rvalid & rready & rid == 4'b1)//æŒ‡ä»¤è¯»å“åº”è¿”å›?
            data_rdata_reg <= rdata;  
        else 
            r_state <= 2'b00;
    end 
end
//////////////////////å†™è¯·æ±‚ã?æ•°æ®çŠ¶æ€æœº////////////////////////////////////////////////////////////
reg [1:0] w_state;//00æ— ï¼Œ11æ•°æ®å’Œåœ°å?éƒ½æ²¡æ¡æ‰‹ï¼?01æ•°æ®æœªæ¡æ‰‹æˆåŠŸï¼Œ10åœ°å€æœªæ¡æ‰‹æˆåŠ?
reg [31:0] awaddr_reg;
reg [31:0] wdata_reg;
assign awaddr = awaddr_reg;
assign wdata = wdata_reg;
assign awvalid =resetn &  w_state[1];
assign wvalid = resetn &  w_state[0];
always @(posedge clk) begin
    if(!resetn) begin
        w_state <= 2'b0;
   end    
   //0
    else if (w_state == 2'b00) begin//å¯ä¼˜åŒ–ä¸€ä¸ªå‘¨æœŸï¼šè¿™ä¸ªçŠ¶æ?reqå’ŒarreadyåŒæ—¶ä¸ºé«˜çš„æ¡æ‰‹ï¼Ÿ
        if (axi_w_sign)begin
            w_state <= 2'b11; 
            awaddr_reg <= data_sram_addr;
            wdata_reg <= data_sram_wdata;
        end    
    end 
    //æ•°æ®å’Œåœ°å?éƒ½æ²¡æ¡æ‰‹
    else if (w_state == 2'b11) begin
        if(awready & wready)begin
            w_state <= 2'b00;
        end
        else if(awready)begin
            w_state <= 2'b01;
        end   
        else if (wready)begin
            w_state <= 2'b10;
        end
    end 
    //åœ°å€æœªæ¡æ‰‹æˆåŠŸçŠ¶æ€?
    else if (w_state == 2'b10) begin
        if(awready)begin
            w_state <= 2'b00;
        end
    end 
    //æ•°æ®æœªæ¡æ‰‹æˆåŠŸçŠ¶æ€?
    else if (w_state == 2'b01) begin
        if(wready)begin
            w_state <= 2'b00;
        end
    end     
    else 
        w_state <= 2'b00;
end
//////////////////////å†™å“åº”çŠ¶æ€æœº////////////////////////////////////////////////////////////
//å“åº”ä¿¡å·æ³¨æ„ä¸å†™åè¯»ç›¸å…³è?
reg [1:0] b_state;
assign bready = b_state[0];
always@(posedge clk)begin
    if(!resetn)begin
        b_state <= 2'b00;
    end
    else if(b_state == 2'b00)begin
        if(axi_w_sign)begin
            b_state <= 2'b01;
        end         
    end
    else if(b_state == 2'b01)begin
        if(bvalid)begin
            b_state <= 2'b00;   
        end
    end
end
//////////////////////////////////////////////////////////////////////////////////////////////
assign inst_sram_addr_ok = /*!throw_axi_r*/ &( (ar_state[0] & arready)
                       /*| ( (~ar_state[0]&~ar_state[1]) & ~axi_r_data_sign & axi_r_inst_sign & arready )*/) ;//å?00æ—¶çš„æå‰é€»è¾‘
assign data_sram_addr_ok = (st_req | bready) ?
                    ( (~w_state[0] & w_state[1] & awready) | (w_state[0] & ~w_state[1] & wready) | (w_state[0] & w_state[1] & awready & wready) )
                     : /*(!throw_axi_r) &*/( (ar_state[1] & arready) 
                       /*| ( (~ar_state[0]&~ar_state[1]) & axi_r_data_sign & arready )*/) ;//å?00æ—¶çš„æå‰é€»è¾‘
assign inst_sram_rdata = inst_rdata_reg;
assign data_sram_rdata = data_rdata_reg;
assign inst_sram_data_ok = /*!(throw_axi_r &throw_axi_rid_reg == 4'b0) &*/ (r_state[0] );
assign data_sram_data_ok = (st_req | bready)  ?  ( b_state[0] & bvalid ) :
                       /* ! (throw_axi_r & throw_axi_rid_reg == 4'b1) & */(r_state[1]) ;   
endmodule
