

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_10u_array_ap_fixed_16_2_5_3_0_10u_relu_config5_s'
================================================================
* Date:           Wed Oct 15 23:48:58 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_cnn_2d_100s_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.489 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      241|      241|  1.205 us|  1.205 us|  241|  241|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |      239|      239|         3|          1|          1|   238|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %layer5_out, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %layer4_out, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln41 = store i8 0, i8 %i" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 9 'store' 'store_ln41' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln41 = br void %ReLUPackLoop" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 10 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_3 = load i8 %i" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 11 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.76ns)   --->   "%icmp_ln41 = icmp_eq  i8 %i_3, i8 238" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 12 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.76ns)   --->   "%i_4 = add i8 %i_3, i8 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 13 'add' 'i_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %ReLUPackLoop.split, void %for.end15" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 14 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln41 = store i8 %i_4, i8 %i" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 15 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.48>
ST_2 : Operation 16 [1/1] (1.68ns)   --->   "%layer4_out_read = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %layer4_out" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 16 'read' 'layer4_out_read' <Predicate = true> <Delay = 1.68> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 238> <FIFO>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i120 %layer4_out_read" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 17 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln44_s = partselect i12 @_ssdm_op_PartSelect.i12.i120.i32.i32, i120 %layer4_out_read, i32 12, i32 23" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 18 'partselect' 'trunc_ln44_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln44_19 = partselect i12 @_ssdm_op_PartSelect.i12.i120.i32.i32, i120 %layer4_out_read, i32 24, i32 35" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 19 'partselect' 'trunc_ln44_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln44_20 = partselect i12 @_ssdm_op_PartSelect.i12.i120.i32.i32, i120 %layer4_out_read, i32 36, i32 47" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 20 'partselect' 'trunc_ln44_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln44_21 = partselect i12 @_ssdm_op_PartSelect.i12.i120.i32.i32, i120 %layer4_out_read, i32 48, i32 59" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 21 'partselect' 'trunc_ln44_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln44_22 = partselect i12 @_ssdm_op_PartSelect.i12.i120.i32.i32, i120 %layer4_out_read, i32 60, i32 71" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 22 'partselect' 'trunc_ln44_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln44_23 = partselect i12 @_ssdm_op_PartSelect.i12.i120.i32.i32, i120 %layer4_out_read, i32 72, i32 83" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 23 'partselect' 'trunc_ln44_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln44_24 = partselect i12 @_ssdm_op_PartSelect.i12.i120.i32.i32, i120 %layer4_out_read, i32 84, i32 95" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 24 'partselect' 'trunc_ln44_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln44_25 = partselect i12 @_ssdm_op_PartSelect.i12.i120.i32.i32, i120 %layer4_out_read, i32 96, i32 107" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 25 'partselect' 'trunc_ln44_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln44_26 = partselect i12 @_ssdm_op_PartSelect.i12.i120.i32.i32, i120 %layer4_out_read, i32 108, i32 119" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 26 'partselect' 'trunc_ln44_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.80ns)   --->   "%icmp_ln51 = icmp_sgt  i12 %trunc_ln44, i12 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 27 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i120 %layer4_out_read" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 28 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.80ns)   --->   "%icmp_ln51_20 = icmp_sgt  i12 %trunc_ln44_s, i12 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 29 'icmp' 'icmp_ln51_20' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i120.i32.i32, i120 %layer4_out_read, i32 12, i32 22" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 30 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.80ns)   --->   "%icmp_ln51_21 = icmp_sgt  i12 %trunc_ln44_19, i12 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 31 'icmp' 'icmp_ln51_21' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i11 @_ssdm_op_PartSelect.i11.i120.i32.i32, i120 %layer4_out_read, i32 24, i32 34" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 32 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.80ns)   --->   "%icmp_ln51_22 = icmp_sgt  i12 %trunc_ln44_20, i12 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 33 'icmp' 'icmp_ln51_22' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i11 @_ssdm_op_PartSelect.i11.i120.i32.i32, i120 %layer4_out_read, i32 36, i32 46" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 34 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.80ns)   --->   "%icmp_ln51_23 = icmp_sgt  i12 %trunc_ln44_21, i12 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 35 'icmp' 'icmp_ln51_23' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i11 @_ssdm_op_PartSelect.i11.i120.i32.i32, i120 %layer4_out_read, i32 48, i32 58" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 36 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.80ns)   --->   "%icmp_ln51_24 = icmp_sgt  i12 %trunc_ln44_22, i12 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 37 'icmp' 'icmp_ln51_24' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i11 @_ssdm_op_PartSelect.i11.i120.i32.i32, i120 %layer4_out_read, i32 60, i32 70" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 38 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.80ns)   --->   "%icmp_ln51_25 = icmp_sgt  i12 %trunc_ln44_23, i12 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 39 'icmp' 'icmp_ln51_25' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i11 @_ssdm_op_PartSelect.i11.i120.i32.i32, i120 %layer4_out_read, i32 72, i32 82" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 40 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.80ns)   --->   "%icmp_ln51_26 = icmp_sgt  i12 %trunc_ln44_24, i12 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 41 'icmp' 'icmp_ln51_26' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i11 @_ssdm_op_PartSelect.i11.i120.i32.i32, i120 %layer4_out_read, i32 84, i32 94" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 42 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.80ns)   --->   "%icmp_ln51_27 = icmp_sgt  i12 %trunc_ln44_25, i12 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 43 'icmp' 'icmp_ln51_27' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i11 @_ssdm_op_PartSelect.i11.i120.i32.i32, i120 %layer4_out_read, i32 96, i32 106" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 44 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.80ns)   --->   "%icmp_ln51_28 = icmp_sgt  i12 %trunc_ln44_26, i12 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 45 'icmp' 'icmp_ln51_28' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i11 @_ssdm_op_PartSelect.i11.i120.i32.i32, i120 %layer4_out_read, i32 108, i32 118" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 46 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 83 'ret' 'ret_ln59' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.07>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [firmware/nnet_utils/nnet_activation_stream.h:42]   --->   Operation 47 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 238, i64 238, i64 238" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 49 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%out_data = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln52, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 50 'bitconcatenate' 'out_data' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.39ns)   --->   "%out_data_8 = select i1 %icmp_ln51, i15 %out_data, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 51 'select' 'out_data_8' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i15 %out_data_8" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 52 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%out_data_9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_s, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 53 'bitconcatenate' 'out_data_9' <Predicate = (icmp_ln51_20)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.39ns)   --->   "%out_data_10 = select i1 %icmp_ln51_20, i15 %out_data_9, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 54 'select' 'out_data_10' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln45_4 = zext i15 %out_data_10" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 55 'zext' 'zext_ln45_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%out_data_11 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_19, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 56 'bitconcatenate' 'out_data_11' <Predicate = (icmp_ln51_21)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.39ns)   --->   "%out_data_12 = select i1 %icmp_ln51_21, i15 %out_data_11, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 57 'select' 'out_data_12' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln45_5 = zext i15 %out_data_12" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 58 'zext' 'zext_ln45_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%out_data_13 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_20, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 59 'bitconcatenate' 'out_data_13' <Predicate = (icmp_ln51_22)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.39ns)   --->   "%out_data_14 = select i1 %icmp_ln51_22, i15 %out_data_13, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 60 'select' 'out_data_14' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln45_6 = zext i15 %out_data_14" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 61 'zext' 'zext_ln45_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_21, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 62 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln51_23)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.39ns)   --->   "%select_ln51 = select i1 %icmp_ln51_23, i15 %shl_ln, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 63 'select' 'select_ln51' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i15 %select_ln51" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 64 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln52_s = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_22, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 65 'bitconcatenate' 'shl_ln52_s' <Predicate = (icmp_ln51_24)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.39ns)   --->   "%select_ln51_16 = select i1 %icmp_ln51_24, i15 %shl_ln52_s, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 66 'select' 'select_ln51_16' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln51_15 = zext i15 %select_ln51_16" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 67 'zext' 'zext_ln51_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln52_15 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_23, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 68 'bitconcatenate' 'shl_ln52_15' <Predicate = (icmp_ln51_25)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.39ns)   --->   "%select_ln51_17 = select i1 %icmp_ln51_25, i15 %shl_ln52_15, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 69 'select' 'select_ln51_17' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln51_16 = zext i15 %select_ln51_17" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 70 'zext' 'zext_ln51_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln52_16 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_24, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 71 'bitconcatenate' 'shl_ln52_16' <Predicate = (icmp_ln51_26)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.39ns)   --->   "%select_ln51_18 = select i1 %icmp_ln51_26, i15 %shl_ln52_16, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 72 'select' 'select_ln51_18' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln51_17 = zext i15 %select_ln51_18" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 73 'zext' 'zext_ln51_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln52_17 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_25, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 74 'bitconcatenate' 'shl_ln52_17' <Predicate = (icmp_ln51_27)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.39ns)   --->   "%select_ln51_19 = select i1 %icmp_ln51_27, i15 %shl_ln52_17, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 75 'select' 'select_ln51_19' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln51_18 = zext i15 %select_ln51_19" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 76 'zext' 'zext_ln51_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln52_18 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_26, i4 0" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 77 'bitconcatenate' 'shl_ln52_18' <Predicate = (icmp_ln51_28)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.39ns)   --->   "%select_ln51_20 = select i1 %icmp_ln51_28, i15 %shl_ln52_18, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 78 'select' 'select_ln51_20' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%or_ln57_s = bitconcatenate i159 @_ssdm_op_BitConcatenate.i159.i15.i16.i16.i16.i16.i16.i16.i16.i16.i16, i15 %select_ln51_20, i16 %zext_ln51_18, i16 %zext_ln51_17, i16 %zext_ln51_16, i16 %zext_ln51_15, i16 %zext_ln51, i16 %zext_ln45_6, i16 %zext_ln45_5, i16 %zext_ln45_4, i16 %zext_ln45" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 79 'bitconcatenate' 'or_ln57_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i159 %or_ln57_s" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 80 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.68ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i160P0A, i160 %layer5_out, i160 %zext_ln57" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 81 'write' 'write_ln57' <Predicate = true> <Delay = 1.68> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 160> <Depth = 238> <FIFO>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln41 = br void %ReLUPackLoop" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 82 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 1.619ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln41', firmware/nnet_utils/nnet_activation_stream.h:41) of constant 0 on local variable 'i', firmware/nnet_utils/nnet_activation_stream.h:41 [6]  (0.427 ns)
	'load' operation 8 bit ('i', firmware/nnet_utils/nnet_activation_stream.h:41) on local variable 'i', firmware/nnet_utils/nnet_activation_stream.h:41 [9]  (0.000 ns)
	'add' operation 8 bit ('i', firmware/nnet_utils/nnet_activation_stream.h:41) [11]  (0.765 ns)
	'store' operation 0 bit ('store_ln41', firmware/nnet_utils/nnet_activation_stream.h:41) of variable 'i', firmware/nnet_utils/nnet_activation_stream.h:41 on local variable 'i', firmware/nnet_utils/nnet_activation_stream.h:41 [80]  (0.427 ns)

 <State 2>: 2.489ns
The critical path consists of the following:
	fifo read operation ('layer4_out_read', firmware/nnet_utils/nnet_activation_stream.h:44) on port 'layer4_out' (firmware/nnet_utils/nnet_activation_stream.h:44) [17]  (1.680 ns)
	'icmp' operation 1 bit ('icmp_ln51', firmware/nnet_utils/nnet_activation_stream.h:51) [28]  (0.809 ns)

 <State 3>: 2.075ns
The critical path consists of the following:
	'select' operation 15 bit ('out_data', firmware/nnet_utils/nnet_activation_stream.h:51) [31]  (0.395 ns)
	fifo write operation ('write_ln57', firmware/nnet_utils/nnet_activation_stream.h:57) on port 'layer5_out' (firmware/nnet_utils/nnet_activation_stream.h:57) [79]  (1.680 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
