{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681173932442 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681173932447 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 11 07:45:32 2023 " "Processing started: Tue Apr 11 07:45:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681173932447 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173932447 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mini_Pro -c Mini_Pro " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mini_Pro -c Mini_Pro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173932447 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681173933021 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681173933021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/labmininios.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/labmininios.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 labmininios-rtl " "Found design unit 1: labmininios-rtl" {  } { { "../Platform_design/qsys/synthesis/labmininios.vhd" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/labmininios.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941453 ""} { "Info" "ISGN_ENTITY_NAME" "1 labmininios " "Found entity 1: labmininios" {  } { { "../Platform_design/qsys/synthesis/labmininios.vhd" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/labmininios.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/labmininios.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/labmininios.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 labmininios-rtl " "Found design unit 1: labmininios-rtl" {  } { { "../Platform_design/qsys/synthesis/labmininios.vhd" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/labmininios.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941456 ""} { "Info" "ISGN_ENTITY_NAME" "1 labmininios " "Found entity 1: labmininios" {  } { { "../Platform_design/qsys/synthesis/labmininios.vhd" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/labmininios.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_irq_mapper " "Found entity 1: labmininios_irq_mapper" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_irq_mapper.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0 " "Found entity 1: labmininios_mm_interconnect_0" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: labmininios_mm_interconnect_0_avalon_st_adapter_004" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: labmininios_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: labmininios_mm_interconnect_0_avalon_st_adapter" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: labmininios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_rsp_mux_001 " "Found entity 1: labmininios_mm_interconnect_0_rsp_mux_001" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941486 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_rsp_mux " "Found entity 1: labmininios_mm_interconnect_0_rsp_mux" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_rsp_demux_001 " "Found entity 1: labmininios_mm_interconnect_0_rsp_demux_001" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_rsp_demux " "Found entity 1: labmininios_mm_interconnect_0_rsp_demux" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_cmd_mux_001 " "Found entity 1: labmininios_mm_interconnect_0_cmd_mux_001" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_cmd_mux " "Found entity 1: labmininios_mm_interconnect_0_cmd_mux" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_cmd_demux_001 " "Found entity 1: labmininios_mm_interconnect_0_cmd_demux_001" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_cmd_demux " "Found entity 1: labmininios_mm_interconnect_0_cmd_demux" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941504 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941504 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941504 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941504 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941504 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681173941509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941511 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681173941512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941518 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel labmininios_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at labmininios_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_006.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681173941519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel labmininios_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at labmininios_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_006.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681173941519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_router_006_default_decode " "Found entity 1: labmininios_mm_interconnect_0_router_006_default_decode" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_006.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941520 ""} { "Info" "ISGN_ENTITY_NAME" "2 labmininios_mm_interconnect_0_router_006 " "Found entity 2: labmininios_mm_interconnect_0_router_006" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_006.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel labmininios_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at labmininios_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_003.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681173941521 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel labmininios_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at labmininios_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_003.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681173941521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_router_003_default_decode " "Found entity 1: labmininios_mm_interconnect_0_router_003_default_decode" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_003.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941522 ""} { "Info" "ISGN_ENTITY_NAME" "2 labmininios_mm_interconnect_0_router_003 " "Found entity 2: labmininios_mm_interconnect_0_router_003" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_003.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel labmininios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at labmininios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_002.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681173941523 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel labmininios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at labmininios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_002.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681173941523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_router_002_default_decode " "Found entity 1: labmininios_mm_interconnect_0_router_002_default_decode" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_002.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941524 ""} { "Info" "ISGN_ENTITY_NAME" "2 labmininios_mm_interconnect_0_router_002 " "Found entity 2: labmininios_mm_interconnect_0_router_002" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_002.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel labmininios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at labmininios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_001.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681173941525 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel labmininios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at labmininios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_001.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681173941525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_router_001_default_decode " "Found entity 1: labmininios_mm_interconnect_0_router_001_default_decode" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_001.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941526 ""} { "Info" "ISGN_ENTITY_NAME" "2 labmininios_mm_interconnect_0_router_001 " "Found entity 2: labmininios_mm_interconnect_0_router_001" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_001.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941526 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel labmininios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at labmininios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681173941527 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel labmininios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at labmininios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681173941527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_mm_interconnect_0_router_default_decode " "Found entity 1: labmininios_mm_interconnect_0_router_default_decode" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941528 ""} { "Info" "ISGN_ENTITY_NAME" "2 labmininios_mm_interconnect_0_router " "Found entity 2: labmininios_mm_interconnect_0_router" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_timer_0 " "Found entity 1: labmininios_timer_0" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_timer_0.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_sysid_qsys_0 " "Found entity 1: labmininios_sysid_qsys_0" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_sysid_qsys_0.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_sys_sdram_pll_0 " "Found entity 1: labmininios_sys_sdram_pll_0" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_sys_sdram_pll_0.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_sys_sdram_pll_0_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_sys_sdram_pll_0_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_sys_sdram_pll_0_sys_pll " "Found entity 1: labmininios_sys_sdram_pll_0_sys_pll" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_sys_sdram_pll_0_sys_pll.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_sys_sdram_pll_0_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_jtag_uart_0_sim_scfifo_w " "Found entity 1: labmininios_jtag_uart_0_sim_scfifo_w" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941553 ""} { "Info" "ISGN_ENTITY_NAME" "2 labmininios_jtag_uart_0_scfifo_w " "Found entity 2: labmininios_jtag_uart_0_scfifo_w" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941553 ""} { "Info" "ISGN_ENTITY_NAME" "3 labmininios_jtag_uart_0_sim_scfifo_r " "Found entity 3: labmininios_jtag_uart_0_sim_scfifo_r" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941553 ""} { "Info" "ISGN_ENTITY_NAME" "4 labmininios_jtag_uart_0_scfifo_r " "Found entity 4: labmininios_jtag_uart_0_scfifo_r" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941553 ""} { "Info" "ISGN_ENTITY_NAME" "5 labmininios_jtag_uart_0 " "Found entity 5: labmininios_jtag_uart_0" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_SWITCH " "Found entity 1: labmininios_SWITCH" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_SWITCH.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_SWITCH.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_LCD " "Found entity 1: labmininios_LCD" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_LCD.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_LCD.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_imem.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_IMEM " "Found entity 1: labmininios_IMEM" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_IMEM.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_IMEM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_h_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_h_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_H_BRIDGE " "Found entity 1: labmininios_H_BRIDGE" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_H_BRIDGE.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_H_BRIDGE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_dmem.v 2 2 " "Found 2 design units, including 2 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_DMEM_input_efifo_module " "Found entity 1: labmininios_DMEM_input_efifo_module" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_DMEM.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_DMEM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941565 ""} { "Info" "ISGN_ENTITY_NAME" "2 labmininios_DMEM " "Found entity 2: labmininios_DMEM" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_DMEM.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_DMEM.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_CPU " "Found entity 1: labmininios_CPU" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_CPU_cpu_register_bank_a_module " "Found entity 1: labmininios_CPU_cpu_register_bank_a_module" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941583 ""} { "Info" "ISGN_ENTITY_NAME" "2 labmininios_CPU_cpu_register_bank_b_module " "Found entity 2: labmininios_CPU_cpu_register_bank_b_module" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941583 ""} { "Info" "ISGN_ENTITY_NAME" "3 labmininios_CPU_cpu_nios2_oci_debug " "Found entity 3: labmininios_CPU_cpu_nios2_oci_debug" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941583 ""} { "Info" "ISGN_ENTITY_NAME" "4 labmininios_CPU_cpu_nios2_oci_break " "Found entity 4: labmininios_CPU_cpu_nios2_oci_break" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941583 ""} { "Info" "ISGN_ENTITY_NAME" "5 labmininios_CPU_cpu_nios2_oci_xbrk " "Found entity 5: labmininios_CPU_cpu_nios2_oci_xbrk" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941583 ""} { "Info" "ISGN_ENTITY_NAME" "6 labmininios_CPU_cpu_nios2_oci_dbrk " "Found entity 6: labmininios_CPU_cpu_nios2_oci_dbrk" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941583 ""} { "Info" "ISGN_ENTITY_NAME" "7 labmininios_CPU_cpu_nios2_oci_itrace " "Found entity 7: labmininios_CPU_cpu_nios2_oci_itrace" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941583 ""} { "Info" "ISGN_ENTITY_NAME" "8 labmininios_CPU_cpu_nios2_oci_td_mode " "Found entity 8: labmininios_CPU_cpu_nios2_oci_td_mode" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941583 ""} { "Info" "ISGN_ENTITY_NAME" "9 labmininios_CPU_cpu_nios2_oci_dtrace " "Found entity 9: labmininios_CPU_cpu_nios2_oci_dtrace" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941583 ""} { "Info" "ISGN_ENTITY_NAME" "10 labmininios_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: labmininios_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941583 ""} { "Info" "ISGN_ENTITY_NAME" "11 labmininios_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: labmininios_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941583 ""} { "Info" "ISGN_ENTITY_NAME" "12 labmininios_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: labmininios_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941583 ""} { "Info" "ISGN_ENTITY_NAME" "13 labmininios_CPU_cpu_nios2_oci_fifo " "Found entity 13: labmininios_CPU_cpu_nios2_oci_fifo" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941583 ""} { "Info" "ISGN_ENTITY_NAME" "14 labmininios_CPU_cpu_nios2_oci_pib " "Found entity 14: labmininios_CPU_cpu_nios2_oci_pib" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941583 ""} { "Info" "ISGN_ENTITY_NAME" "15 labmininios_CPU_cpu_nios2_oci_im " "Found entity 15: labmininios_CPU_cpu_nios2_oci_im" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941583 ""} { "Info" "ISGN_ENTITY_NAME" "16 labmininios_CPU_cpu_nios2_performance_monitors " "Found entity 16: labmininios_CPU_cpu_nios2_performance_monitors" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941583 ""} { "Info" "ISGN_ENTITY_NAME" "17 labmininios_CPU_cpu_nios2_avalon_reg " "Found entity 17: labmininios_CPU_cpu_nios2_avalon_reg" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941583 ""} { "Info" "ISGN_ENTITY_NAME" "18 labmininios_CPU_cpu_ociram_sp_ram_module " "Found entity 18: labmininios_CPU_cpu_ociram_sp_ram_module" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941583 ""} { "Info" "ISGN_ENTITY_NAME" "19 labmininios_CPU_cpu_nios2_ocimem " "Found entity 19: labmininios_CPU_cpu_nios2_ocimem" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941583 ""} { "Info" "ISGN_ENTITY_NAME" "20 labmininios_CPU_cpu_nios2_oci " "Found entity 20: labmininios_CPU_cpu_nios2_oci" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941583 ""} { "Info" "ISGN_ENTITY_NAME" "21 labmininios_CPU_cpu " "Found entity 21: labmininios_CPU_cpu" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_CPU_cpu_debug_slave_sysclk " "Found entity 1: labmininios_CPU_cpu_debug_slave_sysclk" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu_debug_slave_sysclk.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_CPU_cpu_debug_slave_tck " "Found entity 1: labmininios_CPU_cpu_debug_slave_tck" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu_debug_slave_tck.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_CPU_cpu_debug_slave_wrapper " "Found entity 1: labmininios_CPU_cpu_debug_slave_wrapper" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu_debug_slave_wrapper.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file /hk222/vxl/new_mini/platform_design/qsys/synthesis/submodules/labmininios_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 labmininios_CPU_cpu_test_bench " "Found entity 1: labmininios_CPU_cpu_test_bench" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu_test_bench.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173941594 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "labmininios_DMEM.v(318) " "Verilog HDL or VHDL warning at labmininios_DMEM.v(318): conditional expression evaluates to a constant" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_DMEM.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_DMEM.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1681173941627 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "labmininios_DMEM.v(328) " "Verilog HDL or VHDL warning at labmininios_DMEM.v(328): conditional expression evaluates to a constant" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_DMEM.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_DMEM.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1681173941627 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "labmininios_DMEM.v(338) " "Verilog HDL or VHDL warning at labmininios_DMEM.v(338): conditional expression evaluates to a constant" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_DMEM.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_DMEM.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1681173941627 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "labmininios_DMEM.v(682) " "Verilog HDL or VHDL warning at labmininios_DMEM.v(682): conditional expression evaluates to a constant" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_DMEM.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_DMEM.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1681173941629 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mini_pro.vhd 2 1 " "Using design file mini_pro.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mini_Pro-rtl " "Found design unit 1: Mini_Pro-rtl" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941676 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mini_Pro " "Found entity 1: Mini_Pro" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173941676 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1681173941676 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mini_Pro " "Elaborating entity \"Mini_Pro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681173941684 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR mini_pro.vhd(26) " "VHDL Signal Declaration warning at mini_pro.vhd(26): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681173941691 "|Mini_Pro"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 mini_pro.vhd(29) " "VHDL Signal Declaration warning at mini_pro.vhd(29): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681173941691 "|Mini_Pro"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 mini_pro.vhd(30) " "VHDL Signal Declaration warning at mini_pro.vhd(30): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681173941691 "|Mini_Pro"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 mini_pro.vhd(31) " "VHDL Signal Declaration warning at mini_pro.vhd(31): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681173941691 "|Mini_Pro"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 mini_pro.vhd(32) " "VHDL Signal Declaration warning at mini_pro.vhd(32): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681173941691 "|Mini_Pro"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4 mini_pro.vhd(33) " "VHDL Signal Declaration warning at mini_pro.vhd(33): used implicit default value for signal \"HEX4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681173941691 "|Mini_Pro"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5 mini_pro.vhd(34) " "VHDL Signal Declaration warning at mini_pro.vhd(34): used implicit default value for signal \"HEX5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681173941691 "|Mini_Pro"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_CONVST mini_pro.vhd(50) " "VHDL Signal Declaration warning at mini_pro.vhd(50): used implicit default value for signal \"ADC_CONVST\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681173941691 "|Mini_Pro"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_DIN mini_pro.vhd(51) " "VHDL Signal Declaration warning at mini_pro.vhd(51): used implicit default value for signal \"ADC_DIN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681173941691 "|Mini_Pro"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_SCLK mini_pro.vhd(53) " "VHDL Signal Declaration warning at mini_pro.vhd(53): used implicit default value for signal \"ADC_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681173941692 "|Mini_Pro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios labmininios:stage0 " "Elaborating entity \"labmininios\" for hierarchy \"labmininios:stage0\"" {  } { { "mini_pro.vhd" "stage0" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173941718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_CPU labmininios:stage0\|labmininios_CPU:cpu " "Elaborating entity \"labmininios_CPU\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\"" {  } { { "../Platform_design/qsys/synthesis/labmininios.vhd" "cpu" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/labmininios.vhd" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173941745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_CPU_cpu labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu " "Elaborating entity \"labmininios_CPU_cpu\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU.v" "cpu" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173941756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_CPU_cpu_test_bench labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_test_bench:the_labmininios_CPU_cpu_test_bench " "Elaborating entity \"labmininios_CPU_cpu_test_bench\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_test_bench:the_labmininios_CPU_cpu_test_bench\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "the_labmininios_CPU_cpu_test_bench" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173941848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_CPU_cpu_register_bank_a_module labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_register_bank_a_module:labmininios_CPU_cpu_register_bank_a " "Elaborating entity \"labmininios_CPU_cpu_register_bank_a_module\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_register_bank_a_module:labmininios_CPU_cpu_register_bank_a\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "labmininios_CPU_cpu_register_bank_a" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173941861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_register_bank_a_module:labmininios_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_register_bank_a_module:labmininios_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "the_altsyncram" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_register_bank_a_module:labmininios_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_register_bank_a_module:labmininios_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_register_bank_a_module:labmininios_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_register_bank_a_module:labmininios_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942080 ""}  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681173942080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "D:/HK222/VXL/New_mini/System/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173942146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173942146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_register_bank_a_module:labmininios_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_register_bank_a_module:labmininios_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_CPU_cpu_register_bank_b_module labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_register_bank_b_module:labmininios_CPU_cpu_register_bank_b " "Elaborating entity \"labmininios_CPU_cpu_register_bank_b_module\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_register_bank_b_module:labmininios_CPU_cpu_register_bank_b\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "labmininios_CPU_cpu_register_bank_b" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_CPU_cpu_nios2_oci labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci " "Elaborating entity \"labmininios_CPU_cpu_nios2_oci\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "the_labmininios_CPU_cpu_nios2_oci" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_CPU_cpu_nios2_oci_debug labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_oci_debug:the_labmininios_CPU_cpu_nios2_oci_debug " "Elaborating entity \"labmininios_CPU_cpu_nios2_oci_debug\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_oci_debug:the_labmininios_CPU_cpu_nios2_oci_debug\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "the_labmininios_CPU_cpu_nios2_oci_debug" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_oci_debug:the_labmininios_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_oci_debug:the_labmininios_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "the_altera_std_synchronizer" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_oci_debug:the_labmininios_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_oci_debug:the_labmininios_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_oci_debug:the_labmininios_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_oci_debug:the_labmininios_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942257 ""}  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681173942257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_CPU_cpu_nios2_oci_break labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_oci_break:the_labmininios_CPU_cpu_nios2_oci_break " "Elaborating entity \"labmininios_CPU_cpu_nios2_oci_break\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_oci_break:the_labmininios_CPU_cpu_nios2_oci_break\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "the_labmininios_CPU_cpu_nios2_oci_break" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_CPU_cpu_nios2_oci_xbrk labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_oci_xbrk:the_labmininios_CPU_cpu_nios2_oci_xbrk " "Elaborating entity \"labmininios_CPU_cpu_nios2_oci_xbrk\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_oci_xbrk:the_labmininios_CPU_cpu_nios2_oci_xbrk\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "the_labmininios_CPU_cpu_nios2_oci_xbrk" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_CPU_cpu_nios2_oci_dbrk labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_oci_dbrk:the_labmininios_CPU_cpu_nios2_oci_dbrk " "Elaborating entity \"labmininios_CPU_cpu_nios2_oci_dbrk\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_oci_dbrk:the_labmininios_CPU_cpu_nios2_oci_dbrk\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "the_labmininios_CPU_cpu_nios2_oci_dbrk" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_CPU_cpu_nios2_oci_itrace labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_oci_itrace:the_labmininios_CPU_cpu_nios2_oci_itrace " "Elaborating entity \"labmininios_CPU_cpu_nios2_oci_itrace\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_oci_itrace:the_labmininios_CPU_cpu_nios2_oci_itrace\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "the_labmininios_CPU_cpu_nios2_oci_itrace" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_CPU_cpu_nios2_oci_dtrace labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_oci_dtrace:the_labmininios_CPU_cpu_nios2_oci_dtrace " "Elaborating entity \"labmininios_CPU_cpu_nios2_oci_dtrace\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_oci_dtrace:the_labmininios_CPU_cpu_nios2_oci_dtrace\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "the_labmininios_CPU_cpu_nios2_oci_dtrace" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_CPU_cpu_nios2_oci_td_mode labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_oci_dtrace:the_labmininios_CPU_cpu_nios2_oci_dtrace\|labmininios_CPU_cpu_nios2_oci_td_mode:labmininios_CPU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"labmininios_CPU_cpu_nios2_oci_td_mode\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_oci_dtrace:the_labmininios_CPU_cpu_nios2_oci_dtrace\|labmininios_CPU_cpu_nios2_oci_td_mode:labmininios_CPU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "labmininios_CPU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_CPU_cpu_nios2_oci_fifo labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_oci_fifo:the_labmininios_CPU_cpu_nios2_oci_fifo " "Elaborating entity \"labmininios_CPU_cpu_nios2_oci_fifo\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_oci_fifo:the_labmininios_CPU_cpu_nios2_oci_fifo\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "the_labmininios_CPU_cpu_nios2_oci_fifo" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_CPU_cpu_nios2_oci_compute_input_tm_cnt labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_oci_fifo:the_labmininios_CPU_cpu_nios2_oci_fifo\|labmininios_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_labmininios_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"labmininios_CPU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_oci_fifo:the_labmininios_CPU_cpu_nios2_oci_fifo\|labmininios_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_labmininios_CPU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "the_labmininios_CPU_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_CPU_cpu_nios2_oci_fifo_wrptr_inc labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_oci_fifo:the_labmininios_CPU_cpu_nios2_oci_fifo\|labmininios_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_labmininios_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"labmininios_CPU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_oci_fifo:the_labmininios_CPU_cpu_nios2_oci_fifo\|labmininios_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_labmininios_CPU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "the_labmininios_CPU_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_CPU_cpu_nios2_oci_fifo_cnt_inc labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_oci_fifo:the_labmininios_CPU_cpu_nios2_oci_fifo\|labmininios_CPU_cpu_nios2_oci_fifo_cnt_inc:the_labmininios_CPU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"labmininios_CPU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_oci_fifo:the_labmininios_CPU_cpu_nios2_oci_fifo\|labmininios_CPU_cpu_nios2_oci_fifo_cnt_inc:the_labmininios_CPU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "the_labmininios_CPU_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_CPU_cpu_nios2_oci_pib labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_oci_pib:the_labmininios_CPU_cpu_nios2_oci_pib " "Elaborating entity \"labmininios_CPU_cpu_nios2_oci_pib\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_oci_pib:the_labmininios_CPU_cpu_nios2_oci_pib\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "the_labmininios_CPU_cpu_nios2_oci_pib" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_CPU_cpu_nios2_oci_im labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_oci_im:the_labmininios_CPU_cpu_nios2_oci_im " "Elaborating entity \"labmininios_CPU_cpu_nios2_oci_im\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_oci_im:the_labmininios_CPU_cpu_nios2_oci_im\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "the_labmininios_CPU_cpu_nios2_oci_im" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_CPU_cpu_nios2_avalon_reg labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_avalon_reg:the_labmininios_CPU_cpu_nios2_avalon_reg " "Elaborating entity \"labmininios_CPU_cpu_nios2_avalon_reg\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_avalon_reg:the_labmininios_CPU_cpu_nios2_avalon_reg\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "the_labmininios_CPU_cpu_nios2_avalon_reg" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_CPU_cpu_nios2_ocimem labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_ocimem:the_labmininios_CPU_cpu_nios2_ocimem " "Elaborating entity \"labmininios_CPU_cpu_nios2_ocimem\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_ocimem:the_labmininios_CPU_cpu_nios2_ocimem\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "the_labmininios_CPU_cpu_nios2_ocimem" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_CPU_cpu_ociram_sp_ram_module labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_ocimem:the_labmininios_CPU_cpu_nios2_ocimem\|labmininios_CPU_cpu_ociram_sp_ram_module:labmininios_CPU_cpu_ociram_sp_ram " "Elaborating entity \"labmininios_CPU_cpu_ociram_sp_ram_module\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_ocimem:the_labmininios_CPU_cpu_nios2_ocimem\|labmininios_CPU_cpu_ociram_sp_ram_module:labmininios_CPU_cpu_ociram_sp_ram\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "labmininios_CPU_cpu_ociram_sp_ram" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_ocimem:the_labmininios_CPU_cpu_nios2_ocimem\|labmininios_CPU_cpu_ociram_sp_ram_module:labmininios_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_ocimem:the_labmininios_CPU_cpu_nios2_ocimem\|labmininios_CPU_cpu_ociram_sp_ram_module:labmininios_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "the_altsyncram" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_ocimem:the_labmininios_CPU_cpu_nios2_ocimem\|labmininios_CPU_cpu_ociram_sp_ram_module:labmininios_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_ocimem:the_labmininios_CPU_cpu_nios2_ocimem\|labmininios_CPU_cpu_ociram_sp_ram_module:labmininios_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_ocimem:the_labmininios_CPU_cpu_nios2_ocimem\|labmininios_CPU_cpu_ociram_sp_ram_module:labmininios_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_ocimem:the_labmininios_CPU_cpu_nios2_ocimem\|labmininios_CPU_cpu_ociram_sp_ram_module:labmininios_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942438 ""}  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681173942438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "D:/HK222/VXL/New_mini/System/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173942481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173942481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_ocimem:the_labmininios_CPU_cpu_nios2_ocimem\|labmininios_CPU_cpu_ociram_sp_ram_module:labmininios_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_nios2_ocimem:the_labmininios_CPU_cpu_nios2_ocimem\|labmininios_CPU_cpu_ociram_sp_ram_module:labmininios_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_CPU_cpu_debug_slave_wrapper labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_debug_slave_wrapper:the_labmininios_CPU_cpu_debug_slave_wrapper " "Elaborating entity \"labmininios_CPU_cpu_debug_slave_wrapper\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_debug_slave_wrapper:the_labmininios_CPU_cpu_debug_slave_wrapper\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" "the_labmininios_CPU_cpu_debug_slave_wrapper" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_CPU_cpu_debug_slave_tck labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_debug_slave_wrapper:the_labmininios_CPU_cpu_debug_slave_wrapper\|labmininios_CPU_cpu_debug_slave_tck:the_labmininios_CPU_cpu_debug_slave_tck " "Elaborating entity \"labmininios_CPU_cpu_debug_slave_tck\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_debug_slave_wrapper:the_labmininios_CPU_cpu_debug_slave_wrapper\|labmininios_CPU_cpu_debug_slave_tck:the_labmininios_CPU_cpu_debug_slave_tck\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu_debug_slave_wrapper.v" "the_labmininios_CPU_cpu_debug_slave_tck" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_CPU_cpu_debug_slave_sysclk labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_debug_slave_wrapper:the_labmininios_CPU_cpu_debug_slave_wrapper\|labmininios_CPU_cpu_debug_slave_sysclk:the_labmininios_CPU_cpu_debug_slave_sysclk " "Elaborating entity \"labmininios_CPU_cpu_debug_slave_sysclk\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_debug_slave_wrapper:the_labmininios_CPU_cpu_debug_slave_wrapper\|labmininios_CPU_cpu_debug_slave_sysclk:the_labmininios_CPU_cpu_debug_slave_sysclk\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu_debug_slave_wrapper.v" "the_labmininios_CPU_cpu_debug_slave_sysclk" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_debug_slave_wrapper:the_labmininios_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labmininios_CPU_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_debug_slave_wrapper:the_labmininios_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labmininios_CPU_cpu_debug_slave_phy\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu_debug_slave_wrapper.v" "labmininios_CPU_cpu_debug_slave_phy" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_debug_slave_wrapper:the_labmininios_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labmininios_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_debug_slave_wrapper:the_labmininios_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labmininios_CPU_cpu_debug_slave_phy\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu_debug_slave_wrapper.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_debug_slave_wrapper:the_labmininios_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labmininios_CPU_cpu_debug_slave_phy " "Instantiated megafunction \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_debug_slave_wrapper:the_labmininios_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labmininios_CPU_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173942610 ""}  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu_debug_slave_wrapper.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681173942610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_debug_slave_wrapper:the_labmininios_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labmininios_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_debug_slave_wrapper:the_labmininios_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labmininios_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942613 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_debug_slave_wrapper:the_labmininios_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labmininios_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_debug_slave_wrapper:the_labmininios_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labmininios_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_debug_slave_wrapper:the_labmininios_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labmininios_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_debug_slave_wrapper:the_labmininios_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labmininios_CPU_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "../Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu_debug_slave_wrapper.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_debug_slave_wrapper:the_labmininios_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labmininios_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_debug_slave_wrapper:the_labmininios_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labmininios_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_debug_slave_wrapper:the_labmininios_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labmininios_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"labmininios:stage0\|labmininios_CPU:cpu\|labmininios_CPU_cpu:cpu\|labmininios_CPU_cpu_nios2_oci:the_labmininios_CPU_cpu_nios2_oci\|labmininios_CPU_cpu_debug_slave_wrapper:the_labmininios_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:labmininios_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_DMEM labmininios:stage0\|labmininios_DMEM:dmem " "Elaborating entity \"labmininios_DMEM\" for hierarchy \"labmininios:stage0\|labmininios_DMEM:dmem\"" {  } { { "../Platform_design/qsys/synthesis/labmininios.vhd" "dmem" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/labmininios.vhd" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_DMEM_input_efifo_module labmininios:stage0\|labmininios_DMEM:dmem\|labmininios_DMEM_input_efifo_module:the_labmininios_DMEM_input_efifo_module " "Elaborating entity \"labmininios_DMEM_input_efifo_module\" for hierarchy \"labmininios:stage0\|labmininios_DMEM:dmem\|labmininios_DMEM_input_efifo_module:the_labmininios_DMEM_input_efifo_module\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_DMEM.v" "the_labmininios_DMEM_input_efifo_module" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_DMEM.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_H_BRIDGE labmininios:stage0\|labmininios_H_BRIDGE:h_bridge " "Elaborating entity \"labmininios_H_BRIDGE\" for hierarchy \"labmininios:stage0\|labmininios_H_BRIDGE:h_bridge\"" {  } { { "../Platform_design/qsys/synthesis/labmininios.vhd" "h_bridge" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/labmininios.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_IMEM labmininios:stage0\|labmininios_IMEM:imem " "Elaborating entity \"labmininios_IMEM\" for hierarchy \"labmininios:stage0\|labmininios_IMEM:imem\"" {  } { { "../Platform_design/qsys/synthesis/labmininios.vhd" "imem" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/labmininios.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173942944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram labmininios:stage0\|labmininios_IMEM:imem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"labmininios:stage0\|labmininios_IMEM:imem\|altsyncram:the_altsyncram\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_IMEM.v" "the_altsyncram" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_IMEM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173943095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "labmininios:stage0\|labmininios_IMEM:imem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"labmininios:stage0\|labmininios_IMEM:imem\|altsyncram:the_altsyncram\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_IMEM.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_IMEM.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173943102 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "labmininios:stage0\|labmininios_IMEM:imem\|altsyncram:the_altsyncram " "Instantiated megafunction \"labmininios:stage0\|labmininios_IMEM:imem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173943103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file labmininios_IMEM.hex " "Parameter \"init_file\" = \"labmininios_IMEM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173943103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173943103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 51200 " "Parameter \"maximum_depth\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173943103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 51200 " "Parameter \"numwords_a\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173943103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173943103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173943103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173943103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173943103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173943103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173943103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173943103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173943103 ""}  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_IMEM.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_IMEM.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681173943103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1nm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1nm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1nm1 " "Found entity 1: altsyncram_1nm1" {  } { { "db/altsyncram_1nm1.tdf" "" { Text "D:/HK222/VXL/New_mini/System/db/altsyncram_1nm1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173943173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173943173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1nm1 labmininios:stage0\|labmininios_IMEM:imem\|altsyncram:the_altsyncram\|altsyncram_1nm1:auto_generated " "Elaborating entity \"altsyncram_1nm1\" for hierarchy \"labmininios:stage0\|labmininios_IMEM:imem\|altsyncram:the_altsyncram\|altsyncram_1nm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173943174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_cla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_cla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cla " "Found entity 1: decode_cla" {  } { { "db/decode_cla.tdf" "" { Text "D:/HK222/VXL/New_mini/System/db/decode_cla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173944200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173944200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cla labmininios:stage0\|labmininios_IMEM:imem\|altsyncram:the_altsyncram\|altsyncram_1nm1:auto_generated\|decode_cla:decode3 " "Elaborating entity \"decode_cla\" for hierarchy \"labmininios:stage0\|labmininios_IMEM:imem\|altsyncram:the_altsyncram\|altsyncram_1nm1:auto_generated\|decode_cla:decode3\"" {  } { { "db/altsyncram_1nm1.tdf" "decode3" { Text "D:/HK222/VXL/New_mini/System/db/altsyncram_1nm1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173944202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9hb " "Found entity 1: mux_9hb" {  } { { "db/mux_9hb.tdf" "" { Text "D:/HK222/VXL/New_mini/System/db/mux_9hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173944249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173944249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9hb labmininios:stage0\|labmininios_IMEM:imem\|altsyncram:the_altsyncram\|altsyncram_1nm1:auto_generated\|mux_9hb:mux2 " "Elaborating entity \"mux_9hb\" for hierarchy \"labmininios:stage0\|labmininios_IMEM:imem\|altsyncram:the_altsyncram\|altsyncram_1nm1:auto_generated\|mux_9hb:mux2\"" {  } { { "db/altsyncram_1nm1.tdf" "mux2" { Text "D:/HK222/VXL/New_mini/System/db/altsyncram_1nm1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173944251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_LCD labmininios:stage0\|labmininios_LCD:lcd " "Elaborating entity \"labmininios_LCD\" for hierarchy \"labmininios:stage0\|labmininios_LCD:lcd\"" {  } { { "../Platform_design/qsys/synthesis/labmininios.vhd" "lcd" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/labmininios.vhd" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173944524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_SWITCH labmininios:stage0\|labmininios_SWITCH:switch " "Elaborating entity \"labmininios_SWITCH\" for hierarchy \"labmininios:stage0\|labmininios_SWITCH:switch\"" {  } { { "../Platform_design/qsys/synthesis/labmininios.vhd" "switch" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/labmininios.vhd" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173944532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_jtag_uart_0 labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"labmininios_jtag_uart_0\" for hierarchy \"labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0\"" {  } { { "../Platform_design/qsys/synthesis/labmininios.vhd" "jtag_uart_0" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/labmininios.vhd" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173944539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_jtag_uart_0_scfifo_w labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0\|labmininios_jtag_uart_0_scfifo_w:the_labmininios_jtag_uart_0_scfifo_w " "Elaborating entity \"labmininios_jtag_uart_0_scfifo_w\" for hierarchy \"labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0\|labmininios_jtag_uart_0_scfifo_w:the_labmininios_jtag_uart_0_scfifo_w\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" "the_labmininios_jtag_uart_0_scfifo_w" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173944549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0\|labmininios_jtag_uart_0_scfifo_w:the_labmininios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0\|labmininios_jtag_uart_0_scfifo_w:the_labmininios_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" "wfifo" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173944835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0\|labmininios_jtag_uart_0_scfifo_w:the_labmininios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0\|labmininios_jtag_uart_0_scfifo_w:the_labmininios_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173944839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0\|labmininios_jtag_uart_0_scfifo_w:the_labmininios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0\|labmininios_jtag_uart_0_scfifo_w:the_labmininios_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173944839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173944839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173944839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173944839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173944839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173944839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173944839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173944839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173944839 ""}  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681173944839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/HK222/VXL/New_mini/System/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173944883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173944883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0\|labmininios_jtag_uart_0_scfifo_w:the_labmininios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0\|labmininios_jtag_uart_0_scfifo_w:the_labmininios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173944884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/HK222/VXL/New_mini/System/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173944897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173944897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0\|labmininios_jtag_uart_0_scfifo_w:the_labmininios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0\|labmininios_jtag_uart_0_scfifo_w:the_labmininios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/HK222/VXL/New_mini/System/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173944899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/HK222/VXL/New_mini/System/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173944911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173944911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0\|labmininios_jtag_uart_0_scfifo_w:the_labmininios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0\|labmininios_jtag_uart_0_scfifo_w:the_labmininios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/HK222/VXL/New_mini/System/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173944913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/HK222/VXL/New_mini/System/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173944957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173944957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0\|labmininios_jtag_uart_0_scfifo_w:the_labmininios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0\|labmininios_jtag_uart_0_scfifo_w:the_labmininios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/HK222/VXL/New_mini/System/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173944960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/HK222/VXL/New_mini/System/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173945004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173945004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0\|labmininios_jtag_uart_0_scfifo_w:the_labmininios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0\|labmininios_jtag_uart_0_scfifo_w:the_labmininios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/HK222/VXL/New_mini/System/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173945006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/HK222/VXL/New_mini/System/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173945046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173945046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0\|labmininios_jtag_uart_0_scfifo_w:the_labmininios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0\|labmininios_jtag_uart_0_scfifo_w:the_labmininios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/HK222/VXL/New_mini/System/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173945049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_jtag_uart_0_scfifo_r labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0\|labmininios_jtag_uart_0_scfifo_r:the_labmininios_jtag_uart_0_scfifo_r " "Elaborating entity \"labmininios_jtag_uart_0_scfifo_r\" for hierarchy \"labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0\|labmininios_jtag_uart_0_scfifo_r:the_labmininios_jtag_uart_0_scfifo_r\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" "the_labmininios_jtag_uart_0_scfifo_r" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173945063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:labmininios_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:labmininios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" "labmininios_jtag_uart_0_alt_jtag_atlantic" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173945335 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:labmininios_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:labmininios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173945355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:labmininios_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:labmininios_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945355 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945355 ""}  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681173945355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:labmininios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:labmininios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173945383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:labmininios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"labmininios:stage0\|labmininios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:labmininios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173945391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_sys_sdram_pll_0 labmininios:stage0\|labmininios_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"labmininios_sys_sdram_pll_0\" for hierarchy \"labmininios:stage0\|labmininios_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "../Platform_design/qsys/synthesis/labmininios.vhd" "sys_sdram_pll_0" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/labmininios.vhd" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173945402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_sys_sdram_pll_0_sys_pll labmininios:stage0\|labmininios_sys_sdram_pll_0:sys_sdram_pll_0\|labmininios_sys_sdram_pll_0_sys_pll:sys_pll " "Elaborating entity \"labmininios_sys_sdram_pll_0_sys_pll\" for hierarchy \"labmininios:stage0\|labmininios_sys_sdram_pll_0:sys_sdram_pll_0\|labmininios_sys_sdram_pll_0_sys_pll:sys_pll\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_sys_sdram_pll_0.v" "sys_pll" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_sys_sdram_pll_0.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173945410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll labmininios:stage0\|labmininios_sys_sdram_pll_0:sys_sdram_pll_0\|labmininios_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"labmininios:stage0\|labmininios_sys_sdram_pll_0:sys_sdram_pll_0\|labmininios_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_sys_sdram_pll_0_sys_pll.v" "altera_pll_i" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173945463 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1681173945478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "labmininios:stage0\|labmininios_sys_sdram_pll_0:sys_sdram_pll_0\|labmininios_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"labmininios:stage0\|labmininios_sys_sdram_pll_0:sys_sdram_pll_0\|labmininios_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_sys_sdram_pll_0_sys_pll.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173945488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "labmininios:stage0\|labmininios_sys_sdram_pll_0:sys_sdram_pll_0\|labmininios_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"labmininios:stage0\|labmininios_sys_sdram_pll_0:sys_sdram_pll_0\|labmininios_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173945488 ""}  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_sys_sdram_pll_0_sys_pll.v" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681173945488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal labmininios:stage0\|labmininios_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"labmininios:stage0\|labmininios_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_sys_sdram_pll_0.v" "reset_from_locked" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_sys_sdram_pll_0.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173945494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_sysid_qsys_0 labmininios:stage0\|labmininios_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"labmininios_sysid_qsys_0\" for hierarchy \"labmininios:stage0\|labmininios_sysid_qsys_0:sysid_qsys_0\"" {  } { { "../Platform_design/qsys/synthesis/labmininios.vhd" "sysid_qsys_0" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/labmininios.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173945500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_timer_0 labmininios:stage0\|labmininios_timer_0:timer_0 " "Elaborating entity \"labmininios_timer_0\" for hierarchy \"labmininios:stage0\|labmininios_timer_0:timer_0\"" {  } { { "../Platform_design/qsys/synthesis/labmininios.vhd" "timer_0" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/labmininios.vhd" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173945505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_mm_interconnect_0 labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"labmininios_mm_interconnect_0\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\"" {  } { { "../Platform_design/qsys/synthesis/labmininios.vhd" "mm_interconnect_0" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/labmininios.vhd" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173945520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173945778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173945792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173945804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173945816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173945830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:imem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:imem_s1_translator\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "imem_s1_translator" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 1077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173945843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dmem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dmem_s1_translator\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "dmem_s1_translator" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 1141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173945855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "timer_0_s1_translator" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173945867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:h_bridge_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:h_bridge_s1_translator\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "h_bridge_s1_translator" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173945880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 1478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173945898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 1559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173945909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 1643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173945921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173945937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 1684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173945950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dmem_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dmem_s1_agent\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "dmem_s1_agent" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 2143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173945997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dmem_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:dmem_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dmem_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dmem_s1_agent_rsp_fifo\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "dmem_s1_agent_rsp_fifo" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 2184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dmem_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dmem_s1_agent_rdata_fifo\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "dmem_s1_agent_rdata_fifo" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 2225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_mm_interconnect_0_router labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_router:router " "Elaborating entity \"labmininios_mm_interconnect_0_router\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_router:router\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "router" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 2741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_mm_interconnect_0_router_default_decode labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_router:router\|labmininios_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"labmininios_mm_interconnect_0_router_default_decode\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_router:router\|labmininios_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_mm_interconnect_0_router_001 labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"labmininios_mm_interconnect_0_router_001\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_router_001:router_001\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "router_001" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 2757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_mm_interconnect_0_router_001_default_decode labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_router_001:router_001\|labmininios_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"labmininios_mm_interconnect_0_router_001_default_decode\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_router_001:router_001\|labmininios_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_mm_interconnect_0_router_002 labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"labmininios_mm_interconnect_0_router_002\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_router_002:router_002\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "router_002" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 2773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_mm_interconnect_0_router_002_default_decode labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_router_002:router_002\|labmininios_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"labmininios_mm_interconnect_0_router_002_default_decode\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_router_002:router_002\|labmininios_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_mm_interconnect_0_router_003 labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"labmininios_mm_interconnect_0_router_003\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_router_003:router_003\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "router_003" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 2789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_mm_interconnect_0_router_003_default_decode labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_router_003:router_003\|labmininios_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"labmininios_mm_interconnect_0_router_003_default_decode\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_router_003:router_003\|labmininios_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_mm_interconnect_0_router_006 labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"labmininios_mm_interconnect_0_router_006\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_router_006:router_006\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "router_006" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 2837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_mm_interconnect_0_router_006_default_decode labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_router_006:router_006\|labmininios_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"labmininios_mm_interconnect_0_router_006_default_decode\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_router_006:router_006\|labmininios_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:dmem_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:dmem_s1_burst_adapter\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "dmem_s1_burst_adapter" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:dmem_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:dmem_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_mm_interconnect_0_cmd_demux labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"labmininios_mm_interconnect_0_cmd_demux\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "cmd_demux" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 3016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_mm_interconnect_0_cmd_demux_001 labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"labmininios_mm_interconnect_0_cmd_demux_001\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 3045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_mm_interconnect_0_cmd_mux labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"labmininios_mm_interconnect_0_cmd_mux\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "cmd_mux" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 3068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_mm_interconnect_0_cmd_mux_001 labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"labmininios_mm_interconnect_0_cmd_mux_001\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 3085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_mm_interconnect_0_rsp_demux labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"labmininios_mm_interconnect_0_rsp_demux\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "rsp_demux" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 3239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_mm_interconnect_0_rsp_demux_001 labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"labmininios_mm_interconnect_0_rsp_demux_001\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 3256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_mm_interconnect_0_rsp_mux labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"labmininios_mm_interconnect_0_rsp_mux\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "rsp_mux" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 3452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_mm_interconnect_0_rsp_mux_001 labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"labmininios_mm_interconnect_0_rsp_mux_001\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 3481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:dmem_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:dmem_s1_rsp_width_adapter\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "dmem_s1_rsp_width_adapter" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 3547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946448 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681173946455 "|Mini_Pro|labmininios:stage0|labmininios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dmem_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681173946456 "|Mini_Pro|labmininios:stage0|labmininios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dmem_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1681173946456 "|Mini_Pro|labmininios:stage0|labmininios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:dmem_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:dmem_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:dmem_s1_cmd_width_adapter\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "dmem_s1_cmd_width_adapter" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 3613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_mm_interconnect_0_avalon_st_adapter labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"labmininios_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 3642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|labmininios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"labmininios_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|labmininios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_mm_interconnect_0_avalon_st_adapter_004 labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"labmininios_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0.v" 3758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|labmininios_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"labmininios_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|labmininios_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|labmininios_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "../Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/labmininios_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "labmininios_irq_mapper labmininios:stage0\|labmininios_irq_mapper:irq_mapper " "Elaborating entity \"labmininios_irq_mapper\" for hierarchy \"labmininios:stage0\|labmininios_irq_mapper:irq_mapper\"" {  } { { "../Platform_design/qsys/synthesis/labmininios.vhd" "irq_mapper" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/labmininios.vhd" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller labmininios:stage0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"labmininios:stage0\|altera_reset_controller:rst_controller\"" {  } { { "../Platform_design/qsys/synthesis/labmininios.vhd" "rst_controller" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/labmininios.vhd" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer labmininios:stage0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"labmininios:stage0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer labmininios:stage0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"labmininios:stage0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "../Platform_design/qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/HK222/VXL/New_mini/Platform_design/qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173946582 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1681173947839 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.04.11.07:45:51 Progress: Loading sld93d01841/alt_sld_fab_wrapper_hw.tcl " "2023.04.11.07:45:51 Progress: Loading sld93d01841/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173951209 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173953586 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173953709 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173956481 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173956563 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173956648 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173956752 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173956762 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173956763 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1681173957481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld93d01841/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld93d01841/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld93d01841/alt_sld_fab.v" "" { Text "D:/HK222/VXL/New_mini/System/db/ip/sld93d01841/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173957693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173957693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/HK222/VXL/New_mini/System/db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173957779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173957779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/HK222/VXL/New_mini/System/db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173957790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173957790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/HK222/VXL/New_mini/System/db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173957849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173957849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/HK222/VXL/New_mini/System/db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173957931 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/HK222/VXL/New_mini/System/db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173957931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173957931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/HK222/VXL/New_mini/System/db/ip/sld93d01841/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173957994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173957994 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dmem_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dmem_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681173960876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681173960876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681173960876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681173960876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681173960876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681173960876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681173960876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681173960876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681173960876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681173960876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681173960876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681173960876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681173960876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681173960876 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1681173960876 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1681173960876 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1681173960876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dmem_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dmem_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173960911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dmem_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"labmininios:stage0\|labmininios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:dmem_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173960911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173960911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173960911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173960911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173960911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173960911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173960911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173960911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173960911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173960911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173960911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173960911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173960911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173960911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1681173960911 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1681173960911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "D:/HK222/VXL/New_mini/System/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681173960955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173960955 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1681173961423 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO\[1\]\" and its non-tri-state driver." {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO\[2\]\" and its non-tri-state driver." {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO\[3\]\" and its non-tri-state driver." {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO\[23\]\" and its non-tri-state driver." {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO\[24\]\" and its non-tri-state driver." {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO\[25\]\" and its non-tri-state driver." {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO\[28\]\" and its non-tri-state driver." {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO\[29\]\" and its non-tri-state driver." {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO\[30\]\" and its non-tri-state driver." {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO\[31\]\" and its non-tri-state driver." {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[32\] " "Inserted always-enabled tri-state buffer between \"GPIO\[32\]\" and its non-tri-state driver." {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[33\] " "Inserted always-enabled tri-state buffer between \"GPIO\[33\]\" and its non-tri-state driver." {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[34\] " "Inserted always-enabled tri-state buffer between \"GPIO\[34\]\" and its non-tri-state driver." {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO\[35\]\" and its non-tri-state driver." {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1681173961527 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1681173961527 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681173961527 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1681173961527 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1681173961527 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[1\]~synth " "Node \"GPIO\[1\]~synth\"" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681173962545 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[2\]~synth " "Node \"GPIO\[2\]~synth\"" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681173962545 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[3\]~synth " "Node \"GPIO\[3\]~synth\"" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681173962545 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[23\]~synth " "Node \"GPIO\[23\]~synth\"" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681173962545 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[24\]~synth " "Node \"GPIO\[24\]~synth\"" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681173962545 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[25\]~synth " "Node \"GPIO\[25\]~synth\"" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681173962545 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[28\]~synth " "Node \"GPIO\[28\]~synth\"" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681173962545 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[29\]~synth " "Node \"GPIO\[29\]~synth\"" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681173962545 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[30\]~synth " "Node \"GPIO\[30\]~synth\"" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681173962545 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[31\]~synth " "Node \"GPIO\[31\]~synth\"" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681173962545 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[32\]~synth " "Node \"GPIO\[32\]~synth\"" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681173962545 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[33\]~synth " "Node \"GPIO\[33\]~synth\"" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681173962545 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[34\]~synth " "Node \"GPIO\[34\]~synth\"" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681173962545 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[35\]~synth " "Node \"GPIO\[35\]~synth\"" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1681173962545 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1681173962545 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1681173962546 "|Mini_Pro|ADC_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1681173962546 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173962757 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "391 " "391 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1681173964496 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173964773 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/HK222/VXL/New_mini/System/Mini_Pro.map.smsg " "Generated suppressed messages file D:/HK222/VXL/New_mini/System/Mini_Pro.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173965320 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "15 0 2 0 0 " "Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681173967713 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681173967713 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST labmininios:stage0\|labmininios_sys_sdram_pll_0:sys_sdram_pll_0\|labmininios_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance labmininios:stage0\|labmininios_sys_sdram_pll_0:sys_sdram_pll_0\|labmininios_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1681173967937 ""}  } { { "altera_pll.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1681173967937 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST labmininios:stage0\|labmininios_sys_sdram_pll_0:sys_sdram_pll_0\|labmininios_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance labmininios:stage0\|labmininios_sys_sdram_pll_0:sys_sdram_pll_0\|labmininios_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1681173967956 ""}  } { { "altera_pll.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1681173967956 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681173968143 "|Mini_Pro|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681173968143 "|Mini_Pro|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681173968143 "|Mini_Pro|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681173968143 "|Mini_Pro|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681173968143 "|Mini_Pro|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681173968143 "|Mini_Pro|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681173968143 "|Mini_Pro|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "mini_pro.vhd" "" { Text "D:/HK222/VXL/New_mini/System/mini_pro.vhd" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1681173968143 "|Mini_Pro|ADC_DOUT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1681173968143 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3083 " "Implemented 3083 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681173968152 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681173968152 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "52 " "Implemented 52 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1681173968152 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2575 " "Implemented 2575 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681173968152 ""} { "Info" "ICUT_CUT_TM_RAMS" "352 " "Implemented 352 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1681173968152 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1681173968152 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681173968152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 137 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 137 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5020 " "Peak virtual memory: 5020 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681173968214 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 11 07:46:08 2023 " "Processing ended: Tue Apr 11 07:46:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681173968214 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681173968214 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681173968214 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681173968214 ""}
