A Write-Aware STTRAM-Based Register File Architecture for GPGPU