<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,  9234, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 35601, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 13774, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 13893, user inline pragmas are applied</column>
            <column name="">(4) simplification, 13307, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 57847, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 23855, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 23869, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 24390, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 25461, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 23717, loop and instruction simplification</column>
            <column name="">(2) parallelization, 23244, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 23152, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 23152, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 23019, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 23407, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp_slr0" col1="slr0.cpp:573" col2="9234" col3="13307" col4="25461" col5="23152" col6="23407">
                    <row id="8" col0="load_vC_for_task3" col1="slr0.cpp:17" col2="1101" col3="72" col4="140" col5="123" col6="101"/>
                    <row id="4" col0="load_vA_for_task1" col1="slr0.cpp:44" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="14" col0="load_vB_for_task1" col1="slr0.cpp:79" col2="17" col3="10" col4="160" col5="160" col6="155"/>
                    <row id="9" col0="load_vD_for_task2" col1="slr0.cpp:122" col2="333" col3="36" col4="68" col5="51" col6="41"/>
                    <row id="13" col0="FT0_level0" col1="slr0.cpp:200" col2="7119" col3="13008" col4="24654" col5="22409" col6="22710">
                        <row id="7" col0="read_B_FT0" col1="slr0.cpp:325" col2="367" col3="96" col4="2663" col5="2662" col6="2700"/>
                        <row id="10" col0="read_A_FT0" col1="slr0.cpp:394" col2="1302" col2_disp="1,302 (3 calls)" col3="561" col3_disp="  561 (3 calls)" col4="5580" col4_disp="5,580 (3 calls)" col5="5574" col5_disp="5,574 (3 calls)" col6="5691" col6_disp="5,691 (3 calls)"/>
                        <row id="1" col0="FT0_level1" col1="slr0.cpp:248" col2="5394" col2_disp="5,394 (2 calls)" col3="12322" col3_disp="12,322 (2 calls)" col4="15944" col4_disp="15,944 (2 calls)" col5="13706" col5_disp="13,706 (2 calls)" col6="13848" col6_disp="13,848 (2 calls)">
                            <row id="2" col0="compute_FT0_level1" col1="slr0.cpp:234" col2="3684" col2_disp="3,684 (4 calls)" col3="12036" col3_disp="12,036 (4 calls)" col4="13620" col4_disp="13,620 (4 calls)" col5="10976" col5_disp="10,976 (4 calls)" col6="11076" col6_disp="11,076 (4 calls)">
                                <row id="3" col0="task0_intra" col1="slr0.cpp:287" col2="112" col2_disp=" 112 (4 calls)" col3="1732" col3_disp="1,732 (4 calls)" col4="868" col4_disp="  868 (4 calls)" col5="868" col5_disp="  868 (4 calls)" col6="872" col6_disp="  872 (4 calls)"/>
                                <row id="12" col0="task1_intra" col1="slr0.cpp:302" col2="264" col2_disp=" 264 (4 calls)" col3="9768" col3_disp="9,768 (4 calls)" col4="9852" col4_disp="9,852 (4 calls)" col5="8988" col5_disp="8,988 (4 calls)" col6="9008" col6_disp="9,008 (4 calls)"/>
                                <row id="6" col0="write_tmp_FT0" col1="slr0.cpp:540" col2="2440" col2_disp="2,440 (4 calls)" col3="236" col3_disp="  236 (4 calls)" col4="1416" col4_disp="1,416 (4 calls)" col5="504" col5_disp="  504 (4 calls)" col6="496" col6_disp="  496 (4 calls)"/>
                                <row id="11" col0="write_tmp_FT0" col1="slr0.cpp:517" col2="808" col2_disp=" 808 (4 calls)" col3="244" col3_disp="  244 (4 calls)" col4="1460" col4_disp="1,460 (4 calls)" col5="592" col5_disp="  592 (4 calls)" col6="668" col6_disp="  668 (4 calls)"/>
                            </row>
                            <row id="6" col0="write_tmp_FT0" col1="slr0.cpp:540" col2="1220" col2_disp="1,220 (2 calls)" col3="118" col3_disp="  118 (2 calls)" col4="704" col4_disp="  704 (2 calls)" col5="248" col5_disp="  248 (2 calls)" col6="244" col6_disp="  244 (2 calls)"/>
                            <row id="11" col0="write_tmp_FT0" col1="slr0.cpp:517" col2="404" col2_disp=" 404 (2 calls)" col3="122" col3_disp="  122 (2 calls)" col4="726" col4_disp="  726 (2 calls)" col5="292" col5_disp="  292 (2 calls)" col6="330" col6_disp="  330 (2 calls)"/>
                        </row>
                    </row>
                    <row id="5" col0="store_vtmp_for_task1" col1="slr0.cpp:137" col2="26" col3="10" col4="88" col5="88" col6="84"/>
                    <row id="15" col0="store_vD_for_task2" col1="slr0.cpp:181" col2="307" col3="66" col4="74" col5="66" col6="60"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

