// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "01/14/2018 18:58:11"

// 
// Device: Altera 5CSEMA4U23C6 Package UFBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module de0_nano_soc_baseline (
	FPGA_CLK_50,
	FPGA_CLK2_50,
	FPGA_CLK3_50,
	ADC_CONVST,
	ADC_SCLK,
	ADC_SDI,
	ADC_SDO,
	ARDUINO_IO,
	ARDUINO_RESET_N,
	GPIO_0,
	GPIO_1,
	KEY,
	LED,
	SW);
input 	FPGA_CLK_50;
input 	FPGA_CLK2_50;
input 	FPGA_CLK3_50;
output 	ADC_CONVST;
output 	ADC_SCLK;
output 	ADC_SDI;
input 	ADC_SDO;
inout 	[15:0] ARDUINO_IO;
inout 	ARDUINO_RESET_N;
inout 	[35:0] GPIO_0;
inout 	[35:0] GPIO_1;
input 	[1:0] KEY;
output 	[7:0] LED;
input 	[3:0] SW;

// Design Ports Information
// FPGA_CLK2_50	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_CLK3_50	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_CONVST	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ADC_SCLK	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ADC_SDI	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ADC_SDO	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LED[0]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[1]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[2]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[3]	=>  Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[4]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[5]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[6]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LED[7]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[0]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ARDUINO_IO[0]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ARDUINO_IO[1]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ARDUINO_IO[2]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ARDUINO_IO[3]	=>  Location: PIN_AG9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ARDUINO_IO[4]	=>  Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ARDUINO_IO[5]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ARDUINO_IO[6]	=>  Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ARDUINO_IO[7]	=>  Location: PIN_AH8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ARDUINO_IO[8]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ARDUINO_IO[9]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ARDUINO_IO[10]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ARDUINO_IO[11]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ARDUINO_IO[12]	=>  Location: PIN_AH11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ARDUINO_IO[13]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ARDUINO_IO[14]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ARDUINO_IO[15]	=>  Location: PIN_AG11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ARDUINO_RESET_N	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[0]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[1]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[2]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[3]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[4]	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[5]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[6]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[7]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[8]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[9]	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[10]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[11]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[12]	=>  Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[13]	=>  Location: PIN_AH6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[14]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[15]	=>  Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[16]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[17]	=>  Location: PIN_AH2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[18]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[19]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[20]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[21]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[22]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[23]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[24]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[25]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[26]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[27]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[28]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[29]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[30]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[31]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[32]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[33]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[34]	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_0[35]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[0]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[1]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[2]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[3]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[4]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[5]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[6]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[7]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[8]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[9]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[10]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[11]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[12]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[13]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[14]	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[15]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[16]	=>  Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[17]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[18]	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[19]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[20]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[21]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[22]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[23]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[24]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[25]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[26]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[27]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[28]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[29]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[30]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[31]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[32]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[33]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[34]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// GPIO_1[35]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// FPGA_CLK_50	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \FPGA_CLK2_50~input_o ;
wire \FPGA_CLK3_50~input_o ;
wire \ADC_SDO~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \ARDUINO_IO[0]~input_o ;
wire \ARDUINO_IO[1]~input_o ;
wire \ARDUINO_IO[2]~input_o ;
wire \ARDUINO_IO[3]~input_o ;
wire \ARDUINO_IO[4]~input_o ;
wire \ARDUINO_IO[5]~input_o ;
wire \ARDUINO_IO[6]~input_o ;
wire \ARDUINO_IO[7]~input_o ;
wire \ARDUINO_IO[8]~input_o ;
wire \ARDUINO_IO[9]~input_o ;
wire \ARDUINO_IO[10]~input_o ;
wire \ARDUINO_IO[11]~input_o ;
wire \ARDUINO_IO[12]~input_o ;
wire \ARDUINO_IO[13]~input_o ;
wire \ARDUINO_IO[14]~input_o ;
wire \ARDUINO_IO[15]~input_o ;
wire \ARDUINO_RESET_N~input_o ;
wire \GPIO_0[0]~input_o ;
wire \GPIO_0[1]~input_o ;
wire \GPIO_0[2]~input_o ;
wire \GPIO_0[3]~input_o ;
wire \GPIO_0[4]~input_o ;
wire \GPIO_0[5]~input_o ;
wire \GPIO_0[6]~input_o ;
wire \GPIO_0[7]~input_o ;
wire \GPIO_0[8]~input_o ;
wire \GPIO_0[9]~input_o ;
wire \GPIO_0[10]~input_o ;
wire \GPIO_0[11]~input_o ;
wire \GPIO_0[12]~input_o ;
wire \GPIO_0[13]~input_o ;
wire \GPIO_0[14]~input_o ;
wire \GPIO_0[15]~input_o ;
wire \GPIO_0[16]~input_o ;
wire \GPIO_0[17]~input_o ;
wire \GPIO_0[18]~input_o ;
wire \GPIO_0[19]~input_o ;
wire \GPIO_0[20]~input_o ;
wire \GPIO_0[21]~input_o ;
wire \GPIO_0[22]~input_o ;
wire \GPIO_0[23]~input_o ;
wire \GPIO_0[24]~input_o ;
wire \GPIO_0[25]~input_o ;
wire \GPIO_0[26]~input_o ;
wire \GPIO_0[27]~input_o ;
wire \GPIO_0[28]~input_o ;
wire \GPIO_0[29]~input_o ;
wire \GPIO_0[30]~input_o ;
wire \GPIO_0[31]~input_o ;
wire \GPIO_0[32]~input_o ;
wire \GPIO_0[33]~input_o ;
wire \GPIO_0[34]~input_o ;
wire \GPIO_0[35]~input_o ;
wire \GPIO_1[0]~input_o ;
wire \GPIO_1[1]~input_o ;
wire \GPIO_1[2]~input_o ;
wire \GPIO_1[3]~input_o ;
wire \GPIO_1[4]~input_o ;
wire \GPIO_1[5]~input_o ;
wire \GPIO_1[6]~input_o ;
wire \GPIO_1[7]~input_o ;
wire \GPIO_1[8]~input_o ;
wire \GPIO_1[9]~input_o ;
wire \GPIO_1[10]~input_o ;
wire \GPIO_1[11]~input_o ;
wire \GPIO_1[12]~input_o ;
wire \GPIO_1[13]~input_o ;
wire \GPIO_1[14]~input_o ;
wire \GPIO_1[15]~input_o ;
wire \GPIO_1[16]~input_o ;
wire \GPIO_1[17]~input_o ;
wire \GPIO_1[18]~input_o ;
wire \GPIO_1[19]~input_o ;
wire \GPIO_1[20]~input_o ;
wire \GPIO_1[21]~input_o ;
wire \GPIO_1[22]~input_o ;
wire \GPIO_1[23]~input_o ;
wire \GPIO_1[24]~input_o ;
wire \GPIO_1[25]~input_o ;
wire \GPIO_1[26]~input_o ;
wire \GPIO_1[27]~input_o ;
wire \GPIO_1[28]~input_o ;
wire \GPIO_1[29]~input_o ;
wire \GPIO_1[30]~input_o ;
wire \GPIO_1[31]~input_o ;
wire \GPIO_1[32]~input_o ;
wire \GPIO_1[33]~input_o ;
wire \GPIO_1[34]~input_o ;
wire \GPIO_1[35]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \FPGA_CLK_50~input_o ;
wire \FPGA_CLK_50~inputCLKENA0_outclk ;
wire \aluin1[16]~feeder_combout ;
wire \enable~feeder_combout ;
wire \enable~q ;
wire \a32|Add0~93_sumout ;
wire \b32|regin[0][0]~feeder_combout ;
wire \b32|regin[0][0]~q ;
wire \b32|r32_gen:0:registers|rout[0]~feeder_combout ;
wire \aluin1[0]~feeder_combout ;
wire \a32|Add0~94 ;
wire \a32|Add0~89_sumout ;
wire \reginput[1]~feeder_combout ;
wire \b32|regin[0][1]~q ;
wire \b32|r32_gen:0:registers|rout[1]~feeder_combout ;
wire \aluin1[1]~feeder_combout ;
wire \a32|Add0~90 ;
wire \a32|Add0~85_sumout ;
wire \reginput[2]~feeder_combout ;
wire \b32|regin[0][2]~feeder_combout ;
wire \b32|regin[0][2]~q ;
wire \b32|r32_gen:0:registers|rout[2]~feeder_combout ;
wire \b32|rout[2]~feeder_combout ;
wire \aluin1[2]~feeder_combout ;
wire \a32|Add0~86 ;
wire \a32|Add0~81_sumout ;
wire \b32|regin[0][3]~feeder_combout ;
wire \b32|regin[0][3]~q ;
wire \b32|r32_gen:0:registers|rout[3]~feeder_combout ;
wire \aluin1[3]~feeder_combout ;
wire \a32|Add0~82 ;
wire \a32|Add0~77_sumout ;
wire \reginput[4]~feeder_combout ;
wire \b32|regin[0][4]~feeder_combout ;
wire \b32|regin[0][4]~q ;
wire \b32|r32_gen:0:registers|rout[4]~feeder_combout ;
wire \aluin1[4]~feeder_combout ;
wire \a32|Add0~78 ;
wire \a32|Add0~73_sumout ;
wire \b32|regin[0][5]~q ;
wire \b32|rout[5]~feeder_combout ;
wire \aluin1[5]~feeder_combout ;
wire \a32|Add0~74 ;
wire \a32|Add0~69_sumout ;
wire \reginput[6]~feeder_combout ;
wire \b32|regin[0][6]~feeder_combout ;
wire \b32|regin[0][6]~q ;
wire \b32|r32_gen:0:registers|rout[6]~feeder_combout ;
wire \b32|rout[6]~feeder_combout ;
wire \aluin1[6]~feeder_combout ;
wire \a32|Add0~70 ;
wire \a32|Add0~65_sumout ;
wire \reginput[7]~feeder_combout ;
wire \b32|regin[0][7]~feeder_combout ;
wire \b32|regin[0][7]~q ;
wire \b32|r32_gen:0:registers|rout[7]~feeder_combout ;
wire \aluin1[7]~feeder_combout ;
wire \a32|Add0~66 ;
wire \a32|Add0~61_sumout ;
wire \reginput[8]~feeder_combout ;
wire \b32|regin[0][8]~q ;
wire \b32|r32_gen:0:registers|rout[8]~feeder_combout ;
wire \b32|rout[8]~feeder_combout ;
wire \aluin1[8]~feeder_combout ;
wire \a32|Add0~62 ;
wire \a32|Add0~57_sumout ;
wire \reginput[9]~feeder_combout ;
wire \b32|regin[0][9]~feeder_combout ;
wire \b32|regin[0][9]~q ;
wire \b32|r32_gen:0:registers|rout[9]~feeder_combout ;
wire \b32|rout[9]~feeder_combout ;
wire \aluin1[9]~feeder_combout ;
wire \a32|Add0~58 ;
wire \a32|Add0~53_sumout ;
wire \b32|regin[0][10]~q ;
wire \b32|r32_gen:0:registers|rout[10]~feeder_combout ;
wire \b32|rout[10]~feeder_combout ;
wire \a32|Add0~54 ;
wire \a32|Add0~49_sumout ;
wire \b32|regin[0][11]~feeder_combout ;
wire \b32|regin[0][11]~q ;
wire \b32|r32_gen:0:registers|rout[11]~feeder_combout ;
wire \b32|rout[11]~feeder_combout ;
wire \a32|Add0~50 ;
wire \a32|Add0~45_sumout ;
wire \b32|regin[0][12]~feeder_combout ;
wire \b32|regin[0][12]~q ;
wire \b32|rout[12]~feeder_combout ;
wire \a32|Add0~46 ;
wire \a32|Add0~41_sumout ;
wire \b32|regin[0][13]~feeder_combout ;
wire \b32|regin[0][13]~q ;
wire \b32|r32_gen:0:registers|rout[13]~feeder_combout ;
wire \b32|rout[13]~feeder_combout ;
wire \aluin1[13]~feeder_combout ;
wire \a32|Add0~42 ;
wire \a32|Add0~37_sumout ;
wire \reginput[14]~feeder_combout ;
wire \b32|regin[0][14]~q ;
wire \b32|rout[14]~feeder_combout ;
wire \aluin1[14]~feeder_combout ;
wire \a32|Add0~38 ;
wire \a32|Add0~33_sumout ;
wire \b32|regin[0][15]~feeder_combout ;
wire \b32|regin[0][15]~q ;
wire \b32|r32_gen:0:registers|rout[15]~feeder_combout ;
wire \b32|rout[15]~feeder_combout ;
wire \aluin1[15]~feeder_combout ;
wire \a32|Add0~34 ;
wire \a32|Add0~1_sumout ;
wire \reginput[16]~feeder_combout ;
wire \b32|regin[0][16]~q ;
wire \b32|rout[16]~feeder_combout ;
wire \LED[0]~reg0feeder_combout ;
wire \LED[0]~reg0_q ;
wire \aluin1[17]~feeder_combout ;
wire \a32|Add0~2 ;
wire \a32|Add0~5_sumout ;
wire \b32|regin[0][17]~feeder_combout ;
wire \b32|regin[0][17]~q ;
wire \b32|r32_gen:0:registers|rout[17]~feeder_combout ;
wire \LED[1]~reg0_q ;
wire \a32|Add0~6 ;
wire \a32|Add0~9_sumout ;
wire \reginput[18]~feeder_combout ;
wire \b32|regin[0][18]~feeder_combout ;
wire \b32|regin[0][18]~q ;
wire \b32|r32_gen:0:registers|rout[18]~feeder_combout ;
wire \b32|rout[18]~feeder_combout ;
wire \LED[2]~reg0feeder_combout ;
wire \LED[2]~reg0_q ;
wire \a32|Add0~10 ;
wire \a32|Add0~13_sumout ;
wire \b32|regin[0][19]~feeder_combout ;
wire \b32|regin[0][19]~q ;
wire \b32|r32_gen:0:registers|rout[19]~feeder_combout ;
wire \b32|rout[19]~feeder_combout ;
wire \LED[3]~reg0feeder_combout ;
wire \LED[3]~reg0_q ;
wire \aluin1[20]~feeder_combout ;
wire \a32|Add0~14 ;
wire \a32|Add0~17_sumout ;
wire \b32|regin[0][20]~q ;
wire \b32|r32_gen:0:registers|rout[20]~feeder_combout ;
wire \LED[4]~reg0feeder_combout ;
wire \LED[4]~reg0_q ;
wire \aluin1[21]~feeder_combout ;
wire \a32|Add0~18 ;
wire \a32|Add0~21_sumout ;
wire \reginput[21]~feeder_combout ;
wire \b32|regin[0][21]~q ;
wire \b32|r32_gen:0:registers|rout[21]~feeder_combout ;
wire \LED[5]~reg0_q ;
wire \aluin1[22]~feeder_combout ;
wire \a32|Add0~22 ;
wire \a32|Add0~25_sumout ;
wire \reginput[22]~feeder_combout ;
wire \b32|regin[0][22]~feeder_combout ;
wire \b32|regin[0][22]~q ;
wire \b32|r32_gen:0:registers|rout[22]~feeder_combout ;
wire \b32|rout[22]~feeder_combout ;
wire \LED[6]~reg0feeder_combout ;
wire \LED[6]~reg0_q ;
wire \a32|Add0~26 ;
wire \a32|Add0~29_sumout ;
wire \reginput[23]~feeder_combout ;
wire \b32|regin[0][23]~feeder_combout ;
wire \b32|regin[0][23]~q ;
wire \b32|r32_gen:0:registers|rout[23]~feeder_combout ;
wire \LED[7]~reg0feeder_combout ;
wire \LED[7]~reg0_q ;
wire [31:0] aluin1;
wire [31:0] \a32|out1 ;
wire [31:0] reginput;
wire [0:15] \b32|regclr ;
wire [31:0] \b32|r32_gen:0:registers|rout ;
wire [31:0] \b32|rout ;


// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \ADC_CONVST~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_CONVST),
	.obar());
// synopsys translate_off
defparam \ADC_CONVST~output .bus_hold = "false";
defparam \ADC_CONVST~output .open_drain_output = "false";
defparam \ADC_CONVST~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \ADC_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SCLK),
	.obar());
// synopsys translate_off
defparam \ADC_SCLK~output .bus_hold = "false";
defparam \ADC_SCLK~output .open_drain_output = "false";
defparam \ADC_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \ADC_SDI~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SDI),
	.obar());
// synopsys translate_off
defparam \ADC_SDI~output .bus_hold = "false";
defparam \ADC_SDI~output .open_drain_output = "false";
defparam \ADC_SDI~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y12_N22
cyclonev_io_obuf \LED[0]~output (
	.i(\LED[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[0]),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
defparam \LED[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y13_N39
cyclonev_io_obuf \LED[1]~output (
	.i(\LED[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[1]),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
defparam \LED[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y13_N5
cyclonev_io_obuf \LED[2]~output (
	.i(\LED[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[2]),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
defparam \LED[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y13_N22
cyclonev_io_obuf \LED[3]~output (
	.i(\LED[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[3]),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
defparam \LED[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y10_N79
cyclonev_io_obuf \LED[4]~output (
	.i(\LED[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[4]),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
defparam \LED[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y10_N96
cyclonev_io_obuf \LED[5]~output (
	.i(\LED[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[5]),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
defparam \LED[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y12_N5
cyclonev_io_obuf \LED[6]~output (
	.i(\LED[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[6]),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
defparam \LED[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y13_N56
cyclonev_io_obuf \LED[7]~output (
	.i(\LED[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[7]),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
defparam \LED[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N42
cyclonev_io_obuf \ARDUINO_IO[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[0]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[0]~output .bus_hold = "false";
defparam \ARDUINO_IO[0]~output .open_drain_output = "true";
defparam \ARDUINO_IO[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N59
cyclonev_io_obuf \ARDUINO_IO[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[1]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[1]~output .bus_hold = "false";
defparam \ARDUINO_IO[1]~output .open_drain_output = "true";
defparam \ARDUINO_IO[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \ARDUINO_IO[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[2]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[2]~output .bus_hold = "false";
defparam \ARDUINO_IO[2]~output .open_drain_output = "true";
defparam \ARDUINO_IO[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N36
cyclonev_io_obuf \ARDUINO_IO[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[3]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[3]~output .bus_hold = "false";
defparam \ARDUINO_IO[3]~output .open_drain_output = "true";
defparam \ARDUINO_IO[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cyclonev_io_obuf \ARDUINO_IO[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[4]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[4]~output .bus_hold = "false";
defparam \ARDUINO_IO[4]~output .open_drain_output = "true";
defparam \ARDUINO_IO[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N19
cyclonev_io_obuf \ARDUINO_IO[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[5]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[5]~output .bus_hold = "false";
defparam \ARDUINO_IO[5]~output .open_drain_output = "true";
defparam \ARDUINO_IO[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N76
cyclonev_io_obuf \ARDUINO_IO[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[6]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[6]~output .bus_hold = "false";
defparam \ARDUINO_IO[6]~output .open_drain_output = "true";
defparam \ARDUINO_IO[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N53
cyclonev_io_obuf \ARDUINO_IO[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[7]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[7]~output .bus_hold = "false";
defparam \ARDUINO_IO[7]~output .open_drain_output = "true";
defparam \ARDUINO_IO[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \ARDUINO_IO[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[8]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[8]~output .bus_hold = "false";
defparam \ARDUINO_IO[8]~output .open_drain_output = "true";
defparam \ARDUINO_IO[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \ARDUINO_IO[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[9]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[9]~output .bus_hold = "false";
defparam \ARDUINO_IO[9]~output .open_drain_output = "true";
defparam \ARDUINO_IO[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \ARDUINO_IO[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[10]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[10]~output .bus_hold = "false";
defparam \ARDUINO_IO[10]~output .open_drain_output = "true";
defparam \ARDUINO_IO[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \ARDUINO_IO[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[11]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[11]~output .bus_hold = "false";
defparam \ARDUINO_IO[11]~output .open_drain_output = "true";
defparam \ARDUINO_IO[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \ARDUINO_IO[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[12]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[12]~output .bus_hold = "false";
defparam \ARDUINO_IO[12]~output .open_drain_output = "true";
defparam \ARDUINO_IO[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \ARDUINO_IO[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[13]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[13]~output .bus_hold = "false";
defparam \ARDUINO_IO[13]~output .open_drain_output = "true";
defparam \ARDUINO_IO[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \ARDUINO_IO[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[14]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[14]~output .bus_hold = "false";
defparam \ARDUINO_IO[14]~output .open_drain_output = "true";
defparam \ARDUINO_IO[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \ARDUINO_IO[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_IO[15]),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[15]~output .bus_hold = "false";
defparam \ARDUINO_IO[15]~output .open_drain_output = "true";
defparam \ARDUINO_IO[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N93
cyclonev_io_obuf \ARDUINO_RESET_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ARDUINO_RESET_N),
	.obar());
// synopsys translate_off
defparam \ARDUINO_RESET_N~output .bus_hold = "false";
defparam \ARDUINO_RESET_N~output .open_drain_output = "true";
defparam \ARDUINO_RESET_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N2
cyclonev_io_obuf \GPIO_0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[0]~output .bus_hold = "false";
defparam \GPIO_0[0]~output .open_drain_output = "true";
defparam \GPIO_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N76
cyclonev_io_obuf \GPIO_0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[1]~output .bus_hold = "false";
defparam \GPIO_0[1]~output .open_drain_output = "true";
defparam \GPIO_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N19
cyclonev_io_obuf \GPIO_0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[2]~output .bus_hold = "false";
defparam \GPIO_0[2]~output .open_drain_output = "true";
defparam \GPIO_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \GPIO_0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[3]~output .bus_hold = "false";
defparam \GPIO_0[3]~output .open_drain_output = "true";
defparam \GPIO_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \GPIO_0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[4]~output .bus_hold = "false";
defparam \GPIO_0[4]~output .open_drain_output = "true";
defparam \GPIO_0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \GPIO_0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[5]~output .bus_hold = "false";
defparam \GPIO_0[5]~output .open_drain_output = "true";
defparam \GPIO_0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \GPIO_0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[6]~output .bus_hold = "false";
defparam \GPIO_0[6]~output .open_drain_output = "true";
defparam \GPIO_0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \GPIO_0[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[7]~output .bus_hold = "false";
defparam \GPIO_0[7]~output .open_drain_output = "true";
defparam \GPIO_0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \GPIO_0[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[8]~output .bus_hold = "false";
defparam \GPIO_0[8]~output .open_drain_output = "true";
defparam \GPIO_0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \GPIO_0[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[9]~output .bus_hold = "false";
defparam \GPIO_0[9]~output .open_drain_output = "true";
defparam \GPIO_0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \GPIO_0[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[10]~output .bus_hold = "false";
defparam \GPIO_0[10]~output .open_drain_output = "true";
defparam \GPIO_0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N19
cyclonev_io_obuf \GPIO_0[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[11]~output .bus_hold = "false";
defparam \GPIO_0[11]~output .open_drain_output = "true";
defparam \GPIO_0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N53
cyclonev_io_obuf \GPIO_0[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[12]~output .bus_hold = "false";
defparam \GPIO_0[12]~output .open_drain_output = "true";
defparam \GPIO_0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N36
cyclonev_io_obuf \GPIO_0[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[13]~output .bus_hold = "false";
defparam \GPIO_0[13]~output .open_drain_output = "true";
defparam \GPIO_0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N53
cyclonev_io_obuf \GPIO_0[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[14]~output .bus_hold = "false";
defparam \GPIO_0[14]~output .open_drain_output = "true";
defparam \GPIO_0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N36
cyclonev_io_obuf \GPIO_0[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[15]~output .bus_hold = "false";
defparam \GPIO_0[15]~output .open_drain_output = "true";
defparam \GPIO_0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N36
cyclonev_io_obuf \GPIO_0[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[16]~output .bus_hold = "false";
defparam \GPIO_0[16]~output .open_drain_output = "true";
defparam \GPIO_0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N53
cyclonev_io_obuf \GPIO_0[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[17]~output .bus_hold = "false";
defparam \GPIO_0[17]~output .open_drain_output = "true";
defparam \GPIO_0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \GPIO_0[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[18]~output .bus_hold = "false";
defparam \GPIO_0[18]~output .open_drain_output = "true";
defparam \GPIO_0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N93
cyclonev_io_obuf \GPIO_0[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[19]~output .bus_hold = "false";
defparam \GPIO_0[19]~output .open_drain_output = "true";
defparam \GPIO_0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N36
cyclonev_io_obuf \GPIO_0[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[20]~output .bus_hold = "false";
defparam \GPIO_0[20]~output .open_drain_output = "true";
defparam \GPIO_0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \GPIO_0[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[21]~output .bus_hold = "false";
defparam \GPIO_0[21]~output .open_drain_output = "true";
defparam \GPIO_0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cyclonev_io_obuf \GPIO_0[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[22]~output .bus_hold = "false";
defparam \GPIO_0[22]~output .open_drain_output = "true";
defparam \GPIO_0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \GPIO_0[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[23]~output .bus_hold = "false";
defparam \GPIO_0[23]~output .open_drain_output = "true";
defparam \GPIO_0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \GPIO_0[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[24]~output .bus_hold = "false";
defparam \GPIO_0[24]~output .open_drain_output = "true";
defparam \GPIO_0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N53
cyclonev_io_obuf \GPIO_0[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[25]~output .bus_hold = "false";
defparam \GPIO_0[25]~output .open_drain_output = "true";
defparam \GPIO_0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \GPIO_0[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[26]~output .bus_hold = "false";
defparam \GPIO_0[26]~output .open_drain_output = "true";
defparam \GPIO_0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \GPIO_0[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[27]~output .bus_hold = "false";
defparam \GPIO_0[27]~output .open_drain_output = "true";
defparam \GPIO_0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \GPIO_0[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[28]~output .bus_hold = "false";
defparam \GPIO_0[28]~output .open_drain_output = "true";
defparam \GPIO_0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \GPIO_0[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[29]~output .bus_hold = "false";
defparam \GPIO_0[29]~output .open_drain_output = "true";
defparam \GPIO_0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \GPIO_0[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[30]~output .bus_hold = "false";
defparam \GPIO_0[30]~output .open_drain_output = "true";
defparam \GPIO_0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N59
cyclonev_io_obuf \GPIO_0[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[31]~output .bus_hold = "false";
defparam \GPIO_0[31]~output .open_drain_output = "true";
defparam \GPIO_0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N19
cyclonev_io_obuf \GPIO_0[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[32]~output .bus_hold = "false";
defparam \GPIO_0[32]~output .open_drain_output = "true";
defparam \GPIO_0[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \GPIO_0[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[33]~output .bus_hold = "false";
defparam \GPIO_0[33]~output .open_drain_output = "true";
defparam \GPIO_0[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N42
cyclonev_io_obuf \GPIO_0[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[34]~output .bus_hold = "false";
defparam \GPIO_0[34]~output .open_drain_output = "true";
defparam \GPIO_0[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cyclonev_io_obuf \GPIO_0[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_0[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_0[35]~output .bus_hold = "false";
defparam \GPIO_0[35]~output .open_drain_output = "true";
defparam \GPIO_0[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \GPIO_1[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[0]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[0]~output .bus_hold = "false";
defparam \GPIO_1[0]~output .open_drain_output = "true";
defparam \GPIO_1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N36
cyclonev_io_obuf \GPIO_1[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[1]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[1]~output .bus_hold = "false";
defparam \GPIO_1[1]~output .open_drain_output = "true";
defparam \GPIO_1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \GPIO_1[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[2]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[2]~output .bus_hold = "false";
defparam \GPIO_1[2]~output .open_drain_output = "true";
defparam \GPIO_1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N53
cyclonev_io_obuf \GPIO_1[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[3]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[3]~output .bus_hold = "false";
defparam \GPIO_1[3]~output .open_drain_output = "true";
defparam \GPIO_1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N76
cyclonev_io_obuf \GPIO_1[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[4]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[4]~output .bus_hold = "false";
defparam \GPIO_1[4]~output .open_drain_output = "true";
defparam \GPIO_1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N53
cyclonev_io_obuf \GPIO_1[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[5]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[5]~output .bus_hold = "false";
defparam \GPIO_1[5]~output .open_drain_output = "true";
defparam \GPIO_1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N19
cyclonev_io_obuf \GPIO_1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[6]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[6]~output .bus_hold = "false";
defparam \GPIO_1[6]~output .open_drain_output = "true";
defparam \GPIO_1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y0_N19
cyclonev_io_obuf \GPIO_1[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[7]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[7]~output .bus_hold = "false";
defparam \GPIO_1[7]~output .open_drain_output = "true";
defparam \GPIO_1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y0_N59
cyclonev_io_obuf \GPIO_1[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[8]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[8]~output .bus_hold = "false";
defparam \GPIO_1[8]~output .open_drain_output = "true";
defparam \GPIO_1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y0_N53
cyclonev_io_obuf \GPIO_1[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[9]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[9]~output .bus_hold = "false";
defparam \GPIO_1[9]~output .open_drain_output = "true";
defparam \GPIO_1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \GPIO_1[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[10]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[10]~output .bus_hold = "false";
defparam \GPIO_1[10]~output .open_drain_output = "true";
defparam \GPIO_1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y0_N36
cyclonev_io_obuf \GPIO_1[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[11]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[11]~output .bus_hold = "false";
defparam \GPIO_1[11]~output .open_drain_output = "true";
defparam \GPIO_1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \GPIO_1[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[12]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[12]~output .bus_hold = "false";
defparam \GPIO_1[12]~output .open_drain_output = "true";
defparam \GPIO_1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \GPIO_1[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[13]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[13]~output .bus_hold = "false";
defparam \GPIO_1[13]~output .open_drain_output = "true";
defparam \GPIO_1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \GPIO_1[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[14]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[14]~output .bus_hold = "false";
defparam \GPIO_1[14]~output .open_drain_output = "true";
defparam \GPIO_1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cyclonev_io_obuf \GPIO_1[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[15]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[15]~output .bus_hold = "false";
defparam \GPIO_1[15]~output .open_drain_output = "true";
defparam \GPIO_1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N36
cyclonev_io_obuf \GPIO_1[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[16]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[16]~output .bus_hold = "false";
defparam \GPIO_1[16]~output .open_drain_output = "true";
defparam \GPIO_1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cyclonev_io_obuf \GPIO_1[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[17]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[17]~output .bus_hold = "false";
defparam \GPIO_1[17]~output .open_drain_output = "true";
defparam \GPIO_1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N36
cyclonev_io_obuf \GPIO_1[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[18]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[18]~output .bus_hold = "false";
defparam \GPIO_1[18]~output .open_drain_output = "true";
defparam \GPIO_1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N2
cyclonev_io_obuf \GPIO_1[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[19]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[19]~output .bus_hold = "false";
defparam \GPIO_1[19]~output .open_drain_output = "true";
defparam \GPIO_1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \GPIO_1[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[20]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[20]~output .bus_hold = "false";
defparam \GPIO_1[20]~output .open_drain_output = "true";
defparam \GPIO_1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \GPIO_1[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[21]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[21]~output .bus_hold = "false";
defparam \GPIO_1[21]~output .open_drain_output = "true";
defparam \GPIO_1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \GPIO_1[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[22]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[22]~output .bus_hold = "false";
defparam \GPIO_1[22]~output .open_drain_output = "true";
defparam \GPIO_1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \GPIO_1[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[23]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[23]~output .bus_hold = "false";
defparam \GPIO_1[23]~output .open_drain_output = "true";
defparam \GPIO_1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N42
cyclonev_io_obuf \GPIO_1[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[24]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[24]~output .bus_hold = "false";
defparam \GPIO_1[24]~output .open_drain_output = "true";
defparam \GPIO_1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \GPIO_1[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[25]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[25]~output .bus_hold = "false";
defparam \GPIO_1[25]~output .open_drain_output = "true";
defparam \GPIO_1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y0_N42
cyclonev_io_obuf \GPIO_1[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[26]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[26]~output .bus_hold = "false";
defparam \GPIO_1[26]~output .open_drain_output = "true";
defparam \GPIO_1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N53
cyclonev_io_obuf \GPIO_1[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[27]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[27]~output .bus_hold = "false";
defparam \GPIO_1[27]~output .open_drain_output = "true";
defparam \GPIO_1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \GPIO_1[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[28]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[28]~output .bus_hold = "false";
defparam \GPIO_1[28]~output .open_drain_output = "true";
defparam \GPIO_1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y0_N53
cyclonev_io_obuf \GPIO_1[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[29]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[29]~output .bus_hold = "false";
defparam \GPIO_1[29]~output .open_drain_output = "true";
defparam \GPIO_1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y0_N76
cyclonev_io_obuf \GPIO_1[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[30]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[30]~output .bus_hold = "false";
defparam \GPIO_1[30]~output .open_drain_output = "true";
defparam \GPIO_1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \GPIO_1[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[31]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[31]~output .bus_hold = "false";
defparam \GPIO_1[31]~output .open_drain_output = "true";
defparam \GPIO_1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y0_N2
cyclonev_io_obuf \GPIO_1[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[32]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[32]~output .bus_hold = "false";
defparam \GPIO_1[32]~output .open_drain_output = "true";
defparam \GPIO_1[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N59
cyclonev_io_obuf \GPIO_1[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[33]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[33]~output .bus_hold = "false";
defparam \GPIO_1[33]~output .open_drain_output = "true";
defparam \GPIO_1[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \GPIO_1[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[34]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[34]~output .bus_hold = "false";
defparam \GPIO_1[34]~output .open_drain_output = "true";
defparam \GPIO_1[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \GPIO_1[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO_1[35]),
	.obar());
// synopsys translate_off
defparam \GPIO_1[35]~output .bus_hold = "false";
defparam \GPIO_1[35]~output .open_drain_output = "true";
defparam \GPIO_1[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N1
cyclonev_io_ibuf \FPGA_CLK_50~input (
	.i(FPGA_CLK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_CLK_50~input_o ));
// synopsys translate_off
defparam \FPGA_CLK_50~input .bus_hold = "false";
defparam \FPGA_CLK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \FPGA_CLK_50~inputCLKENA0 (
	.inclk(\FPGA_CLK_50~input_o ),
	.ena(vcc),
	.outclk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \FPGA_CLK_50~inputCLKENA0 .clock_type = "global clock";
defparam \FPGA_CLK_50~inputCLKENA0 .disable_mode = "low";
defparam \FPGA_CLK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \FPGA_CLK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \FPGA_CLK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X65_Y11_N3
cyclonev_lcell_comb \aluin1[16]~feeder (
// Equation(s):
// \aluin1[16]~feeder_combout  = ( \b32|rout [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b32|rout [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin1[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin1[16]~feeder .extended_lut = "off";
defparam \aluin1[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluin1[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y11_N4
dffeas \aluin1[16] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\aluin1[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1[16]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1[16] .is_wysiwyg = "true";
defparam \aluin1[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y12_N48
cyclonev_lcell_comb \enable~feeder (
// Equation(s):
// \enable~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable~feeder .extended_lut = "off";
defparam \enable~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \enable~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N50
dffeas enable(
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\enable~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam enable.is_wysiwyg = "true";
defparam enable.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y12_N0
cyclonev_lcell_comb \a32|Add0~93 (
// Equation(s):
// \a32|Add0~93_sumout  = SUM(( aluin1[0] ) + ( \enable~q  ) + ( !VCC ))
// \a32|Add0~94  = CARRY(( aluin1[0] ) + ( \enable~q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\enable~q ),
	.datad(!aluin1[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\a32|Add0~93_sumout ),
	.cout(\a32|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \a32|Add0~93 .extended_lut = "off";
defparam \a32|Add0~93 .lut_mask = 64'h0000F0F0000000FF;
defparam \a32|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N2
dffeas \a32|out1[0] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\a32|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a32|out1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \a32|out1[0] .is_wysiwyg = "true";
defparam \a32|out1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y12_N17
dffeas \reginput[0] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a32|out1 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reginput[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reginput[0] .is_wysiwyg = "true";
defparam \reginput[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X59_Y12_N27
cyclonev_lcell_comb \b32|regin[0][0]~feeder (
// Equation(s):
// \b32|regin[0][0]~feeder_combout  = ( reginput[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reginput[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|regin[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|regin[0][0]~feeder .extended_lut = "off";
defparam \b32|regin[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b32|regin[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y12_N29
dffeas \b32|regin[0][0] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|regin[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|regin[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b32|regin[0][0] .is_wysiwyg = "true";
defparam \b32|regin[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X59_Y12_N57
cyclonev_lcell_comb \b32|r32_gen:0:registers|rout[0]~feeder (
// Equation(s):
// \b32|r32_gen:0:registers|rout[0]~feeder_combout  = \b32|regin[0][0]~q 

	.dataa(!\b32|regin[0][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|r32_gen:0:registers|rout[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[0]~feeder .extended_lut = "off";
defparam \b32|r32_gen:0:registers|rout[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \b32|r32_gen:0:registers|rout[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N29
dffeas \b32|regclr[0] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\enable~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|regclr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|regclr[0] .is_wysiwyg = "true";
defparam \b32|regclr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y12_N59
dffeas \b32|r32_gen:0:registers|rout[0] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|r32_gen:0:registers|rout[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b32|regclr [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|r32_gen:0:registers|rout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[0] .is_wysiwyg = "true";
defparam \b32|r32_gen:0:registers|rout[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y12_N58
dffeas \b32|rout[0] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b32|r32_gen:0:registers|rout [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|rout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|rout[0] .is_wysiwyg = "true";
defparam \b32|rout[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y12_N57
cyclonev_lcell_comb \aluin1[0]~feeder (
// Equation(s):
// \aluin1[0]~feeder_combout  = ( \b32|rout [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b32|rout [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin1[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin1[0]~feeder .extended_lut = "off";
defparam \aluin1[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluin1[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N59
dffeas \aluin1[0] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\aluin1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1[0]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1[0] .is_wysiwyg = "true";
defparam \aluin1[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y12_N3
cyclonev_lcell_comb \a32|Add0~89 (
// Equation(s):
// \a32|Add0~89_sumout  = SUM(( aluin1[1] ) + ( GND ) + ( \a32|Add0~94  ))
// \a32|Add0~90  = CARRY(( aluin1[1] ) + ( GND ) + ( \a32|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin1[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a32|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a32|Add0~89_sumout ),
	.cout(\a32|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \a32|Add0~89 .extended_lut = "off";
defparam \a32|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \a32|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N4
dffeas \a32|out1[1] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\a32|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a32|out1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \a32|out1[1] .is_wysiwyg = "true";
defparam \a32|out1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X59_Y12_N0
cyclonev_lcell_comb \reginput[1]~feeder (
// Equation(s):
// \reginput[1]~feeder_combout  = ( \a32|out1 [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a32|out1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reginput[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reginput[1]~feeder .extended_lut = "off";
defparam \reginput[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reginput[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y12_N2
dffeas \reginput[1] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\reginput[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reginput[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reginput[1] .is_wysiwyg = "true";
defparam \reginput[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y12_N8
dffeas \b32|regin[0][1] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(reginput[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|regin[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b32|regin[0][1] .is_wysiwyg = "true";
defparam \b32|regin[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X59_Y12_N42
cyclonev_lcell_comb \b32|r32_gen:0:registers|rout[1]~feeder (
// Equation(s):
// \b32|r32_gen:0:registers|rout[1]~feeder_combout  = \b32|regin[0][1]~q 

	.dataa(gnd),
	.datab(!\b32|regin[0][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|r32_gen:0:registers|rout[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[1]~feeder .extended_lut = "off";
defparam \b32|r32_gen:0:registers|rout[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \b32|r32_gen:0:registers|rout[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y12_N44
dffeas \b32|r32_gen:0:registers|rout[1] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|r32_gen:0:registers|rout[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b32|regclr [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|r32_gen:0:registers|rout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[1] .is_wysiwyg = "true";
defparam \b32|r32_gen:0:registers|rout[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y12_N37
dffeas \b32|rout[1] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b32|r32_gen:0:registers|rout [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|rout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|rout[1] .is_wysiwyg = "true";
defparam \b32|rout[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y12_N36
cyclonev_lcell_comb \aluin1[1]~feeder (
// Equation(s):
// \aluin1[1]~feeder_combout  = ( \b32|rout [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b32|rout [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin1[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin1[1]~feeder .extended_lut = "off";
defparam \aluin1[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluin1[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N38
dffeas \aluin1[1] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\aluin1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1[1] .is_wysiwyg = "true";
defparam \aluin1[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y12_N6
cyclonev_lcell_comb \a32|Add0~85 (
// Equation(s):
// \a32|Add0~85_sumout  = SUM(( aluin1[2] ) + ( GND ) + ( \a32|Add0~90  ))
// \a32|Add0~86  = CARRY(( aluin1[2] ) + ( GND ) + ( \a32|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin1[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a32|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a32|Add0~85_sumout ),
	.cout(\a32|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \a32|Add0~85 .extended_lut = "off";
defparam \a32|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \a32|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N7
dffeas \a32|out1[2] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\a32|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a32|out1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \a32|out1[2] .is_wysiwyg = "true";
defparam \a32|out1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X59_Y12_N12
cyclonev_lcell_comb \reginput[2]~feeder (
// Equation(s):
// \reginput[2]~feeder_combout  = ( \a32|out1 [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a32|out1 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reginput[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reginput[2]~feeder .extended_lut = "off";
defparam \reginput[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reginput[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y12_N14
dffeas \reginput[2] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\reginput[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reginput[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reginput[2] .is_wysiwyg = "true";
defparam \reginput[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X59_Y12_N24
cyclonev_lcell_comb \b32|regin[0][2]~feeder (
// Equation(s):
// \b32|regin[0][2]~feeder_combout  = ( reginput[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reginput[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|regin[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|regin[0][2]~feeder .extended_lut = "off";
defparam \b32|regin[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b32|regin[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y12_N26
dffeas \b32|regin[0][2] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|regin[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|regin[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b32|regin[0][2] .is_wysiwyg = "true";
defparam \b32|regin[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X59_Y12_N54
cyclonev_lcell_comb \b32|r32_gen:0:registers|rout[2]~feeder (
// Equation(s):
// \b32|r32_gen:0:registers|rout[2]~feeder_combout  = \b32|regin[0][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b32|regin[0][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|r32_gen:0:registers|rout[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[2]~feeder .extended_lut = "off";
defparam \b32|r32_gen:0:registers|rout[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \b32|r32_gen:0:registers|rout[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y12_N55
dffeas \b32|r32_gen:0:registers|rout[2] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|r32_gen:0:registers|rout[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b32|regclr [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|r32_gen:0:registers|rout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[2] .is_wysiwyg = "true";
defparam \b32|r32_gen:0:registers|rout[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y12_N33
cyclonev_lcell_comb \b32|rout[2]~feeder (
// Equation(s):
// \b32|rout[2]~feeder_combout  = ( \b32|r32_gen:0:registers|rout [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b32|r32_gen:0:registers|rout [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|rout[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|rout[2]~feeder .extended_lut = "off";
defparam \b32|rout[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b32|rout[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y12_N34
dffeas \b32|rout[2] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|rout[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|rout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|rout[2] .is_wysiwyg = "true";
defparam \b32|rout[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y12_N45
cyclonev_lcell_comb \aluin1[2]~feeder (
// Equation(s):
// \aluin1[2]~feeder_combout  = ( \b32|rout [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b32|rout [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin1[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin1[2]~feeder .extended_lut = "off";
defparam \aluin1[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluin1[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N47
dffeas \aluin1[2] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\aluin1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1[2]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1[2] .is_wysiwyg = "true";
defparam \aluin1[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y12_N9
cyclonev_lcell_comb \a32|Add0~81 (
// Equation(s):
// \a32|Add0~81_sumout  = SUM(( aluin1[3] ) + ( GND ) + ( \a32|Add0~86  ))
// \a32|Add0~82  = CARRY(( aluin1[3] ) + ( GND ) + ( \a32|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a32|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a32|Add0~81_sumout ),
	.cout(\a32|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \a32|Add0~81 .extended_lut = "off";
defparam \a32|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \a32|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N11
dffeas \a32|out1[3] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\a32|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a32|out1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \a32|out1[3] .is_wysiwyg = "true";
defparam \a32|out1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y12_N53
dffeas \reginput[3] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a32|out1 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reginput[3]),
	.prn(vcc));
// synopsys translate_off
defparam \reginput[3] .is_wysiwyg = "true";
defparam \reginput[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X59_Y12_N33
cyclonev_lcell_comb \b32|regin[0][3]~feeder (
// Equation(s):
// \b32|regin[0][3]~feeder_combout  = ( reginput[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reginput[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|regin[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|regin[0][3]~feeder .extended_lut = "off";
defparam \b32|regin[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b32|regin[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y12_N35
dffeas \b32|regin[0][3] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|regin[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|regin[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b32|regin[0][3] .is_wysiwyg = "true";
defparam \b32|regin[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X59_Y12_N21
cyclonev_lcell_comb \b32|r32_gen:0:registers|rout[3]~feeder (
// Equation(s):
// \b32|r32_gen:0:registers|rout[3]~feeder_combout  = \b32|regin[0][3]~q 

	.dataa(!\b32|regin[0][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|r32_gen:0:registers|rout[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[3]~feeder .extended_lut = "off";
defparam \b32|r32_gen:0:registers|rout[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \b32|r32_gen:0:registers|rout[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y12_N22
dffeas \b32|r32_gen:0:registers|rout[3] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|r32_gen:0:registers|rout[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b32|regclr [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|r32_gen:0:registers|rout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[3] .is_wysiwyg = "true";
defparam \b32|r32_gen:0:registers|rout[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y12_N26
dffeas \b32|rout[3] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b32|r32_gen:0:registers|rout [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|rout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|rout[3] .is_wysiwyg = "true";
defparam \b32|rout[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y12_N30
cyclonev_lcell_comb \aluin1[3]~feeder (
// Equation(s):
// \aluin1[3]~feeder_combout  = ( \b32|rout [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b32|rout [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin1[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin1[3]~feeder .extended_lut = "off";
defparam \aluin1[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluin1[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N32
dffeas \aluin1[3] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\aluin1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1[3]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1[3] .is_wysiwyg = "true";
defparam \aluin1[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y12_N12
cyclonev_lcell_comb \a32|Add0~77 (
// Equation(s):
// \a32|Add0~77_sumout  = SUM(( aluin1[4] ) + ( GND ) + ( \a32|Add0~82  ))
// \a32|Add0~78  = CARRY(( aluin1[4] ) + ( GND ) + ( \a32|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a32|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a32|Add0~77_sumout ),
	.cout(\a32|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \a32|Add0~77 .extended_lut = "off";
defparam \a32|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \a32|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N13
dffeas \a32|out1[4] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\a32|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a32|out1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \a32|out1[4] .is_wysiwyg = "true";
defparam \a32|out1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X59_Y12_N48
cyclonev_lcell_comb \reginput[4]~feeder (
// Equation(s):
// \reginput[4]~feeder_combout  = ( \a32|out1 [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a32|out1 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reginput[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reginput[4]~feeder .extended_lut = "off";
defparam \reginput[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reginput[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y12_N50
dffeas \reginput[4] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\reginput[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reginput[4]),
	.prn(vcc));
// synopsys translate_off
defparam \reginput[4] .is_wysiwyg = "true";
defparam \reginput[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X59_Y12_N30
cyclonev_lcell_comb \b32|regin[0][4]~feeder (
// Equation(s):
// \b32|regin[0][4]~feeder_combout  = ( reginput[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reginput[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|regin[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|regin[0][4]~feeder .extended_lut = "off";
defparam \b32|regin[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b32|regin[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y12_N32
dffeas \b32|regin[0][4] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|regin[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|regin[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b32|regin[0][4] .is_wysiwyg = "true";
defparam \b32|regin[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X59_Y12_N18
cyclonev_lcell_comb \b32|r32_gen:0:registers|rout[4]~feeder (
// Equation(s):
// \b32|r32_gen:0:registers|rout[4]~feeder_combout  = \b32|regin[0][4]~q 

	.dataa(gnd),
	.datab(!\b32|regin[0][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|r32_gen:0:registers|rout[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[4]~feeder .extended_lut = "off";
defparam \b32|r32_gen:0:registers|rout[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \b32|r32_gen:0:registers|rout[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y12_N19
dffeas \b32|r32_gen:0:registers|rout[4] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|r32_gen:0:registers|rout[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b32|regclr [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|r32_gen:0:registers|rout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[4] .is_wysiwyg = "true";
defparam \b32|r32_gen:0:registers|rout[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y12_N13
dffeas \b32|rout[4] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b32|r32_gen:0:registers|rout [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|rout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|rout[4] .is_wysiwyg = "true";
defparam \b32|rout[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y12_N33
cyclonev_lcell_comb \aluin1[4]~feeder (
// Equation(s):
// \aluin1[4]~feeder_combout  = ( \b32|rout [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b32|rout [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin1[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin1[4]~feeder .extended_lut = "off";
defparam \aluin1[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluin1[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N35
dffeas \aluin1[4] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\aluin1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1[4]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1[4] .is_wysiwyg = "true";
defparam \aluin1[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y12_N15
cyclonev_lcell_comb \a32|Add0~73 (
// Equation(s):
// \a32|Add0~73_sumout  = SUM(( aluin1[5] ) + ( GND ) + ( \a32|Add0~78  ))
// \a32|Add0~74  = CARRY(( aluin1[5] ) + ( GND ) + ( \a32|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a32|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a32|Add0~73_sumout ),
	.cout(\a32|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \a32|Add0~73 .extended_lut = "off";
defparam \a32|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \a32|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N17
dffeas \a32|out1[5] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\a32|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a32|out1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \a32|out1[5] .is_wysiwyg = "true";
defparam \a32|out1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y12_N5
dffeas \reginput[5] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a32|out1 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reginput[5]),
	.prn(vcc));
// synopsys translate_off
defparam \reginput[5] .is_wysiwyg = "true";
defparam \reginput[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y12_N41
dffeas \b32|regin[0][5] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(reginput[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|regin[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b32|regin[0][5] .is_wysiwyg = "true";
defparam \b32|regin[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y12_N14
dffeas \b32|r32_gen:0:registers|rout[5] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b32|regin[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b32|regclr [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|r32_gen:0:registers|rout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[5] .is_wysiwyg = "true";
defparam \b32|r32_gen:0:registers|rout[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y12_N9
cyclonev_lcell_comb \b32|rout[5]~feeder (
// Equation(s):
// \b32|rout[5]~feeder_combout  = \b32|r32_gen:0:registers|rout [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b32|r32_gen:0:registers|rout [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|rout[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|rout[5]~feeder .extended_lut = "off";
defparam \b32|rout[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \b32|rout[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y12_N10
dffeas \b32|rout[5] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|rout[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|rout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|rout[5] .is_wysiwyg = "true";
defparam \b32|rout[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y12_N42
cyclonev_lcell_comb \aluin1[5]~feeder (
// Equation(s):
// \aluin1[5]~feeder_combout  = ( \b32|rout [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b32|rout [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin1[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin1[5]~feeder .extended_lut = "off";
defparam \aluin1[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluin1[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N44
dffeas \aluin1[5] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\aluin1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1[5]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1[5] .is_wysiwyg = "true";
defparam \aluin1[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y12_N18
cyclonev_lcell_comb \a32|Add0~69 (
// Equation(s):
// \a32|Add0~69_sumout  = SUM(( aluin1[6] ) + ( GND ) + ( \a32|Add0~74  ))
// \a32|Add0~70  = CARRY(( aluin1[6] ) + ( GND ) + ( \a32|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin1[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a32|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a32|Add0~69_sumout ),
	.cout(\a32|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \a32|Add0~69 .extended_lut = "off";
defparam \a32|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \a32|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N19
dffeas \a32|out1[6] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\a32|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a32|out1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \a32|out1[6] .is_wysiwyg = "true";
defparam \a32|out1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N30
cyclonev_lcell_comb \reginput[6]~feeder (
// Equation(s):
// \reginput[6]~feeder_combout  = ( \a32|out1 [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a32|out1 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reginput[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reginput[6]~feeder .extended_lut = "off";
defparam \reginput[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reginput[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y12_N31
dffeas \reginput[6] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\reginput[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reginput[6]),
	.prn(vcc));
// synopsys translate_off
defparam \reginput[6] .is_wysiwyg = "true";
defparam \reginput[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y11_N57
cyclonev_lcell_comb \b32|regin[0][6]~feeder (
// Equation(s):
// \b32|regin[0][6]~feeder_combout  = ( reginput[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reginput[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|regin[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|regin[0][6]~feeder .extended_lut = "off";
defparam \b32|regin[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b32|regin[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y11_N58
dffeas \b32|regin[0][6] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|regin[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|regin[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b32|regin[0][6] .is_wysiwyg = "true";
defparam \b32|regin[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N6
cyclonev_lcell_comb \b32|r32_gen:0:registers|rout[6]~feeder (
// Equation(s):
// \b32|r32_gen:0:registers|rout[6]~feeder_combout  = ( \b32|regin[0][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b32|regin[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|r32_gen:0:registers|rout[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[6]~feeder .extended_lut = "off";
defparam \b32|r32_gen:0:registers|rout[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b32|r32_gen:0:registers|rout[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y11_N8
dffeas \b32|r32_gen:0:registers|rout[6] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|r32_gen:0:registers|rout[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b32|regclr [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|r32_gen:0:registers|rout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[6] .is_wysiwyg = "true";
defparam \b32|r32_gen:0:registers|rout[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N27
cyclonev_lcell_comb \b32|rout[6]~feeder (
// Equation(s):
// \b32|rout[6]~feeder_combout  = \b32|r32_gen:0:registers|rout [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b32|r32_gen:0:registers|rout [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|rout[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|rout[6]~feeder .extended_lut = "off";
defparam \b32|rout[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \b32|rout[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y11_N28
dffeas \b32|rout[6] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|rout[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|rout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|rout[6] .is_wysiwyg = "true";
defparam \b32|rout[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y12_N39
cyclonev_lcell_comb \aluin1[6]~feeder (
// Equation(s):
// \aluin1[6]~feeder_combout  = ( \b32|rout [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b32|rout [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin1[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin1[6]~feeder .extended_lut = "off";
defparam \aluin1[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluin1[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N40
dffeas \aluin1[6] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\aluin1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1[6]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1[6] .is_wysiwyg = "true";
defparam \aluin1[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y12_N21
cyclonev_lcell_comb \a32|Add0~65 (
// Equation(s):
// \a32|Add0~65_sumout  = SUM(( aluin1[7] ) + ( GND ) + ( \a32|Add0~70  ))
// \a32|Add0~66  = CARRY(( aluin1[7] ) + ( GND ) + ( \a32|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin1[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a32|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a32|Add0~65_sumout ),
	.cout(\a32|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \a32|Add0~65 .extended_lut = "off";
defparam \a32|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \a32|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N22
dffeas \a32|out1[7] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\a32|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a32|out1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \a32|out1[7] .is_wysiwyg = "true";
defparam \a32|out1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N51
cyclonev_lcell_comb \reginput[7]~feeder (
// Equation(s):
// \reginput[7]~feeder_combout  = ( \a32|out1 [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a32|out1 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reginput[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reginput[7]~feeder .extended_lut = "off";
defparam \reginput[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reginput[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y12_N52
dffeas \reginput[7] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\reginput[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reginput[7]),
	.prn(vcc));
// synopsys translate_off
defparam \reginput[7] .is_wysiwyg = "true";
defparam \reginput[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y11_N54
cyclonev_lcell_comb \b32|regin[0][7]~feeder (
// Equation(s):
// \b32|regin[0][7]~feeder_combout  = ( reginput[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reginput[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|regin[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|regin[0][7]~feeder .extended_lut = "off";
defparam \b32|regin[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b32|regin[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y11_N56
dffeas \b32|regin[0][7] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|regin[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|regin[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b32|regin[0][7] .is_wysiwyg = "true";
defparam \b32|regin[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y11_N42
cyclonev_lcell_comb \b32|r32_gen:0:registers|rout[7]~feeder (
// Equation(s):
// \b32|r32_gen:0:registers|rout[7]~feeder_combout  = \b32|regin[0][7]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b32|regin[0][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|r32_gen:0:registers|rout[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[7]~feeder .extended_lut = "off";
defparam \b32|r32_gen:0:registers|rout[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \b32|r32_gen:0:registers|rout[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y11_N43
dffeas \b32|r32_gen:0:registers|rout[7] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|r32_gen:0:registers|rout[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b32|regclr [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|r32_gen:0:registers|rout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[7] .is_wysiwyg = "true";
defparam \b32|r32_gen:0:registers|rout[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y11_N50
dffeas \b32|rout[7] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b32|r32_gen:0:registers|rout [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|rout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|rout[7] .is_wysiwyg = "true";
defparam \b32|rout[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y12_N54
cyclonev_lcell_comb \aluin1[7]~feeder (
// Equation(s):
// \aluin1[7]~feeder_combout  = ( \b32|rout [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b32|rout [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin1[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin1[7]~feeder .extended_lut = "off";
defparam \aluin1[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluin1[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N56
dffeas \aluin1[7] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\aluin1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1[7]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1[7] .is_wysiwyg = "true";
defparam \aluin1[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y12_N24
cyclonev_lcell_comb \a32|Add0~61 (
// Equation(s):
// \a32|Add0~61_sumout  = SUM(( aluin1[8] ) + ( GND ) + ( \a32|Add0~66  ))
// \a32|Add0~62  = CARRY(( aluin1[8] ) + ( GND ) + ( \a32|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a32|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a32|Add0~61_sumout ),
	.cout(\a32|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \a32|Add0~61 .extended_lut = "off";
defparam \a32|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \a32|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N25
dffeas \a32|out1[8] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\a32|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a32|out1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \a32|out1[8] .is_wysiwyg = "true";
defparam \a32|out1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N42
cyclonev_lcell_comb \reginput[8]~feeder (
// Equation(s):
// \reginput[8]~feeder_combout  = ( \a32|out1 [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a32|out1 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reginput[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reginput[8]~feeder .extended_lut = "off";
defparam \reginput[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reginput[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y12_N43
dffeas \reginput[8] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\reginput[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reginput[8]),
	.prn(vcc));
// synopsys translate_off
defparam \reginput[8] .is_wysiwyg = "true";
defparam \reginput[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y11_N5
dffeas \b32|regin[0][8] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(reginput[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|regin[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b32|regin[0][8] .is_wysiwyg = "true";
defparam \b32|regin[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y11_N21
cyclonev_lcell_comb \b32|r32_gen:0:registers|rout[8]~feeder (
// Equation(s):
// \b32|r32_gen:0:registers|rout[8]~feeder_combout  = \b32|regin[0][8]~q 

	.dataa(!\b32|regin[0][8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|r32_gen:0:registers|rout[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[8]~feeder .extended_lut = "off";
defparam \b32|r32_gen:0:registers|rout[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \b32|r32_gen:0:registers|rout[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y11_N23
dffeas \b32|r32_gen:0:registers|rout[8] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|r32_gen:0:registers|rout[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b32|regclr [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|r32_gen:0:registers|rout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[8] .is_wysiwyg = "true";
defparam \b32|r32_gen:0:registers|rout[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y11_N39
cyclonev_lcell_comb \b32|rout[8]~feeder (
// Equation(s):
// \b32|rout[8]~feeder_combout  = \b32|r32_gen:0:registers|rout [8]

	.dataa(!\b32|r32_gen:0:registers|rout [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|rout[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|rout[8]~feeder .extended_lut = "off";
defparam \b32|rout[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \b32|rout[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y11_N40
dffeas \b32|rout[8] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|rout[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|rout [8]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|rout[8] .is_wysiwyg = "true";
defparam \b32|rout[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y12_N51
cyclonev_lcell_comb \aluin1[8]~feeder (
// Equation(s):
// \aluin1[8]~feeder_combout  = ( \b32|rout [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b32|rout [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin1[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin1[8]~feeder .extended_lut = "off";
defparam \aluin1[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluin1[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N53
dffeas \aluin1[8] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\aluin1[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1[8]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1[8] .is_wysiwyg = "true";
defparam \aluin1[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y12_N27
cyclonev_lcell_comb \a32|Add0~57 (
// Equation(s):
// \a32|Add0~57_sumout  = SUM(( aluin1[9] ) + ( GND ) + ( \a32|Add0~62  ))
// \a32|Add0~58  = CARRY(( aluin1[9] ) + ( GND ) + ( \a32|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin1[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a32|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a32|Add0~57_sumout ),
	.cout(\a32|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \a32|Add0~57 .extended_lut = "off";
defparam \a32|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \a32|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N28
dffeas \a32|out1[9] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\a32|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a32|out1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \a32|out1[9] .is_wysiwyg = "true";
defparam \a32|out1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y12_N3
cyclonev_lcell_comb \reginput[9]~feeder (
// Equation(s):
// \reginput[9]~feeder_combout  = ( \a32|out1 [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a32|out1 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reginput[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reginput[9]~feeder .extended_lut = "off";
defparam \reginput[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reginput[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y12_N5
dffeas \reginput[9] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\reginput[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reginput[9]),
	.prn(vcc));
// synopsys translate_off
defparam \reginput[9] .is_wysiwyg = "true";
defparam \reginput[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y11_N0
cyclonev_lcell_comb \b32|regin[0][9]~feeder (
// Equation(s):
// \b32|regin[0][9]~feeder_combout  = ( reginput[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reginput[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|regin[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|regin[0][9]~feeder .extended_lut = "off";
defparam \b32|regin[0][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b32|regin[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y11_N2
dffeas \b32|regin[0][9] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|regin[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|regin[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b32|regin[0][9] .is_wysiwyg = "true";
defparam \b32|regin[0][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y11_N18
cyclonev_lcell_comb \b32|r32_gen:0:registers|rout[9]~feeder (
// Equation(s):
// \b32|r32_gen:0:registers|rout[9]~feeder_combout  = \b32|regin[0][9]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b32|regin[0][9]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|r32_gen:0:registers|rout[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[9]~feeder .extended_lut = "off";
defparam \b32|r32_gen:0:registers|rout[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \b32|r32_gen:0:registers|rout[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y11_N20
dffeas \b32|r32_gen:0:registers|rout[9] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|r32_gen:0:registers|rout[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b32|regclr [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|r32_gen:0:registers|rout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[9] .is_wysiwyg = "true";
defparam \b32|r32_gen:0:registers|rout[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y11_N36
cyclonev_lcell_comb \b32|rout[9]~feeder (
// Equation(s):
// \b32|rout[9]~feeder_combout  = \b32|r32_gen:0:registers|rout [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b32|r32_gen:0:registers|rout [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|rout[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|rout[9]~feeder .extended_lut = "off";
defparam \b32|rout[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \b32|rout[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y11_N37
dffeas \b32|rout[9] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|rout[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|rout [9]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|rout[9] .is_wysiwyg = "true";
defparam \b32|rout[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N3
cyclonev_lcell_comb \aluin1[9]~feeder (
// Equation(s):
// \aluin1[9]~feeder_combout  = ( \b32|rout [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b32|rout [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin1[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin1[9]~feeder .extended_lut = "off";
defparam \aluin1[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluin1[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y12_N5
dffeas \aluin1[9] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\aluin1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1[9]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1[9] .is_wysiwyg = "true";
defparam \aluin1[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y11_N0
cyclonev_lcell_comb \a32|Add0~53 (
// Equation(s):
// \a32|Add0~53_sumout  = SUM(( aluin1[10] ) + ( GND ) + ( \a32|Add0~58  ))
// \a32|Add0~54  = CARRY(( aluin1[10] ) + ( GND ) + ( \a32|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin1[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a32|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a32|Add0~53_sumout ),
	.cout(\a32|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \a32|Add0~53 .extended_lut = "off";
defparam \a32|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \a32|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y11_N2
dffeas \a32|out1[10] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\a32|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a32|out1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \a32|out1[10] .is_wysiwyg = "true";
defparam \a32|out1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y11_N1
dffeas \reginput[10] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a32|out1 [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reginput[10]),
	.prn(vcc));
// synopsys translate_off
defparam \reginput[10] .is_wysiwyg = "true";
defparam \reginput[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y11_N11
dffeas \b32|regin[0][10] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(reginput[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|regin[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b32|regin[0][10] .is_wysiwyg = "true";
defparam \b32|regin[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y11_N27
cyclonev_lcell_comb \b32|r32_gen:0:registers|rout[10]~feeder (
// Equation(s):
// \b32|r32_gen:0:registers|rout[10]~feeder_combout  = \b32|regin[0][10]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b32|regin[0][10]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|r32_gen:0:registers|rout[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[10]~feeder .extended_lut = "off";
defparam \b32|r32_gen:0:registers|rout[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \b32|r32_gen:0:registers|rout[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y11_N29
dffeas \b32|r32_gen:0:registers|rout[10] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|r32_gen:0:registers|rout[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b32|regclr [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|r32_gen:0:registers|rout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[10] .is_wysiwyg = "true";
defparam \b32|r32_gen:0:registers|rout[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y11_N33
cyclonev_lcell_comb \b32|rout[10]~feeder (
// Equation(s):
// \b32|rout[10]~feeder_combout  = \b32|r32_gen:0:registers|rout [10]

	.dataa(!\b32|r32_gen:0:registers|rout [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|rout[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|rout[10]~feeder .extended_lut = "off";
defparam \b32|rout[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \b32|rout[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y11_N34
dffeas \b32|rout[10] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|rout[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|rout [10]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|rout[10] .is_wysiwyg = "true";
defparam \b32|rout[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y11_N28
dffeas \aluin1[10] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b32|rout [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1[10]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1[10] .is_wysiwyg = "true";
defparam \aluin1[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y11_N3
cyclonev_lcell_comb \a32|Add0~49 (
// Equation(s):
// \a32|Add0~49_sumout  = SUM(( aluin1[11] ) + ( GND ) + ( \a32|Add0~54  ))
// \a32|Add0~50  = CARRY(( aluin1[11] ) + ( GND ) + ( \a32|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin1[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a32|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a32|Add0~49_sumout ),
	.cout(\a32|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \a32|Add0~49 .extended_lut = "off";
defparam \a32|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \a32|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y11_N5
dffeas \a32|out1[11] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\a32|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a32|out1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \a32|out1[11] .is_wysiwyg = "true";
defparam \a32|out1[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y11_N32
dffeas \reginput[11] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a32|out1 [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reginput[11]),
	.prn(vcc));
// synopsys translate_off
defparam \reginput[11] .is_wysiwyg = "true";
defparam \reginput[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y11_N6
cyclonev_lcell_comb \b32|regin[0][11]~feeder (
// Equation(s):
// \b32|regin[0][11]~feeder_combout  = ( reginput[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reginput[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|regin[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|regin[0][11]~feeder .extended_lut = "off";
defparam \b32|regin[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b32|regin[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y11_N8
dffeas \b32|regin[0][11] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|regin[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|regin[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b32|regin[0][11] .is_wysiwyg = "true";
defparam \b32|regin[0][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y11_N24
cyclonev_lcell_comb \b32|r32_gen:0:registers|rout[11]~feeder (
// Equation(s):
// \b32|r32_gen:0:registers|rout[11]~feeder_combout  = \b32|regin[0][11]~q 

	.dataa(gnd),
	.datab(!\b32|regin[0][11]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|r32_gen:0:registers|rout[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[11]~feeder .extended_lut = "off";
defparam \b32|r32_gen:0:registers|rout[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \b32|r32_gen:0:registers|rout[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y11_N26
dffeas \b32|r32_gen:0:registers|rout[11] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|r32_gen:0:registers|rout[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b32|regclr [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|r32_gen:0:registers|rout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[11] .is_wysiwyg = "true";
defparam \b32|r32_gen:0:registers|rout[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y11_N30
cyclonev_lcell_comb \b32|rout[11]~feeder (
// Equation(s):
// \b32|rout[11]~feeder_combout  = \b32|r32_gen:0:registers|rout [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b32|r32_gen:0:registers|rout [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|rout[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|rout[11]~feeder .extended_lut = "off";
defparam \b32|rout[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \b32|rout[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y11_N31
dffeas \b32|rout[11] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|rout[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|rout [11]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|rout[11] .is_wysiwyg = "true";
defparam \b32|rout[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y11_N47
dffeas \aluin1[11] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b32|rout [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1[11]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1[11] .is_wysiwyg = "true";
defparam \aluin1[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y11_N6
cyclonev_lcell_comb \a32|Add0~45 (
// Equation(s):
// \a32|Add0~45_sumout  = SUM(( aluin1[12] ) + ( GND ) + ( \a32|Add0~50  ))
// \a32|Add0~46  = CARRY(( aluin1[12] ) + ( GND ) + ( \a32|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin1[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a32|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a32|Add0~45_sumout ),
	.cout(\a32|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \a32|Add0~45 .extended_lut = "off";
defparam \a32|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \a32|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y11_N8
dffeas \a32|out1[12] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\a32|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a32|out1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \a32|out1[12] .is_wysiwyg = "true";
defparam \a32|out1[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y11_N41
dffeas \reginput[12] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a32|out1 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reginput[12]),
	.prn(vcc));
// synopsys translate_off
defparam \reginput[12] .is_wysiwyg = "true";
defparam \reginput[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y11_N12
cyclonev_lcell_comb \b32|regin[0][12]~feeder (
// Equation(s):
// \b32|regin[0][12]~feeder_combout  = ( reginput[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reginput[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|regin[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|regin[0][12]~feeder .extended_lut = "off";
defparam \b32|regin[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b32|regin[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y11_N13
dffeas \b32|regin[0][12] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|regin[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|regin[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b32|regin[0][12] .is_wysiwyg = "true";
defparam \b32|regin[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y11_N44
dffeas \b32|r32_gen:0:registers|rout[12] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b32|regin[0][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b32|regclr [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|r32_gen:0:registers|rout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[12] .is_wysiwyg = "true";
defparam \b32|r32_gen:0:registers|rout[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y11_N48
cyclonev_lcell_comb \b32|rout[12]~feeder (
// Equation(s):
// \b32|rout[12]~feeder_combout  = \b32|r32_gen:0:registers|rout [12]

	.dataa(gnd),
	.datab(!\b32|r32_gen:0:registers|rout [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|rout[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|rout[12]~feeder .extended_lut = "off";
defparam \b32|rout[12]~feeder .lut_mask = 64'h3333333333333333;
defparam \b32|rout[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y11_N49
dffeas \b32|rout[12] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|rout[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|rout [12]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|rout[12] .is_wysiwyg = "true";
defparam \b32|rout[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y11_N13
dffeas \aluin1[12] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b32|rout [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1[12]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1[12] .is_wysiwyg = "true";
defparam \aluin1[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y11_N9
cyclonev_lcell_comb \a32|Add0~41 (
// Equation(s):
// \a32|Add0~41_sumout  = SUM(( aluin1[13] ) + ( GND ) + ( \a32|Add0~46  ))
// \a32|Add0~42  = CARRY(( aluin1[13] ) + ( GND ) + ( \a32|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a32|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a32|Add0~41_sumout ),
	.cout(\a32|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \a32|Add0~41 .extended_lut = "off";
defparam \a32|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \a32|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y11_N11
dffeas \a32|out1[13] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\a32|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a32|out1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \a32|out1[13] .is_wysiwyg = "true";
defparam \a32|out1[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y11_N20
dffeas \reginput[13] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a32|out1 [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reginput[13]),
	.prn(vcc));
// synopsys translate_off
defparam \reginput[13] .is_wysiwyg = "true";
defparam \reginput[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y11_N15
cyclonev_lcell_comb \b32|regin[0][13]~feeder (
// Equation(s):
// \b32|regin[0][13]~feeder_combout  = ( reginput[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reginput[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|regin[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|regin[0][13]~feeder .extended_lut = "off";
defparam \b32|regin[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b32|regin[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y11_N17
dffeas \b32|regin[0][13] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|regin[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|regin[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b32|regin[0][13] .is_wysiwyg = "true";
defparam \b32|regin[0][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y11_N45
cyclonev_lcell_comb \b32|r32_gen:0:registers|rout[13]~feeder (
// Equation(s):
// \b32|r32_gen:0:registers|rout[13]~feeder_combout  = \b32|regin[0][13]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b32|regin[0][13]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|r32_gen:0:registers|rout[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[13]~feeder .extended_lut = "off";
defparam \b32|r32_gen:0:registers|rout[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \b32|r32_gen:0:registers|rout[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y11_N47
dffeas \b32|r32_gen:0:registers|rout[13] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|r32_gen:0:registers|rout[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b32|regclr [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|r32_gen:0:registers|rout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[13] .is_wysiwyg = "true";
defparam \b32|r32_gen:0:registers|rout[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X58_Y11_N51
cyclonev_lcell_comb \b32|rout[13]~feeder (
// Equation(s):
// \b32|rout[13]~feeder_combout  = \b32|r32_gen:0:registers|rout [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b32|r32_gen:0:registers|rout [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|rout[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|rout[13]~feeder .extended_lut = "off";
defparam \b32|rout[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \b32|rout[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X58_Y11_N52
dffeas \b32|rout[13] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|rout[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|rout [13]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|rout[13] .is_wysiwyg = "true";
defparam \b32|rout[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N30
cyclonev_lcell_comb \aluin1[13]~feeder (
// Equation(s):
// \aluin1[13]~feeder_combout  = ( \b32|rout [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b32|rout [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin1[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin1[13]~feeder .extended_lut = "off";
defparam \aluin1[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluin1[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y11_N31
dffeas \aluin1[13] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\aluin1[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1[13]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1[13] .is_wysiwyg = "true";
defparam \aluin1[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y11_N12
cyclonev_lcell_comb \a32|Add0~37 (
// Equation(s):
// \a32|Add0~37_sumout  = SUM(( aluin1[14] ) + ( GND ) + ( \a32|Add0~42  ))
// \a32|Add0~38  = CARRY(( aluin1[14] ) + ( GND ) + ( \a32|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin1[14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a32|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a32|Add0~37_sumout ),
	.cout(\a32|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \a32|Add0~37 .extended_lut = "off";
defparam \a32|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \a32|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y11_N13
dffeas \a32|out1[14] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\a32|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a32|out1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \a32|out1[14] .is_wysiwyg = "true";
defparam \a32|out1[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N21
cyclonev_lcell_comb \reginput[14]~feeder (
// Equation(s):
// \reginput[14]~feeder_combout  = ( \a32|out1 [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a32|out1 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reginput[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reginput[14]~feeder .extended_lut = "off";
defparam \reginput[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reginput[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y11_N22
dffeas \reginput[14] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\reginput[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reginput[14]),
	.prn(vcc));
// synopsys translate_off
defparam \reginput[14] .is_wysiwyg = "true";
defparam \reginput[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y11_N58
dffeas \b32|regin[0][14] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(reginput[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|regin[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b32|regin[0][14] .is_wysiwyg = "true";
defparam \b32|regin[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y11_N11
dffeas \b32|r32_gen:0:registers|rout[14] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b32|regin[0][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b32|regclr [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|r32_gen:0:registers|rout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[14] .is_wysiwyg = "true";
defparam \b32|r32_gen:0:registers|rout[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N24
cyclonev_lcell_comb \b32|rout[14]~feeder (
// Equation(s):
// \b32|rout[14]~feeder_combout  = \b32|r32_gen:0:registers|rout [14]

	.dataa(gnd),
	.datab(!\b32|r32_gen:0:registers|rout [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|rout[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|rout[14]~feeder .extended_lut = "off";
defparam \b32|rout[14]~feeder .lut_mask = 64'h3333333333333333;
defparam \b32|rout[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y11_N25
dffeas \b32|rout[14] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|rout[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|rout [14]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|rout[14] .is_wysiwyg = "true";
defparam \b32|rout[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y11_N57
cyclonev_lcell_comb \aluin1[14]~feeder (
// Equation(s):
// \aluin1[14]~feeder_combout  = ( \b32|rout [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b32|rout [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin1[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin1[14]~feeder .extended_lut = "off";
defparam \aluin1[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluin1[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y11_N59
dffeas \aluin1[14] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\aluin1[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1[14]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1[14] .is_wysiwyg = "true";
defparam \aluin1[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y11_N15
cyclonev_lcell_comb \a32|Add0~33 (
// Equation(s):
// \a32|Add0~33_sumout  = SUM(( aluin1[15] ) + ( GND ) + ( \a32|Add0~38  ))
// \a32|Add0~34  = CARRY(( aluin1[15] ) + ( GND ) + ( \a32|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin1[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a32|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a32|Add0~33_sumout ),
	.cout(\a32|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \a32|Add0~33 .extended_lut = "off";
defparam \a32|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \a32|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y11_N17
dffeas \a32|out1[15] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\a32|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a32|out1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \a32|out1[15] .is_wysiwyg = "true";
defparam \a32|out1[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y11_N43
dffeas \reginput[15] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a32|out1 [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reginput[15]),
	.prn(vcc));
// synopsys translate_off
defparam \reginput[15] .is_wysiwyg = "true";
defparam \reginput[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N54
cyclonev_lcell_comb \b32|regin[0][15]~feeder (
// Equation(s):
// \b32|regin[0][15]~feeder_combout  = ( reginput[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reginput[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|regin[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|regin[0][15]~feeder .extended_lut = "off";
defparam \b32|regin[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b32|regin[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N56
dffeas \b32|regin[0][15] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|regin[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|regin[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b32|regin[0][15] .is_wysiwyg = "true";
defparam \b32|regin[0][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N18
cyclonev_lcell_comb \b32|r32_gen:0:registers|rout[15]~feeder (
// Equation(s):
// \b32|r32_gen:0:registers|rout[15]~feeder_combout  = \b32|regin[0][15]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b32|regin[0][15]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|r32_gen:0:registers|rout[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[15]~feeder .extended_lut = "off";
defparam \b32|r32_gen:0:registers|rout[15]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \b32|r32_gen:0:registers|rout[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N20
dffeas \b32|r32_gen:0:registers|rout[15] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|r32_gen:0:registers|rout[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b32|regclr [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|r32_gen:0:registers|rout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[15] .is_wysiwyg = "true";
defparam \b32|r32_gen:0:registers|rout[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N12
cyclonev_lcell_comb \b32|rout[15]~feeder (
// Equation(s):
// \b32|rout[15]~feeder_combout  = ( \b32|r32_gen:0:registers|rout [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b32|r32_gen:0:registers|rout [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|rout[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|rout[15]~feeder .extended_lut = "off";
defparam \b32|rout[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b32|rout[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y11_N13
dffeas \b32|rout[15] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|rout[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|rout [15]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|rout[15] .is_wysiwyg = "true";
defparam \b32|rout[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y11_N54
cyclonev_lcell_comb \aluin1[15]~feeder (
// Equation(s):
// \aluin1[15]~feeder_combout  = ( \b32|rout [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b32|rout [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin1[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin1[15]~feeder .extended_lut = "off";
defparam \aluin1[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluin1[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y11_N56
dffeas \aluin1[15] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\aluin1[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1[15]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1[15] .is_wysiwyg = "true";
defparam \aluin1[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y11_N18
cyclonev_lcell_comb \a32|Add0~1 (
// Equation(s):
// \a32|Add0~1_sumout  = SUM(( aluin1[16] ) + ( GND ) + ( \a32|Add0~34  ))
// \a32|Add0~2  = CARRY(( aluin1[16] ) + ( GND ) + ( \a32|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin1[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a32|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a32|Add0~1_sumout ),
	.cout(\a32|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \a32|Add0~1 .extended_lut = "off";
defparam \a32|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \a32|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y11_N19
dffeas \a32|out1[16] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\a32|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a32|out1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \a32|out1[16] .is_wysiwyg = "true";
defparam \a32|out1[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N57
cyclonev_lcell_comb \reginput[16]~feeder (
// Equation(s):
// \reginput[16]~feeder_combout  = ( \a32|out1 [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a32|out1 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reginput[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reginput[16]~feeder .extended_lut = "off";
defparam \reginput[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reginput[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y11_N58
dffeas \reginput[16] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\reginput[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reginput[16]),
	.prn(vcc));
// synopsys translate_off
defparam \reginput[16] .is_wysiwyg = "true";
defparam \reginput[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y11_N7
dffeas \b32|regin[0][16] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(reginput[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|regin[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b32|regin[0][16] .is_wysiwyg = "true";
defparam \b32|regin[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y11_N19
dffeas \b32|r32_gen:0:registers|rout[16] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b32|regin[0][16]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\b32|regclr [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|r32_gen:0:registers|rout [16]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[16] .is_wysiwyg = "true";
defparam \b32|r32_gen:0:registers|rout[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y11_N30
cyclonev_lcell_comb \b32|rout[16]~feeder (
// Equation(s):
// \b32|rout[16]~feeder_combout  = \b32|r32_gen:0:registers|rout [16]

	.dataa(gnd),
	.datab(!\b32|r32_gen:0:registers|rout [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|rout[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|rout[16]~feeder .extended_lut = "off";
defparam \b32|rout[16]~feeder .lut_mask = 64'h3333333333333333;
defparam \b32|rout[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y11_N32
dffeas \b32|rout[16] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|rout[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|rout [16]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|rout[16] .is_wysiwyg = "true";
defparam \b32|rout[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y11_N36
cyclonev_lcell_comb \LED[0]~reg0feeder (
// Equation(s):
// \LED[0]~reg0feeder_combout  = ( \b32|rout [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b32|rout [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LED[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LED[0]~reg0feeder .extended_lut = "off";
defparam \LED[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LED[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y11_N37
dffeas \LED[0]~reg0 (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\LED[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LED[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LED[0]~reg0 .is_wysiwyg = "true";
defparam \LED[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N3
cyclonev_lcell_comb \aluin1[17]~feeder (
// Equation(s):
// \aluin1[17]~feeder_combout  = ( \b32|rout [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b32|rout [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin1[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin1[17]~feeder .extended_lut = "off";
defparam \aluin1[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluin1[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y11_N5
dffeas \aluin1[17] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\aluin1[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1[17]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1[17] .is_wysiwyg = "true";
defparam \aluin1[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y11_N21
cyclonev_lcell_comb \a32|Add0~5 (
// Equation(s):
// \a32|Add0~5_sumout  = SUM(( aluin1[17] ) + ( GND ) + ( \a32|Add0~2  ))
// \a32|Add0~6  = CARRY(( aluin1[17] ) + ( GND ) + ( \a32|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin1[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a32|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a32|Add0~5_sumout ),
	.cout(\a32|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \a32|Add0~5 .extended_lut = "off";
defparam \a32|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \a32|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y11_N23
dffeas \a32|out1[17] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\a32|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a32|out1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \a32|out1[17] .is_wysiwyg = "true";
defparam \a32|out1[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y11_N43
dffeas \reginput[17] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a32|out1 [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reginput[17]),
	.prn(vcc));
// synopsys translate_off
defparam \reginput[17] .is_wysiwyg = "true";
defparam \reginput[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N9
cyclonev_lcell_comb \b32|regin[0][17]~feeder (
// Equation(s):
// \b32|regin[0][17]~feeder_combout  = ( reginput[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reginput[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|regin[0][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|regin[0][17]~feeder .extended_lut = "off";
defparam \b32|regin[0][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b32|regin[0][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N11
dffeas \b32|regin[0][17] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|regin[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|regin[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b32|regin[0][17] .is_wysiwyg = "true";
defparam \b32|regin[0][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N21
cyclonev_lcell_comb \b32|r32_gen:0:registers|rout[17]~feeder (
// Equation(s):
// \b32|r32_gen:0:registers|rout[17]~feeder_combout  = \b32|regin[0][17]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b32|regin[0][17]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|r32_gen:0:registers|rout[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[17]~feeder .extended_lut = "off";
defparam \b32|r32_gen:0:registers|rout[17]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \b32|r32_gen:0:registers|rout[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N22
dffeas \b32|r32_gen:0:registers|rout[17] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|r32_gen:0:registers|rout[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b32|regclr [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|r32_gen:0:registers|rout [17]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[17] .is_wysiwyg = "true";
defparam \b32|r32_gen:0:registers|rout[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y11_N50
dffeas \b32|rout[17] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b32|r32_gen:0:registers|rout [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|rout [17]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|rout[17] .is_wysiwyg = "true";
defparam \b32|rout[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y11_N1
dffeas \LED[1]~reg0 (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b32|rout [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LED[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LED[1]~reg0 .is_wysiwyg = "true";
defparam \LED[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y11_N35
dffeas \aluin1[18] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b32|rout [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1[18]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1[18] .is_wysiwyg = "true";
defparam \aluin1[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y11_N24
cyclonev_lcell_comb \a32|Add0~9 (
// Equation(s):
// \a32|Add0~9_sumout  = SUM(( aluin1[18] ) + ( GND ) + ( \a32|Add0~6  ))
// \a32|Add0~10  = CARRY(( aluin1[18] ) + ( GND ) + ( \a32|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a32|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a32|Add0~9_sumout ),
	.cout(\a32|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \a32|Add0~9 .extended_lut = "off";
defparam \a32|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \a32|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y11_N25
dffeas \a32|out1[18] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\a32|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a32|out1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \a32|out1[18] .is_wysiwyg = "true";
defparam \a32|out1[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N36
cyclonev_lcell_comb \reginput[18]~feeder (
// Equation(s):
// \reginput[18]~feeder_combout  = ( \a32|out1 [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a32|out1 [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reginput[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reginput[18]~feeder .extended_lut = "off";
defparam \reginput[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reginput[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y11_N37
dffeas \reginput[18] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\reginput[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reginput[18]),
	.prn(vcc));
// synopsys translate_off
defparam \reginput[18] .is_wysiwyg = "true";
defparam \reginput[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N36
cyclonev_lcell_comb \b32|regin[0][18]~feeder (
// Equation(s):
// \b32|regin[0][18]~feeder_combout  = ( reginput[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reginput[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|regin[0][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|regin[0][18]~feeder .extended_lut = "off";
defparam \b32|regin[0][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b32|regin[0][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N38
dffeas \b32|regin[0][18] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|regin[0][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|regin[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b32|regin[0][18] .is_wysiwyg = "true";
defparam \b32|regin[0][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N48
cyclonev_lcell_comb \b32|r32_gen:0:registers|rout[18]~feeder (
// Equation(s):
// \b32|r32_gen:0:registers|rout[18]~feeder_combout  = \b32|regin[0][18]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b32|regin[0][18]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|r32_gen:0:registers|rout[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[18]~feeder .extended_lut = "off";
defparam \b32|r32_gen:0:registers|rout[18]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \b32|r32_gen:0:registers|rout[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N49
dffeas \b32|r32_gen:0:registers|rout[18] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|r32_gen:0:registers|rout[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b32|regclr [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|r32_gen:0:registers|rout [18]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[18] .is_wysiwyg = "true";
defparam \b32|r32_gen:0:registers|rout[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N51
cyclonev_lcell_comb \b32|rout[18]~feeder (
// Equation(s):
// \b32|rout[18]~feeder_combout  = ( \b32|r32_gen:0:registers|rout [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b32|r32_gen:0:registers|rout [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|rout[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|rout[18]~feeder .extended_lut = "off";
defparam \b32|rout[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b32|rout[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y11_N52
dffeas \b32|rout[18] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|rout[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|rout [18]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|rout[18] .is_wysiwyg = "true";
defparam \b32|rout[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N51
cyclonev_lcell_comb \LED[2]~reg0feeder (
// Equation(s):
// \LED[2]~reg0feeder_combout  = ( \b32|rout [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b32|rout [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LED[2]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LED[2]~reg0feeder .extended_lut = "off";
defparam \LED[2]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LED[2]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y13_N52
dffeas \LED[2]~reg0 (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\LED[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LED[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LED[2]~reg0 .is_wysiwyg = "true";
defparam \LED[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y11_N52
dffeas \aluin1[19] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b32|rout [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1[19]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1[19] .is_wysiwyg = "true";
defparam \aluin1[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y11_N27
cyclonev_lcell_comb \a32|Add0~13 (
// Equation(s):
// \a32|Add0~13_sumout  = SUM(( aluin1[19] ) + ( GND ) + ( \a32|Add0~10  ))
// \a32|Add0~14  = CARRY(( aluin1[19] ) + ( GND ) + ( \a32|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a32|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a32|Add0~13_sumout ),
	.cout(\a32|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \a32|Add0~13 .extended_lut = "off";
defparam \a32|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \a32|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y11_N28
dffeas \a32|out1[19] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\a32|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a32|out1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \a32|out1[19] .is_wysiwyg = "true";
defparam \a32|out1[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y11_N14
dffeas \reginput[19] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a32|out1 [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reginput[19]),
	.prn(vcc));
// synopsys translate_off
defparam \reginput[19] .is_wysiwyg = "true";
defparam \reginput[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N39
cyclonev_lcell_comb \b32|regin[0][19]~feeder (
// Equation(s):
// \b32|regin[0][19]~feeder_combout  = ( reginput[19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reginput[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|regin[0][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|regin[0][19]~feeder .extended_lut = "off";
defparam \b32|regin[0][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b32|regin[0][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N41
dffeas \b32|regin[0][19] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|regin[0][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|regin[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b32|regin[0][19] .is_wysiwyg = "true";
defparam \b32|regin[0][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N51
cyclonev_lcell_comb \b32|r32_gen:0:registers|rout[19]~feeder (
// Equation(s):
// \b32|r32_gen:0:registers|rout[19]~feeder_combout  = \b32|regin[0][19]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b32|regin[0][19]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|r32_gen:0:registers|rout[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[19]~feeder .extended_lut = "off";
defparam \b32|r32_gen:0:registers|rout[19]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \b32|r32_gen:0:registers|rout[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N52
dffeas \b32|r32_gen:0:registers|rout[19] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|r32_gen:0:registers|rout[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b32|regclr [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|r32_gen:0:registers|rout [19]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[19] .is_wysiwyg = "true";
defparam \b32|r32_gen:0:registers|rout[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N42
cyclonev_lcell_comb \b32|rout[19]~feeder (
// Equation(s):
// \b32|rout[19]~feeder_combout  = ( \b32|r32_gen:0:registers|rout [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b32|r32_gen:0:registers|rout [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|rout[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|rout[19]~feeder .extended_lut = "off";
defparam \b32|rout[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b32|rout[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y11_N44
dffeas \b32|rout[19] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|rout[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|rout [19]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|rout[19] .is_wysiwyg = "true";
defparam \b32|rout[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N18
cyclonev_lcell_comb \LED[3]~reg0feeder (
// Equation(s):
// \LED[3]~reg0feeder_combout  = ( \b32|rout [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b32|rout [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LED[3]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LED[3]~reg0feeder .extended_lut = "off";
defparam \LED[3]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LED[3]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y11_N19
dffeas \LED[3]~reg0 (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\LED[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LED[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LED[3]~reg0 .is_wysiwyg = "true";
defparam \LED[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N39
cyclonev_lcell_comb \aluin1[20]~feeder (
// Equation(s):
// \aluin1[20]~feeder_combout  = ( \b32|rout [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b32|rout [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin1[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin1[20]~feeder .extended_lut = "off";
defparam \aluin1[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluin1[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y11_N41
dffeas \aluin1[20] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\aluin1[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1[20]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1[20] .is_wysiwyg = "true";
defparam \aluin1[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y11_N30
cyclonev_lcell_comb \a32|Add0~17 (
// Equation(s):
// \a32|Add0~17_sumout  = SUM(( aluin1[20] ) + ( GND ) + ( \a32|Add0~14  ))
// \a32|Add0~18  = CARRY(( aluin1[20] ) + ( GND ) + ( \a32|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a32|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a32|Add0~17_sumout ),
	.cout(\a32|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \a32|Add0~17 .extended_lut = "off";
defparam \a32|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \a32|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y11_N31
dffeas \a32|out1[20] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\a32|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a32|out1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \a32|out1[20] .is_wysiwyg = "true";
defparam \a32|out1[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y11_N7
dffeas \reginput[20] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\a32|out1 [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reginput[20]),
	.prn(vcc));
// synopsys translate_off
defparam \reginput[20] .is_wysiwyg = "true";
defparam \reginput[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y11_N32
dffeas \b32|regin[0][20] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(reginput[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|regin[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b32|regin[0][20] .is_wysiwyg = "true";
defparam \b32|regin[0][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N42
cyclonev_lcell_comb \b32|r32_gen:0:registers|rout[20]~feeder (
// Equation(s):
// \b32|r32_gen:0:registers|rout[20]~feeder_combout  = \b32|regin[0][20]~q 

	.dataa(gnd),
	.datab(!\b32|regin[0][20]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|r32_gen:0:registers|rout[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[20]~feeder .extended_lut = "off";
defparam \b32|r32_gen:0:registers|rout[20]~feeder .lut_mask = 64'h3333333333333333;
defparam \b32|r32_gen:0:registers|rout[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N43
dffeas \b32|r32_gen:0:registers|rout[20] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|r32_gen:0:registers|rout[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b32|regclr [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|r32_gen:0:registers|rout [20]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[20] .is_wysiwyg = "true";
defparam \b32|r32_gen:0:registers|rout[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y11_N16
dffeas \b32|rout[20] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b32|r32_gen:0:registers|rout [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|rout [20]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|rout[20] .is_wysiwyg = "true";
defparam \b32|rout[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N12
cyclonev_lcell_comb \LED[4]~reg0feeder (
// Equation(s):
// \LED[4]~reg0feeder_combout  = ( \b32|rout [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b32|rout [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LED[4]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LED[4]~reg0feeder .extended_lut = "off";
defparam \LED[4]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LED[4]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y10_N13
dffeas \LED[4]~reg0 (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\LED[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LED[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LED[4]~reg0 .is_wysiwyg = "true";
defparam \LED[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N15
cyclonev_lcell_comb \aluin1[21]~feeder (
// Equation(s):
// \aluin1[21]~feeder_combout  = ( \b32|rout [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b32|rout [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin1[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin1[21]~feeder .extended_lut = "off";
defparam \aluin1[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluin1[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y11_N16
dffeas \aluin1[21] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\aluin1[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1[21]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1[21] .is_wysiwyg = "true";
defparam \aluin1[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y11_N33
cyclonev_lcell_comb \a32|Add0~21 (
// Equation(s):
// \a32|Add0~21_sumout  = SUM(( aluin1[21] ) + ( GND ) + ( \a32|Add0~18  ))
// \a32|Add0~22  = CARRY(( aluin1[21] ) + ( GND ) + ( \a32|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluin1[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a32|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a32|Add0~21_sumout ),
	.cout(\a32|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \a32|Add0~21 .extended_lut = "off";
defparam \a32|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \a32|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y11_N34
dffeas \a32|out1[21] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\a32|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a32|out1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \a32|out1[21] .is_wysiwyg = "true";
defparam \a32|out1[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N27
cyclonev_lcell_comb \reginput[21]~feeder (
// Equation(s):
// \reginput[21]~feeder_combout  = ( \a32|out1 [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a32|out1 [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reginput[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reginput[21]~feeder .extended_lut = "off";
defparam \reginput[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reginput[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y11_N28
dffeas \reginput[21] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\reginput[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reginput[21]),
	.prn(vcc));
// synopsys translate_off
defparam \reginput[21] .is_wysiwyg = "true";
defparam \reginput[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y11_N35
dffeas \b32|regin[0][21] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(reginput[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|regin[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b32|regin[0][21] .is_wysiwyg = "true";
defparam \b32|regin[0][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N45
cyclonev_lcell_comb \b32|r32_gen:0:registers|rout[21]~feeder (
// Equation(s):
// \b32|r32_gen:0:registers|rout[21]~feeder_combout  = \b32|regin[0][21]~q 

	.dataa(!\b32|regin[0][21]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|r32_gen:0:registers|rout[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[21]~feeder .extended_lut = "off";
defparam \b32|r32_gen:0:registers|rout[21]~feeder .lut_mask = 64'h5555555555555555;
defparam \b32|r32_gen:0:registers|rout[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N47
dffeas \b32|r32_gen:0:registers|rout[21] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|r32_gen:0:registers|rout[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b32|regclr [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|r32_gen:0:registers|rout [21]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[21] .is_wysiwyg = "true";
defparam \b32|r32_gen:0:registers|rout[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y11_N50
dffeas \b32|rout[21] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b32|r32_gen:0:registers|rout [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|rout [21]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|rout[21] .is_wysiwyg = "true";
defparam \b32|rout[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y11_N13
dffeas \LED[5]~reg0 (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b32|rout [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LED[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LED[5]~reg0 .is_wysiwyg = "true";
defparam \LED[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N3
cyclonev_lcell_comb \aluin1[22]~feeder (
// Equation(s):
// \aluin1[22]~feeder_combout  = ( \b32|rout [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b32|rout [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin1[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin1[22]~feeder .extended_lut = "off";
defparam \aluin1[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluin1[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y11_N4
dffeas \aluin1[22] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\aluin1[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1[22]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1[22] .is_wysiwyg = "true";
defparam \aluin1[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y11_N36
cyclonev_lcell_comb \a32|Add0~25 (
// Equation(s):
// \a32|Add0~25_sumout  = SUM(( aluin1[22] ) + ( GND ) + ( \a32|Add0~22  ))
// \a32|Add0~26  = CARRY(( aluin1[22] ) + ( GND ) + ( \a32|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a32|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a32|Add0~25_sumout ),
	.cout(\a32|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \a32|Add0~25 .extended_lut = "off";
defparam \a32|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \a32|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y11_N37
dffeas \a32|out1[22] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\a32|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a32|out1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \a32|out1[22] .is_wysiwyg = "true";
defparam \a32|out1[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X65_Y11_N18
cyclonev_lcell_comb \reginput[22]~feeder (
// Equation(s):
// \reginput[22]~feeder_combout  = ( \a32|out1 [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a32|out1 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reginput[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reginput[22]~feeder .extended_lut = "off";
defparam \reginput[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reginput[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y11_N20
dffeas \reginput[22] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\reginput[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reginput[22]),
	.prn(vcc));
// synopsys translate_off
defparam \reginput[22] .is_wysiwyg = "true";
defparam \reginput[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N0
cyclonev_lcell_comb \b32|regin[0][22]~feeder (
// Equation(s):
// \b32|regin[0][22]~feeder_combout  = ( reginput[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reginput[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|regin[0][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|regin[0][22]~feeder .extended_lut = "off";
defparam \b32|regin[0][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b32|regin[0][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N2
dffeas \b32|regin[0][22] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|regin[0][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|regin[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b32|regin[0][22] .is_wysiwyg = "true";
defparam \b32|regin[0][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N12
cyclonev_lcell_comb \b32|r32_gen:0:registers|rout[22]~feeder (
// Equation(s):
// \b32|r32_gen:0:registers|rout[22]~feeder_combout  = \b32|regin[0][22]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b32|regin[0][22]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|r32_gen:0:registers|rout[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[22]~feeder .extended_lut = "off";
defparam \b32|r32_gen:0:registers|rout[22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \b32|r32_gen:0:registers|rout[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N14
dffeas \b32|r32_gen:0:registers|rout[22] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|r32_gen:0:registers|rout[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b32|regclr [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|r32_gen:0:registers|rout [22]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[22] .is_wysiwyg = "true";
defparam \b32|r32_gen:0:registers|rout[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N24
cyclonev_lcell_comb \b32|rout[22]~feeder (
// Equation(s):
// \b32|rout[22]~feeder_combout  = \b32|r32_gen:0:registers|rout [22]

	.dataa(gnd),
	.datab(!\b32|r32_gen:0:registers|rout [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|rout[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|rout[22]~feeder .extended_lut = "off";
defparam \b32|rout[22]~feeder .lut_mask = 64'h3333333333333333;
defparam \b32|rout[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N25
dffeas \b32|rout[22] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|rout[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|rout [22]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|rout[22] .is_wysiwyg = "true";
defparam \b32|rout[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N30
cyclonev_lcell_comb \LED[6]~reg0feeder (
// Equation(s):
// \LED[6]~reg0feeder_combout  = ( \b32|rout [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b32|rout [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LED[6]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LED[6]~reg0feeder .extended_lut = "off";
defparam \LED[6]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LED[6]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y11_N31
dffeas \LED[6]~reg0 (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\LED[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LED[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LED[6]~reg0 .is_wysiwyg = "true";
defparam \LED[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y11_N59
dffeas \aluin1[23] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b32|rout [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluin1[23]),
	.prn(vcc));
// synopsys translate_off
defparam \aluin1[23] .is_wysiwyg = "true";
defparam \aluin1[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X60_Y11_N39
cyclonev_lcell_comb \a32|Add0~29 (
// Equation(s):
// \a32|Add0~29_sumout  = SUM(( aluin1[23] ) + ( GND ) + ( \a32|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluin1[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\a32|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\a32|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a32|Add0~29 .extended_lut = "off";
defparam \a32|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \a32|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y11_N40
dffeas \a32|out1[23] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\a32|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\a32|out1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \a32|out1[23] .is_wysiwyg = "true";
defparam \a32|out1[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N45
cyclonev_lcell_comb \reginput[23]~feeder (
// Equation(s):
// \reginput[23]~feeder_combout  = ( \a32|out1 [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\a32|out1 [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reginput[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reginput[23]~feeder .extended_lut = "off";
defparam \reginput[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reginput[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y11_N46
dffeas \reginput[23] (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\reginput[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reginput[23]),
	.prn(vcc));
// synopsys translate_off
defparam \reginput[23] .is_wysiwyg = "true";
defparam \reginput[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N3
cyclonev_lcell_comb \b32|regin[0][23]~feeder (
// Equation(s):
// \b32|regin[0][23]~feeder_combout  = ( reginput[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!reginput[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|regin[0][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|regin[0][23]~feeder .extended_lut = "off";
defparam \b32|regin[0][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \b32|regin[0][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N5
dffeas \b32|regin[0][23] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|regin[0][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enable~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|regin[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b32|regin[0][23] .is_wysiwyg = "true";
defparam \b32|regin[0][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N15
cyclonev_lcell_comb \b32|r32_gen:0:registers|rout[23]~feeder (
// Equation(s):
// \b32|r32_gen:0:registers|rout[23]~feeder_combout  = \b32|regin[0][23]~q 

	.dataa(!\b32|regin[0][23]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b32|r32_gen:0:registers|rout[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[23]~feeder .extended_lut = "off";
defparam \b32|r32_gen:0:registers|rout[23]~feeder .lut_mask = 64'h5555555555555555;
defparam \b32|r32_gen:0:registers|rout[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y11_N16
dffeas \b32|r32_gen:0:registers|rout[23] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\b32|r32_gen:0:registers|rout[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\b32|regclr [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|r32_gen:0:registers|rout [23]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|r32_gen:0:registers|rout[23] .is_wysiwyg = "true";
defparam \b32|r32_gen:0:registers|rout[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y11_N46
dffeas \b32|rout[23] (
	.clk(!\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\b32|r32_gen:0:registers|rout [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b32|rout [23]),
	.prn(vcc));
// synopsys translate_off
defparam \b32|rout[23] .is_wysiwyg = "true";
defparam \b32|rout[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N42
cyclonev_lcell_comb \LED[7]~reg0feeder (
// Equation(s):
// \LED[7]~reg0feeder_combout  = ( \b32|rout [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b32|rout [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LED[7]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LED[7]~reg0feeder .extended_lut = "off";
defparam \LED[7]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LED[7]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y13_N43
dffeas \LED[7]~reg0 (
	.clk(\FPGA_CLK_50~inputCLKENA0_outclk ),
	.d(\LED[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LED[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LED[7]~reg0 .is_wysiwyg = "true";
defparam \LED[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N18
cyclonev_io_ibuf \FPGA_CLK2_50~input (
	.i(FPGA_CLK2_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_CLK2_50~input_o ));
// synopsys translate_off
defparam \FPGA_CLK2_50~input .bus_hold = "false";
defparam \FPGA_CLK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y10_N61
cyclonev_io_ibuf \FPGA_CLK3_50~input (
	.i(FPGA_CLK3_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_CLK3_50~input_o ));
// synopsys translate_off
defparam \FPGA_CLK3_50~input .bus_hold = "false";
defparam \FPGA_CLK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N52
cyclonev_io_ibuf \ADC_SDO~input (
	.i(ADC_SDO),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_SDO~input_o ));
// synopsys translate_off
defparam \ADC_SDO~input .bus_hold = "false";
defparam \ADC_SDO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N35
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N52
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y61_N1
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y61_N18
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y61_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y61_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N41
cyclonev_io_ibuf \ARDUINO_IO[0]~input (
	.i(ARDUINO_IO[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARDUINO_IO[0]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[0]~input .bus_hold = "false";
defparam \ARDUINO_IO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N58
cyclonev_io_ibuf \ARDUINO_IO[1]~input (
	.i(ARDUINO_IO[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARDUINO_IO[1]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[1]~input .bus_hold = "false";
defparam \ARDUINO_IO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \ARDUINO_IO[2]~input (
	.i(ARDUINO_IO[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARDUINO_IO[2]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[2]~input .bus_hold = "false";
defparam \ARDUINO_IO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \ARDUINO_IO[3]~input (
	.i(ARDUINO_IO[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARDUINO_IO[3]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[3]~input .bus_hold = "false";
defparam \ARDUINO_IO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \ARDUINO_IO[4]~input (
	.i(ARDUINO_IO[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARDUINO_IO[4]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[4]~input .bus_hold = "false";
defparam \ARDUINO_IO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \ARDUINO_IO[5]~input (
	.i(ARDUINO_IO[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARDUINO_IO[5]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[5]~input .bus_hold = "false";
defparam \ARDUINO_IO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N75
cyclonev_io_ibuf \ARDUINO_IO[6]~input (
	.i(ARDUINO_IO[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARDUINO_IO[6]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[6]~input .bus_hold = "false";
defparam \ARDUINO_IO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \ARDUINO_IO[7]~input (
	.i(ARDUINO_IO[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARDUINO_IO[7]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[7]~input .bus_hold = "false";
defparam \ARDUINO_IO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N41
cyclonev_io_ibuf \ARDUINO_IO[8]~input (
	.i(ARDUINO_IO[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARDUINO_IO[8]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[8]~input .bus_hold = "false";
defparam \ARDUINO_IO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \ARDUINO_IO[9]~input (
	.i(ARDUINO_IO[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARDUINO_IO[9]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[9]~input .bus_hold = "false";
defparam \ARDUINO_IO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \ARDUINO_IO[10]~input (
	.i(ARDUINO_IO[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARDUINO_IO[10]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[10]~input .bus_hold = "false";
defparam \ARDUINO_IO[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N58
cyclonev_io_ibuf \ARDUINO_IO[11]~input (
	.i(ARDUINO_IO[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARDUINO_IO[11]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[11]~input .bus_hold = "false";
defparam \ARDUINO_IO[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N52
cyclonev_io_ibuf \ARDUINO_IO[12]~input (
	.i(ARDUINO_IO[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARDUINO_IO[12]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[12]~input .bus_hold = "false";
defparam \ARDUINO_IO[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N75
cyclonev_io_ibuf \ARDUINO_IO[13]~input (
	.i(ARDUINO_IO[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARDUINO_IO[13]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[13]~input .bus_hold = "false";
defparam \ARDUINO_IO[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \ARDUINO_IO[14]~input (
	.i(ARDUINO_IO[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARDUINO_IO[14]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[14]~input .bus_hold = "false";
defparam \ARDUINO_IO[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \ARDUINO_IO[15]~input (
	.i(ARDUINO_IO[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARDUINO_IO[15]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[15]~input .bus_hold = "false";
defparam \ARDUINO_IO[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N92
cyclonev_io_ibuf \ARDUINO_RESET_N~input (
	.i(ARDUINO_RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ARDUINO_RESET_N~input_o ));
// synopsys translate_off
defparam \ARDUINO_RESET_N~input .bus_hold = "false";
defparam \ARDUINO_RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N1
cyclonev_io_ibuf \GPIO_0[0]~input (
	.i(GPIO_0[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[0]~input_o ));
// synopsys translate_off
defparam \GPIO_0[0]~input .bus_hold = "false";
defparam \GPIO_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N75
cyclonev_io_ibuf \GPIO_0[1]~input (
	.i(GPIO_0[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[1]~input_o ));
// synopsys translate_off
defparam \GPIO_0[1]~input .bus_hold = "false";
defparam \GPIO_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N18
cyclonev_io_ibuf \GPIO_0[2]~input (
	.i(GPIO_0[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[2]~input_o ));
// synopsys translate_off
defparam \GPIO_0[2]~input .bus_hold = "false";
defparam \GPIO_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N52
cyclonev_io_ibuf \GPIO_0[3]~input (
	.i(GPIO_0[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[3]~input_o ));
// synopsys translate_off
defparam \GPIO_0[3]~input .bus_hold = "false";
defparam \GPIO_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \GPIO_0[4]~input (
	.i(GPIO_0[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[4]~input_o ));
// synopsys translate_off
defparam \GPIO_0[4]~input .bus_hold = "false";
defparam \GPIO_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \GPIO_0[5]~input (
	.i(GPIO_0[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[5]~input_o ));
// synopsys translate_off
defparam \GPIO_0[5]~input .bus_hold = "false";
defparam \GPIO_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \GPIO_0[6]~input (
	.i(GPIO_0[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[6]~input_o ));
// synopsys translate_off
defparam \GPIO_0[6]~input .bus_hold = "false";
defparam \GPIO_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N92
cyclonev_io_ibuf \GPIO_0[7]~input (
	.i(GPIO_0[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[7]~input_o ));
// synopsys translate_off
defparam \GPIO_0[7]~input .bus_hold = "false";
defparam \GPIO_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N75
cyclonev_io_ibuf \GPIO_0[8]~input (
	.i(GPIO_0[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[8]~input_o ));
// synopsys translate_off
defparam \GPIO_0[8]~input .bus_hold = "false";
defparam \GPIO_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \GPIO_0[9]~input (
	.i(GPIO_0[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[9]~input_o ));
// synopsys translate_off
defparam \GPIO_0[9]~input .bus_hold = "false";
defparam \GPIO_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \GPIO_0[10]~input (
	.i(GPIO_0[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[10]~input_o ));
// synopsys translate_off
defparam \GPIO_0[10]~input .bus_hold = "false";
defparam \GPIO_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N18
cyclonev_io_ibuf \GPIO_0[11]~input (
	.i(GPIO_0[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[11]~input_o ));
// synopsys translate_off
defparam \GPIO_0[11]~input .bus_hold = "false";
defparam \GPIO_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N52
cyclonev_io_ibuf \GPIO_0[12]~input (
	.i(GPIO_0[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[12]~input_o ));
// synopsys translate_off
defparam \GPIO_0[12]~input .bus_hold = "false";
defparam \GPIO_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N35
cyclonev_io_ibuf \GPIO_0[13]~input (
	.i(GPIO_0[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[13]~input_o ));
// synopsys translate_off
defparam \GPIO_0[13]~input .bus_hold = "false";
defparam \GPIO_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N52
cyclonev_io_ibuf \GPIO_0[14]~input (
	.i(GPIO_0[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[14]~input_o ));
// synopsys translate_off
defparam \GPIO_0[14]~input .bus_hold = "false";
defparam \GPIO_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N35
cyclonev_io_ibuf \GPIO_0[15]~input (
	.i(GPIO_0[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[15]~input_o ));
// synopsys translate_off
defparam \GPIO_0[15]~input .bus_hold = "false";
defparam \GPIO_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N35
cyclonev_io_ibuf \GPIO_0[16]~input (
	.i(GPIO_0[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[16]~input_o ));
// synopsys translate_off
defparam \GPIO_0[16]~input .bus_hold = "false";
defparam \GPIO_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N52
cyclonev_io_ibuf \GPIO_0[17]~input (
	.i(GPIO_0[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[17]~input_o ));
// synopsys translate_off
defparam \GPIO_0[17]~input .bus_hold = "false";
defparam \GPIO_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \GPIO_0[18]~input (
	.i(GPIO_0[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[18]~input_o ));
// synopsys translate_off
defparam \GPIO_0[18]~input .bus_hold = "false";
defparam \GPIO_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N92
cyclonev_io_ibuf \GPIO_0[19]~input (
	.i(GPIO_0[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[19]~input_o ));
// synopsys translate_off
defparam \GPIO_0[19]~input .bus_hold = "false";
defparam \GPIO_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N35
cyclonev_io_ibuf \GPIO_0[20]~input (
	.i(GPIO_0[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[20]~input_o ));
// synopsys translate_off
defparam \GPIO_0[20]~input .bus_hold = "false";
defparam \GPIO_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N75
cyclonev_io_ibuf \GPIO_0[21]~input (
	.i(GPIO_0[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[21]~input_o ));
// synopsys translate_off
defparam \GPIO_0[21]~input .bus_hold = "false";
defparam \GPIO_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
cyclonev_io_ibuf \GPIO_0[22]~input (
	.i(GPIO_0[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[22]~input_o ));
// synopsys translate_off
defparam \GPIO_0[22]~input .bus_hold = "false";
defparam \GPIO_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N1
cyclonev_io_ibuf \GPIO_0[23]~input (
	.i(GPIO_0[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[23]~input_o ));
// synopsys translate_off
defparam \GPIO_0[23]~input .bus_hold = "false";
defparam \GPIO_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N35
cyclonev_io_ibuf \GPIO_0[24]~input (
	.i(GPIO_0[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[24]~input_o ));
// synopsys translate_off
defparam \GPIO_0[24]~input .bus_hold = "false";
defparam \GPIO_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N52
cyclonev_io_ibuf \GPIO_0[25]~input (
	.i(GPIO_0[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[25]~input_o ));
// synopsys translate_off
defparam \GPIO_0[25]~input .bus_hold = "false";
defparam \GPIO_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N52
cyclonev_io_ibuf \GPIO_0[26]~input (
	.i(GPIO_0[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[26]~input_o ));
// synopsys translate_off
defparam \GPIO_0[26]~input .bus_hold = "false";
defparam \GPIO_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N35
cyclonev_io_ibuf \GPIO_0[27]~input (
	.i(GPIO_0[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[27]~input_o ));
// synopsys translate_off
defparam \GPIO_0[27]~input .bus_hold = "false";
defparam \GPIO_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N41
cyclonev_io_ibuf \GPIO_0[28]~input (
	.i(GPIO_0[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[28]~input_o ));
// synopsys translate_off
defparam \GPIO_0[28]~input .bus_hold = "false";
defparam \GPIO_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N58
cyclonev_io_ibuf \GPIO_0[29]~input (
	.i(GPIO_0[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[29]~input_o ));
// synopsys translate_off
defparam \GPIO_0[29]~input .bus_hold = "false";
defparam \GPIO_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \GPIO_0[30]~input (
	.i(GPIO_0[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[30]~input_o ));
// synopsys translate_off
defparam \GPIO_0[30]~input .bus_hold = "false";
defparam \GPIO_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N58
cyclonev_io_ibuf \GPIO_0[31]~input (
	.i(GPIO_0[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[31]~input_o ));
// synopsys translate_off
defparam \GPIO_0[31]~input .bus_hold = "false";
defparam \GPIO_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N18
cyclonev_io_ibuf \GPIO_0[32]~input (
	.i(GPIO_0[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[32]~input_o ));
// synopsys translate_off
defparam \GPIO_0[32]~input .bus_hold = "false";
defparam \GPIO_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \GPIO_0[33]~input (
	.i(GPIO_0[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[33]~input_o ));
// synopsys translate_off
defparam \GPIO_0[33]~input .bus_hold = "false";
defparam \GPIO_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X17_Y0_N41
cyclonev_io_ibuf \GPIO_0[34]~input (
	.i(GPIO_0[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[34]~input_o ));
// synopsys translate_off
defparam \GPIO_0[34]~input .bus_hold = "false";
defparam \GPIO_0[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N1
cyclonev_io_ibuf \GPIO_0[35]~input (
	.i(GPIO_0[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_0[35]~input_o ));
// synopsys translate_off
defparam \GPIO_0[35]~input .bus_hold = "false";
defparam \GPIO_0[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N1
cyclonev_io_ibuf \GPIO_1[0]~input (
	.i(GPIO_1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[0]~input_o ));
// synopsys translate_off
defparam \GPIO_1[0]~input .bus_hold = "false";
defparam \GPIO_1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N35
cyclonev_io_ibuf \GPIO_1[1]~input (
	.i(GPIO_1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[1]~input_o ));
// synopsys translate_off
defparam \GPIO_1[1]~input .bus_hold = "false";
defparam \GPIO_1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N18
cyclonev_io_ibuf \GPIO_1[2]~input (
	.i(GPIO_1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[2]~input_o ));
// synopsys translate_off
defparam \GPIO_1[2]~input .bus_hold = "false";
defparam \GPIO_1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N52
cyclonev_io_ibuf \GPIO_1[3]~input (
	.i(GPIO_1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[3]~input_o ));
// synopsys translate_off
defparam \GPIO_1[3]~input .bus_hold = "false";
defparam \GPIO_1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N75
cyclonev_io_ibuf \GPIO_1[4]~input (
	.i(GPIO_1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[4]~input_o ));
// synopsys translate_off
defparam \GPIO_1[4]~input .bus_hold = "false";
defparam \GPIO_1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N52
cyclonev_io_ibuf \GPIO_1[5]~input (
	.i(GPIO_1[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[5]~input_o ));
// synopsys translate_off
defparam \GPIO_1[5]~input .bus_hold = "false";
defparam \GPIO_1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y0_N18
cyclonev_io_ibuf \GPIO_1[6]~input (
	.i(GPIO_1[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[6]~input_o ));
// synopsys translate_off
defparam \GPIO_1[6]~input .bus_hold = "false";
defparam \GPIO_1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N18
cyclonev_io_ibuf \GPIO_1[7]~input (
	.i(GPIO_1[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[7]~input_o ));
// synopsys translate_off
defparam \GPIO_1[7]~input .bus_hold = "false";
defparam \GPIO_1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y0_N58
cyclonev_io_ibuf \GPIO_1[8]~input (
	.i(GPIO_1[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[8]~input_o ));
// synopsys translate_off
defparam \GPIO_1[8]~input .bus_hold = "false";
defparam \GPIO_1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y0_N52
cyclonev_io_ibuf \GPIO_1[9]~input (
	.i(GPIO_1[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[9]~input_o ));
// synopsys translate_off
defparam \GPIO_1[9]~input .bus_hold = "false";
defparam \GPIO_1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N35
cyclonev_io_ibuf \GPIO_1[10]~input (
	.i(GPIO_1[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[10]~input_o ));
// synopsys translate_off
defparam \GPIO_1[10]~input .bus_hold = "false";
defparam \GPIO_1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y0_N35
cyclonev_io_ibuf \GPIO_1[11]~input (
	.i(GPIO_1[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[11]~input_o ));
// synopsys translate_off
defparam \GPIO_1[11]~input .bus_hold = "false";
defparam \GPIO_1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \GPIO_1[12]~input (
	.i(GPIO_1[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[12]~input_o ));
// synopsys translate_off
defparam \GPIO_1[12]~input .bus_hold = "false";
defparam \GPIO_1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N35
cyclonev_io_ibuf \GPIO_1[13]~input (
	.i(GPIO_1[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[13]~input_o ));
// synopsys translate_off
defparam \GPIO_1[13]~input .bus_hold = "false";
defparam \GPIO_1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \GPIO_1[14]~input (
	.i(GPIO_1[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[14]~input_o ));
// synopsys translate_off
defparam \GPIO_1[14]~input .bus_hold = "false";
defparam \GPIO_1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N1
cyclonev_io_ibuf \GPIO_1[15]~input (
	.i(GPIO_1[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[15]~input_o ));
// synopsys translate_off
defparam \GPIO_1[15]~input .bus_hold = "false";
defparam \GPIO_1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N35
cyclonev_io_ibuf \GPIO_1[16]~input (
	.i(GPIO_1[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[16]~input_o ));
// synopsys translate_off
defparam \GPIO_1[16]~input .bus_hold = "false";
defparam \GPIO_1[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N1
cyclonev_io_ibuf \GPIO_1[17]~input (
	.i(GPIO_1[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[17]~input_o ));
// synopsys translate_off
defparam \GPIO_1[17]~input .bus_hold = "false";
defparam \GPIO_1[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y0_N35
cyclonev_io_ibuf \GPIO_1[18]~input (
	.i(GPIO_1[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[18]~input_o ));
// synopsys translate_off
defparam \GPIO_1[18]~input .bus_hold = "false";
defparam \GPIO_1[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y0_N1
cyclonev_io_ibuf \GPIO_1[19]~input (
	.i(GPIO_1[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[19]~input_o ));
// synopsys translate_off
defparam \GPIO_1[19]~input .bus_hold = "false";
defparam \GPIO_1[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N41
cyclonev_io_ibuf \GPIO_1[20]~input (
	.i(GPIO_1[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[20]~input_o ));
// synopsys translate_off
defparam \GPIO_1[20]~input .bus_hold = "false";
defparam \GPIO_1[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N75
cyclonev_io_ibuf \GPIO_1[21]~input (
	.i(GPIO_1[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[21]~input_o ));
// synopsys translate_off
defparam \GPIO_1[21]~input .bus_hold = "false";
defparam \GPIO_1[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N58
cyclonev_io_ibuf \GPIO_1[22]~input (
	.i(GPIO_1[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[22]~input_o ));
// synopsys translate_off
defparam \GPIO_1[22]~input .bus_hold = "false";
defparam \GPIO_1[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N1
cyclonev_io_ibuf \GPIO_1[23]~input (
	.i(GPIO_1[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[23]~input_o ));
// synopsys translate_off
defparam \GPIO_1[23]~input .bus_hold = "false";
defparam \GPIO_1[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N41
cyclonev_io_ibuf \GPIO_1[24]~input (
	.i(GPIO_1[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[24]~input_o ));
// synopsys translate_off
defparam \GPIO_1[24]~input .bus_hold = "false";
defparam \GPIO_1[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N18
cyclonev_io_ibuf \GPIO_1[25]~input (
	.i(GPIO_1[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[25]~input_o ));
// synopsys translate_off
defparam \GPIO_1[25]~input .bus_hold = "false";
defparam \GPIO_1[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y0_N41
cyclonev_io_ibuf \GPIO_1[26]~input (
	.i(GPIO_1[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[26]~input_o ));
// synopsys translate_off
defparam \GPIO_1[26]~input .bus_hold = "false";
defparam \GPIO_1[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y0_N52
cyclonev_io_ibuf \GPIO_1[27]~input (
	.i(GPIO_1[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[27]~input_o ));
// synopsys translate_off
defparam \GPIO_1[27]~input .bus_hold = "false";
defparam \GPIO_1[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N52
cyclonev_io_ibuf \GPIO_1[28]~input (
	.i(GPIO_1[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[28]~input_o ));
// synopsys translate_off
defparam \GPIO_1[28]~input .bus_hold = "false";
defparam \GPIO_1[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N52
cyclonev_io_ibuf \GPIO_1[29]~input (
	.i(GPIO_1[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[29]~input_o ));
// synopsys translate_off
defparam \GPIO_1[29]~input .bus_hold = "false";
defparam \GPIO_1[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y0_N75
cyclonev_io_ibuf \GPIO_1[30]~input (
	.i(GPIO_1[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[30]~input_o ));
// synopsys translate_off
defparam \GPIO_1[30]~input .bus_hold = "false";
defparam \GPIO_1[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N52
cyclonev_io_ibuf \GPIO_1[31]~input (
	.i(GPIO_1[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[31]~input_o ));
// synopsys translate_off
defparam \GPIO_1[31]~input .bus_hold = "false";
defparam \GPIO_1[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N1
cyclonev_io_ibuf \GPIO_1[32]~input (
	.i(GPIO_1[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[32]~input_o ));
// synopsys translate_off
defparam \GPIO_1[32]~input .bus_hold = "false";
defparam \GPIO_1[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N58
cyclonev_io_ibuf \GPIO_1[33]~input (
	.i(GPIO_1[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[33]~input_o ));
// synopsys translate_off
defparam \GPIO_1[33]~input .bus_hold = "false";
defparam \GPIO_1[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N18
cyclonev_io_ibuf \GPIO_1[34]~input (
	.i(GPIO_1[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[34]~input_o ));
// synopsys translate_off
defparam \GPIO_1[34]~input .bus_hold = "false";
defparam \GPIO_1[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \GPIO_1[35]~input (
	.i(GPIO_1[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPIO_1[35]~input_o ));
// synopsys translate_off
defparam \GPIO_1[35]~input .bus_hold = "false";
defparam \GPIO_1[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X15_Y59_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
