
CSCI320 
Project 2
RISCV 3-stage Pipelined CPU

Michael Matirko 
Ryan Pasculano 


The hierarchy for the source files is as follows: 

/. ------
-------- /execute            all modules for execute stage
-------- /fetch              all modules for fetch stage
-------- /writeback          all modules for writeback stage
-------- toplevel.v          toplevel of RV32IS Z-scale


