# Compile of filter_tb.sv failed with 17 errors.
# Compile of opo_package.sv was successful.
# Compile of filter_tb.sv failed with 15 errors.
# Compile of filter_tb.sv failed with 15 errors.
# Compile of opo_package.sv was successful.
# Compile of filter_tb.sv failed with 14 errors.
# Compile of filter_tb.sv failed with 12 errors.
# Compile of filter_tb.sv failed with 6 errors.
# Compile of filter_tb.sv failed with 3 errors.
# Compile of filter_tb.sv failed with 1 errors.
# Compile of filter_tb.sv was successful.
# Compile of sine_lut.sv was successful with warnings.
# Compile of sine_lut.sv was successful.
# Compile of sine_gen.sv failed with 1 errors.
# Compile of sine_gen.sv was successful.
# Compile of low_pass_filter.sv failed with 4 errors.
# Compile of low_pass_filter.sv failed with 4 errors.
# Compile of low_pass_filter.sv failed with 2 errors.
# Compile of low_pass_filter.sv failed with 1 errors.
# Compile of low_pass_filter.sv failed with 1 errors.
# Compile of low_pass_filter.sv was successful.
vsim -gui work.filter_tb
# vsim -gui work.filter_tb 
# Start time: 20:30:34 on Jan 10,2021
# Loading sv_std.std
# Loading work.opo_package
# Loading work.filter_tb_sv_unit
# Loading work.filter_tb
# Loading work.sine_gen_sv_unit
# Loading work.sine_gen
# Loading work.sine_lut_sv_unit
# Loading work.sine_lut
# ** Error: (vsim-3033) Instantiation of 'cascade_low_pass_filter' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /filter_tb/genblk1[0]/genblk1 File: D:/repos/red_pitaya_opo_locking/verilog_source/test_benches/filter_tb.sv Line: 33
#         Searched libraries:
#             D:/repos/red_pitaya_opo_locking/modelsim_project/work
# ** Error: (vsim-3033) Instantiation of 'cascade_low_pass_filter' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /filter_tb/genblk1[1]/genblk1 File: D:/repos/red_pitaya_opo_locking/verilog_source/test_benches/filter_tb.sv Line: 49
#         Searched libraries:
#             D:/repos/red_pitaya_opo_locking/modelsim_project/work
# ** Error: (vsim-3033) Instantiation of 'cascade_low_pass_filter' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /filter_tb/genblk1[2]/genblk1 File: D:/repos/red_pitaya_opo_locking/verilog_source/test_benches/filter_tb.sv Line: 49
#         Searched libraries:
#             D:/repos/red_pitaya_opo_locking/modelsim_project/work
# ** Error: (vsim-3033) Instantiation of 'cascade_low_pass_filter' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /filter_tb/genblk1[3]/genblk1 File: D:/repos/red_pitaya_opo_locking/verilog_source/test_benches/filter_tb.sv Line: 49
#         Searched libraries:
#             D:/repos/red_pitaya_opo_locking/modelsim_project/work
# ** Error: (vsim-3033) Instantiation of 'cascade_low_pass_filter' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /filter_tb/genblk1[4]/genblk1 File: D:/repos/red_pitaya_opo_locking/verilog_source/test_benches/filter_tb.sv Line: 49
#         Searched libraries:
#             D:/repos/red_pitaya_opo_locking/modelsim_project/work
# ** Error: (vsim-3033) Instantiation of 'cascade_low_pass_filter' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /filter_tb/genblk1[5]/genblk1 File: D:/repos/red_pitaya_opo_locking/verilog_source/test_benches/filter_tb.sv Line: 49
#         Searched libraries:
#             D:/repos/red_pitaya_opo_locking/modelsim_project/work
# ** Error: (vsim-3033) Instantiation of 'cascade_low_pass_filter' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /filter_tb/genblk1[6]/genblk1 File: D:/repos/red_pitaya_opo_locking/verilog_source/test_benches/filter_tb.sv Line: 49
#         Searched libraries:
#             D:/repos/red_pitaya_opo_locking/modelsim_project/work
# ** Error: (vsim-3033) Instantiation of 'cascade_low_pass_filter' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /filter_tb/genblk1[7]/genblk1 File: D:/repos/red_pitaya_opo_locking/verilog_source/test_benches/filter_tb.sv Line: 49
#         Searched libraries:
#             D:/repos/red_pitaya_opo_locking/modelsim_project/work
# ** Error: (vsim-3033) Instantiation of 'cascade_low_pass_filter' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /filter_tb/genblk1[8]/genblk1 File: D:/repos/red_pitaya_opo_locking/verilog_source/test_benches/filter_tb.sv Line: 49
#         Searched libraries:
#             D:/repos/red_pitaya_opo_locking/modelsim_project/work
# ** Error: (vsim-3033) Instantiation of 'cascade_low_pass_filter' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /filter_tb/genblk1[9]/genblk1 File: D:/repos/red_pitaya_opo_locking/verilog_source/test_benches/filter_tb.sv Line: 49
#         Searched libraries:
#             D:/repos/red_pitaya_opo_locking/modelsim_project/work
# ** Error: (vsim-3033) Instantiation of 'cascade_low_pass_filter' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /filter_tb/genblk1[10]/genblk1 File: D:/repos/red_pitaya_opo_locking/verilog_source/test_benches/filter_tb.sv Line: 49
#         Searched libraries:
#             D:/repos/red_pitaya_opo_locking/modelsim_project/work
# ** Error: (vsim-3033) Instantiation of 'cascade_low_pass_filter' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /filter_tb/genblk1[11]/genblk1 File: D:/repos/red_pitaya_opo_locking/verilog_source/test_benches/filter_tb.sv Line: 49
#         Searched libraries:
#             D:/repos/red_pitaya_opo_locking/modelsim_project/work
# ** Error: (vsim-3033) Instantiation of 'cascade_low_pass_filter' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /filter_tb/genblk1[12]/genblk1 File: D:/repos/red_pitaya_opo_locking/verilog_source/test_benches/filter_tb.sv Line: 49
#         Searched libraries:
#             D:/repos/red_pitaya_opo_locking/modelsim_project/work
# ** Error: (vsim-3033) Instantiation of 'cascade_low_pass_filter' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Region: /filter_tb/genblk1[13]/genblk1 File: D:/repos/red_pitaya_opo_locking/verilog_source/test_benches/filter_tb.sv Line: 49
#         Searched libraries:
#             D:/repos/red_pitaya_opo_locking/modelsim_project/work
# Error loading design
# End time: 20:30:35 on Jan 10,2021, Elapsed time: 0:00:01
# Errors: 14, Warnings: 32
# Compile of cascade_low_pass_filter.sv was successful.
vsim -gui work.filter_tb
# vsim -gui work.filter_tb 
# Start time: 20:30:54 on Jan 10,2021
# Loading sv_std.std
# Loading work.opo_package
# Loading work.filter_tb_sv_unit
# Loading work.filter_tb
# Loading work.sine_gen_sv_unit
# Loading work.sine_gen
# Loading work.sine_lut_sv_unit
# Loading work.sine_lut
# Loading work.cascade_low_pass_filter_sv_unit
# Loading work.cascade_low_pass_filter
# Loading work.low_pass_filter_sv_unit
# Loading work.moving_average_2
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (32) for port 'phase_offset'. The port definition is at: D:/repos/red_pitaya_opo_locking/verilog_source/rtl/sine_gen.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /filter_tb/sine_gen_inst File: D:/repos/red_pitaya_opo_locking/verilog_source/test_benches/filter_tb.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'stage_enable'. The port definition is at: D:/repos/red_pitaya_opo_locking/verilog_source/rtl/cascade_low_pass_filter.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /filter_tb/genblk1[0]/genblk1/pass_thru_filter_inst File: D:/repos/red_pitaya_opo_locking/verilog_source/test_benches/filter_tb.sv Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sample_in_valid'. The port definition is at: D:/repos/red_pitaya_opo_locking/verilog_source/rtl/cascade_low_pass_filter.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /filter_tb/genblk1[0]/genblk1/pass_thru_filter_inst File: D:/repos/red_pitaya_opo_locking/verilog_source/test_benches/filter_tb.sv Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sample_in_valid'. The port definition is at: D:/repos/red_pitaya_opo_locking/verilog_source/rtl/cascade_low_pass_filter.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /filter_tb/genblk1[1]/genblk1/active_filter_inst File: D:/repos/red_pitaya_opo_locking/verilog_source/test_benches/filter_tb.sv Line: 49
# ** Fatal: (vsim-3365) Too many port connections. Expected 7, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /filter_tb/genblk1[1]/genblk1/active_filter_inst/genblk1[0]/genblk1/first_stage File: D:/repos/red_pitaya_opo_locking/verilog_source/rtl/cascade_low_pass_filter.sv Line: 37
# FATAL ERROR while loading design
# Error loading design
# End time: 20:30:55 on Jan 10,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 6
# Compile of filter_tb.sv was successful.
vsim -gui work.filter_tb
# vsim -gui work.filter_tb 
# Start time: 20:33:14 on Jan 10,2021
# Loading sv_std.std
# Loading work.opo_package
# Loading work.filter_tb_sv_unit
# Loading work.filter_tb
# Loading work.sine_gen_sv_unit
# Loading work.sine_gen
# Loading work.sine_lut_sv_unit
# Loading work.sine_lut
# Loading work.cascade_low_pass_filter_sv_unit
# Loading work.cascade_low_pass_filter
# Loading work.low_pass_filter_sv_unit
# Loading work.moving_average_2
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'stage_enable'. The port definition is at: D:/repos/red_pitaya_opo_locking/verilog_source/rtl/cascade_low_pass_filter.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /filter_tb/genblk1[0]/genblk1/pass_thru_filter_inst File: D:/repos/red_pitaya_opo_locking/verilog_source/test_benches/filter_tb.sv Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sample_in_valid'. The port definition is at: D:/repos/red_pitaya_opo_locking/verilog_source/rtl/cascade_low_pass_filter.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /filter_tb/genblk1[0]/genblk1/pass_thru_filter_inst File: D:/repos/red_pitaya_opo_locking/verilog_source/test_benches/filter_tb.sv Line: 33
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sample_in_valid'. The port definition is at: D:/repos/red_pitaya_opo_locking/verilog_source/rtl/cascade_low_pass_filter.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /filter_tb/genblk1[1]/genblk1/active_filter_inst File: D:/repos/red_pitaya_opo_locking/verilog_source/test_benches/filter_tb.sv Line: 49
# ** Fatal: (vsim-3365) Too many port connections. Expected 7, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /filter_tb/genblk1[1]/genblk1/active_filter_inst/genblk1[0]/genblk1/first_stage File: D:/repos/red_pitaya_opo_locking/verilog_source/rtl/cascade_low_pass_filter.sv Line: 37
# FATAL ERROR while loading design
# Error loading design
# End time: 20:33:15 on Jan 10,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 5
# Compile of filter_tb.sv was successful.
vsim -gui work.filter_tb
# vsim -gui work.filter_tb 
# Start time: 20:36:49 on Jan 10,2021
# Loading sv_std.std
# Loading work.opo_package
# Loading work.filter_tb_sv_unit
# Loading work.filter_tb
# Loading work.sine_gen_sv_unit
# Loading work.sine_gen
# Loading work.sine_lut_sv_unit
# Loading work.sine_lut
# Loading work.cascade_low_pass_filter_sv_unit
# Loading work.cascade_low_pass_filter
# Loading work.low_pass_filter_sv_unit
# Loading work.moving_average_2
# ** Fatal: (vsim-3365) Too many port connections. Expected 7, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /filter_tb/genblk1[1]/genblk1/active_filter_inst/genblk1[0]/genblk1/first_stage File: D:/repos/red_pitaya_opo_locking/verilog_source/rtl/cascade_low_pass_filter.sv Line: 37
# FATAL ERROR while loading design
# Error loading design
# End time: 20:36:50 on Jan 10,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of cascade_low_pass_filter.sv was successful.
vsim -gui work.filter_tb
# vsim -gui work.filter_tb 
# Start time: 20:38:54 on Jan 10,2021
# Loading sv_std.std
# Loading work.opo_package
# Loading work.filter_tb_sv_unit
# Loading work.filter_tb
# Loading work.sine_gen_sv_unit
# Loading work.sine_gen
# Loading work.sine_lut_sv_unit
# Loading work.sine_lut
# Loading work.cascade_low_pass_filter_sv_unit
# Loading work.cascade_low_pass_filter
# Loading work.low_pass_filter_sv_unit
# Loading work.moving_average_2
# ** Warning: Design size of 8209 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
add wave -position insertpoint /filter_tb/sine_out
run -all
# 
# 
# ========Starting Test========
# 
# 
# Testing period 00000000000000000000000000000002...
# 
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: Design size of 8209 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
# ========Starting Test========
# 
# 
# Break in Module filter_tb at D:/repos/red_pitaya_opo_locking/verilog_source/test_benches/filter_tb.sv line 104
# Compile of filter_tb.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.filter_tb_sv_unit
# Loading work.filter_tb
# ** Warning: (vsim-PLI-3003) [TOFD] - System task or function '$fprintf' is not defined.
#    Time: 0 ps  Iteration: 0  Instance: /filter_tb File: D:/repos/red_pitaya_opo_locking/verilog_source/test_benches/filter_tb.sv Line: 83
# ** Warning: Design size of 8209 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
# ========Starting Test========
# 
# 
# ** Error (suppressible): (vsim-12023) Cannot execute undefined system task/function '$fprintf'
#    Time: 0 ps  Iteration: 0  Process: /filter_tb/#INITIAL#69 File: D:/repos/red_pitaya_opo_locking/verilog_source/test_benches/filter_tb.sv Line: 83
# Testing period 00000000000000000000000000000002...
# 
# Compile of filter_tb.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.filter_tb_sv_unit
# Loading work.filter_tb
# ** Warning: Design size of 8209 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: Design size of 8209 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
# ========Starting Test========
# 
# 
# Testing period 00000000000000000000000000000002...
# 
# Compile of filter_tb.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.filter_tb_sv_unit
# Loading work.filter_tb
# ** Warning: Design size of 8209 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
# ========Starting Test========
# 
# 
# Testing period 00000000000000000000000000000002...
# 
# Compile of filter_tb.sv was successful.
# Compile of filter_tb.sv was successful.
run -all
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.filter_tb_sv_unit
# Loading work.filter_tb
# ** Warning: Design size of 8209 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
# ========Starting Test========
# 
# 
# Testing period 00000000000000000000000000000002...
# 
# Compile of filter_tb.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.filter_tb_sv_unit
# Loading work.filter_tb
# ** Warning: Design size of 8209 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
# ========Starting Test========
# 
# 
# Testing period 00000000000000000000000000000002...
# 
# Break in Module filter_tb at D:/repos/red_pitaya_opo_locking/verilog_source/test_benches/filter_tb.sv line 130
run -all
# Testing period 00000000000000000000000000000007...
# 
quit -sim
# End time: 19:08:51 on Jan 11,2021, Elapsed time: 22:29:57
# Errors: 0, Warnings: 2
# Compile of filter_tb_wrapper.sv was successful.
# Compile of filter_tb.sv failed with 7 errors.
# Compile of filter_tb.sv failed with 6 errors.
# Compile of filter_tb.sv failed with 4 errors.
# Compile of filter_tb.sv failed with 2 errors.
# Compile of filter_tb.sv failed with 2 errors.
# Compile of filter_tb.sv failed with 1 errors.
# Compile of filter_tb.sv was successful.
vsim -gui work.filter_tb
# vsim -gui work.filter_tb 
# Start time: 21:18:01 on Jan 11,2021
# Loading sv_std.std
# Loading work.filter_tb
# Loading work.opo_package
# Loading work.sine_gen_sv_unit
# Loading work.sine_gen
# Loading work.sine_lut_sv_unit
# Loading work.sine_lut
# Loading work.cascade_low_pass_filter_sv_unit
# Loading work.cascade_low_pass_filter
# Loading work.low_pass_filter_sv_unit
# Loading work.moving_average_2
quit -sim
# End time: 21:18:07 on Jan 11,2021, Elapsed time: 0:00:06
# Errors: 0, Warnings: 10
vsim -gui work.filter_tb_wrapper
# vsim -gui work.filter_tb_wrapper 
# Start time: 21:18:13 on Jan 11,2021
# Loading sv_std.std
# Loading work.filter_tb_wrapper
# Loading work.filter_tb
# Loading work.opo_package
# Loading work.sine_gen_sv_unit
# Loading work.sine_gen
# Loading work.sine_lut_sv_unit
# Loading work.sine_lut
# Loading work.cascade_low_pass_filter_sv_unit
# Loading work.cascade_low_pass_filter
# Loading work.low_pass_filter_sv_unit
# Loading work.moving_average_2
run -all
# Testing period                                       2...
# 
restart -f
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Testing period                                       2...
# 
run -all
# Testing period                                       7...
# 
