Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jul 14 13:18:31 2021


Command Line:  C:\lscc\iCEcube2.2020.12\LSE\bin\nt\synthesis.exe -f Led8Test_lse.prj 

Synthesis options:
The -a option is SBTiCE40.
The -t option is VQ100.
The -d option is iCE40HX1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX1K

### Package : VQ100

### Number of Logic Cells: 1280

### Number of RAM4k Blocks: 16

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = Led8Test_Implmnt/Led8Test.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/projects/FPGA/ksenia/Led8Test (searchpath added)
Verilog design file = Led8Test.v
Verilog design file = spi_slave.v
Verilog design file = uart_receiver.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting uart_receiver_mod as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file led8test.v. VERI-1482
Analyzing Verilog file spi_slave.v. VERI-1482
Analyzing Verilog file uart_receiver.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2020.12/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): uart_receiver_mod
INFO - synthesis: uart_receiver.v(1): compiling module uart_receiver_mod. VERI-1018
WARNING - synthesis: uart_receiver.v(38): expression size 32 truncated to fit in target size 11. VERI-1209
WARNING - synthesis: uart_receiver.v(41): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: uart_receiver.v(81): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: uart_receiver.v(82): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: uart_receiver.v(90): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: uart_receiver.v(96): expression size 32 truncated to fit in target size 3. VERI-1209
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2020.12/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = uart_receiver_mod.



Applying 1.000000 MHz constraint to all clocks

Writing scf file : Led8Test_Implmnt/Led8Test.scf

Results of NGD DRC are available in uart_receiver_mod_drc.log.

################### Begin Area Report (uart_receiver_mod)######################
Number of register bits => 32 of 1280 (2 % )
SB_CARRY => 15
SB_DFF => 25
SB_DFFE => 4
SB_DFFESR => 2
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 13
SB_LUT4 => 93
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk_c, loads : 32
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : rst_c, loads : 28
  Net : recv_state_1, loads : 17
  Net : recv_state_0, loads : 13
  Net : n728, loads : 11
  Net : recv_state_2, loads : 10
  Net : rx_c, loads : 9
  Net : recv_state_2_N_36_2, loads : 9
  Net : recv_state_2_N_33_2, loads : 8
  Net : n7, loads : 8
  Net : recv_state_2_N_33_1, loads : 7
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_c]                   |    1.000 MHz|   24.512 MHz|    26  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 40.574  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.438  secs
--------------------------------------------------------------
