Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jan 11 11:59:07 2025
| Host         : DESKTOP-PFRE25G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_VGA_CAMERA_timing_summary_routed.rpt -pb top_VGA_CAMERA_timing_summary_routed.pb -rpx top_VGA_CAMERA_timing_summary_routed.rpx -warn_on_violation
| Design       : top_VGA_CAMERA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (114)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (752)
5. checking no_input_delay (21)
6. checking no_output_delay (14)
7. checking multiple_clock (12618)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (114)
--------------------------
 There are 55 register/latch pins with no clock driven by root clock pin: ov7670_pclk1 (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: ov7670_pclk2 (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (752)
--------------------------------------------------
 There are 752 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (12618)
----------------------------------
 There are 12618 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.015        0.000                      0                25442        0.068        0.000                      0                25442        3.000        0.000                       0                 12630  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clk                         {0.000 5.000}      10.000          100.000         
  clk_50_clk_wiz_0          {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0        {0.000 5.000}      10.000          100.000         
  ov7670_xclk1_clk_wiz_0    {0.000 20.833}     41.667          24.000          
  ov7670_xclk2_clk_wiz_0    {0.000 20.833}     41.667          24.000          
  vga_clk_clk_wiz_0         {0.000 20.000}     40.000          25.000          
sys_clk_pin                 {0.000 5.000}      10.000          100.000         
  clk_50_clk_wiz_0_1        {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1      {0.000 5.000}      10.000          100.000         
  ov7670_xclk1_clk_wiz_0_1  {0.000 20.833}     41.667          24.000          
  ov7670_xclk2_clk_wiz_0_1  {0.000 20.833}     41.667          24.000          
  vga_clk_clk_wiz_0_1       {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_50_clk_wiz_0                4.015        0.000                      0                13380        0.204        0.000                      0                13380        9.500        0.000                       0                 12568  
  clkfbout_clk_wiz_0                                                                                                                                                          7.845        0.000                       0                     3  
  ov7670_xclk1_clk_wiz_0                                                                                                                                                     39.511        0.000                       0                     2  
  ov7670_xclk2_clk_wiz_0                                                                                                                                                     39.511        0.000                       0                     2  
  vga_clk_clk_wiz_0              25.131        0.000                      0                  542        0.174        0.000                      0                  542       19.500        0.000                       0                    54  
sys_clk_pin                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_50_clk_wiz_0_1              4.017        0.000                      0                13380        0.204        0.000                      0                13380        9.500        0.000                       0                 12568  
  clkfbout_clk_wiz_0_1                                                                                                                                                        7.845        0.000                       0                     3  
  ov7670_xclk1_clk_wiz_0_1                                                                                                                                                   39.511        0.000                       0                     2  
  ov7670_xclk2_clk_wiz_0_1                                                                                                                                                   39.511        0.000                       0                     2  
  vga_clk_clk_wiz_0_1            25.134        0.000                      0                  542        0.174        0.000                      0                  542       19.500        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_clk_wiz_0    clk_50_clk_wiz_0           4.146        0.000                      0                23044        0.445        0.000                      0                23044  
clk_50_clk_wiz_0_1   clk_50_clk_wiz_0           4.015        0.000                      0                13380        0.110        0.000                      0                13380  
vga_clk_clk_wiz_0_1  clk_50_clk_wiz_0           4.149        0.000                      0                23044        0.447        0.000                      0                23044  
vga_clk_clk_wiz_0_1  vga_clk_clk_wiz_0         25.131        0.000                      0                  542        0.068        0.000                      0                  542  
clk_50_clk_wiz_0     clk_50_clk_wiz_0_1         4.015        0.000                      0                13380        0.110        0.000                      0                13380  
vga_clk_clk_wiz_0    clk_50_clk_wiz_0_1         4.146        0.000                      0                23044        0.445        0.000                      0                23044  
vga_clk_clk_wiz_0_1  clk_50_clk_wiz_0_1         4.149        0.000                      0                23044        0.447        0.000                      0                23044  
vga_clk_clk_wiz_0    vga_clk_clk_wiz_0_1       25.131        0.000                      0                  542        0.068        0.000                      0                  542  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_clk_wiz_0
  To Clock:  clk_50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.015ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.547ns  (logic 0.766ns (4.927%)  route 14.781ns (95.073%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 18.433 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        13.314    13.123    U_DepthAlgorithm_Census/j[4]
    SLICE_X12Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.247 r  U_DepthAlgorithm_Census/window_L[1][1][5]_i_4/O
                         net (fo=1, routed)           1.467    14.714    U_DepthAlgorithm_Census/window_L[1][1][5]_i_4_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I5_O)        0.124    14.838 r  U_DepthAlgorithm_Census/window_L[1][1][5]_i_1/O
                         net (fo=1, routed)           0.000    14.838    U_DepthAlgorithm_Census/mem_L__0[5]
    SLICE_X32Y24         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.428    18.433    U_DepthAlgorithm_Census/clk_50
    SLICE_X32Y24         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][1][5]/C
                         clock pessimism              0.484    18.916    
                         clock uncertainty           -0.094    18.822    
    SLICE_X32Y24         FDRE (Setup_fdre_C_D)        0.031    18.853    U_DepthAlgorithm_Census/window_L_reg[1][1][5]
  -------------------------------------------------------------------
                         required time                         18.853    
                         arrival time                         -14.838    
  -------------------------------------------------------------------
                         slack                                  4.015    

Slack (MET) :             4.086ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.478ns  (logic 0.766ns (4.949%)  route 14.712ns (95.051%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        13.066    12.876    U_DepthAlgorithm_Census/j[4]
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.000 r  U_DepthAlgorithm_Census/window_L[1][2][3]_i_4/O
                         net (fo=1, routed)           1.645    14.645    U_DepthAlgorithm_Census/window_L[1][2][3]_i_4_n_0
    SLICE_X40Y25         LUT5 (Prop_lut5_I4_O)        0.124    14.769 r  U_DepthAlgorithm_Census/window_L[1][2][3]_i_1/O
                         net (fo=1, routed)           0.000    14.769    U_DepthAlgorithm_Census/window_L[1][2][3]_i_1_n_0
    SLICE_X40Y25         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.430    18.435    U_DepthAlgorithm_Census/clk_50
    SLICE_X40Y25         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][2][3]/C
                         clock pessimism              0.484    18.918    
                         clock uncertainty           -0.094    18.824    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.031    18.855    U_DepthAlgorithm_Census/window_L_reg[1][2][3]
  -------------------------------------------------------------------
                         required time                         18.855    
                         arrival time                         -14.769    
  -------------------------------------------------------------------
                         slack                                  4.086    

Slack (MET) :             4.193ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.370ns  (logic 0.766ns (4.984%)  route 14.604ns (95.016%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 18.433 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        12.979    12.789    U_DepthAlgorithm_Census/j[4]
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.124    12.913 r  U_DepthAlgorithm_Census/window_L[1][2][5]_i_4/O
                         net (fo=1, routed)           1.625    14.538    U_DepthAlgorithm_Census/window_L[1][2][5]_i_4_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I4_O)        0.124    14.662 r  U_DepthAlgorithm_Census/window_L[1][2][5]_i_1/O
                         net (fo=1, routed)           0.000    14.662    U_DepthAlgorithm_Census/window_L[1][2][5]_i_1_n_0
    SLICE_X32Y24         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.428    18.433    U_DepthAlgorithm_Census/clk_50
    SLICE_X32Y24         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][2][5]/C
                         clock pessimism              0.484    18.916    
                         clock uncertainty           -0.094    18.822    
    SLICE_X32Y24         FDRE (Setup_fdre_C_D)        0.032    18.854    U_DepthAlgorithm_Census/window_L_reg[1][2][5]
  -------------------------------------------------------------------
                         required time                         18.854    
                         arrival time                         -14.662    
  -------------------------------------------------------------------
                         slack                                  4.193    

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.333ns  (logic 0.766ns (4.996%)  route 14.567ns (95.004%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        13.047    12.857    U_DepthAlgorithm_Census/j[4]
    SLICE_X13Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.981 r  U_DepthAlgorithm_Census/window_L[1][1][3]_i_4/O
                         net (fo=1, routed)           1.519    14.500    U_DepthAlgorithm_Census/window_L[1][1][3]_i_4_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.624 r  U_DepthAlgorithm_Census/window_L[1][1][3]_i_1/O
                         net (fo=1, routed)           0.000    14.624    U_DepthAlgorithm_Census/mem_L__0[3]
    SLICE_X40Y25         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.430    18.435    U_DepthAlgorithm_Census/clk_50
    SLICE_X40Y25         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][1][3]/C
                         clock pessimism              0.484    18.918    
                         clock uncertainty           -0.094    18.824    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.031    18.855    U_DepthAlgorithm_Census/window_L_reg[1][1][3]
  -------------------------------------------------------------------
                         required time                         18.855    
                         arrival time                         -14.624    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.555ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.007ns  (logic 0.766ns (5.104%)  route 14.241ns (94.896%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        12.618    12.427    U_DepthAlgorithm_Census/j[4]
    SLICE_X13Y16         LUT6 (Prop_lut6_I4_O)        0.124    12.551 r  U_DepthAlgorithm_Census/window_L[1][0][5]_i_5/O
                         net (fo=1, routed)           1.624    14.175    U_DepthAlgorithm_Census/window_L[1][0][5]_i_5_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.299 r  U_DepthAlgorithm_Census/window_L[1][0][5]_i_1/O
                         net (fo=1, routed)           0.000    14.299    U_DepthAlgorithm_Census/window_L[1][0][5]_i_1_n_0
    SLICE_X40Y25         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.430    18.435    U_DepthAlgorithm_Census/clk_50
    SLICE_X40Y25         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][0][5]/C
                         clock pessimism              0.484    18.918    
                         clock uncertainty           -0.094    18.824    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.029    18.853    U_DepthAlgorithm_Census/window_L_reg[1][0][5]
  -------------------------------------------------------------------
                         required time                         18.853    
                         arrival time                         -14.299    
  -------------------------------------------------------------------
                         slack                                  4.555    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.958ns  (logic 0.766ns (5.121%)  route 14.192ns (94.879%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        12.940    12.749    U_DepthAlgorithm_Census/j[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    12.873 r  U_DepthAlgorithm_Census/window_L[1][0][4]_i_5/O
                         net (fo=1, routed)           1.252    14.125    U_DepthAlgorithm_Census/window_L[1][0][4]_i_5_n_0
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.124    14.249 r  U_DepthAlgorithm_Census/window_L[1][0][4]_i_1/O
                         net (fo=1, routed)           0.000    14.249    U_DepthAlgorithm_Census/window_L[1][0][4]_i_1_n_0
    SLICE_X37Y31         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.435    18.440    U_DepthAlgorithm_Census/clk_50
    SLICE_X37Y31         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][0][4]/C
                         clock pessimism              0.484    18.923    
                         clock uncertainty           -0.094    18.829    
    SLICE_X37Y31         FDRE (Setup_fdre_C_D)        0.029    18.858    U_DepthAlgorithm_Census/window_L_reg[1][0][4]
  -------------------------------------------------------------------
                         required time                         18.858    
                         arrival time                         -14.249    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.663ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.957ns  (logic 0.766ns (5.121%)  route 14.191ns (94.879%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        12.870    12.679    U_DepthAlgorithm_Census/j[4]
    SLICE_X14Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.803 r  U_DepthAlgorithm_Census/window_L[1][0][3]_i_5/O
                         net (fo=1, routed)           1.322    14.125    U_DepthAlgorithm_Census/window_L[1][0][3]_i_5_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.124    14.249 r  U_DepthAlgorithm_Census/window_L[1][0][3]_i_1/O
                         net (fo=1, routed)           0.000    14.249    U_DepthAlgorithm_Census/window_L[1][0][3]_i_1_n_0
    SLICE_X42Y29         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.436    18.441    U_DepthAlgorithm_Census/clk_50
    SLICE_X42Y29         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][0][3]/C
                         clock pessimism              0.484    18.924    
                         clock uncertainty           -0.094    18.830    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)        0.081    18.911    U_DepthAlgorithm_Census/window_L_reg[1][0][3]
  -------------------------------------------------------------------
                         required time                         18.911    
                         arrival time                         -14.249    
  -------------------------------------------------------------------
                         slack                                  4.663    

Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.730ns  (logic 0.766ns (5.200%)  route 13.964ns (94.800%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 18.439 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        12.737    12.547    U_DepthAlgorithm_Census/j[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    12.671 r  U_DepthAlgorithm_Census/window_L[1][1][4]_i_4/O
                         net (fo=1, routed)           1.227    13.897    U_DepthAlgorithm_Census/window_L[1][1][4]_i_4_n_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I5_O)        0.124    14.021 r  U_DepthAlgorithm_Census/window_L[1][1][4]_i_1/O
                         net (fo=1, routed)           0.000    14.021    U_DepthAlgorithm_Census/mem_L__0[4]
    SLICE_X30Y29         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.434    18.439    U_DepthAlgorithm_Census/clk_50
    SLICE_X30Y29         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][1][4]/C
                         clock pessimism              0.484    18.922    
                         clock uncertainty           -0.094    18.828    
    SLICE_X30Y29         FDRE (Setup_fdre_C_D)        0.077    18.905    U_DepthAlgorithm_Census/window_L_reg[1][1][4]
  -------------------------------------------------------------------
                         required time                         18.905    
                         arrival time                         -14.021    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.639ns  (logic 0.766ns (5.233%)  route 13.873ns (94.767%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        12.644    12.453    U_DepthAlgorithm_Census/j[4]
    SLICE_X12Y25         LUT6 (Prop_lut6_I4_O)        0.124    12.577 r  U_DepthAlgorithm_Census/window_L[1][2][4]_i_4/O
                         net (fo=1, routed)           1.229    13.807    U_DepthAlgorithm_Census/window_L[1][2][4]_i_4_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124    13.931 r  U_DepthAlgorithm_Census/window_L[1][2][4]_i_1/O
                         net (fo=1, routed)           0.000    13.931    U_DepthAlgorithm_Census/window_L[1][2][4]_i_1_n_0
    SLICE_X37Y31         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.435    18.440    U_DepthAlgorithm_Census/clk_50
    SLICE_X37Y31         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][2][4]/C
                         clock pessimism              0.484    18.923    
                         clock uncertainty           -0.094    18.829    
    SLICE_X37Y31         FDRE (Setup_fdre_C_D)        0.032    18.861    U_DepthAlgorithm_Census/window_L_reg[1][2][4]
  -------------------------------------------------------------------
                         required time                         18.861    
                         arrival time                         -13.931    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R0_reg[1][1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.373ns  (logic 1.493ns (10.388%)  route 12.880ns (89.612%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)         3.072     2.881    U_DepthAlgorithm_Census/j[4]
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     3.429 r  U_DepthAlgorithm_Census/window_R0_reg[0][1][11]_i_5/O[1]
                         net (fo=72, routed)          7.867    11.297    U_DepthAlgorithm_Census/window_R0_reg[0][1][11]_i_5_n_6
    SLICE_X6Y6           LUT6 (Prop_lut6_I2_O)        0.303    11.600 r  U_DepthAlgorithm_Census/window_R0[1][1][6]_i_5/O
                         net (fo=1, routed)           1.941    13.540    U_DepthAlgorithm_Census/window_R0[1][1][6]_i_5_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.664 r  U_DepthAlgorithm_Census/window_R0[1][1][6]_i_1/O
                         net (fo=1, routed)           0.000    13.664    U_DepthAlgorithm_Census/window_R0[1][1][6]_i_1_n_0
    SLICE_X51Y14         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[1][1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.447    18.452    U_DepthAlgorithm_Census/clk_50
    SLICE_X51Y14         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[1][1][6]/C
                         clock pessimism              0.484    18.935    
                         clock uncertainty           -0.094    18.841    
    SLICE_X51Y14         FDRE (Setup_fdre_C_D)        0.029    18.870    U_DepthAlgorithm_Census/window_R0_reg[1][1][6]
  -------------------------------------------------------------------
                         required time                         18.870    
                         arrival time                         -13.664    
  -------------------------------------------------------------------
                         slack                                  5.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/mem_L_reg[2][0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[2][1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.000%)  route 0.140ns (43.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.555    -0.626    U_DepthAlgorithm_Census/clk_50
    SLICE_X15Y70         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  U_DepthAlgorithm_Census/mem_L_reg[2][0][8]/Q
                         net (fo=3, routed)           0.140    -0.345    U_DepthAlgorithm_Census/mem_L_reg[2][0]_329[8]
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.045    -0.300 r  U_DepthAlgorithm_Census/window_L[2][1][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    U_DepthAlgorithm_Census/window_L[2][1][8]_i_1_n_0
    SLICE_X28Y70         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.820    -0.870    U_DepthAlgorithm_Census/clk_50
    SLICE_X28Y70         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][1][8]/C
                         clock pessimism              0.275    -0.595    
    SLICE_X28Y70         FDRE (Hold_fdre_C_D)         0.091    -0.504    U_DepthAlgorithm_Census/window_L_reg[2][1][8]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[112][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.339%)  route 0.192ns (57.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.633    -0.548    U_DepthAlgorithm_Census/clk_50
    SLICE_X28Y127        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  U_DepthAlgorithm_Census/depth_reg_reg[4]/Q
                         net (fo=160, routed)         0.192    -0.215    U_DepthAlgorithm_Census/depth_reg[4]
    SLICE_X20Y126        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[112][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.904    -0.785    U_DepthAlgorithm_Census/clk_50
    SLICE_X20Y126        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[112][4]/C
                         clock pessimism              0.270    -0.515    
    SLICE_X20Y126        FDCE (Hold_fdce_C_D)         0.070    -0.445    U_DepthAlgorithm_Census/temp_mem_reg[112][4]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/j_reg[1]_rep__30/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/j_reg[2]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.024%)  route 0.101ns (30.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.565    -0.616    U_DepthAlgorithm_Census/clk_50
    SLICE_X57Y59         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[1]_rep__30/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.128    -0.488 r  U_DepthAlgorithm_Census/j_reg[1]_rep__30/Q
                         net (fo=124, routed)         0.101    -0.387    U_DepthAlgorithm_Census/j_reg[1]_rep__30_n_0
    SLICE_X57Y59         LUT4 (Prop_lut4_I1_O)        0.098    -0.289 r  U_DepthAlgorithm_Census/j[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    -0.289    U_DepthAlgorithm_Census/j[2]_rep__1_i_1_n_0
    SLICE_X57Y59         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.833    -0.856    U_DepthAlgorithm_Census/clk_50
    SLICE_X57Y59         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[2]_rep__1/C
                         clock pessimism              0.240    -0.616    
    SLICE_X57Y59         FDCE (Hold_fdce_C_D)         0.092    -0.524    U_DepthAlgorithm_Census/j_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/j_reg[0]_rep__8/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/j_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.345%)  route 0.138ns (42.655%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.583    -0.598    U_DepthAlgorithm_Census/clk_50
    SLICE_X58Y70         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[0]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  U_DepthAlgorithm_Census/j_reg[0]_rep__8/Q
                         net (fo=127, routed)         0.080    -0.378    U_DepthAlgorithm_Census/j_reg[0]_rep__8_n_0
    SLICE_X59Y70         LUT5 (Prop_lut5_I2_O)        0.045    -0.333 r  U_DepthAlgorithm_Census/j[3]_i_1/O
                         net (fo=1, routed)           0.059    -0.274    U_DepthAlgorithm_Census/j[3]_i_1_n_0
    SLICE_X58Y70         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.850    -0.839    U_DepthAlgorithm_Census/clk_50
    SLICE_X58Y70         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[3]/C
                         clock pessimism              0.241    -0.598    
    SLICE_X58Y70         FDCE (Hold_fdce_C_D)         0.078    -0.520    U_DepthAlgorithm_Census/j_reg[3]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[123][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.977%)  route 0.221ns (61.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.631    -0.550    U_DepthAlgorithm_Census/clk_50
    SLICE_X28Y126        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.409 r  U_DepthAlgorithm_Census/depth_reg_reg[2]/Q
                         net (fo=160, routed)         0.221    -0.188    U_DepthAlgorithm_Census/depth_reg[2]
    SLICE_X22Y126        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[123][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.904    -0.785    U_DepthAlgorithm_Census/clk_50
    SLICE_X22Y126        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[123][2]/C
                         clock pessimism              0.270    -0.515    
    SLICE_X22Y126        FDCE (Hold_fdce_C_D)         0.070    -0.445    U_DepthAlgorithm_Census/temp_mem_reg[123][2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[115][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.058%)  route 0.220ns (60.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.633    -0.548    U_DepthAlgorithm_Census/clk_50
    SLICE_X28Y127        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.220    -0.187    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X23Y127        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[115][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.906    -0.783    U_DepthAlgorithm_Census/clk_50
    SLICE_X23Y127        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[115][5]/C
                         clock pessimism              0.270    -0.513    
    SLICE_X23Y127        FDCE (Hold_fdce_C_D)         0.066    -0.447    U_DepthAlgorithm_Census/temp_mem_reg[115][5]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/j_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/j_reg[6]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.667    -0.514    U_DepthAlgorithm_Census/clk_50
    SLICE_X2Y119         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDCE (Prop_fdce_C_Q)         0.164    -0.350 r  U_DepthAlgorithm_Census/j_reg[6]/Q
                         net (fo=184, routed)         0.186    -0.164    U_DepthAlgorithm_Census/j[6]
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.045    -0.119 r  U_DepthAlgorithm_Census/j[6]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.119    U_DepthAlgorithm_Census/j[6]_rep_i_1_n_0
    SLICE_X2Y119         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.940    -0.749    U_DepthAlgorithm_Census/clk_50
    SLICE_X2Y119         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[6]_rep/C
                         clock pessimism              0.235    -0.514    
    SLICE_X2Y119         FDCE (Hold_fdce_C_D)         0.121    -0.393    U_DepthAlgorithm_Census/j_reg[6]_rep
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/j_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/j_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.667    -0.514    U_DepthAlgorithm_Census/clk_50
    SLICE_X2Y119         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDCE (Prop_fdce_C_Q)         0.164    -0.350 r  U_DepthAlgorithm_Census/j_reg[6]/Q
                         net (fo=184, routed)         0.186    -0.164    U_DepthAlgorithm_Census/j[6]
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.045    -0.119 r  U_DepthAlgorithm_Census/j[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    U_DepthAlgorithm_Census/j[6]_i_1_n_0
    SLICE_X2Y119         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.940    -0.749    U_DepthAlgorithm_Census/clk_50
    SLICE_X2Y119         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[6]/C
                         clock pessimism              0.235    -0.514    
    SLICE_X2Y119         FDCE (Hold_fdce_C_D)         0.120    -0.394    U_DepthAlgorithm_Census/j_reg[6]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.638    -0.543    U_DepthAlgorithm_Census/clk_50
    SLICE_X40Y116        FDPE                                         r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.402 r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=4, routed)           0.185    -0.217    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X40Y116        LUT6 (Prop_lut6_I2_O)        0.045    -0.172 r  U_DepthAlgorithm_Census/FSM_onehot_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    U_DepthAlgorithm_Census/FSM_onehot_state_reg[1]_i_1_n_0
    SLICE_X40Y116        FDCE                                         r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.909    -0.780    U_DepthAlgorithm_Census/clk_50
    SLICE_X40Y116        FDCE                                         r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism              0.237    -0.543    
    SLICE_X40Y116        FDCE (Hold_fdce_C_D)         0.092    -0.451    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/mem_L_reg[1][0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.231ns (36.014%)  route 0.410ns (63.986%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.555    -0.626    U_DepthAlgorithm_Census/clk_50
    SLICE_X29Y30         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  U_DepthAlgorithm_Census/mem_L_reg[1][0][4]/Q
                         net (fo=3, routed)           0.172    -0.314    U_DepthAlgorithm_Census/mem_L_reg[1][0]_668[4]
    SLICE_X30Y31         LUT6 (Prop_lut6_I1_O)        0.045    -0.269 r  U_DepthAlgorithm_Census/window_L[1][2][4]_i_2/O
                         net (fo=1, routed)           0.239    -0.030    U_DepthAlgorithm_Census/window_L[1][2][4]_i_2_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.045     0.015 r  U_DepthAlgorithm_Census/window_L[1][2][4]_i_1/O
                         net (fo=1, routed)           0.000     0.015    U_DepthAlgorithm_Census/window_L[1][2][4]_i_1_n_0
    SLICE_X37Y31         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.823    -0.867    U_DepthAlgorithm_Census/clk_50
    SLICE_X37Y31         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][2][4]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.092    -0.271    U_DepthAlgorithm_Census/window_L_reg[1][2][4]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    U_clk_gene/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X40Y116    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X40Y116    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X40Y116    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y28     U_DepthAlgorithm_Census/mem_L_reg[1][137][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X42Y23     U_DepthAlgorithm_Census/mem_L_reg[1][137][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X42Y23     U_DepthAlgorithm_Census/mem_L_reg[1][137][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y33     U_DepthAlgorithm_Census/mem_L_reg[1][137][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X53Y42     U_DepthAlgorithm_Census/mem_L_reg[1][137][8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y80      U_DepthAlgorithm_Census/mem_L_reg[2][95][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y83     U_DepthAlgorithm_Census/mem_R_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y83     U_DepthAlgorithm_Census/mem_R_reg[0][0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y84     U_DepthAlgorithm_Census/mem_R_reg[0][10][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y12     U_DepthAlgorithm_Census/mem_R_reg[1][67][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y12     U_DepthAlgorithm_Census/mem_R_reg[1][67][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y12     U_DepthAlgorithm_Census/mem_R_reg[1][67][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y12     U_DepthAlgorithm_Census/mem_R_reg[1][67][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X64Y34     U_DepthAlgorithm_Census/mem_L_reg[1][23][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y84     U_DepthAlgorithm_Census/mem_R_reg[0][11][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28     U_DepthAlgorithm_Census/mem_L_reg[1][137][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y23     U_DepthAlgorithm_Census/mem_L_reg[1][137][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y23     U_DepthAlgorithm_Census/mem_L_reg[1][137][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y42     U_DepthAlgorithm_Census/mem_L_reg[1][137][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y42     U_DepthAlgorithm_Census/mem_L_reg[1][137][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y40     U_DepthAlgorithm_Census/mem_L_reg[1][138][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y53     U_DepthAlgorithm_Census/mem_L_reg[1][138][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y29     U_DepthAlgorithm_Census/mem_L_reg[1][138][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y29     U_DepthAlgorithm_Census/mem_L_reg[1][138][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y40     U_DepthAlgorithm_Census/mem_L_reg[1][138][7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    U_clk_gene/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk1_clk_wiz_0
  To Clock:  ov7670_xclk1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_gene/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk2_clk_wiz_0
  To Clock:  ov7670_xclk2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk2_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    U_clk_gene/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.131ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.097ns  (logic 5.938ns (42.122%)  route 8.159ns (57.878%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[2])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[2]
                         net (fo=2, routed)           1.142     8.641    U_vga_controller/U_Pixel_Counter/P[2]
    SLICE_X12Y85         LUT5 (Prop_lut5_I0_O)        0.153     8.794 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_18/O
                         net (fo=16, routed)          4.347    13.141    U_FrameBufferRight/ADDRBWRADDR[2]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.773    38.272    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.272    
                         arrival time                         -13.141    
  -------------------------------------------------------------------
                         slack                                 25.131    

Slack (MET) :             25.198ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.014ns  (logic 5.935ns (42.351%)  route 8.079ns (57.649%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[7])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[7]
                         net (fo=2, routed)           1.023     8.522    U_vga_controller/U_Pixel_Counter/P[7]
    SLICE_X12Y88         LUT4 (Prop_lut4_I0_O)        0.150     8.672 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_13/O
                         net (fo=16, routed)          4.386    13.058    U_FrameBufferRight/ADDRBWRADDR[7]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.790    38.255    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.255    
                         arrival time                         -13.058    
  -------------------------------------------------------------------
                         slack                                 25.198    

Slack (MET) :             25.237ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.991ns  (logic 5.934ns (42.414%)  route 8.057ns (57.586%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[14])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[14]
                         net (fo=2, routed)           1.152     8.651    U_vga_controller/U_Pixel_Counter/P[14]
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.149     8.800 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=16, routed)          4.234    13.035    U_FrameBufferRight/ADDRBWRADDR[14]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.774    38.271    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                         -13.035    
  -------------------------------------------------------------------
                         slack                                 25.237    

Slack (MET) :             25.257ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.974ns  (logic 5.931ns (42.443%)  route 8.043ns (57.557%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[6])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[6]
                         net (fo=2, routed)           1.168     8.667    U_vga_controller/U_Pixel_Counter/P[6]
    SLICE_X12Y88         LUT4 (Prop_lut4_I0_O)        0.146     8.813 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_14/O
                         net (fo=16, routed)          4.205    13.018    U_FrameBufferRight/ADDRBWRADDR[6]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.770    38.275    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                         -13.018    
  -------------------------------------------------------------------
                         slack                                 25.257    

Slack (MET) :             25.277ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.954ns  (logic 5.933ns (42.519%)  route 8.021ns (57.481%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[0]
                         net (fo=2, routed)           1.014     8.513    U_vga_controller/U_Pixel_Counter/P[0]
    SLICE_X12Y85         LUT5 (Prop_lut5_I0_O)        0.148     8.661 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20/O
                         net (fo=16, routed)          4.337    12.998    U_FrameBufferRight/ADDRBWRADDR[0]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.770    38.275    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                         -12.998    
  -------------------------------------------------------------------
                         slack                                 25.277    

Slack (MET) :             25.308ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.897ns  (logic 5.942ns (42.759%)  route 7.955ns (57.241%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[13])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[13]
                         net (fo=2, routed)           1.019     8.518    U_vga_controller/U_Pixel_Counter/P[13]
    SLICE_X12Y88         LUT4 (Prop_lut4_I0_O)        0.157     8.675 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_7/O
                         net (fo=16, routed)          4.265    12.941    U_FrameBufferRight/ADDRBWRADDR[13]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.797    38.248    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.248    
                         arrival time                         -12.941    
  -------------------------------------------------------------------
                         slack                                 25.308    

Slack (MET) :             25.334ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.894ns  (logic 5.937ns (42.732%)  route 7.957ns (57.269%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[10])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[10]
                         net (fo=2, routed)           1.143     8.642    U_vga_controller/U_Pixel_Counter/P[10]
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.152     8.794 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10/O
                         net (fo=16, routed)          4.144    12.938    U_FrameBufferRight/ADDRBWRADDR[10]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774    38.271    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                         -12.938    
  -------------------------------------------------------------------
                         slack                                 25.334    

Slack (MET) :             25.335ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.894ns  (logic 5.938ns (42.739%)  route 7.956ns (57.261%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[8])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[8]
                         net (fo=2, routed)           1.022     8.521    U_vga_controller/U_Pixel_Counter/P[8]
    SLICE_X12Y88         LUT4 (Prop_lut4_I0_O)        0.153     8.674 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_12/O
                         net (fo=16, routed)          4.264    12.938    U_FrameBufferRight/ADDRBWRADDR[8]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.773    38.272    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.272    
                         arrival time                         -12.938    
  -------------------------------------------------------------------
                         slack                                 25.335    

Slack (MET) :             25.345ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.889ns  (logic 5.935ns (42.733%)  route 7.954ns (57.267%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[3])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[3]
                         net (fo=2, routed)           0.821     8.320    U_vga_controller/U_Pixel_Counter/P[3]
    SLICE_X11Y85         LUT5 (Prop_lut5_I0_O)        0.150     8.470 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17/O
                         net (fo=16, routed)          4.462    12.933    U_FrameBufferRight/ADDRBWRADDR[3]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.768    38.277    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.277    
                         arrival time                         -12.933    
  -------------------------------------------------------------------
                         slack                                 25.345    

Slack (MET) :             25.373ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.839ns  (logic 5.935ns (42.888%)  route 7.904ns (57.112%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[1])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[1]
                         net (fo=2, routed)           0.870     8.369    U_vga_controller/U_Pixel_Counter/P[1]
    SLICE_X12Y85         LUT5 (Prop_lut5_I0_O)        0.150     8.519 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19/O
                         net (fo=16, routed)          4.364    12.883    U_FrameBufferRight/ADDRBWRADDR[1]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.790    38.255    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.255    
                         arrival time                         -12.883    
  -------------------------------------------------------------------
                         slack                                 25.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.563    -0.618    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.121    -0.356    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X14Y92         LUT5 (Prop_lut5_I2_O)        0.045    -0.311 r  U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1_n_0
    SLICE_X14Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832    -0.857    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X14Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism              0.252    -0.605    
    SLICE_X14Y92         FDCE (Hold_fdce_C_D)         0.120    -0.485    U_vga_controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.777%)  route 0.159ns (43.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.159    -0.296    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X10Y88         LUT1 (Prop_lut1_I0_O)        0.045    -0.251 r  U_vga_controller/U_Pixel_Counter/h_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    U_vga_controller/U_Pixel_Counter/h_counter_0[0]
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.831    -0.858    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X10Y88         FDCE (Hold_fdce_C_D)         0.121    -0.498    U_vga_controller/U_Pixel_Counter/h_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.189ns (46.444%)  route 0.218ns (53.556%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.563    -0.618    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X13Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=27, routed)          0.218    -0.259    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[2]
    SLICE_X14Y92         LUT4 (Prop_lut4_I2_O)        0.048    -0.211 r  U_vga_controller/U_Pixel_Counter/v_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    U_vga_controller/U_Pixel_Counter/v_counter[7]_i_1_n_0
    SLICE_X14Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832    -0.857    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X14Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X14Y92         FDCE (Hold_fdce_C_D)         0.131    -0.471    U_vga_controller/U_Pixel_Counter/v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.003%)  route 0.190ns (50.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.563    -0.618    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.190    -0.287    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X15Y92         LUT5 (Prop_lut5_I1_O)        0.042    -0.245 r  U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1_n_0
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832    -0.857    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X15Y92         FDCE (Hold_fdce_C_D)         0.107    -0.511    U_vga_controller/U_Pixel_Counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.046%)  route 0.218ns (53.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.563    -0.618    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X13Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=27, routed)          0.218    -0.259    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[2]
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.045    -0.214 r  U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1_n_0
    SLICE_X14Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832    -0.857    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X14Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X14Y92         FDCE (Hold_fdce_C_D)         0.121    -0.481    U_vga_controller/U_Pixel_Counter/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.184ns (48.878%)  route 0.192ns (51.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.563    -0.618    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.192    -0.285    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X15Y92         LUT4 (Prop_lut4_I2_O)        0.043    -0.242 r  U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832    -0.857    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X15Y92         FDCE (Hold_fdce_C_D)         0.107    -0.511    U_vga_controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.978%)  route 0.194ns (51.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.563    -0.618    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=12, routed)          0.194    -0.284    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0]
    SLICE_X13Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.239 r  U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1_n_0
    SLICE_X13Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832    -0.857    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X13Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X13Y92         FDCE (Hold_fdce_C_D)         0.092    -0.510    U_vga_controller/U_Pixel_Counter/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.096%)  route 0.170ns (44.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/Q
                         net (fo=10, routed)          0.170    -0.285    U_vga_controller/U_Pixel_Counter/h_counter[4]
    SLICE_X11Y88         LUT4 (Prop_lut4_I1_O)        0.045    -0.240 r  U_vga_controller/U_Pixel_Counter/h_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    U_vga_controller/U_Pixel_Counter/h_counter_0[6]
    SLICE_X11Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.831    -0.858    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X11Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X11Y88         FDCE (Hold_fdce_C_D)         0.092    -0.514    U_vga_controller/U_Pixel_Counter/h_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.207ns (50.772%)  route 0.201ns (49.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=11, routed)          0.201    -0.255    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X10Y88         LUT3 (Prop_lut3_I2_O)        0.043    -0.212 r  U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1_n_0
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.831    -0.858    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X10Y88         FDCE (Hold_fdce_C_D)         0.131    -0.488    U_vga_controller/U_Pixel_Counter/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.409%)  route 0.190ns (50.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.563    -0.618    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.477 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.190    -0.287    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.045    -0.242 r  U_vga_controller/U_Pixel_Counter/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    U_vga_controller/U_Pixel_Counter/v_counter[0]_i_1_n_0
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832    -0.857    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X15Y92         FDCE (Hold_fdce_C_D)         0.091    -0.527    U_vga_controller/U_Pixel_Counter/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y17     U_FrameBufferLeft/mem_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y15     U_FrameBufferLeft/mem_reg_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y26     U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y19     U_FrameBufferRight/mem_reg_0_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y15     U_FrameBufferLeft/mem_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y15     U_FrameBufferLeft/mem_reg_0_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y26     U_FrameBufferRight/mem_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y19     U_FrameBufferRight/mem_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y17     U_FrameBufferLeft/mem_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y14     U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y89     U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y89     U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y89     U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X15Y92     U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X15Y92     U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X15Y92     U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X15Y92     U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X14Y92     U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y92     U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X14Y92     U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y88     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y88     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y88     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y88     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y88     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y88     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y88     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y88     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y88     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y88     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50_clk_wiz_0_1
  To Clock:  clk_50_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.547ns  (logic 0.766ns (4.927%)  route 14.781ns (95.073%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 18.433 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        13.314    13.123    U_DepthAlgorithm_Census/j[4]
    SLICE_X12Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.247 r  U_DepthAlgorithm_Census/window_L[1][1][5]_i_4/O
                         net (fo=1, routed)           1.467    14.714    U_DepthAlgorithm_Census/window_L[1][1][5]_i_4_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I5_O)        0.124    14.838 r  U_DepthAlgorithm_Census/window_L[1][1][5]_i_1/O
                         net (fo=1, routed)           0.000    14.838    U_DepthAlgorithm_Census/mem_L__0[5]
    SLICE_X32Y24         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.428    18.433    U_DepthAlgorithm_Census/clk_50
    SLICE_X32Y24         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][1][5]/C
                         clock pessimism              0.484    18.916    
                         clock uncertainty           -0.092    18.824    
    SLICE_X32Y24         FDRE (Setup_fdre_C_D)        0.031    18.855    U_DepthAlgorithm_Census/window_L_reg[1][1][5]
  -------------------------------------------------------------------
                         required time                         18.855    
                         arrival time                         -14.838    
  -------------------------------------------------------------------
                         slack                                  4.017    

Slack (MET) :             4.088ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.478ns  (logic 0.766ns (4.949%)  route 14.712ns (95.051%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        13.066    12.876    U_DepthAlgorithm_Census/j[4]
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.000 r  U_DepthAlgorithm_Census/window_L[1][2][3]_i_4/O
                         net (fo=1, routed)           1.645    14.645    U_DepthAlgorithm_Census/window_L[1][2][3]_i_4_n_0
    SLICE_X40Y25         LUT5 (Prop_lut5_I4_O)        0.124    14.769 r  U_DepthAlgorithm_Census/window_L[1][2][3]_i_1/O
                         net (fo=1, routed)           0.000    14.769    U_DepthAlgorithm_Census/window_L[1][2][3]_i_1_n_0
    SLICE_X40Y25         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.430    18.435    U_DepthAlgorithm_Census/clk_50
    SLICE_X40Y25         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][2][3]/C
                         clock pessimism              0.484    18.918    
                         clock uncertainty           -0.092    18.826    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.031    18.857    U_DepthAlgorithm_Census/window_L_reg[1][2][3]
  -------------------------------------------------------------------
                         required time                         18.857    
                         arrival time                         -14.769    
  -------------------------------------------------------------------
                         slack                                  4.088    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.370ns  (logic 0.766ns (4.984%)  route 14.604ns (95.016%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 18.433 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        12.979    12.789    U_DepthAlgorithm_Census/j[4]
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.124    12.913 r  U_DepthAlgorithm_Census/window_L[1][2][5]_i_4/O
                         net (fo=1, routed)           1.625    14.538    U_DepthAlgorithm_Census/window_L[1][2][5]_i_4_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I4_O)        0.124    14.662 r  U_DepthAlgorithm_Census/window_L[1][2][5]_i_1/O
                         net (fo=1, routed)           0.000    14.662    U_DepthAlgorithm_Census/window_L[1][2][5]_i_1_n_0
    SLICE_X32Y24         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.428    18.433    U_DepthAlgorithm_Census/clk_50
    SLICE_X32Y24         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][2][5]/C
                         clock pessimism              0.484    18.916    
                         clock uncertainty           -0.092    18.824    
    SLICE_X32Y24         FDRE (Setup_fdre_C_D)        0.032    18.856    U_DepthAlgorithm_Census/window_L_reg[1][2][5]
  -------------------------------------------------------------------
                         required time                         18.856    
                         arrival time                         -14.662    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.333ns  (logic 0.766ns (4.996%)  route 14.567ns (95.004%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        13.047    12.857    U_DepthAlgorithm_Census/j[4]
    SLICE_X13Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.981 r  U_DepthAlgorithm_Census/window_L[1][1][3]_i_4/O
                         net (fo=1, routed)           1.519    14.500    U_DepthAlgorithm_Census/window_L[1][1][3]_i_4_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.624 r  U_DepthAlgorithm_Census/window_L[1][1][3]_i_1/O
                         net (fo=1, routed)           0.000    14.624    U_DepthAlgorithm_Census/mem_L__0[3]
    SLICE_X40Y25         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.430    18.435    U_DepthAlgorithm_Census/clk_50
    SLICE_X40Y25         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][1][3]/C
                         clock pessimism              0.484    18.918    
                         clock uncertainty           -0.092    18.826    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.031    18.857    U_DepthAlgorithm_Census/window_L_reg[1][1][3]
  -------------------------------------------------------------------
                         required time                         18.857    
                         arrival time                         -14.624    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.007ns  (logic 0.766ns (5.104%)  route 14.241ns (94.896%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        12.618    12.427    U_DepthAlgorithm_Census/j[4]
    SLICE_X13Y16         LUT6 (Prop_lut6_I4_O)        0.124    12.551 r  U_DepthAlgorithm_Census/window_L[1][0][5]_i_5/O
                         net (fo=1, routed)           1.624    14.175    U_DepthAlgorithm_Census/window_L[1][0][5]_i_5_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.299 r  U_DepthAlgorithm_Census/window_L[1][0][5]_i_1/O
                         net (fo=1, routed)           0.000    14.299    U_DepthAlgorithm_Census/window_L[1][0][5]_i_1_n_0
    SLICE_X40Y25         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.430    18.435    U_DepthAlgorithm_Census/clk_50
    SLICE_X40Y25         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][0][5]/C
                         clock pessimism              0.484    18.918    
                         clock uncertainty           -0.092    18.826    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.029    18.855    U_DepthAlgorithm_Census/window_L_reg[1][0][5]
  -------------------------------------------------------------------
                         required time                         18.855    
                         arrival time                         -14.299    
  -------------------------------------------------------------------
                         slack                                  4.557    

Slack (MET) :             4.611ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.958ns  (logic 0.766ns (5.121%)  route 14.192ns (94.879%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        12.940    12.749    U_DepthAlgorithm_Census/j[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    12.873 r  U_DepthAlgorithm_Census/window_L[1][0][4]_i_5/O
                         net (fo=1, routed)           1.252    14.125    U_DepthAlgorithm_Census/window_L[1][0][4]_i_5_n_0
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.124    14.249 r  U_DepthAlgorithm_Census/window_L[1][0][4]_i_1/O
                         net (fo=1, routed)           0.000    14.249    U_DepthAlgorithm_Census/window_L[1][0][4]_i_1_n_0
    SLICE_X37Y31         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.435    18.440    U_DepthAlgorithm_Census/clk_50
    SLICE_X37Y31         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][0][4]/C
                         clock pessimism              0.484    18.923    
                         clock uncertainty           -0.092    18.831    
    SLICE_X37Y31         FDRE (Setup_fdre_C_D)        0.029    18.860    U_DepthAlgorithm_Census/window_L_reg[1][0][4]
  -------------------------------------------------------------------
                         required time                         18.860    
                         arrival time                         -14.249    
  -------------------------------------------------------------------
                         slack                                  4.611    

Slack (MET) :             4.664ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.957ns  (logic 0.766ns (5.121%)  route 14.191ns (94.879%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        12.870    12.679    U_DepthAlgorithm_Census/j[4]
    SLICE_X14Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.803 r  U_DepthAlgorithm_Census/window_L[1][0][3]_i_5/O
                         net (fo=1, routed)           1.322    14.125    U_DepthAlgorithm_Census/window_L[1][0][3]_i_5_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.124    14.249 r  U_DepthAlgorithm_Census/window_L[1][0][3]_i_1/O
                         net (fo=1, routed)           0.000    14.249    U_DepthAlgorithm_Census/window_L[1][0][3]_i_1_n_0
    SLICE_X42Y29         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.436    18.441    U_DepthAlgorithm_Census/clk_50
    SLICE_X42Y29         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][0][3]/C
                         clock pessimism              0.484    18.924    
                         clock uncertainty           -0.092    18.832    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)        0.081    18.913    U_DepthAlgorithm_Census/window_L_reg[1][0][3]
  -------------------------------------------------------------------
                         required time                         18.913    
                         arrival time                         -14.249    
  -------------------------------------------------------------------
                         slack                                  4.664    

Slack (MET) :             4.886ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.730ns  (logic 0.766ns (5.200%)  route 13.964ns (94.800%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 18.439 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        12.737    12.547    U_DepthAlgorithm_Census/j[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    12.671 r  U_DepthAlgorithm_Census/window_L[1][1][4]_i_4/O
                         net (fo=1, routed)           1.227    13.897    U_DepthAlgorithm_Census/window_L[1][1][4]_i_4_n_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I5_O)        0.124    14.021 r  U_DepthAlgorithm_Census/window_L[1][1][4]_i_1/O
                         net (fo=1, routed)           0.000    14.021    U_DepthAlgorithm_Census/mem_L__0[4]
    SLICE_X30Y29         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.434    18.439    U_DepthAlgorithm_Census/clk_50
    SLICE_X30Y29         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][1][4]/C
                         clock pessimism              0.484    18.922    
                         clock uncertainty           -0.092    18.830    
    SLICE_X30Y29         FDRE (Setup_fdre_C_D)        0.077    18.907    U_DepthAlgorithm_Census/window_L_reg[1][1][4]
  -------------------------------------------------------------------
                         required time                         18.907    
                         arrival time                         -14.021    
  -------------------------------------------------------------------
                         slack                                  4.886    

Slack (MET) :             4.932ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.639ns  (logic 0.766ns (5.233%)  route 13.873ns (94.767%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        12.644    12.453    U_DepthAlgorithm_Census/j[4]
    SLICE_X12Y25         LUT6 (Prop_lut6_I4_O)        0.124    12.577 r  U_DepthAlgorithm_Census/window_L[1][2][4]_i_4/O
                         net (fo=1, routed)           1.229    13.807    U_DepthAlgorithm_Census/window_L[1][2][4]_i_4_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124    13.931 r  U_DepthAlgorithm_Census/window_L[1][2][4]_i_1/O
                         net (fo=1, routed)           0.000    13.931    U_DepthAlgorithm_Census/window_L[1][2][4]_i_1_n_0
    SLICE_X37Y31         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.435    18.440    U_DepthAlgorithm_Census/clk_50
    SLICE_X37Y31         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][2][4]/C
                         clock pessimism              0.484    18.923    
                         clock uncertainty           -0.092    18.831    
    SLICE_X37Y31         FDRE (Setup_fdre_C_D)        0.032    18.863    U_DepthAlgorithm_Census/window_L_reg[1][2][4]
  -------------------------------------------------------------------
                         required time                         18.863    
                         arrival time                         -13.931    
  -------------------------------------------------------------------
                         slack                                  4.932    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R0_reg[1][1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.373ns  (logic 1.493ns (10.388%)  route 12.880ns (89.612%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)         3.072     2.881    U_DepthAlgorithm_Census/j[4]
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     3.429 r  U_DepthAlgorithm_Census/window_R0_reg[0][1][11]_i_5/O[1]
                         net (fo=72, routed)          7.867    11.297    U_DepthAlgorithm_Census/window_R0_reg[0][1][11]_i_5_n_6
    SLICE_X6Y6           LUT6 (Prop_lut6_I2_O)        0.303    11.600 r  U_DepthAlgorithm_Census/window_R0[1][1][6]_i_5/O
                         net (fo=1, routed)           1.941    13.540    U_DepthAlgorithm_Census/window_R0[1][1][6]_i_5_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.664 r  U_DepthAlgorithm_Census/window_R0[1][1][6]_i_1/O
                         net (fo=1, routed)           0.000    13.664    U_DepthAlgorithm_Census/window_R0[1][1][6]_i_1_n_0
    SLICE_X51Y14         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[1][1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.447    18.452    U_DepthAlgorithm_Census/clk_50
    SLICE_X51Y14         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[1][1][6]/C
                         clock pessimism              0.484    18.935    
                         clock uncertainty           -0.092    18.843    
    SLICE_X51Y14         FDRE (Setup_fdre_C_D)        0.029    18.872    U_DepthAlgorithm_Census/window_R0_reg[1][1][6]
  -------------------------------------------------------------------
                         required time                         18.872    
                         arrival time                         -13.664    
  -------------------------------------------------------------------
                         slack                                  5.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/mem_L_reg[2][0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[2][1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.000%)  route 0.140ns (43.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.555    -0.626    U_DepthAlgorithm_Census/clk_50
    SLICE_X15Y70         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  U_DepthAlgorithm_Census/mem_L_reg[2][0][8]/Q
                         net (fo=3, routed)           0.140    -0.345    U_DepthAlgorithm_Census/mem_L_reg[2][0]_329[8]
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.045    -0.300 r  U_DepthAlgorithm_Census/window_L[2][1][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    U_DepthAlgorithm_Census/window_L[2][1][8]_i_1_n_0
    SLICE_X28Y70         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.820    -0.870    U_DepthAlgorithm_Census/clk_50
    SLICE_X28Y70         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][1][8]/C
                         clock pessimism              0.275    -0.595    
    SLICE_X28Y70         FDRE (Hold_fdre_C_D)         0.091    -0.504    U_DepthAlgorithm_Census/window_L_reg[2][1][8]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[112][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.339%)  route 0.192ns (57.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.633    -0.548    U_DepthAlgorithm_Census/clk_50
    SLICE_X28Y127        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  U_DepthAlgorithm_Census/depth_reg_reg[4]/Q
                         net (fo=160, routed)         0.192    -0.215    U_DepthAlgorithm_Census/depth_reg[4]
    SLICE_X20Y126        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[112][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.904    -0.785    U_DepthAlgorithm_Census/clk_50
    SLICE_X20Y126        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[112][4]/C
                         clock pessimism              0.270    -0.515    
    SLICE_X20Y126        FDCE (Hold_fdce_C_D)         0.070    -0.445    U_DepthAlgorithm_Census/temp_mem_reg[112][4]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/j_reg[1]_rep__30/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/j_reg[2]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.024%)  route 0.101ns (30.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.565    -0.616    U_DepthAlgorithm_Census/clk_50
    SLICE_X57Y59         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[1]_rep__30/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.128    -0.488 r  U_DepthAlgorithm_Census/j_reg[1]_rep__30/Q
                         net (fo=124, routed)         0.101    -0.387    U_DepthAlgorithm_Census/j_reg[1]_rep__30_n_0
    SLICE_X57Y59         LUT4 (Prop_lut4_I1_O)        0.098    -0.289 r  U_DepthAlgorithm_Census/j[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    -0.289    U_DepthAlgorithm_Census/j[2]_rep__1_i_1_n_0
    SLICE_X57Y59         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.833    -0.856    U_DepthAlgorithm_Census/clk_50
    SLICE_X57Y59         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[2]_rep__1/C
                         clock pessimism              0.240    -0.616    
    SLICE_X57Y59         FDCE (Hold_fdce_C_D)         0.092    -0.524    U_DepthAlgorithm_Census/j_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/j_reg[0]_rep__8/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/j_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.345%)  route 0.138ns (42.655%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.583    -0.598    U_DepthAlgorithm_Census/clk_50
    SLICE_X58Y70         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[0]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  U_DepthAlgorithm_Census/j_reg[0]_rep__8/Q
                         net (fo=127, routed)         0.080    -0.378    U_DepthAlgorithm_Census/j_reg[0]_rep__8_n_0
    SLICE_X59Y70         LUT5 (Prop_lut5_I2_O)        0.045    -0.333 r  U_DepthAlgorithm_Census/j[3]_i_1/O
                         net (fo=1, routed)           0.059    -0.274    U_DepthAlgorithm_Census/j[3]_i_1_n_0
    SLICE_X58Y70         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.850    -0.839    U_DepthAlgorithm_Census/clk_50
    SLICE_X58Y70         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[3]/C
                         clock pessimism              0.241    -0.598    
    SLICE_X58Y70         FDCE (Hold_fdce_C_D)         0.078    -0.520    U_DepthAlgorithm_Census/j_reg[3]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[123][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.977%)  route 0.221ns (61.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.631    -0.550    U_DepthAlgorithm_Census/clk_50
    SLICE_X28Y126        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.409 r  U_DepthAlgorithm_Census/depth_reg_reg[2]/Q
                         net (fo=160, routed)         0.221    -0.188    U_DepthAlgorithm_Census/depth_reg[2]
    SLICE_X22Y126        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[123][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.904    -0.785    U_DepthAlgorithm_Census/clk_50
    SLICE_X22Y126        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[123][2]/C
                         clock pessimism              0.270    -0.515    
    SLICE_X22Y126        FDCE (Hold_fdce_C_D)         0.070    -0.445    U_DepthAlgorithm_Census/temp_mem_reg[123][2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[115][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.058%)  route 0.220ns (60.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.633    -0.548    U_DepthAlgorithm_Census/clk_50
    SLICE_X28Y127        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.220    -0.187    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X23Y127        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[115][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.906    -0.783    U_DepthAlgorithm_Census/clk_50
    SLICE_X23Y127        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[115][5]/C
                         clock pessimism              0.270    -0.513    
    SLICE_X23Y127        FDCE (Hold_fdce_C_D)         0.066    -0.447    U_DepthAlgorithm_Census/temp_mem_reg[115][5]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/j_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/j_reg[6]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.667    -0.514    U_DepthAlgorithm_Census/clk_50
    SLICE_X2Y119         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDCE (Prop_fdce_C_Q)         0.164    -0.350 r  U_DepthAlgorithm_Census/j_reg[6]/Q
                         net (fo=184, routed)         0.186    -0.164    U_DepthAlgorithm_Census/j[6]
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.045    -0.119 r  U_DepthAlgorithm_Census/j[6]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.119    U_DepthAlgorithm_Census/j[6]_rep_i_1_n_0
    SLICE_X2Y119         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.940    -0.749    U_DepthAlgorithm_Census/clk_50
    SLICE_X2Y119         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[6]_rep/C
                         clock pessimism              0.235    -0.514    
    SLICE_X2Y119         FDCE (Hold_fdce_C_D)         0.121    -0.393    U_DepthAlgorithm_Census/j_reg[6]_rep
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/j_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/j_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.667    -0.514    U_DepthAlgorithm_Census/clk_50
    SLICE_X2Y119         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDCE (Prop_fdce_C_Q)         0.164    -0.350 r  U_DepthAlgorithm_Census/j_reg[6]/Q
                         net (fo=184, routed)         0.186    -0.164    U_DepthAlgorithm_Census/j[6]
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.045    -0.119 r  U_DepthAlgorithm_Census/j[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    U_DepthAlgorithm_Census/j[6]_i_1_n_0
    SLICE_X2Y119         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.940    -0.749    U_DepthAlgorithm_Census/clk_50
    SLICE_X2Y119         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[6]/C
                         clock pessimism              0.235    -0.514    
    SLICE_X2Y119         FDCE (Hold_fdce_C_D)         0.120    -0.394    U_DepthAlgorithm_Census/j_reg[6]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.638    -0.543    U_DepthAlgorithm_Census/clk_50
    SLICE_X40Y116        FDPE                                         r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.402 r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=4, routed)           0.185    -0.217    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X40Y116        LUT6 (Prop_lut6_I2_O)        0.045    -0.172 r  U_DepthAlgorithm_Census/FSM_onehot_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    U_DepthAlgorithm_Census/FSM_onehot_state_reg[1]_i_1_n_0
    SLICE_X40Y116        FDCE                                         r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.909    -0.780    U_DepthAlgorithm_Census/clk_50
    SLICE_X40Y116        FDCE                                         r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism              0.237    -0.543    
    SLICE_X40Y116        FDCE (Hold_fdce_C_D)         0.092    -0.451    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/mem_L_reg[1][0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.231ns (36.014%)  route 0.410ns (63.986%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.555    -0.626    U_DepthAlgorithm_Census/clk_50
    SLICE_X29Y30         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  U_DepthAlgorithm_Census/mem_L_reg[1][0][4]/Q
                         net (fo=3, routed)           0.172    -0.314    U_DepthAlgorithm_Census/mem_L_reg[1][0]_668[4]
    SLICE_X30Y31         LUT6 (Prop_lut6_I1_O)        0.045    -0.269 r  U_DepthAlgorithm_Census/window_L[1][2][4]_i_2/O
                         net (fo=1, routed)           0.239    -0.030    U_DepthAlgorithm_Census/window_L[1][2][4]_i_2_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.045     0.015 r  U_DepthAlgorithm_Census/window_L[1][2][4]_i_1/O
                         net (fo=1, routed)           0.000     0.015    U_DepthAlgorithm_Census/window_L[1][2][4]_i_1_n_0
    SLICE_X37Y31         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.823    -0.867    U_DepthAlgorithm_Census/clk_50
    SLICE_X37Y31         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][2][4]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.092    -0.271    U_DepthAlgorithm_Census/window_L_reg[1][2][4]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    U_clk_gene/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X40Y116    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X40Y116    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X40Y116    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y28     U_DepthAlgorithm_Census/mem_L_reg[1][137][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X42Y23     U_DepthAlgorithm_Census/mem_L_reg[1][137][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X42Y23     U_DepthAlgorithm_Census/mem_L_reg[1][137][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y33     U_DepthAlgorithm_Census/mem_L_reg[1][137][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X53Y42     U_DepthAlgorithm_Census/mem_L_reg[1][137][8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y80      U_DepthAlgorithm_Census/mem_L_reg[2][95][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y83     U_DepthAlgorithm_Census/mem_R_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y83     U_DepthAlgorithm_Census/mem_R_reg[0][0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y84     U_DepthAlgorithm_Census/mem_R_reg[0][10][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y12     U_DepthAlgorithm_Census/mem_R_reg[1][67][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y12     U_DepthAlgorithm_Census/mem_R_reg[1][67][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y12     U_DepthAlgorithm_Census/mem_R_reg[1][67][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y12     U_DepthAlgorithm_Census/mem_R_reg[1][67][9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X64Y34     U_DepthAlgorithm_Census/mem_L_reg[1][23][8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y84     U_DepthAlgorithm_Census/mem_R_reg[0][11][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y28     U_DepthAlgorithm_Census/mem_L_reg[1][137][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y23     U_DepthAlgorithm_Census/mem_L_reg[1][137][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X42Y23     U_DepthAlgorithm_Census/mem_L_reg[1][137][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y42     U_DepthAlgorithm_Census/mem_L_reg[1][137][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y42     U_DepthAlgorithm_Census/mem_L_reg[1][137][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y40     U_DepthAlgorithm_Census/mem_L_reg[1][138][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y53     U_DepthAlgorithm_Census/mem_L_reg[1][138][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y29     U_DepthAlgorithm_Census/mem_L_reg[1][138][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y29     U_DepthAlgorithm_Census/mem_L_reg[1][138][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y40     U_DepthAlgorithm_Census/mem_L_reg[1][138][7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    U_clk_gene/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk1_clk_wiz_0_1
  To Clock:  ov7670_xclk1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_gene/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk2_clk_wiz_0_1
  To Clock:  ov7670_xclk2_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk2_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    U_clk_gene/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0_1
  To Clock:  vga_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       25.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.134ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.097ns  (logic 5.938ns (42.122%)  route 8.159ns (57.878%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[2])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[2]
                         net (fo=2, routed)           1.142     8.641    U_vga_controller/U_Pixel_Counter/P[2]
    SLICE_X12Y85         LUT5 (Prop_lut5_I0_O)        0.153     8.794 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_18/O
                         net (fo=16, routed)          4.347    13.141    U_FrameBufferRight/ADDRBWRADDR[2]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.104    39.048    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.773    38.275    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                         -13.141    
  -------------------------------------------------------------------
                         slack                                 25.134    

Slack (MET) :             25.200ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.014ns  (logic 5.935ns (42.351%)  route 8.079ns (57.649%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[7])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[7]
                         net (fo=2, routed)           1.023     8.522    U_vga_controller/U_Pixel_Counter/P[7]
    SLICE_X12Y88         LUT4 (Prop_lut4_I0_O)        0.150     8.672 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_13/O
                         net (fo=16, routed)          4.386    13.058    U_FrameBufferRight/ADDRBWRADDR[7]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.104    39.048    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.790    38.258    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.258    
                         arrival time                         -13.058    
  -------------------------------------------------------------------
                         slack                                 25.200    

Slack (MET) :             25.239ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.991ns  (logic 5.934ns (42.414%)  route 8.057ns (57.586%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[14])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[14]
                         net (fo=2, routed)           1.152     8.651    U_vga_controller/U_Pixel_Counter/P[14]
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.149     8.800 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=16, routed)          4.234    13.035    U_FrameBufferRight/ADDRBWRADDR[14]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.104    39.048    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.774    38.274    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.274    
                         arrival time                         -13.035    
  -------------------------------------------------------------------
                         slack                                 25.239    

Slack (MET) :             25.260ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.974ns  (logic 5.931ns (42.443%)  route 8.043ns (57.557%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[6])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[6]
                         net (fo=2, routed)           1.168     8.667    U_vga_controller/U_Pixel_Counter/P[6]
    SLICE_X12Y88         LUT4 (Prop_lut4_I0_O)        0.146     8.813 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_14/O
                         net (fo=16, routed)          4.205    13.018    U_FrameBufferRight/ADDRBWRADDR[6]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.104    39.048    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.770    38.278    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.278    
                         arrival time                         -13.018    
  -------------------------------------------------------------------
                         slack                                 25.260    

Slack (MET) :             25.280ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.954ns  (logic 5.933ns (42.519%)  route 8.021ns (57.481%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[0]
                         net (fo=2, routed)           1.014     8.513    U_vga_controller/U_Pixel_Counter/P[0]
    SLICE_X12Y85         LUT5 (Prop_lut5_I0_O)        0.148     8.661 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20/O
                         net (fo=16, routed)          4.337    12.998    U_FrameBufferRight/ADDRBWRADDR[0]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.104    39.048    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.770    38.278    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.278    
                         arrival time                         -12.998    
  -------------------------------------------------------------------
                         slack                                 25.280    

Slack (MET) :             25.310ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.897ns  (logic 5.942ns (42.759%)  route 7.955ns (57.241%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[13])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[13]
                         net (fo=2, routed)           1.019     8.518    U_vga_controller/U_Pixel_Counter/P[13]
    SLICE_X12Y88         LUT4 (Prop_lut4_I0_O)        0.157     8.675 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_7/O
                         net (fo=16, routed)          4.265    12.941    U_FrameBufferRight/ADDRBWRADDR[13]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.104    39.048    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.797    38.251    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.251    
                         arrival time                         -12.941    
  -------------------------------------------------------------------
                         slack                                 25.310    

Slack (MET) :             25.336ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.894ns  (logic 5.937ns (42.732%)  route 7.957ns (57.269%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[10])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[10]
                         net (fo=2, routed)           1.143     8.642    U_vga_controller/U_Pixel_Counter/P[10]
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.152     8.794 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10/O
                         net (fo=16, routed)          4.144    12.938    U_FrameBufferRight/ADDRBWRADDR[10]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.104    39.048    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774    38.274    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.274    
                         arrival time                         -12.938    
  -------------------------------------------------------------------
                         slack                                 25.336    

Slack (MET) :             25.337ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.894ns  (logic 5.938ns (42.739%)  route 7.956ns (57.261%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[8])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[8]
                         net (fo=2, routed)           1.022     8.521    U_vga_controller/U_Pixel_Counter/P[8]
    SLICE_X12Y88         LUT4 (Prop_lut4_I0_O)        0.153     8.674 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_12/O
                         net (fo=16, routed)          4.264    12.938    U_FrameBufferRight/ADDRBWRADDR[8]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.104    39.048    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.773    38.275    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                         -12.938    
  -------------------------------------------------------------------
                         slack                                 25.337    

Slack (MET) :             25.347ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.889ns  (logic 5.935ns (42.733%)  route 7.954ns (57.267%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[3])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[3]
                         net (fo=2, routed)           0.821     8.320    U_vga_controller/U_Pixel_Counter/P[3]
    SLICE_X11Y85         LUT5 (Prop_lut5_I0_O)        0.150     8.470 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17/O
                         net (fo=16, routed)          4.462    12.933    U_FrameBufferRight/ADDRBWRADDR[3]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.104    39.048    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.768    38.280    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.280    
                         arrival time                         -12.933    
  -------------------------------------------------------------------
                         slack                                 25.347    

Slack (MET) :             25.375ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.839ns  (logic 5.935ns (42.888%)  route 7.904ns (57.112%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[1])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[1]
                         net (fo=2, routed)           0.870     8.369    U_vga_controller/U_Pixel_Counter/P[1]
    SLICE_X12Y85         LUT5 (Prop_lut5_I0_O)        0.150     8.519 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19/O
                         net (fo=16, routed)          4.364    12.883    U_FrameBufferRight/ADDRBWRADDR[1]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.104    39.048    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.790    38.258    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.258    
                         arrival time                         -12.883    
  -------------------------------------------------------------------
                         slack                                 25.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.563    -0.618    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.121    -0.356    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X14Y92         LUT5 (Prop_lut5_I2_O)        0.045    -0.311 r  U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1_n_0
    SLICE_X14Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832    -0.857    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X14Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism              0.252    -0.605    
    SLICE_X14Y92         FDCE (Hold_fdce_C_D)         0.120    -0.485    U_vga_controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.777%)  route 0.159ns (43.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.159    -0.296    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X10Y88         LUT1 (Prop_lut1_I0_O)        0.045    -0.251 r  U_vga_controller/U_Pixel_Counter/h_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    U_vga_controller/U_Pixel_Counter/h_counter_0[0]
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.831    -0.858    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X10Y88         FDCE (Hold_fdce_C_D)         0.121    -0.498    U_vga_controller/U_Pixel_Counter/h_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.189ns (46.444%)  route 0.218ns (53.556%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.563    -0.618    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X13Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=27, routed)          0.218    -0.259    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[2]
    SLICE_X14Y92         LUT4 (Prop_lut4_I2_O)        0.048    -0.211 r  U_vga_controller/U_Pixel_Counter/v_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    U_vga_controller/U_Pixel_Counter/v_counter[7]_i_1_n_0
    SLICE_X14Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832    -0.857    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X14Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X14Y92         FDCE (Hold_fdce_C_D)         0.131    -0.471    U_vga_controller/U_Pixel_Counter/v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.003%)  route 0.190ns (50.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.563    -0.618    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.190    -0.287    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X15Y92         LUT5 (Prop_lut5_I1_O)        0.042    -0.245 r  U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1_n_0
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832    -0.857    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X15Y92         FDCE (Hold_fdce_C_D)         0.107    -0.511    U_vga_controller/U_Pixel_Counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.046%)  route 0.218ns (53.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.563    -0.618    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X13Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=27, routed)          0.218    -0.259    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[2]
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.045    -0.214 r  U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1_n_0
    SLICE_X14Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832    -0.857    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X14Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X14Y92         FDCE (Hold_fdce_C_D)         0.121    -0.481    U_vga_controller/U_Pixel_Counter/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.184ns (48.878%)  route 0.192ns (51.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.563    -0.618    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.192    -0.285    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X15Y92         LUT4 (Prop_lut4_I2_O)        0.043    -0.242 r  U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832    -0.857    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X15Y92         FDCE (Hold_fdce_C_D)         0.107    -0.511    U_vga_controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.978%)  route 0.194ns (51.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.563    -0.618    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=12, routed)          0.194    -0.284    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0]
    SLICE_X13Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.239 r  U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1_n_0
    SLICE_X13Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832    -0.857    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X13Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X13Y92         FDCE (Hold_fdce_C_D)         0.092    -0.510    U_vga_controller/U_Pixel_Counter/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.096%)  route 0.170ns (44.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/Q
                         net (fo=10, routed)          0.170    -0.285    U_vga_controller/U_Pixel_Counter/h_counter[4]
    SLICE_X11Y88         LUT4 (Prop_lut4_I1_O)        0.045    -0.240 r  U_vga_controller/U_Pixel_Counter/h_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    U_vga_controller/U_Pixel_Counter/h_counter_0[6]
    SLICE_X11Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.831    -0.858    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X11Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X11Y88         FDCE (Hold_fdce_C_D)         0.092    -0.514    U_vga_controller/U_Pixel_Counter/h_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.207ns (50.772%)  route 0.201ns (49.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=11, routed)          0.201    -0.255    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X10Y88         LUT3 (Prop_lut3_I2_O)        0.043    -0.212 r  U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1_n_0
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.831    -0.858    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X10Y88         FDCE (Hold_fdce_C_D)         0.131    -0.488    U_vga_controller/U_Pixel_Counter/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.409%)  route 0.190ns (50.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.563    -0.618    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.477 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.190    -0.287    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.045    -0.242 r  U_vga_controller/U_Pixel_Counter/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    U_vga_controller/U_Pixel_Counter/v_counter[0]_i_1_n_0
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832    -0.857    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X15Y92         FDCE (Hold_fdce_C_D)         0.091    -0.527    U_vga_controller/U_Pixel_Counter/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y17     U_FrameBufferLeft/mem_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y15     U_FrameBufferLeft/mem_reg_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y26     U_FrameBufferRight/mem_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y19     U_FrameBufferRight/mem_reg_0_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y15     U_FrameBufferLeft/mem_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y15     U_FrameBufferLeft/mem_reg_0_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y26     U_FrameBufferRight/mem_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y19     U_FrameBufferRight/mem_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y17     U_FrameBufferLeft/mem_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y14     U_FrameBufferLeft/mem_reg_0_7/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y89     U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y89     U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y89     U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X15Y92     U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X15Y92     U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X15Y92     U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X15Y92     U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X14Y92     U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y92     U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X14Y92     U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y88     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y88     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y88     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y88     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y88     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y88     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y88     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y88     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y88     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y88     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  clk_50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][8][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.046ns  (logic 5.248ns (34.880%)  route 9.798ns (65.120%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.284    14.310    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X58Y34         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][8][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.512    18.517    U_DepthAlgorithm_Census/clk_50
    SLICE_X58Y34         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][8][9]/C
                         clock pessimism              0.398    18.915    
                         clock uncertainty           -0.226    18.689    
    SLICE_X58Y34         FDRE (Setup_fdre_C_D)       -0.233    18.456    U_DepthAlgorithm_Census/mem_L_reg[1][8][9]
  -------------------------------------------------------------------
                         required time                         18.456    
                         arrival time                         -14.310    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][87][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.019ns  (logic 5.248ns (34.943%)  route 9.771ns (65.057%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.256    14.283    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X65Y50         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][87][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.510    18.514    U_DepthAlgorithm_Census/clk_50
    SLICE_X65Y50         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][87][9]/C
                         clock pessimism              0.398    18.912    
                         clock uncertainty           -0.226    18.686    
    SLICE_X65Y50         FDRE (Setup_fdre_C_D)       -0.236    18.450    U_DepthAlgorithm_Census/mem_L_reg[1][87][9]
  -------------------------------------------------------------------
                         required time                         18.450    
                         arrival time                         -14.283    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][80][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.009ns  (logic 5.248ns (34.965%)  route 9.761ns (65.035%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.247    14.273    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X65Y51         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][80][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.510    18.514    U_DepthAlgorithm_Census/clk_50
    SLICE_X65Y51         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][80][9]/C
                         clock pessimism              0.398    18.912    
                         clock uncertainty           -0.226    18.686    
    SLICE_X65Y51         FDRE (Setup_fdre_C_D)       -0.236    18.450    U_DepthAlgorithm_Census/mem_L_reg[1][80][9]
  -------------------------------------------------------------------
                         required time                         18.450    
                         arrival time                         -14.273    
  -------------------------------------------------------------------
                         slack                                  4.177    

Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][95][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.019ns  (logic 5.248ns (34.943%)  route 9.771ns (65.057%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.256    14.283    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X64Y50         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][95][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.510    18.514    U_DepthAlgorithm_Census/clk_50
    SLICE_X64Y50         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][95][9]/C
                         clock pessimism              0.398    18.912    
                         clock uncertainty           -0.226    18.686    
    SLICE_X64Y50         FDRE (Setup_fdre_C_D)       -0.203    18.483    U_DepthAlgorithm_Census/mem_L_reg[1][95][9]
  -------------------------------------------------------------------
                         required time                         18.483    
                         arrival time                         -14.283    
  -------------------------------------------------------------------
                         slack                                  4.201    

Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][70][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.987ns  (logic 5.248ns (35.017%)  route 9.739ns (64.983%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.225    14.251    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X61Y48         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][70][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.519    18.524    U_DepthAlgorithm_Census/clk_50
    SLICE_X61Y48         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][70][9]/C
                         clock pessimism              0.398    18.922    
                         clock uncertainty           -0.226    18.696    
    SLICE_X61Y48         FDRE (Setup_fdre_C_D)       -0.236    18.460    U_DepthAlgorithm_Census/mem_L_reg[1][70][9]
  -------------------------------------------------------------------
                         required time                         18.460    
                         arrival time                         -14.251    
  -------------------------------------------------------------------
                         slack                                  4.209    

Slack (MET) :             4.215ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][69][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.971ns  (logic 5.248ns (35.054%)  route 9.723ns (64.946%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.209    14.235    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X62Y50         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][69][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.510    18.514    U_DepthAlgorithm_Census/clk_50
    SLICE_X62Y50         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][69][9]/C
                         clock pessimism              0.398    18.912    
                         clock uncertainty           -0.226    18.686    
    SLICE_X62Y50         FDRE (Setup_fdre_C_D)       -0.236    18.450    U_DepthAlgorithm_Census/mem_L_reg[1][69][9]
  -------------------------------------------------------------------
                         required time                         18.450    
                         arrival time                         -14.235    
  -------------------------------------------------------------------
                         slack                                  4.215    

Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][141][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.884ns  (logic 5.248ns (35.259%)  route 9.636ns (64.741%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.122    14.148    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X51Y37         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][141][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.448    18.453    U_DepthAlgorithm_Census/clk_50
    SLICE_X51Y37         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][141][9]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.226    18.625    
    SLICE_X51Y37         FDRE (Setup_fdre_C_D)       -0.233    18.392    U_DepthAlgorithm_Census/mem_L_reg[1][141][9]
  -------------------------------------------------------------------
                         required time                         18.392    
                         arrival time                         -14.148    
  -------------------------------------------------------------------
                         slack                                  4.244    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][7][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.873ns  (logic 5.248ns (35.286%)  route 9.625ns (64.714%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 18.455 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.111    14.137    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X53Y39         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][7][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.450    18.455    U_DepthAlgorithm_Census/clk_50
    SLICE_X53Y39         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][7][9]/C
                         clock pessimism              0.398    18.853    
                         clock uncertainty           -0.226    18.627    
    SLICE_X53Y39         FDRE (Setup_fdre_C_D)       -0.236    18.391    U_DepthAlgorithm_Census/mem_L_reg[1][7][9]
  -------------------------------------------------------------------
                         required time                         18.391    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][134][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.878ns  (logic 5.248ns (35.274%)  route 9.630ns (64.726%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 18.455 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.116    14.142    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X52Y39         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][134][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.450    18.455    U_DepthAlgorithm_Census/clk_50
    SLICE_X52Y39         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][134][9]/C
                         clock pessimism              0.398    18.853    
                         clock uncertainty           -0.226    18.627    
    SLICE_X52Y39         FDRE (Setup_fdre_C_D)       -0.203    18.424    U_DepthAlgorithm_Census/mem_L_reg[1][134][9]
  -------------------------------------------------------------------
                         required time                         18.424    
                         arrival time                         -14.142    
  -------------------------------------------------------------------
                         slack                                  4.282    

Slack (MET) :             4.295ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][136][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.865ns  (logic 5.248ns (35.305%)  route 9.617ns (64.695%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 18.455 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.103    14.129    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X50Y39         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][136][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.450    18.455    U_DepthAlgorithm_Census/clk_50
    SLICE_X50Y39         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][136][9]/C
                         clock pessimism              0.398    18.853    
                         clock uncertainty           -0.226    18.627    
    SLICE_X50Y39         FDRE (Setup_fdre_C_D)       -0.203    18.424    U_DepthAlgorithm_Census/mem_L_reg[1][136][9]
  -------------------------------------------------------------------
                         required time                         18.424    
                         arrival time                         -14.129    
  -------------------------------------------------------------------
                         slack                                  4.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[0][0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.700ns (64.859%)  route 0.379ns (35.141%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.690    -0.491    U_FrameBufferRight/vga_clk
    RAMB36_X0Y20         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.094 r  U_FrameBufferRight/mem_reg_0_0/DOBDO[0]
                         net (fo=11, routed)          0.379     0.473    U_rgb2gray_R/rData[0]
    SLICE_X14Y101        LUT2 (Prop_lut2_I0_O)        0.045     0.518 r  U_rgb2gray_R/mem_L[0][0][0]_i_6/O
                         net (fo=1, routed)           0.000     0.518    U_FrameBufferRight/mem_L_reg[0][158][0][0]
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.588 r  U_FrameBufferRight/mem_L_reg[0][0][0]_i_1/O[0]
                         net (fo=481, routed)         0.000     0.588    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[0]
    SLICE_X14Y101        FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.921    -0.768    U_DepthAlgorithm_Census/clk_50
    SLICE_X14Y101        FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][0]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.226     0.013    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.130     0.143    U_DepthAlgorithm_Census/mem_L_reg[0][0][0]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][54][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.271ns (24.592%)  route 0.831ns (75.408%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X11Y89         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.128    -0.491 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=29, routed)          0.359    -0.132    U_vga_controller/U_Pixel_Counter/Q[3]
    SLICE_X14Y84         LUT4 (Prop_lut4_I3_O)        0.098    -0.034 f  U_vga_controller/U_Pixel_Counter/mem_R[0][16][11]_i_2/O
                         net (fo=108, routed)         0.334     0.300    U_vga_controller/U_Pixel_Counter/mem_R[0][16][11]_i_2_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.345 r  U_vga_controller/U_Pixel_Counter/mem_R[0][54][11]_i_1/O
                         net (fo=24, routed)          0.137     0.483    U_DepthAlgorithm_Census/mem_R_reg[0][54][0]_0[0]
    SLICE_X39Y79         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][54][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.818    -0.871    U_DepthAlgorithm_Census/clk_50
    SLICE_X39Y79         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][54][2]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.226    -0.089    
    SLICE_X39Y79         FDRE (Hold_fdre_C_CE)       -0.039    -0.128    U_DepthAlgorithm_Census/mem_R_reg[0][54][2]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.700ns (54.922%)  route 0.575ns (45.078%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.599    -0.582    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y16         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.003 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=11, routed)          0.575     0.578    U_rgb2gray_L/rData[0]
    SLICE_X28Y83         LUT2 (Prop_lut2_I0_O)        0.045     0.623 r  U_rgb2gray_L/mem_R[0][0][0]_i_6/O
                         net (fo=1, routed)           0.000     0.623    U_FrameBufferLeft/mem_R_reg[2][158][0][0]
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.693 r  U_FrameBufferLeft/mem_R_reg[0][0][0]_i_1/O[0]
                         net (fo=482, routed)         0.000     0.693    U_DepthAlgorithm_Census/in_R[0]
    SLICE_X28Y83         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.824    -0.866    U_DepthAlgorithm_Census/clk_50
    SLICE_X28Y83         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][0][0]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.226    -0.084    
    SLICE_X28Y83         FDRE (Hold_fdre_C_D)         0.102     0.018    U_DepthAlgorithm_Census/mem_R_reg[0][0][0]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.693    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][54][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.271ns (23.052%)  route 0.905ns (76.948%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X11Y89         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.128    -0.491 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=29, routed)          0.359    -0.132    U_vga_controller/U_Pixel_Counter/Q[3]
    SLICE_X14Y84         LUT4 (Prop_lut4_I3_O)        0.098    -0.034 f  U_vga_controller/U_Pixel_Counter/mem_R[0][16][11]_i_2/O
                         net (fo=108, routed)         0.334     0.300    U_vga_controller/U_Pixel_Counter/mem_R[0][16][11]_i_2_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.345 r  U_vga_controller/U_Pixel_Counter/mem_R[0][54][11]_i_1/O
                         net (fo=24, routed)          0.211     0.556    U_DepthAlgorithm_Census/mem_R_reg[0][54][0]_0[0]
    SLICE_X32Y79         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][54][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.818    -0.871    U_DepthAlgorithm_Census/clk_50
    SLICE_X32Y79         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][54][3]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.226    -0.089    
    SLICE_X32Y79         FDRE (Hold_fdre_C_CE)       -0.039    -0.128    U_DepthAlgorithm_Census/mem_R_reg[0][54][3]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][54][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.271ns (23.052%)  route 0.905ns (76.948%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X11Y89         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.128    -0.491 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=29, routed)          0.359    -0.132    U_vga_controller/U_Pixel_Counter/Q[3]
    SLICE_X14Y84         LUT4 (Prop_lut4_I3_O)        0.098    -0.034 f  U_vga_controller/U_Pixel_Counter/mem_R[0][16][11]_i_2/O
                         net (fo=108, routed)         0.334     0.300    U_vga_controller/U_Pixel_Counter/mem_R[0][16][11]_i_2_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.345 r  U_vga_controller/U_Pixel_Counter/mem_R[0][54][11]_i_1/O
                         net (fo=24, routed)          0.211     0.556    U_DepthAlgorithm_Census/mem_R_reg[0][54][0]_0[0]
    SLICE_X32Y79         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][54][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.818    -0.871    U_DepthAlgorithm_Census/clk_50
    SLICE_X32Y79         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][54][5]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.226    -0.089    
    SLICE_X32Y79         FDRE (Hold_fdre_C_CE)       -0.039    -0.128    U_DepthAlgorithm_Census/mem_R_reg[0][54][5]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][2][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.254ns (19.911%)  route 1.022ns (80.089%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=11, routed)          0.337    -0.118    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.045    -0.073 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_17/O
                         net (fo=105, routed)         0.434     0.361    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.406 r  U_vga_controller/U_Pixel_Counter/mem_R[0][2][11]_i_1/O
                         net (fo=24, routed)          0.251     0.656    U_DepthAlgorithm_Census/mem_R_reg[0][2][0]_0[0]
    SLICE_X41Y77         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][2][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.817    -0.872    U_DepthAlgorithm_Census/clk_50
    SLICE_X41Y77         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][2][2]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.226    -0.090    
    SLICE_X41Y77         FDRE (Hold_fdre_C_CE)       -0.039    -0.129    U_DepthAlgorithm_Census/mem_R_reg[0][2][2]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.656    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][2][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.254ns (19.911%)  route 1.022ns (80.089%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=11, routed)          0.337    -0.118    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.045    -0.073 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_17/O
                         net (fo=105, routed)         0.434     0.361    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.406 r  U_vga_controller/U_Pixel_Counter/mem_R[0][2][11]_i_1/O
                         net (fo=24, routed)          0.251     0.656    U_DepthAlgorithm_Census/mem_R_reg[0][2][0]_0[0]
    SLICE_X41Y77         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][2][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.817    -0.872    U_DepthAlgorithm_Census/clk_50
    SLICE_X41Y77         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][2][5]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.226    -0.090    
    SLICE_X41Y77         FDRE (Hold_fdre_C_CE)       -0.039    -0.129    U_DepthAlgorithm_Census/mem_R_reg[0][2][5]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.656    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][144][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.254ns (19.401%)  route 1.055ns (80.599%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=11, routed)          0.337    -0.118    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.045    -0.073 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_17/O
                         net (fo=105, routed)         0.533     0.460    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_0
    SLICE_X42Y84         LUT4 (Prop_lut4_I0_O)        0.045     0.505 r  U_vga_controller/U_Pixel_Counter/mem_R[0][144][11]_i_1/O
                         net (fo=24, routed)          0.185     0.690    U_DepthAlgorithm_Census/mem_R_reg[0][144][0]_0[0]
    SLICE_X42Y84         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][144][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.825    -0.865    U_DepthAlgorithm_Census/clk_50
    SLICE_X42Y84         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][144][0]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.226    -0.083    
    SLICE_X42Y84         FDRE (Hold_fdre_C_CE)       -0.016    -0.099    U_DepthAlgorithm_Census/mem_R_reg[0][144][0]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][144][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.254ns (19.401%)  route 1.055ns (80.599%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=11, routed)          0.337    -0.118    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.045    -0.073 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_17/O
                         net (fo=105, routed)         0.533     0.460    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_0
    SLICE_X42Y84         LUT4 (Prop_lut4_I0_O)        0.045     0.505 r  U_vga_controller/U_Pixel_Counter/mem_R[0][144][11]_i_1/O
                         net (fo=24, routed)          0.185     0.690    U_DepthAlgorithm_Census/mem_R_reg[0][144][0]_0[0]
    SLICE_X42Y84         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][144][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.825    -0.865    U_DepthAlgorithm_Census/clk_50
    SLICE_X42Y84         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][144][11]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.226    -0.083    
    SLICE_X42Y84         FDRE (Hold_fdre_C_CE)       -0.016    -0.099    U_DepthAlgorithm_Census/mem_R_reg[0][144][11]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][144][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.254ns (19.401%)  route 1.055ns (80.599%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=11, routed)          0.337    -0.118    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.045    -0.073 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_17/O
                         net (fo=105, routed)         0.533     0.460    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_0
    SLICE_X42Y84         LUT4 (Prop_lut4_I0_O)        0.045     0.505 r  U_vga_controller/U_Pixel_Counter/mem_R[0][144][11]_i_1/O
                         net (fo=24, routed)          0.185     0.690    U_DepthAlgorithm_Census/mem_R_reg[0][144][0]_0[0]
    SLICE_X42Y84         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][144][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.825    -0.865    U_DepthAlgorithm_Census/clk_50
    SLICE_X42Y84         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][144][1]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.226    -0.083    
    SLICE_X42Y84         FDRE (Hold_fdre_C_CE)       -0.016    -0.099    U_DepthAlgorithm_Census/mem_R_reg[0][144][1]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.789    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50_clk_wiz_0_1
  To Clock:  clk_50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.015ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.547ns  (logic 0.766ns (4.927%)  route 14.781ns (95.073%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 18.433 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        13.314    13.123    U_DepthAlgorithm_Census/j[4]
    SLICE_X12Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.247 r  U_DepthAlgorithm_Census/window_L[1][1][5]_i_4/O
                         net (fo=1, routed)           1.467    14.714    U_DepthAlgorithm_Census/window_L[1][1][5]_i_4_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I5_O)        0.124    14.838 r  U_DepthAlgorithm_Census/window_L[1][1][5]_i_1/O
                         net (fo=1, routed)           0.000    14.838    U_DepthAlgorithm_Census/mem_L__0[5]
    SLICE_X32Y24         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.428    18.433    U_DepthAlgorithm_Census/clk_50
    SLICE_X32Y24         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][1][5]/C
                         clock pessimism              0.484    18.916    
                         clock uncertainty           -0.094    18.822    
    SLICE_X32Y24         FDRE (Setup_fdre_C_D)        0.031    18.853    U_DepthAlgorithm_Census/window_L_reg[1][1][5]
  -------------------------------------------------------------------
                         required time                         18.853    
                         arrival time                         -14.838    
  -------------------------------------------------------------------
                         slack                                  4.015    

Slack (MET) :             4.086ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.478ns  (logic 0.766ns (4.949%)  route 14.712ns (95.051%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        13.066    12.876    U_DepthAlgorithm_Census/j[4]
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.000 r  U_DepthAlgorithm_Census/window_L[1][2][3]_i_4/O
                         net (fo=1, routed)           1.645    14.645    U_DepthAlgorithm_Census/window_L[1][2][3]_i_4_n_0
    SLICE_X40Y25         LUT5 (Prop_lut5_I4_O)        0.124    14.769 r  U_DepthAlgorithm_Census/window_L[1][2][3]_i_1/O
                         net (fo=1, routed)           0.000    14.769    U_DepthAlgorithm_Census/window_L[1][2][3]_i_1_n_0
    SLICE_X40Y25         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.430    18.435    U_DepthAlgorithm_Census/clk_50
    SLICE_X40Y25         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][2][3]/C
                         clock pessimism              0.484    18.918    
                         clock uncertainty           -0.094    18.824    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.031    18.855    U_DepthAlgorithm_Census/window_L_reg[1][2][3]
  -------------------------------------------------------------------
                         required time                         18.855    
                         arrival time                         -14.769    
  -------------------------------------------------------------------
                         slack                                  4.086    

Slack (MET) :             4.193ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.370ns  (logic 0.766ns (4.984%)  route 14.604ns (95.016%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 18.433 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        12.979    12.789    U_DepthAlgorithm_Census/j[4]
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.124    12.913 r  U_DepthAlgorithm_Census/window_L[1][2][5]_i_4/O
                         net (fo=1, routed)           1.625    14.538    U_DepthAlgorithm_Census/window_L[1][2][5]_i_4_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I4_O)        0.124    14.662 r  U_DepthAlgorithm_Census/window_L[1][2][5]_i_1/O
                         net (fo=1, routed)           0.000    14.662    U_DepthAlgorithm_Census/window_L[1][2][5]_i_1_n_0
    SLICE_X32Y24         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.428    18.433    U_DepthAlgorithm_Census/clk_50
    SLICE_X32Y24         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][2][5]/C
                         clock pessimism              0.484    18.916    
                         clock uncertainty           -0.094    18.822    
    SLICE_X32Y24         FDRE (Setup_fdre_C_D)        0.032    18.854    U_DepthAlgorithm_Census/window_L_reg[1][2][5]
  -------------------------------------------------------------------
                         required time                         18.854    
                         arrival time                         -14.662    
  -------------------------------------------------------------------
                         slack                                  4.193    

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.333ns  (logic 0.766ns (4.996%)  route 14.567ns (95.004%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        13.047    12.857    U_DepthAlgorithm_Census/j[4]
    SLICE_X13Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.981 r  U_DepthAlgorithm_Census/window_L[1][1][3]_i_4/O
                         net (fo=1, routed)           1.519    14.500    U_DepthAlgorithm_Census/window_L[1][1][3]_i_4_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.624 r  U_DepthAlgorithm_Census/window_L[1][1][3]_i_1/O
                         net (fo=1, routed)           0.000    14.624    U_DepthAlgorithm_Census/mem_L__0[3]
    SLICE_X40Y25         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.430    18.435    U_DepthAlgorithm_Census/clk_50
    SLICE_X40Y25         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][1][3]/C
                         clock pessimism              0.484    18.918    
                         clock uncertainty           -0.094    18.824    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.031    18.855    U_DepthAlgorithm_Census/window_L_reg[1][1][3]
  -------------------------------------------------------------------
                         required time                         18.855    
                         arrival time                         -14.624    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.555ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.007ns  (logic 0.766ns (5.104%)  route 14.241ns (94.896%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        12.618    12.427    U_DepthAlgorithm_Census/j[4]
    SLICE_X13Y16         LUT6 (Prop_lut6_I4_O)        0.124    12.551 r  U_DepthAlgorithm_Census/window_L[1][0][5]_i_5/O
                         net (fo=1, routed)           1.624    14.175    U_DepthAlgorithm_Census/window_L[1][0][5]_i_5_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.299 r  U_DepthAlgorithm_Census/window_L[1][0][5]_i_1/O
                         net (fo=1, routed)           0.000    14.299    U_DepthAlgorithm_Census/window_L[1][0][5]_i_1_n_0
    SLICE_X40Y25         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.430    18.435    U_DepthAlgorithm_Census/clk_50
    SLICE_X40Y25         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][0][5]/C
                         clock pessimism              0.484    18.918    
                         clock uncertainty           -0.094    18.824    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.029    18.853    U_DepthAlgorithm_Census/window_L_reg[1][0][5]
  -------------------------------------------------------------------
                         required time                         18.853    
                         arrival time                         -14.299    
  -------------------------------------------------------------------
                         slack                                  4.555    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.958ns  (logic 0.766ns (5.121%)  route 14.192ns (94.879%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        12.940    12.749    U_DepthAlgorithm_Census/j[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    12.873 r  U_DepthAlgorithm_Census/window_L[1][0][4]_i_5/O
                         net (fo=1, routed)           1.252    14.125    U_DepthAlgorithm_Census/window_L[1][0][4]_i_5_n_0
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.124    14.249 r  U_DepthAlgorithm_Census/window_L[1][0][4]_i_1/O
                         net (fo=1, routed)           0.000    14.249    U_DepthAlgorithm_Census/window_L[1][0][4]_i_1_n_0
    SLICE_X37Y31         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.435    18.440    U_DepthAlgorithm_Census/clk_50
    SLICE_X37Y31         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][0][4]/C
                         clock pessimism              0.484    18.923    
                         clock uncertainty           -0.094    18.829    
    SLICE_X37Y31         FDRE (Setup_fdre_C_D)        0.029    18.858    U_DepthAlgorithm_Census/window_L_reg[1][0][4]
  -------------------------------------------------------------------
                         required time                         18.858    
                         arrival time                         -14.249    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.663ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.957ns  (logic 0.766ns (5.121%)  route 14.191ns (94.879%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        12.870    12.679    U_DepthAlgorithm_Census/j[4]
    SLICE_X14Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.803 r  U_DepthAlgorithm_Census/window_L[1][0][3]_i_5/O
                         net (fo=1, routed)           1.322    14.125    U_DepthAlgorithm_Census/window_L[1][0][3]_i_5_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.124    14.249 r  U_DepthAlgorithm_Census/window_L[1][0][3]_i_1/O
                         net (fo=1, routed)           0.000    14.249    U_DepthAlgorithm_Census/window_L[1][0][3]_i_1_n_0
    SLICE_X42Y29         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.436    18.441    U_DepthAlgorithm_Census/clk_50
    SLICE_X42Y29         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][0][3]/C
                         clock pessimism              0.484    18.924    
                         clock uncertainty           -0.094    18.830    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)        0.081    18.911    U_DepthAlgorithm_Census/window_L_reg[1][0][3]
  -------------------------------------------------------------------
                         required time                         18.911    
                         arrival time                         -14.249    
  -------------------------------------------------------------------
                         slack                                  4.663    

Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.730ns  (logic 0.766ns (5.200%)  route 13.964ns (94.800%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 18.439 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        12.737    12.547    U_DepthAlgorithm_Census/j[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    12.671 r  U_DepthAlgorithm_Census/window_L[1][1][4]_i_4/O
                         net (fo=1, routed)           1.227    13.897    U_DepthAlgorithm_Census/window_L[1][1][4]_i_4_n_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I5_O)        0.124    14.021 r  U_DepthAlgorithm_Census/window_L[1][1][4]_i_1/O
                         net (fo=1, routed)           0.000    14.021    U_DepthAlgorithm_Census/mem_L__0[4]
    SLICE_X30Y29         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.434    18.439    U_DepthAlgorithm_Census/clk_50
    SLICE_X30Y29         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][1][4]/C
                         clock pessimism              0.484    18.922    
                         clock uncertainty           -0.094    18.828    
    SLICE_X30Y29         FDRE (Setup_fdre_C_D)        0.077    18.905    U_DepthAlgorithm_Census/window_L_reg[1][1][4]
  -------------------------------------------------------------------
                         required time                         18.905    
                         arrival time                         -14.021    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.639ns  (logic 0.766ns (5.233%)  route 13.873ns (94.767%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        12.644    12.453    U_DepthAlgorithm_Census/j[4]
    SLICE_X12Y25         LUT6 (Prop_lut6_I4_O)        0.124    12.577 r  U_DepthAlgorithm_Census/window_L[1][2][4]_i_4/O
                         net (fo=1, routed)           1.229    13.807    U_DepthAlgorithm_Census/window_L[1][2][4]_i_4_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124    13.931 r  U_DepthAlgorithm_Census/window_L[1][2][4]_i_1/O
                         net (fo=1, routed)           0.000    13.931    U_DepthAlgorithm_Census/window_L[1][2][4]_i_1_n_0
    SLICE_X37Y31         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.435    18.440    U_DepthAlgorithm_Census/clk_50
    SLICE_X37Y31         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][2][4]/C
                         clock pessimism              0.484    18.923    
                         clock uncertainty           -0.094    18.829    
    SLICE_X37Y31         FDRE (Setup_fdre_C_D)        0.032    18.861    U_DepthAlgorithm_Census/window_L_reg[1][2][4]
  -------------------------------------------------------------------
                         required time                         18.861    
                         arrival time                         -13.931    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R0_reg[1][1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.373ns  (logic 1.493ns (10.388%)  route 12.880ns (89.612%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)         3.072     2.881    U_DepthAlgorithm_Census/j[4]
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     3.429 r  U_DepthAlgorithm_Census/window_R0_reg[0][1][11]_i_5/O[1]
                         net (fo=72, routed)          7.867    11.297    U_DepthAlgorithm_Census/window_R0_reg[0][1][11]_i_5_n_6
    SLICE_X6Y6           LUT6 (Prop_lut6_I2_O)        0.303    11.600 r  U_DepthAlgorithm_Census/window_R0[1][1][6]_i_5/O
                         net (fo=1, routed)           1.941    13.540    U_DepthAlgorithm_Census/window_R0[1][1][6]_i_5_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.664 r  U_DepthAlgorithm_Census/window_R0[1][1][6]_i_1/O
                         net (fo=1, routed)           0.000    13.664    U_DepthAlgorithm_Census/window_R0[1][1][6]_i_1_n_0
    SLICE_X51Y14         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[1][1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.447    18.452    U_DepthAlgorithm_Census/clk_50
    SLICE_X51Y14         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[1][1][6]/C
                         clock pessimism              0.484    18.935    
                         clock uncertainty           -0.094    18.841    
    SLICE_X51Y14         FDRE (Setup_fdre_C_D)        0.029    18.870    U_DepthAlgorithm_Census/window_R0_reg[1][1][6]
  -------------------------------------------------------------------
                         required time                         18.870    
                         arrival time                         -13.664    
  -------------------------------------------------------------------
                         slack                                  5.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/mem_L_reg[2][0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[2][1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.000%)  route 0.140ns (43.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.555    -0.626    U_DepthAlgorithm_Census/clk_50
    SLICE_X15Y70         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  U_DepthAlgorithm_Census/mem_L_reg[2][0][8]/Q
                         net (fo=3, routed)           0.140    -0.345    U_DepthAlgorithm_Census/mem_L_reg[2][0]_329[8]
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.045    -0.300 r  U_DepthAlgorithm_Census/window_L[2][1][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    U_DepthAlgorithm_Census/window_L[2][1][8]_i_1_n_0
    SLICE_X28Y70         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.820    -0.870    U_DepthAlgorithm_Census/clk_50
    SLICE_X28Y70         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][1][8]/C
                         clock pessimism              0.275    -0.595    
                         clock uncertainty            0.094    -0.501    
    SLICE_X28Y70         FDRE (Hold_fdre_C_D)         0.091    -0.410    U_DepthAlgorithm_Census/window_L_reg[2][1][8]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[112][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.339%)  route 0.192ns (57.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.633    -0.548    U_DepthAlgorithm_Census/clk_50
    SLICE_X28Y127        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  U_DepthAlgorithm_Census/depth_reg_reg[4]/Q
                         net (fo=160, routed)         0.192    -0.215    U_DepthAlgorithm_Census/depth_reg[4]
    SLICE_X20Y126        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[112][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.904    -0.785    U_DepthAlgorithm_Census/clk_50
    SLICE_X20Y126        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[112][4]/C
                         clock pessimism              0.270    -0.515    
                         clock uncertainty            0.094    -0.421    
    SLICE_X20Y126        FDCE (Hold_fdce_C_D)         0.070    -0.351    U_DepthAlgorithm_Census/temp_mem_reg[112][4]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/j_reg[1]_rep__30/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/j_reg[2]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.024%)  route 0.101ns (30.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.565    -0.616    U_DepthAlgorithm_Census/clk_50
    SLICE_X57Y59         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[1]_rep__30/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.128    -0.488 r  U_DepthAlgorithm_Census/j_reg[1]_rep__30/Q
                         net (fo=124, routed)         0.101    -0.387    U_DepthAlgorithm_Census/j_reg[1]_rep__30_n_0
    SLICE_X57Y59         LUT4 (Prop_lut4_I1_O)        0.098    -0.289 r  U_DepthAlgorithm_Census/j[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    -0.289    U_DepthAlgorithm_Census/j[2]_rep__1_i_1_n_0
    SLICE_X57Y59         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.833    -0.856    U_DepthAlgorithm_Census/clk_50
    SLICE_X57Y59         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[2]_rep__1/C
                         clock pessimism              0.240    -0.616    
                         clock uncertainty            0.094    -0.522    
    SLICE_X57Y59         FDCE (Hold_fdce_C_D)         0.092    -0.430    U_DepthAlgorithm_Census/j_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/j_reg[0]_rep__8/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/j_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.345%)  route 0.138ns (42.655%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.583    -0.598    U_DepthAlgorithm_Census/clk_50
    SLICE_X58Y70         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[0]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  U_DepthAlgorithm_Census/j_reg[0]_rep__8/Q
                         net (fo=127, routed)         0.080    -0.378    U_DepthAlgorithm_Census/j_reg[0]_rep__8_n_0
    SLICE_X59Y70         LUT5 (Prop_lut5_I2_O)        0.045    -0.333 r  U_DepthAlgorithm_Census/j[3]_i_1/O
                         net (fo=1, routed)           0.059    -0.274    U_DepthAlgorithm_Census/j[3]_i_1_n_0
    SLICE_X58Y70         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.850    -0.839    U_DepthAlgorithm_Census/clk_50
    SLICE_X58Y70         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[3]/C
                         clock pessimism              0.241    -0.598    
                         clock uncertainty            0.094    -0.504    
    SLICE_X58Y70         FDCE (Hold_fdce_C_D)         0.078    -0.426    U_DepthAlgorithm_Census/j_reg[3]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[123][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.977%)  route 0.221ns (61.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.631    -0.550    U_DepthAlgorithm_Census/clk_50
    SLICE_X28Y126        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.409 r  U_DepthAlgorithm_Census/depth_reg_reg[2]/Q
                         net (fo=160, routed)         0.221    -0.188    U_DepthAlgorithm_Census/depth_reg[2]
    SLICE_X22Y126        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[123][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.904    -0.785    U_DepthAlgorithm_Census/clk_50
    SLICE_X22Y126        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[123][2]/C
                         clock pessimism              0.270    -0.515    
                         clock uncertainty            0.094    -0.421    
    SLICE_X22Y126        FDCE (Hold_fdce_C_D)         0.070    -0.351    U_DepthAlgorithm_Census/temp_mem_reg[123][2]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[115][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.058%)  route 0.220ns (60.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.633    -0.548    U_DepthAlgorithm_Census/clk_50
    SLICE_X28Y127        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.220    -0.187    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X23Y127        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[115][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.906    -0.783    U_DepthAlgorithm_Census/clk_50
    SLICE_X23Y127        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[115][5]/C
                         clock pessimism              0.270    -0.513    
                         clock uncertainty            0.094    -0.419    
    SLICE_X23Y127        FDCE (Hold_fdce_C_D)         0.066    -0.353    U_DepthAlgorithm_Census/temp_mem_reg[115][5]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/j_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/j_reg[6]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.667    -0.514    U_DepthAlgorithm_Census/clk_50
    SLICE_X2Y119         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDCE (Prop_fdce_C_Q)         0.164    -0.350 r  U_DepthAlgorithm_Census/j_reg[6]/Q
                         net (fo=184, routed)         0.186    -0.164    U_DepthAlgorithm_Census/j[6]
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.045    -0.119 r  U_DepthAlgorithm_Census/j[6]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.119    U_DepthAlgorithm_Census/j[6]_rep_i_1_n_0
    SLICE_X2Y119         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.940    -0.749    U_DepthAlgorithm_Census/clk_50
    SLICE_X2Y119         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[6]_rep/C
                         clock pessimism              0.235    -0.514    
                         clock uncertainty            0.094    -0.420    
    SLICE_X2Y119         FDCE (Hold_fdce_C_D)         0.121    -0.299    U_DepthAlgorithm_Census/j_reg[6]_rep
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/j_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/j_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.667    -0.514    U_DepthAlgorithm_Census/clk_50
    SLICE_X2Y119         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDCE (Prop_fdce_C_Q)         0.164    -0.350 r  U_DepthAlgorithm_Census/j_reg[6]/Q
                         net (fo=184, routed)         0.186    -0.164    U_DepthAlgorithm_Census/j[6]
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.045    -0.119 r  U_DepthAlgorithm_Census/j[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    U_DepthAlgorithm_Census/j[6]_i_1_n_0
    SLICE_X2Y119         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.940    -0.749    U_DepthAlgorithm_Census/clk_50
    SLICE_X2Y119         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[6]/C
                         clock pessimism              0.235    -0.514    
                         clock uncertainty            0.094    -0.420    
    SLICE_X2Y119         FDCE (Hold_fdce_C_D)         0.120    -0.300    U_DepthAlgorithm_Census/j_reg[6]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.638    -0.543    U_DepthAlgorithm_Census/clk_50
    SLICE_X40Y116        FDPE                                         r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.402 r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=4, routed)           0.185    -0.217    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X40Y116        LUT6 (Prop_lut6_I2_O)        0.045    -0.172 r  U_DepthAlgorithm_Census/FSM_onehot_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    U_DepthAlgorithm_Census/FSM_onehot_state_reg[1]_i_1_n_0
    SLICE_X40Y116        FDCE                                         r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.909    -0.780    U_DepthAlgorithm_Census/clk_50
    SLICE_X40Y116        FDCE                                         r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism              0.237    -0.543    
                         clock uncertainty            0.094    -0.449    
    SLICE_X40Y116        FDCE (Hold_fdce_C_D)         0.092    -0.357    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/mem_L_reg[1][0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - clk_50_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.231ns (36.014%)  route 0.410ns (63.986%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.555    -0.626    U_DepthAlgorithm_Census/clk_50
    SLICE_X29Y30         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  U_DepthAlgorithm_Census/mem_L_reg[1][0][4]/Q
                         net (fo=3, routed)           0.172    -0.314    U_DepthAlgorithm_Census/mem_L_reg[1][0]_668[4]
    SLICE_X30Y31         LUT6 (Prop_lut6_I1_O)        0.045    -0.269 r  U_DepthAlgorithm_Census/window_L[1][2][4]_i_2/O
                         net (fo=1, routed)           0.239    -0.030    U_DepthAlgorithm_Census/window_L[1][2][4]_i_2_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.045     0.015 r  U_DepthAlgorithm_Census/window_L[1][2][4]_i_1/O
                         net (fo=1, routed)           0.000     0.015    U_DepthAlgorithm_Census/window_L[1][2][4]_i_1_n_0
    SLICE_X37Y31         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.823    -0.867    U_DepthAlgorithm_Census/clk_50
    SLICE_X37Y31         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][2][4]/C
                         clock pessimism              0.503    -0.363    
                         clock uncertainty            0.094    -0.269    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.092    -0.177    U_DepthAlgorithm_Census/window_L_reg[1][2][4]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.192    





---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0_1
  To Clock:  clk_50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.149ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][8][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.046ns  (logic 5.248ns (34.880%)  route 9.798ns (65.120%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.284    14.310    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X58Y34         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][8][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.512    18.517    U_DepthAlgorithm_Census/clk_50
    SLICE_X58Y34         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][8][9]/C
                         clock pessimism              0.398    18.915    
                         clock uncertainty           -0.224    18.691    
    SLICE_X58Y34         FDRE (Setup_fdre_C_D)       -0.233    18.458    U_DepthAlgorithm_Census/mem_L_reg[1][8][9]
  -------------------------------------------------------------------
                         required time                         18.458    
                         arrival time                         -14.310    
  -------------------------------------------------------------------
                         slack                                  4.149    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][87][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.019ns  (logic 5.248ns (34.943%)  route 9.771ns (65.057%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.256    14.283    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X65Y50         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][87][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.510    18.514    U_DepthAlgorithm_Census/clk_50
    SLICE_X65Y50         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][87][9]/C
                         clock pessimism              0.398    18.912    
                         clock uncertainty           -0.224    18.689    
    SLICE_X65Y50         FDRE (Setup_fdre_C_D)       -0.236    18.453    U_DepthAlgorithm_Census/mem_L_reg[1][87][9]
  -------------------------------------------------------------------
                         required time                         18.453    
                         arrival time                         -14.283    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.179ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][80][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.009ns  (logic 5.248ns (34.965%)  route 9.761ns (65.035%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.247    14.273    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X65Y51         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][80][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.510    18.514    U_DepthAlgorithm_Census/clk_50
    SLICE_X65Y51         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][80][9]/C
                         clock pessimism              0.398    18.912    
                         clock uncertainty           -0.224    18.689    
    SLICE_X65Y51         FDRE (Setup_fdre_C_D)       -0.236    18.453    U_DepthAlgorithm_Census/mem_L_reg[1][80][9]
  -------------------------------------------------------------------
                         required time                         18.453    
                         arrival time                         -14.273    
  -------------------------------------------------------------------
                         slack                                  4.179    

Slack (MET) :             4.203ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][95][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.019ns  (logic 5.248ns (34.943%)  route 9.771ns (65.057%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.256    14.283    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X64Y50         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][95][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.510    18.514    U_DepthAlgorithm_Census/clk_50
    SLICE_X64Y50         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][95][9]/C
                         clock pessimism              0.398    18.912    
                         clock uncertainty           -0.224    18.689    
    SLICE_X64Y50         FDRE (Setup_fdre_C_D)       -0.203    18.486    U_DepthAlgorithm_Census/mem_L_reg[1][95][9]
  -------------------------------------------------------------------
                         required time                         18.486    
                         arrival time                         -14.283    
  -------------------------------------------------------------------
                         slack                                  4.203    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][70][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.987ns  (logic 5.248ns (35.017%)  route 9.739ns (64.983%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.225    14.251    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X61Y48         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][70][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.519    18.524    U_DepthAlgorithm_Census/clk_50
    SLICE_X61Y48         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][70][9]/C
                         clock pessimism              0.398    18.922    
                         clock uncertainty           -0.224    18.698    
    SLICE_X61Y48         FDRE (Setup_fdre_C_D)       -0.236    18.462    U_DepthAlgorithm_Census/mem_L_reg[1][70][9]
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                         -14.251    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.218ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][69][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.971ns  (logic 5.248ns (35.054%)  route 9.723ns (64.946%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.209    14.235    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X62Y50         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][69][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.510    18.514    U_DepthAlgorithm_Census/clk_50
    SLICE_X62Y50         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][69][9]/C
                         clock pessimism              0.398    18.912    
                         clock uncertainty           -0.224    18.689    
    SLICE_X62Y50         FDRE (Setup_fdre_C_D)       -0.236    18.453    U_DepthAlgorithm_Census/mem_L_reg[1][69][9]
  -------------------------------------------------------------------
                         required time                         18.453    
                         arrival time                         -14.235    
  -------------------------------------------------------------------
                         slack                                  4.218    

Slack (MET) :             4.246ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][141][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.884ns  (logic 5.248ns (35.259%)  route 9.636ns (64.741%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.122    14.148    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X51Y37         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][141][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.448    18.453    U_DepthAlgorithm_Census/clk_50
    SLICE_X51Y37         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][141][9]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.224    18.627    
    SLICE_X51Y37         FDRE (Setup_fdre_C_D)       -0.233    18.394    U_DepthAlgorithm_Census/mem_L_reg[1][141][9]
  -------------------------------------------------------------------
                         required time                         18.394    
                         arrival time                         -14.148    
  -------------------------------------------------------------------
                         slack                                  4.246    

Slack (MET) :             4.257ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][7][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.873ns  (logic 5.248ns (35.286%)  route 9.625ns (64.714%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 18.455 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.111    14.137    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X53Y39         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][7][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.450    18.455    U_DepthAlgorithm_Census/clk_50
    SLICE_X53Y39         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][7][9]/C
                         clock pessimism              0.398    18.853    
                         clock uncertainty           -0.224    18.629    
    SLICE_X53Y39         FDRE (Setup_fdre_C_D)       -0.236    18.393    U_DepthAlgorithm_Census/mem_L_reg[1][7][9]
  -------------------------------------------------------------------
                         required time                         18.393    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  4.257    

Slack (MET) :             4.285ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][134][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.878ns  (logic 5.248ns (35.274%)  route 9.630ns (64.726%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 18.455 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.116    14.142    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X52Y39         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][134][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.450    18.455    U_DepthAlgorithm_Census/clk_50
    SLICE_X52Y39         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][134][9]/C
                         clock pessimism              0.398    18.853    
                         clock uncertainty           -0.224    18.629    
    SLICE_X52Y39         FDRE (Setup_fdre_C_D)       -0.203    18.426    U_DepthAlgorithm_Census/mem_L_reg[1][134][9]
  -------------------------------------------------------------------
                         required time                         18.426    
                         arrival time                         -14.142    
  -------------------------------------------------------------------
                         slack                                  4.285    

Slack (MET) :             4.298ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][136][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.865ns  (logic 5.248ns (35.305%)  route 9.617ns (64.695%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 18.455 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.103    14.129    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X50Y39         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][136][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.450    18.455    U_DepthAlgorithm_Census/clk_50
    SLICE_X50Y39         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][136][9]/C
                         clock pessimism              0.398    18.853    
                         clock uncertainty           -0.224    18.629    
    SLICE_X50Y39         FDRE (Setup_fdre_C_D)       -0.203    18.426    U_DepthAlgorithm_Census/mem_L_reg[1][136][9]
  -------------------------------------------------------------------
                         required time                         18.426    
                         arrival time                         -14.129    
  -------------------------------------------------------------------
                         slack                                  4.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[0][0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.700ns (64.859%)  route 0.379ns (35.141%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.690    -0.491    U_FrameBufferRight/vga_clk
    RAMB36_X0Y20         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.094 r  U_FrameBufferRight/mem_reg_0_0/DOBDO[0]
                         net (fo=11, routed)          0.379     0.473    U_rgb2gray_R/rData[0]
    SLICE_X14Y101        LUT2 (Prop_lut2_I0_O)        0.045     0.518 r  U_rgb2gray_R/mem_L[0][0][0]_i_6/O
                         net (fo=1, routed)           0.000     0.518    U_FrameBufferRight/mem_L_reg[0][158][0][0]
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.588 r  U_FrameBufferRight/mem_L_reg[0][0][0]_i_1/O[0]
                         net (fo=481, routed)         0.000     0.588    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[0]
    SLICE_X14Y101        FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.921    -0.768    U_DepthAlgorithm_Census/clk_50
    SLICE_X14Y101        FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][0]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.224     0.011    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.130     0.141    U_DepthAlgorithm_Census/mem_L_reg[0][0][0]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][54][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.271ns (24.592%)  route 0.831ns (75.408%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X11Y89         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.128    -0.491 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=29, routed)          0.359    -0.132    U_vga_controller/U_Pixel_Counter/Q[3]
    SLICE_X14Y84         LUT4 (Prop_lut4_I3_O)        0.098    -0.034 f  U_vga_controller/U_Pixel_Counter/mem_R[0][16][11]_i_2/O
                         net (fo=108, routed)         0.334     0.300    U_vga_controller/U_Pixel_Counter/mem_R[0][16][11]_i_2_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.345 r  U_vga_controller/U_Pixel_Counter/mem_R[0][54][11]_i_1/O
                         net (fo=24, routed)          0.137     0.483    U_DepthAlgorithm_Census/mem_R_reg[0][54][0]_0[0]
    SLICE_X39Y79         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][54][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.818    -0.871    U_DepthAlgorithm_Census/clk_50
    SLICE_X39Y79         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][54][2]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.224    -0.092    
    SLICE_X39Y79         FDRE (Hold_fdre_C_CE)       -0.039    -0.131    U_DepthAlgorithm_Census/mem_R_reg[0][54][2]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.700ns (54.922%)  route 0.575ns (45.078%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.599    -0.582    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y16         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.003 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=11, routed)          0.575     0.578    U_rgb2gray_L/rData[0]
    SLICE_X28Y83         LUT2 (Prop_lut2_I0_O)        0.045     0.623 r  U_rgb2gray_L/mem_R[0][0][0]_i_6/O
                         net (fo=1, routed)           0.000     0.623    U_FrameBufferLeft/mem_R_reg[2][158][0][0]
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.693 r  U_FrameBufferLeft/mem_R_reg[0][0][0]_i_1/O[0]
                         net (fo=482, routed)         0.000     0.693    U_DepthAlgorithm_Census/in_R[0]
    SLICE_X28Y83         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.824    -0.866    U_DepthAlgorithm_Census/clk_50
    SLICE_X28Y83         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][0][0]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.224    -0.087    
    SLICE_X28Y83         FDRE (Hold_fdre_C_D)         0.102     0.015    U_DepthAlgorithm_Census/mem_R_reg[0][0][0]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.693    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][54][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.271ns (23.052%)  route 0.905ns (76.948%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X11Y89         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.128    -0.491 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=29, routed)          0.359    -0.132    U_vga_controller/U_Pixel_Counter/Q[3]
    SLICE_X14Y84         LUT4 (Prop_lut4_I3_O)        0.098    -0.034 f  U_vga_controller/U_Pixel_Counter/mem_R[0][16][11]_i_2/O
                         net (fo=108, routed)         0.334     0.300    U_vga_controller/U_Pixel_Counter/mem_R[0][16][11]_i_2_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.345 r  U_vga_controller/U_Pixel_Counter/mem_R[0][54][11]_i_1/O
                         net (fo=24, routed)          0.211     0.556    U_DepthAlgorithm_Census/mem_R_reg[0][54][0]_0[0]
    SLICE_X32Y79         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][54][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.818    -0.871    U_DepthAlgorithm_Census/clk_50
    SLICE_X32Y79         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][54][3]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.224    -0.092    
    SLICE_X32Y79         FDRE (Hold_fdre_C_CE)       -0.039    -0.131    U_DepthAlgorithm_Census/mem_R_reg[0][54][3]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][54][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.271ns (23.052%)  route 0.905ns (76.948%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X11Y89         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.128    -0.491 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=29, routed)          0.359    -0.132    U_vga_controller/U_Pixel_Counter/Q[3]
    SLICE_X14Y84         LUT4 (Prop_lut4_I3_O)        0.098    -0.034 f  U_vga_controller/U_Pixel_Counter/mem_R[0][16][11]_i_2/O
                         net (fo=108, routed)         0.334     0.300    U_vga_controller/U_Pixel_Counter/mem_R[0][16][11]_i_2_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.345 r  U_vga_controller/U_Pixel_Counter/mem_R[0][54][11]_i_1/O
                         net (fo=24, routed)          0.211     0.556    U_DepthAlgorithm_Census/mem_R_reg[0][54][0]_0[0]
    SLICE_X32Y79         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][54][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.818    -0.871    U_DepthAlgorithm_Census/clk_50
    SLICE_X32Y79         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][54][5]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.224    -0.092    
    SLICE_X32Y79         FDRE (Hold_fdre_C_CE)       -0.039    -0.131    U_DepthAlgorithm_Census/mem_R_reg[0][54][5]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][2][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.254ns (19.911%)  route 1.022ns (80.089%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=11, routed)          0.337    -0.118    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.045    -0.073 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_17/O
                         net (fo=105, routed)         0.434     0.361    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.406 r  U_vga_controller/U_Pixel_Counter/mem_R[0][2][11]_i_1/O
                         net (fo=24, routed)          0.251     0.656    U_DepthAlgorithm_Census/mem_R_reg[0][2][0]_0[0]
    SLICE_X41Y77         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][2][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.817    -0.872    U_DepthAlgorithm_Census/clk_50
    SLICE_X41Y77         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][2][2]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.224    -0.093    
    SLICE_X41Y77         FDRE (Hold_fdre_C_CE)       -0.039    -0.132    U_DepthAlgorithm_Census/mem_R_reg[0][2][2]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.656    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][2][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.254ns (19.911%)  route 1.022ns (80.089%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=11, routed)          0.337    -0.118    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.045    -0.073 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_17/O
                         net (fo=105, routed)         0.434     0.361    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.406 r  U_vga_controller/U_Pixel_Counter/mem_R[0][2][11]_i_1/O
                         net (fo=24, routed)          0.251     0.656    U_DepthAlgorithm_Census/mem_R_reg[0][2][0]_0[0]
    SLICE_X41Y77         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][2][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.817    -0.872    U_DepthAlgorithm_Census/clk_50
    SLICE_X41Y77         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][2][5]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.224    -0.093    
    SLICE_X41Y77         FDRE (Hold_fdre_C_CE)       -0.039    -0.132    U_DepthAlgorithm_Census/mem_R_reg[0][2][5]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.656    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][144][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.254ns (19.401%)  route 1.055ns (80.599%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=11, routed)          0.337    -0.118    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.045    -0.073 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_17/O
                         net (fo=105, routed)         0.533     0.460    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_0
    SLICE_X42Y84         LUT4 (Prop_lut4_I0_O)        0.045     0.505 r  U_vga_controller/U_Pixel_Counter/mem_R[0][144][11]_i_1/O
                         net (fo=24, routed)          0.185     0.690    U_DepthAlgorithm_Census/mem_R_reg[0][144][0]_0[0]
    SLICE_X42Y84         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][144][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.825    -0.865    U_DepthAlgorithm_Census/clk_50
    SLICE_X42Y84         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][144][0]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.224    -0.086    
    SLICE_X42Y84         FDRE (Hold_fdre_C_CE)       -0.016    -0.102    U_DepthAlgorithm_Census/mem_R_reg[0][144][0]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][144][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.254ns (19.401%)  route 1.055ns (80.599%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=11, routed)          0.337    -0.118    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.045    -0.073 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_17/O
                         net (fo=105, routed)         0.533     0.460    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_0
    SLICE_X42Y84         LUT4 (Prop_lut4_I0_O)        0.045     0.505 r  U_vga_controller/U_Pixel_Counter/mem_R[0][144][11]_i_1/O
                         net (fo=24, routed)          0.185     0.690    U_DepthAlgorithm_Census/mem_R_reg[0][144][0]_0[0]
    SLICE_X42Y84         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][144][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.825    -0.865    U_DepthAlgorithm_Census/clk_50
    SLICE_X42Y84         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][144][11]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.224    -0.086    
    SLICE_X42Y84         FDRE (Hold_fdre_C_CE)       -0.016    -0.102    U_DepthAlgorithm_Census/mem_R_reg[0][144][11]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][144][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.254ns (19.401%)  route 1.055ns (80.599%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=11, routed)          0.337    -0.118    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.045    -0.073 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_17/O
                         net (fo=105, routed)         0.533     0.460    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_0
    SLICE_X42Y84         LUT4 (Prop_lut4_I0_O)        0.045     0.505 r  U_vga_controller/U_Pixel_Counter/mem_R[0][144][11]_i_1/O
                         net (fo=24, routed)          0.185     0.690    U_DepthAlgorithm_Census/mem_R_reg[0][144][0]_0[0]
    SLICE_X42Y84         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][144][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.825    -0.865    U_DepthAlgorithm_Census/clk_50
    SLICE_X42Y84         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][144][1]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.224    -0.086    
    SLICE_X42Y84         FDRE (Hold_fdre_C_CE)       -0.016    -0.102    U_DepthAlgorithm_Census/mem_R_reg[0][144][1]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.792    





---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0_1
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.131ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.097ns  (logic 5.938ns (42.122%)  route 8.159ns (57.878%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[2])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[2]
                         net (fo=2, routed)           1.142     8.641    U_vga_controller/U_Pixel_Counter/P[2]
    SLICE_X12Y85         LUT5 (Prop_lut5_I0_O)        0.153     8.794 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_18/O
                         net (fo=16, routed)          4.347    13.141    U_FrameBufferRight/ADDRBWRADDR[2]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.773    38.272    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.272    
                         arrival time                         -13.141    
  -------------------------------------------------------------------
                         slack                                 25.131    

Slack (MET) :             25.198ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.014ns  (logic 5.935ns (42.351%)  route 8.079ns (57.649%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[7])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[7]
                         net (fo=2, routed)           1.023     8.522    U_vga_controller/U_Pixel_Counter/P[7]
    SLICE_X12Y88         LUT4 (Prop_lut4_I0_O)        0.150     8.672 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_13/O
                         net (fo=16, routed)          4.386    13.058    U_FrameBufferRight/ADDRBWRADDR[7]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.790    38.255    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.255    
                         arrival time                         -13.058    
  -------------------------------------------------------------------
                         slack                                 25.198    

Slack (MET) :             25.237ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.991ns  (logic 5.934ns (42.414%)  route 8.057ns (57.586%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[14])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[14]
                         net (fo=2, routed)           1.152     8.651    U_vga_controller/U_Pixel_Counter/P[14]
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.149     8.800 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=16, routed)          4.234    13.035    U_FrameBufferRight/ADDRBWRADDR[14]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.774    38.271    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                         -13.035    
  -------------------------------------------------------------------
                         slack                                 25.237    

Slack (MET) :             25.257ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.974ns  (logic 5.931ns (42.443%)  route 8.043ns (57.557%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[6])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[6]
                         net (fo=2, routed)           1.168     8.667    U_vga_controller/U_Pixel_Counter/P[6]
    SLICE_X12Y88         LUT4 (Prop_lut4_I0_O)        0.146     8.813 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_14/O
                         net (fo=16, routed)          4.205    13.018    U_FrameBufferRight/ADDRBWRADDR[6]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.770    38.275    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                         -13.018    
  -------------------------------------------------------------------
                         slack                                 25.257    

Slack (MET) :             25.277ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.954ns  (logic 5.933ns (42.519%)  route 8.021ns (57.481%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[0]
                         net (fo=2, routed)           1.014     8.513    U_vga_controller/U_Pixel_Counter/P[0]
    SLICE_X12Y85         LUT5 (Prop_lut5_I0_O)        0.148     8.661 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20/O
                         net (fo=16, routed)          4.337    12.998    U_FrameBufferRight/ADDRBWRADDR[0]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.770    38.275    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                         -12.998    
  -------------------------------------------------------------------
                         slack                                 25.277    

Slack (MET) :             25.308ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.897ns  (logic 5.942ns (42.759%)  route 7.955ns (57.241%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[13])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[13]
                         net (fo=2, routed)           1.019     8.518    U_vga_controller/U_Pixel_Counter/P[13]
    SLICE_X12Y88         LUT4 (Prop_lut4_I0_O)        0.157     8.675 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_7/O
                         net (fo=16, routed)          4.265    12.941    U_FrameBufferRight/ADDRBWRADDR[13]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.797    38.248    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.248    
                         arrival time                         -12.941    
  -------------------------------------------------------------------
                         slack                                 25.308    

Slack (MET) :             25.334ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.894ns  (logic 5.937ns (42.732%)  route 7.957ns (57.269%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[10])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[10]
                         net (fo=2, routed)           1.143     8.642    U_vga_controller/U_Pixel_Counter/P[10]
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.152     8.794 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10/O
                         net (fo=16, routed)          4.144    12.938    U_FrameBufferRight/ADDRBWRADDR[10]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774    38.271    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                         -12.938    
  -------------------------------------------------------------------
                         slack                                 25.334    

Slack (MET) :             25.335ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.894ns  (logic 5.938ns (42.739%)  route 7.956ns (57.261%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[8])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[8]
                         net (fo=2, routed)           1.022     8.521    U_vga_controller/U_Pixel_Counter/P[8]
    SLICE_X12Y88         LUT4 (Prop_lut4_I0_O)        0.153     8.674 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_12/O
                         net (fo=16, routed)          4.264    12.938    U_FrameBufferRight/ADDRBWRADDR[8]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.773    38.272    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.272    
                         arrival time                         -12.938    
  -------------------------------------------------------------------
                         slack                                 25.335    

Slack (MET) :             25.345ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.889ns  (logic 5.935ns (42.733%)  route 7.954ns (57.267%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[3])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[3]
                         net (fo=2, routed)           0.821     8.320    U_vga_controller/U_Pixel_Counter/P[3]
    SLICE_X11Y85         LUT5 (Prop_lut5_I0_O)        0.150     8.470 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17/O
                         net (fo=16, routed)          4.462    12.933    U_FrameBufferRight/ADDRBWRADDR[3]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.768    38.277    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.277    
                         arrival time                         -12.933    
  -------------------------------------------------------------------
                         slack                                 25.345    

Slack (MET) :             25.373ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.839ns  (logic 5.935ns (42.888%)  route 7.904ns (57.112%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[1])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[1]
                         net (fo=2, routed)           0.870     8.369    U_vga_controller/U_Pixel_Counter/P[1]
    SLICE_X12Y85         LUT5 (Prop_lut5_I0_O)        0.150     8.519 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19/O
                         net (fo=16, routed)          4.364    12.883    U_FrameBufferRight/ADDRBWRADDR[1]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.790    38.255    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.255    
                         arrival time                         -12.883    
  -------------------------------------------------------------------
                         slack                                 25.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.563    -0.618    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.121    -0.356    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X14Y92         LUT5 (Prop_lut5_I2_O)        0.045    -0.311 r  U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1_n_0
    SLICE_X14Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832    -0.857    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X14Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism              0.252    -0.605    
                         clock uncertainty            0.106    -0.499    
    SLICE_X14Y92         FDCE (Hold_fdce_C_D)         0.120    -0.379    U_vga_controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.777%)  route 0.159ns (43.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.159    -0.296    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X10Y88         LUT1 (Prop_lut1_I0_O)        0.045    -0.251 r  U_vga_controller/U_Pixel_Counter/h_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    U_vga_controller/U_Pixel_Counter/h_counter_0[0]
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.831    -0.858    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.106    -0.513    
    SLICE_X10Y88         FDCE (Hold_fdce_C_D)         0.121    -0.392    U_vga_controller/U_Pixel_Counter/h_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.189ns (46.444%)  route 0.218ns (53.556%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.563    -0.618    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X13Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=27, routed)          0.218    -0.259    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[2]
    SLICE_X14Y92         LUT4 (Prop_lut4_I2_O)        0.048    -0.211 r  U_vga_controller/U_Pixel_Counter/v_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    U_vga_controller/U_Pixel_Counter/v_counter[7]_i_1_n_0
    SLICE_X14Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832    -0.857    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X14Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.106    -0.496    
    SLICE_X14Y92         FDCE (Hold_fdce_C_D)         0.131    -0.365    U_vga_controller/U_Pixel_Counter/v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.003%)  route 0.190ns (50.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.563    -0.618    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.190    -0.287    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X15Y92         LUT5 (Prop_lut5_I1_O)        0.042    -0.245 r  U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1_n_0
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832    -0.857    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.106    -0.512    
    SLICE_X15Y92         FDCE (Hold_fdce_C_D)         0.107    -0.405    U_vga_controller/U_Pixel_Counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.046%)  route 0.218ns (53.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.563    -0.618    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X13Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=27, routed)          0.218    -0.259    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[2]
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.045    -0.214 r  U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1_n_0
    SLICE_X14Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832    -0.857    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X14Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.106    -0.496    
    SLICE_X14Y92         FDCE (Hold_fdce_C_D)         0.121    -0.375    U_vga_controller/U_Pixel_Counter/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.184ns (48.878%)  route 0.192ns (51.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.563    -0.618    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.192    -0.285    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X15Y92         LUT4 (Prop_lut4_I2_O)        0.043    -0.242 r  U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832    -0.857    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.106    -0.512    
    SLICE_X15Y92         FDCE (Hold_fdce_C_D)         0.107    -0.405    U_vga_controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.978%)  route 0.194ns (51.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.563    -0.618    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=12, routed)          0.194    -0.284    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0]
    SLICE_X13Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.239 r  U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1_n_0
    SLICE_X13Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832    -0.857    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X13Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.106    -0.496    
    SLICE_X13Y92         FDCE (Hold_fdce_C_D)         0.092    -0.404    U_vga_controller/U_Pixel_Counter/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.096%)  route 0.170ns (44.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/Q
                         net (fo=10, routed)          0.170    -0.285    U_vga_controller/U_Pixel_Counter/h_counter[4]
    SLICE_X11Y88         LUT4 (Prop_lut4_I1_O)        0.045    -0.240 r  U_vga_controller/U_Pixel_Counter/h_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    U_vga_controller/U_Pixel_Counter/h_counter_0[6]
    SLICE_X11Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.831    -0.858    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X11Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.106    -0.500    
    SLICE_X11Y88         FDCE (Hold_fdce_C_D)         0.092    -0.408    U_vga_controller/U_Pixel_Counter/h_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.207ns (50.772%)  route 0.201ns (49.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=11, routed)          0.201    -0.255    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X10Y88         LUT3 (Prop_lut3_I2_O)        0.043    -0.212 r  U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1_n_0
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.831    -0.858    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.106    -0.513    
    SLICE_X10Y88         FDCE (Hold_fdce_C_D)         0.131    -0.382    U_vga_controller/U_Pixel_Counter/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.409%)  route 0.190ns (50.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.563    -0.618    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.477 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.190    -0.287    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.045    -0.242 r  U_vga_controller/U_Pixel_Counter/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    U_vga_controller/U_Pixel_Counter/v_counter[0]_i_1_n_0
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832    -0.857    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.106    -0.512    
    SLICE_X15Y92         FDCE (Hold_fdce_C_D)         0.091    -0.421    U_vga_controller/U_Pixel_Counter/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.179    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50_clk_wiz_0
  To Clock:  clk_50_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.015ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.547ns  (logic 0.766ns (4.927%)  route 14.781ns (95.073%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 18.433 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        13.314    13.123    U_DepthAlgorithm_Census/j[4]
    SLICE_X12Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.247 r  U_DepthAlgorithm_Census/window_L[1][1][5]_i_4/O
                         net (fo=1, routed)           1.467    14.714    U_DepthAlgorithm_Census/window_L[1][1][5]_i_4_n_0
    SLICE_X32Y24         LUT6 (Prop_lut6_I5_O)        0.124    14.838 r  U_DepthAlgorithm_Census/window_L[1][1][5]_i_1/O
                         net (fo=1, routed)           0.000    14.838    U_DepthAlgorithm_Census/mem_L__0[5]
    SLICE_X32Y24         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.428    18.433    U_DepthAlgorithm_Census/clk_50
    SLICE_X32Y24         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][1][5]/C
                         clock pessimism              0.484    18.916    
                         clock uncertainty           -0.094    18.822    
    SLICE_X32Y24         FDRE (Setup_fdre_C_D)        0.031    18.853    U_DepthAlgorithm_Census/window_L_reg[1][1][5]
  -------------------------------------------------------------------
                         required time                         18.853    
                         arrival time                         -14.838    
  -------------------------------------------------------------------
                         slack                                  4.015    

Slack (MET) :             4.086ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.478ns  (logic 0.766ns (4.949%)  route 14.712ns (95.051%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        13.066    12.876    U_DepthAlgorithm_Census/j[4]
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.000 r  U_DepthAlgorithm_Census/window_L[1][2][3]_i_4/O
                         net (fo=1, routed)           1.645    14.645    U_DepthAlgorithm_Census/window_L[1][2][3]_i_4_n_0
    SLICE_X40Y25         LUT5 (Prop_lut5_I4_O)        0.124    14.769 r  U_DepthAlgorithm_Census/window_L[1][2][3]_i_1/O
                         net (fo=1, routed)           0.000    14.769    U_DepthAlgorithm_Census/window_L[1][2][3]_i_1_n_0
    SLICE_X40Y25         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.430    18.435    U_DepthAlgorithm_Census/clk_50
    SLICE_X40Y25         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][2][3]/C
                         clock pessimism              0.484    18.918    
                         clock uncertainty           -0.094    18.824    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.031    18.855    U_DepthAlgorithm_Census/window_L_reg[1][2][3]
  -------------------------------------------------------------------
                         required time                         18.855    
                         arrival time                         -14.769    
  -------------------------------------------------------------------
                         slack                                  4.086    

Slack (MET) :             4.193ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.370ns  (logic 0.766ns (4.984%)  route 14.604ns (95.016%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.567ns = ( 18.433 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        12.979    12.789    U_DepthAlgorithm_Census/j[4]
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.124    12.913 r  U_DepthAlgorithm_Census/window_L[1][2][5]_i_4/O
                         net (fo=1, routed)           1.625    14.538    U_DepthAlgorithm_Census/window_L[1][2][5]_i_4_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I4_O)        0.124    14.662 r  U_DepthAlgorithm_Census/window_L[1][2][5]_i_1/O
                         net (fo=1, routed)           0.000    14.662    U_DepthAlgorithm_Census/window_L[1][2][5]_i_1_n_0
    SLICE_X32Y24         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.428    18.433    U_DepthAlgorithm_Census/clk_50
    SLICE_X32Y24         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][2][5]/C
                         clock pessimism              0.484    18.916    
                         clock uncertainty           -0.094    18.822    
    SLICE_X32Y24         FDRE (Setup_fdre_C_D)        0.032    18.854    U_DepthAlgorithm_Census/window_L_reg[1][2][5]
  -------------------------------------------------------------------
                         required time                         18.854    
                         arrival time                         -14.662    
  -------------------------------------------------------------------
                         slack                                  4.193    

Slack (MET) :             4.231ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.333ns  (logic 0.766ns (4.996%)  route 14.567ns (95.004%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        13.047    12.857    U_DepthAlgorithm_Census/j[4]
    SLICE_X13Y18         LUT6 (Prop_lut6_I4_O)        0.124    12.981 r  U_DepthAlgorithm_Census/window_L[1][1][3]_i_4/O
                         net (fo=1, routed)           1.519    14.500    U_DepthAlgorithm_Census/window_L[1][1][3]_i_4_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.624 r  U_DepthAlgorithm_Census/window_L[1][1][3]_i_1/O
                         net (fo=1, routed)           0.000    14.624    U_DepthAlgorithm_Census/mem_L__0[3]
    SLICE_X40Y25         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.430    18.435    U_DepthAlgorithm_Census/clk_50
    SLICE_X40Y25         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][1][3]/C
                         clock pessimism              0.484    18.918    
                         clock uncertainty           -0.094    18.824    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.031    18.855    U_DepthAlgorithm_Census/window_L_reg[1][1][3]
  -------------------------------------------------------------------
                         required time                         18.855    
                         arrival time                         -14.624    
  -------------------------------------------------------------------
                         slack                                  4.231    

Slack (MET) :             4.555ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.007ns  (logic 0.766ns (5.104%)  route 14.241ns (94.896%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 18.435 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        12.618    12.427    U_DepthAlgorithm_Census/j[4]
    SLICE_X13Y16         LUT6 (Prop_lut6_I4_O)        0.124    12.551 r  U_DepthAlgorithm_Census/window_L[1][0][5]_i_5/O
                         net (fo=1, routed)           1.624    14.175    U_DepthAlgorithm_Census/window_L[1][0][5]_i_5_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I5_O)        0.124    14.299 r  U_DepthAlgorithm_Census/window_L[1][0][5]_i_1/O
                         net (fo=1, routed)           0.000    14.299    U_DepthAlgorithm_Census/window_L[1][0][5]_i_1_n_0
    SLICE_X40Y25         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.430    18.435    U_DepthAlgorithm_Census/clk_50
    SLICE_X40Y25         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][0][5]/C
                         clock pessimism              0.484    18.918    
                         clock uncertainty           -0.094    18.824    
    SLICE_X40Y25         FDRE (Setup_fdre_C_D)        0.029    18.853    U_DepthAlgorithm_Census/window_L_reg[1][0][5]
  -------------------------------------------------------------------
                         required time                         18.853    
                         arrival time                         -14.299    
  -------------------------------------------------------------------
                         slack                                  4.555    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.958ns  (logic 0.766ns (5.121%)  route 14.192ns (94.879%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        12.940    12.749    U_DepthAlgorithm_Census/j[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    12.873 r  U_DepthAlgorithm_Census/window_L[1][0][4]_i_5/O
                         net (fo=1, routed)           1.252    14.125    U_DepthAlgorithm_Census/window_L[1][0][4]_i_5_n_0
    SLICE_X37Y31         LUT6 (Prop_lut6_I5_O)        0.124    14.249 r  U_DepthAlgorithm_Census/window_L[1][0][4]_i_1/O
                         net (fo=1, routed)           0.000    14.249    U_DepthAlgorithm_Census/window_L[1][0][4]_i_1_n_0
    SLICE_X37Y31         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.435    18.440    U_DepthAlgorithm_Census/clk_50
    SLICE_X37Y31         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][0][4]/C
                         clock pessimism              0.484    18.923    
                         clock uncertainty           -0.094    18.829    
    SLICE_X37Y31         FDRE (Setup_fdre_C_D)        0.029    18.858    U_DepthAlgorithm_Census/window_L_reg[1][0][4]
  -------------------------------------------------------------------
                         required time                         18.858    
                         arrival time                         -14.249    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.663ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.957ns  (logic 0.766ns (5.121%)  route 14.191ns (94.879%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 18.441 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        12.870    12.679    U_DepthAlgorithm_Census/j[4]
    SLICE_X14Y17         LUT6 (Prop_lut6_I4_O)        0.124    12.803 r  U_DepthAlgorithm_Census/window_L[1][0][3]_i_5/O
                         net (fo=1, routed)           1.322    14.125    U_DepthAlgorithm_Census/window_L[1][0][3]_i_5_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.124    14.249 r  U_DepthAlgorithm_Census/window_L[1][0][3]_i_1/O
                         net (fo=1, routed)           0.000    14.249    U_DepthAlgorithm_Census/window_L[1][0][3]_i_1_n_0
    SLICE_X42Y29         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.436    18.441    U_DepthAlgorithm_Census/clk_50
    SLICE_X42Y29         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][0][3]/C
                         clock pessimism              0.484    18.924    
                         clock uncertainty           -0.094    18.830    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)        0.081    18.911    U_DepthAlgorithm_Census/window_L_reg[1][0][3]
  -------------------------------------------------------------------
                         required time                         18.911    
                         arrival time                         -14.249    
  -------------------------------------------------------------------
                         slack                                  4.663    

Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.730ns  (logic 0.766ns (5.200%)  route 13.964ns (94.800%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 18.439 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        12.737    12.547    U_DepthAlgorithm_Census/j[4]
    SLICE_X13Y26         LUT6 (Prop_lut6_I4_O)        0.124    12.671 r  U_DepthAlgorithm_Census/window_L[1][1][4]_i_4/O
                         net (fo=1, routed)           1.227    13.897    U_DepthAlgorithm_Census/window_L[1][1][4]_i_4_n_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I5_O)        0.124    14.021 r  U_DepthAlgorithm_Census/window_L[1][1][4]_i_1/O
                         net (fo=1, routed)           0.000    14.021    U_DepthAlgorithm_Census/mem_L__0[4]
    SLICE_X30Y29         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.434    18.439    U_DepthAlgorithm_Census/clk_50
    SLICE_X30Y29         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][1][4]/C
                         clock pessimism              0.484    18.922    
                         clock uncertainty           -0.094    18.828    
    SLICE_X30Y29         FDRE (Setup_fdre_C_D)        0.077    18.905    U_DepthAlgorithm_Census/window_L_reg[1][1][4]
  -------------------------------------------------------------------
                         required time                         18.905    
                         arrival time                         -14.021    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.639ns  (logic 0.766ns (5.233%)  route 13.873ns (94.767%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)        12.644    12.453    U_DepthAlgorithm_Census/j[4]
    SLICE_X12Y25         LUT6 (Prop_lut6_I4_O)        0.124    12.577 r  U_DepthAlgorithm_Census/window_L[1][2][4]_i_4/O
                         net (fo=1, routed)           1.229    13.807    U_DepthAlgorithm_Census/window_L[1][2][4]_i_4_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124    13.931 r  U_DepthAlgorithm_Census/window_L[1][2][4]_i_1/O
                         net (fo=1, routed)           0.000    13.931    U_DepthAlgorithm_Census/window_L[1][2][4]_i_1_n_0
    SLICE_X37Y31         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.435    18.440    U_DepthAlgorithm_Census/clk_50
    SLICE_X37Y31         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][2][4]/C
                         clock pessimism              0.484    18.923    
                         clock uncertainty           -0.094    18.829    
    SLICE_X37Y31         FDRE (Setup_fdre_C_D)        0.032    18.861    U_DepthAlgorithm_Census/window_L_reg[1][2][4]
  -------------------------------------------------------------------
                         required time                         18.861    
                         arrival time                         -13.931    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 U_DepthAlgorithm_Census/j_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_R0_reg[1][1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.373ns  (logic 1.493ns (10.388%)  route 12.880ns (89.612%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.803    -0.709    U_DepthAlgorithm_Census/clk_50
    SLICE_X6Y114         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.518    -0.191 r  U_DepthAlgorithm_Census/j_reg[4]/Q
                         net (fo=333, routed)         3.072     2.881    U_DepthAlgorithm_Census/j[4]
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     3.429 r  U_DepthAlgorithm_Census/window_R0_reg[0][1][11]_i_5/O[1]
                         net (fo=72, routed)          7.867    11.297    U_DepthAlgorithm_Census/window_R0_reg[0][1][11]_i_5_n_6
    SLICE_X6Y6           LUT6 (Prop_lut6_I2_O)        0.303    11.600 r  U_DepthAlgorithm_Census/window_R0[1][1][6]_i_5/O
                         net (fo=1, routed)           1.941    13.540    U_DepthAlgorithm_Census/window_R0[1][1][6]_i_5_n_0
    SLICE_X51Y14         LUT6 (Prop_lut6_I5_O)        0.124    13.664 r  U_DepthAlgorithm_Census/window_R0[1][1][6]_i_1/O
                         net (fo=1, routed)           0.000    13.664    U_DepthAlgorithm_Census/window_R0[1][1][6]_i_1_n_0
    SLICE_X51Y14         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[1][1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.447    18.452    U_DepthAlgorithm_Census/clk_50
    SLICE_X51Y14         FDRE                                         r  U_DepthAlgorithm_Census/window_R0_reg[1][1][6]/C
                         clock pessimism              0.484    18.935    
                         clock uncertainty           -0.094    18.841    
    SLICE_X51Y14         FDRE (Setup_fdre_C_D)        0.029    18.870    U_DepthAlgorithm_Census/window_R0_reg[1][1][6]
  -------------------------------------------------------------------
                         required time                         18.870    
                         arrival time                         -13.664    
  -------------------------------------------------------------------
                         slack                                  5.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/mem_L_reg[2][0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[2][1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.000%)  route 0.140ns (43.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.555    -0.626    U_DepthAlgorithm_Census/clk_50
    SLICE_X15Y70         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[2][0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  U_DepthAlgorithm_Census/mem_L_reg[2][0][8]/Q
                         net (fo=3, routed)           0.140    -0.345    U_DepthAlgorithm_Census/mem_L_reg[2][0]_329[8]
    SLICE_X28Y70         LUT6 (Prop_lut6_I0_O)        0.045    -0.300 r  U_DepthAlgorithm_Census/window_L[2][1][8]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    U_DepthAlgorithm_Census/window_L[2][1][8]_i_1_n_0
    SLICE_X28Y70         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.820    -0.870    U_DepthAlgorithm_Census/clk_50
    SLICE_X28Y70         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[2][1][8]/C
                         clock pessimism              0.275    -0.595    
                         clock uncertainty            0.094    -0.501    
    SLICE_X28Y70         FDRE (Hold_fdre_C_D)         0.091    -0.410    U_DepthAlgorithm_Census/window_L_reg[2][1][8]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[112][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.339%)  route 0.192ns (57.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.633    -0.548    U_DepthAlgorithm_Census/clk_50
    SLICE_X28Y127        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  U_DepthAlgorithm_Census/depth_reg_reg[4]/Q
                         net (fo=160, routed)         0.192    -0.215    U_DepthAlgorithm_Census/depth_reg[4]
    SLICE_X20Y126        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[112][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.904    -0.785    U_DepthAlgorithm_Census/clk_50
    SLICE_X20Y126        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[112][4]/C
                         clock pessimism              0.270    -0.515    
                         clock uncertainty            0.094    -0.421    
    SLICE_X20Y126        FDCE (Hold_fdce_C_D)         0.070    -0.351    U_DepthAlgorithm_Census/temp_mem_reg[112][4]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/j_reg[1]_rep__30/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/j_reg[2]_rep__1/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.024%)  route 0.101ns (30.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.565    -0.616    U_DepthAlgorithm_Census/clk_50
    SLICE_X57Y59         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[1]_rep__30/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59         FDCE (Prop_fdce_C_Q)         0.128    -0.488 r  U_DepthAlgorithm_Census/j_reg[1]_rep__30/Q
                         net (fo=124, routed)         0.101    -0.387    U_DepthAlgorithm_Census/j_reg[1]_rep__30_n_0
    SLICE_X57Y59         LUT4 (Prop_lut4_I1_O)        0.098    -0.289 r  U_DepthAlgorithm_Census/j[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    -0.289    U_DepthAlgorithm_Census/j[2]_rep__1_i_1_n_0
    SLICE_X57Y59         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.833    -0.856    U_DepthAlgorithm_Census/clk_50
    SLICE_X57Y59         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[2]_rep__1/C
                         clock pessimism              0.240    -0.616    
                         clock uncertainty            0.094    -0.522    
    SLICE_X57Y59         FDCE (Hold_fdce_C_D)         0.092    -0.430    U_DepthAlgorithm_Census/j_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/j_reg[0]_rep__8/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/j_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.345%)  route 0.138ns (42.655%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.583    -0.598    U_DepthAlgorithm_Census/clk_50
    SLICE_X58Y70         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[0]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  U_DepthAlgorithm_Census/j_reg[0]_rep__8/Q
                         net (fo=127, routed)         0.080    -0.378    U_DepthAlgorithm_Census/j_reg[0]_rep__8_n_0
    SLICE_X59Y70         LUT5 (Prop_lut5_I2_O)        0.045    -0.333 r  U_DepthAlgorithm_Census/j[3]_i_1/O
                         net (fo=1, routed)           0.059    -0.274    U_DepthAlgorithm_Census/j[3]_i_1_n_0
    SLICE_X58Y70         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.850    -0.839    U_DepthAlgorithm_Census/clk_50
    SLICE_X58Y70         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[3]/C
                         clock pessimism              0.241    -0.598    
                         clock uncertainty            0.094    -0.504    
    SLICE_X58Y70         FDCE (Hold_fdce_C_D)         0.078    -0.426    U_DepthAlgorithm_Census/j_reg[3]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[123][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.977%)  route 0.221ns (61.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.631    -0.550    U_DepthAlgorithm_Census/clk_50
    SLICE_X28Y126        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        FDCE (Prop_fdce_C_Q)         0.141    -0.409 r  U_DepthAlgorithm_Census/depth_reg_reg[2]/Q
                         net (fo=160, routed)         0.221    -0.188    U_DepthAlgorithm_Census/depth_reg[2]
    SLICE_X22Y126        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[123][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.904    -0.785    U_DepthAlgorithm_Census/clk_50
    SLICE_X22Y126        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[123][2]/C
                         clock pessimism              0.270    -0.515    
                         clock uncertainty            0.094    -0.421    
    SLICE_X22Y126        FDCE (Hold_fdce_C_D)         0.070    -0.351    U_DepthAlgorithm_Census/temp_mem_reg[123][2]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/temp_mem_reg[115][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.058%)  route 0.220ns (60.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.633    -0.548    U_DepthAlgorithm_Census/clk_50
    SLICE_X28Y127        FDCE                                         r  U_DepthAlgorithm_Census/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  U_DepthAlgorithm_Census/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.220    -0.187    U_DepthAlgorithm_Census/depth_reg[5]
    SLICE_X23Y127        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[115][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.906    -0.783    U_DepthAlgorithm_Census/clk_50
    SLICE_X23Y127        FDCE                                         r  U_DepthAlgorithm_Census/temp_mem_reg[115][5]/C
                         clock pessimism              0.270    -0.513    
                         clock uncertainty            0.094    -0.419    
    SLICE_X23Y127        FDCE (Hold_fdce_C_D)         0.066    -0.353    U_DepthAlgorithm_Census/temp_mem_reg[115][5]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/j_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/j_reg[6]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.667    -0.514    U_DepthAlgorithm_Census/clk_50
    SLICE_X2Y119         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDCE (Prop_fdce_C_Q)         0.164    -0.350 r  U_DepthAlgorithm_Census/j_reg[6]/Q
                         net (fo=184, routed)         0.186    -0.164    U_DepthAlgorithm_Census/j[6]
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.045    -0.119 r  U_DepthAlgorithm_Census/j[6]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.119    U_DepthAlgorithm_Census/j[6]_rep_i_1_n_0
    SLICE_X2Y119         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.940    -0.749    U_DepthAlgorithm_Census/clk_50
    SLICE_X2Y119         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[6]_rep/C
                         clock pessimism              0.235    -0.514    
                         clock uncertainty            0.094    -0.420    
    SLICE_X2Y119         FDCE (Hold_fdce_C_D)         0.121    -0.299    U_DepthAlgorithm_Census/j_reg[6]_rep
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/j_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/j_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.667    -0.514    U_DepthAlgorithm_Census/clk_50
    SLICE_X2Y119         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDCE (Prop_fdce_C_Q)         0.164    -0.350 r  U_DepthAlgorithm_Census/j_reg[6]/Q
                         net (fo=184, routed)         0.186    -0.164    U_DepthAlgorithm_Census/j[6]
    SLICE_X2Y119         LUT3 (Prop_lut3_I0_O)        0.045    -0.119 r  U_DepthAlgorithm_Census/j[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    U_DepthAlgorithm_Census/j[6]_i_1_n_0
    SLICE_X2Y119         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.940    -0.749    U_DepthAlgorithm_Census/clk_50
    SLICE_X2Y119         FDCE                                         r  U_DepthAlgorithm_Census/j_reg[6]/C
                         clock pessimism              0.235    -0.514    
                         clock uncertainty            0.094    -0.420    
    SLICE_X2Y119         FDCE (Hold_fdce_C_D)         0.120    -0.300    U_DepthAlgorithm_Census/j_reg[6]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.638    -0.543    U_DepthAlgorithm_Census/clk_50
    SLICE_X40Y116        FDPE                                         r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDPE (Prop_fdpe_C_Q)         0.141    -0.402 r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=4, routed)           0.185    -0.217    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X40Y116        LUT6 (Prop_lut6_I2_O)        0.045    -0.172 r  U_DepthAlgorithm_Census/FSM_onehot_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    U_DepthAlgorithm_Census/FSM_onehot_state_reg[1]_i_1_n_0
    SLICE_X40Y116        FDCE                                         r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.909    -0.780    U_DepthAlgorithm_Census/clk_50
    SLICE_X40Y116        FDCE                                         r  U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[1]/C
                         clock pessimism              0.237    -0.543    
                         clock uncertainty            0.094    -0.449    
    SLICE_X40Y116        FDCE (Hold_fdce_C_D)         0.092    -0.357    U_DepthAlgorithm_Census/FSM_onehot_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 U_DepthAlgorithm_Census/mem_L_reg[1][0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U_DepthAlgorithm_Census/window_L_reg[1][2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - clk_50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.231ns (36.014%)  route 0.410ns (63.986%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.555    -0.626    U_DepthAlgorithm_Census/clk_50
    SLICE_X29Y30         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  U_DepthAlgorithm_Census/mem_L_reg[1][0][4]/Q
                         net (fo=3, routed)           0.172    -0.314    U_DepthAlgorithm_Census/mem_L_reg[1][0]_668[4]
    SLICE_X30Y31         LUT6 (Prop_lut6_I1_O)        0.045    -0.269 r  U_DepthAlgorithm_Census/window_L[1][2][4]_i_2/O
                         net (fo=1, routed)           0.239    -0.030    U_DepthAlgorithm_Census/window_L[1][2][4]_i_2_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.045     0.015 r  U_DepthAlgorithm_Census/window_L[1][2][4]_i_1/O
                         net (fo=1, routed)           0.000     0.015    U_DepthAlgorithm_Census/window_L[1][2][4]_i_1_n_0
    SLICE_X37Y31         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.823    -0.867    U_DepthAlgorithm_Census/clk_50
    SLICE_X37Y31         FDRE                                         r  U_DepthAlgorithm_Census/window_L_reg[1][2][4]/C
                         clock pessimism              0.503    -0.363    
                         clock uncertainty            0.094    -0.269    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.092    -0.177    U_DepthAlgorithm_Census/window_L_reg[1][2][4]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.192    





---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  clk_50_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][8][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.046ns  (logic 5.248ns (34.880%)  route 9.798ns (65.120%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.284    14.310    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X58Y34         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][8][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.512    18.517    U_DepthAlgorithm_Census/clk_50
    SLICE_X58Y34         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][8][9]/C
                         clock pessimism              0.398    18.915    
                         clock uncertainty           -0.226    18.689    
    SLICE_X58Y34         FDRE (Setup_fdre_C_D)       -0.233    18.456    U_DepthAlgorithm_Census/mem_L_reg[1][8][9]
  -------------------------------------------------------------------
                         required time                         18.456    
                         arrival time                         -14.310    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.168ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][87][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.019ns  (logic 5.248ns (34.943%)  route 9.771ns (65.057%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.256    14.283    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X65Y50         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][87][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.510    18.514    U_DepthAlgorithm_Census/clk_50
    SLICE_X65Y50         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][87][9]/C
                         clock pessimism              0.398    18.912    
                         clock uncertainty           -0.226    18.686    
    SLICE_X65Y50         FDRE (Setup_fdre_C_D)       -0.236    18.450    U_DepthAlgorithm_Census/mem_L_reg[1][87][9]
  -------------------------------------------------------------------
                         required time                         18.450    
                         arrival time                         -14.283    
  -------------------------------------------------------------------
                         slack                                  4.168    

Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][80][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.009ns  (logic 5.248ns (34.965%)  route 9.761ns (65.035%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.247    14.273    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X65Y51         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][80][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.510    18.514    U_DepthAlgorithm_Census/clk_50
    SLICE_X65Y51         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][80][9]/C
                         clock pessimism              0.398    18.912    
                         clock uncertainty           -0.226    18.686    
    SLICE_X65Y51         FDRE (Setup_fdre_C_D)       -0.236    18.450    U_DepthAlgorithm_Census/mem_L_reg[1][80][9]
  -------------------------------------------------------------------
                         required time                         18.450    
                         arrival time                         -14.273    
  -------------------------------------------------------------------
                         slack                                  4.177    

Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][95][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.019ns  (logic 5.248ns (34.943%)  route 9.771ns (65.057%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.256    14.283    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X64Y50         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][95][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.510    18.514    U_DepthAlgorithm_Census/clk_50
    SLICE_X64Y50         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][95][9]/C
                         clock pessimism              0.398    18.912    
                         clock uncertainty           -0.226    18.686    
    SLICE_X64Y50         FDRE (Setup_fdre_C_D)       -0.203    18.483    U_DepthAlgorithm_Census/mem_L_reg[1][95][9]
  -------------------------------------------------------------------
                         required time                         18.483    
                         arrival time                         -14.283    
  -------------------------------------------------------------------
                         slack                                  4.201    

Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][70][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.987ns  (logic 5.248ns (35.017%)  route 9.739ns (64.983%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.225    14.251    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X61Y48         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][70][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.519    18.524    U_DepthAlgorithm_Census/clk_50
    SLICE_X61Y48         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][70][9]/C
                         clock pessimism              0.398    18.922    
                         clock uncertainty           -0.226    18.696    
    SLICE_X61Y48         FDRE (Setup_fdre_C_D)       -0.236    18.460    U_DepthAlgorithm_Census/mem_L_reg[1][70][9]
  -------------------------------------------------------------------
                         required time                         18.460    
                         arrival time                         -14.251    
  -------------------------------------------------------------------
                         slack                                  4.209    

Slack (MET) :             4.215ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][69][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.971ns  (logic 5.248ns (35.054%)  route 9.723ns (64.946%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.209    14.235    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X62Y50         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][69][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.510    18.514    U_DepthAlgorithm_Census/clk_50
    SLICE_X62Y50         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][69][9]/C
                         clock pessimism              0.398    18.912    
                         clock uncertainty           -0.226    18.686    
    SLICE_X62Y50         FDRE (Setup_fdre_C_D)       -0.236    18.450    U_DepthAlgorithm_Census/mem_L_reg[1][69][9]
  -------------------------------------------------------------------
                         required time                         18.450    
                         arrival time                         -14.235    
  -------------------------------------------------------------------
                         slack                                  4.215    

Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][141][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.884ns  (logic 5.248ns (35.259%)  route 9.636ns (64.741%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.122    14.148    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X51Y37         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][141][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.448    18.453    U_DepthAlgorithm_Census/clk_50
    SLICE_X51Y37         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][141][9]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.226    18.625    
    SLICE_X51Y37         FDRE (Setup_fdre_C_D)       -0.233    18.392    U_DepthAlgorithm_Census/mem_L_reg[1][141][9]
  -------------------------------------------------------------------
                         required time                         18.392    
                         arrival time                         -14.148    
  -------------------------------------------------------------------
                         slack                                  4.244    

Slack (MET) :             4.254ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][7][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.873ns  (logic 5.248ns (35.286%)  route 9.625ns (64.714%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 18.455 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.111    14.137    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X53Y39         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][7][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.450    18.455    U_DepthAlgorithm_Census/clk_50
    SLICE_X53Y39         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][7][9]/C
                         clock pessimism              0.398    18.853    
                         clock uncertainty           -0.226    18.627    
    SLICE_X53Y39         FDRE (Setup_fdre_C_D)       -0.236    18.391    U_DepthAlgorithm_Census/mem_L_reg[1][7][9]
  -------------------------------------------------------------------
                         required time                         18.391    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  4.254    

Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][134][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.878ns  (logic 5.248ns (35.274%)  route 9.630ns (64.726%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 18.455 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.116    14.142    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X52Y39         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][134][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.450    18.455    U_DepthAlgorithm_Census/clk_50
    SLICE_X52Y39         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][134][9]/C
                         clock pessimism              0.398    18.853    
                         clock uncertainty           -0.226    18.627    
    SLICE_X52Y39         FDRE (Setup_fdre_C_D)       -0.203    18.424    U_DepthAlgorithm_Census/mem_L_reg[1][134][9]
  -------------------------------------------------------------------
                         required time                         18.424    
                         arrival time                         -14.142    
  -------------------------------------------------------------------
                         slack                                  4.282    

Slack (MET) :             4.295ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][136][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.865ns  (logic 5.248ns (35.305%)  route 9.617ns (64.695%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 18.455 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.103    14.129    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X50Y39         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][136][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.450    18.455    U_DepthAlgorithm_Census/clk_50
    SLICE_X50Y39         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][136][9]/C
                         clock pessimism              0.398    18.853    
                         clock uncertainty           -0.226    18.627    
    SLICE_X50Y39         FDRE (Setup_fdre_C_D)       -0.203    18.424    U_DepthAlgorithm_Census/mem_L_reg[1][136][9]
  -------------------------------------------------------------------
                         required time                         18.424    
                         arrival time                         -14.129    
  -------------------------------------------------------------------
                         slack                                  4.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[0][0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.700ns (64.859%)  route 0.379ns (35.141%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.690    -0.491    U_FrameBufferRight/vga_clk
    RAMB36_X0Y20         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.094 r  U_FrameBufferRight/mem_reg_0_0/DOBDO[0]
                         net (fo=11, routed)          0.379     0.473    U_rgb2gray_R/rData[0]
    SLICE_X14Y101        LUT2 (Prop_lut2_I0_O)        0.045     0.518 r  U_rgb2gray_R/mem_L[0][0][0]_i_6/O
                         net (fo=1, routed)           0.000     0.518    U_FrameBufferRight/mem_L_reg[0][158][0][0]
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.588 r  U_FrameBufferRight/mem_L_reg[0][0][0]_i_1/O[0]
                         net (fo=481, routed)         0.000     0.588    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[0]
    SLICE_X14Y101        FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.921    -0.768    U_DepthAlgorithm_Census/clk_50
    SLICE_X14Y101        FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][0]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.226     0.013    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.130     0.143    U_DepthAlgorithm_Census/mem_L_reg[0][0][0]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][54][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.271ns (24.592%)  route 0.831ns (75.408%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X11Y89         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.128    -0.491 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=29, routed)          0.359    -0.132    U_vga_controller/U_Pixel_Counter/Q[3]
    SLICE_X14Y84         LUT4 (Prop_lut4_I3_O)        0.098    -0.034 f  U_vga_controller/U_Pixel_Counter/mem_R[0][16][11]_i_2/O
                         net (fo=108, routed)         0.334     0.300    U_vga_controller/U_Pixel_Counter/mem_R[0][16][11]_i_2_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.345 r  U_vga_controller/U_Pixel_Counter/mem_R[0][54][11]_i_1/O
                         net (fo=24, routed)          0.137     0.483    U_DepthAlgorithm_Census/mem_R_reg[0][54][0]_0[0]
    SLICE_X39Y79         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][54][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.818    -0.871    U_DepthAlgorithm_Census/clk_50
    SLICE_X39Y79         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][54][2]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.226    -0.089    
    SLICE_X39Y79         FDRE (Hold_fdre_C_CE)       -0.039    -0.128    U_DepthAlgorithm_Census/mem_R_reg[0][54][2]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.700ns (54.922%)  route 0.575ns (45.078%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.599    -0.582    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y16         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.003 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=11, routed)          0.575     0.578    U_rgb2gray_L/rData[0]
    SLICE_X28Y83         LUT2 (Prop_lut2_I0_O)        0.045     0.623 r  U_rgb2gray_L/mem_R[0][0][0]_i_6/O
                         net (fo=1, routed)           0.000     0.623    U_FrameBufferLeft/mem_R_reg[2][158][0][0]
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.693 r  U_FrameBufferLeft/mem_R_reg[0][0][0]_i_1/O[0]
                         net (fo=482, routed)         0.000     0.693    U_DepthAlgorithm_Census/in_R[0]
    SLICE_X28Y83         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.824    -0.866    U_DepthAlgorithm_Census/clk_50
    SLICE_X28Y83         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][0][0]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.226    -0.084    
    SLICE_X28Y83         FDRE (Hold_fdre_C_D)         0.102     0.018    U_DepthAlgorithm_Census/mem_R_reg[0][0][0]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.693    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][54][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.271ns (23.052%)  route 0.905ns (76.948%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X11Y89         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.128    -0.491 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=29, routed)          0.359    -0.132    U_vga_controller/U_Pixel_Counter/Q[3]
    SLICE_X14Y84         LUT4 (Prop_lut4_I3_O)        0.098    -0.034 f  U_vga_controller/U_Pixel_Counter/mem_R[0][16][11]_i_2/O
                         net (fo=108, routed)         0.334     0.300    U_vga_controller/U_Pixel_Counter/mem_R[0][16][11]_i_2_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.345 r  U_vga_controller/U_Pixel_Counter/mem_R[0][54][11]_i_1/O
                         net (fo=24, routed)          0.211     0.556    U_DepthAlgorithm_Census/mem_R_reg[0][54][0]_0[0]
    SLICE_X32Y79         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][54][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.818    -0.871    U_DepthAlgorithm_Census/clk_50
    SLICE_X32Y79         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][54][3]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.226    -0.089    
    SLICE_X32Y79         FDRE (Hold_fdre_C_CE)       -0.039    -0.128    U_DepthAlgorithm_Census/mem_R_reg[0][54][3]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][54][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.271ns (23.052%)  route 0.905ns (76.948%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X11Y89         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.128    -0.491 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=29, routed)          0.359    -0.132    U_vga_controller/U_Pixel_Counter/Q[3]
    SLICE_X14Y84         LUT4 (Prop_lut4_I3_O)        0.098    -0.034 f  U_vga_controller/U_Pixel_Counter/mem_R[0][16][11]_i_2/O
                         net (fo=108, routed)         0.334     0.300    U_vga_controller/U_Pixel_Counter/mem_R[0][16][11]_i_2_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.345 r  U_vga_controller/U_Pixel_Counter/mem_R[0][54][11]_i_1/O
                         net (fo=24, routed)          0.211     0.556    U_DepthAlgorithm_Census/mem_R_reg[0][54][0]_0[0]
    SLICE_X32Y79         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][54][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.818    -0.871    U_DepthAlgorithm_Census/clk_50
    SLICE_X32Y79         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][54][5]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.226    -0.089    
    SLICE_X32Y79         FDRE (Hold_fdre_C_CE)       -0.039    -0.128    U_DepthAlgorithm_Census/mem_R_reg[0][54][5]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][2][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.254ns (19.911%)  route 1.022ns (80.089%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=11, routed)          0.337    -0.118    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.045    -0.073 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_17/O
                         net (fo=105, routed)         0.434     0.361    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.406 r  U_vga_controller/U_Pixel_Counter/mem_R[0][2][11]_i_1/O
                         net (fo=24, routed)          0.251     0.656    U_DepthAlgorithm_Census/mem_R_reg[0][2][0]_0[0]
    SLICE_X41Y77         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][2][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.817    -0.872    U_DepthAlgorithm_Census/clk_50
    SLICE_X41Y77         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][2][2]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.226    -0.090    
    SLICE_X41Y77         FDRE (Hold_fdre_C_CE)       -0.039    -0.129    U_DepthAlgorithm_Census/mem_R_reg[0][2][2]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.656    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][2][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.254ns (19.911%)  route 1.022ns (80.089%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=11, routed)          0.337    -0.118    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.045    -0.073 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_17/O
                         net (fo=105, routed)         0.434     0.361    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.406 r  U_vga_controller/U_Pixel_Counter/mem_R[0][2][11]_i_1/O
                         net (fo=24, routed)          0.251     0.656    U_DepthAlgorithm_Census/mem_R_reg[0][2][0]_0[0]
    SLICE_X41Y77         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][2][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.817    -0.872    U_DepthAlgorithm_Census/clk_50
    SLICE_X41Y77         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][2][5]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.226    -0.090    
    SLICE_X41Y77         FDRE (Hold_fdre_C_CE)       -0.039    -0.129    U_DepthAlgorithm_Census/mem_R_reg[0][2][5]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.656    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][144][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.254ns (19.401%)  route 1.055ns (80.599%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=11, routed)          0.337    -0.118    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.045    -0.073 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_17/O
                         net (fo=105, routed)         0.533     0.460    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_0
    SLICE_X42Y84         LUT4 (Prop_lut4_I0_O)        0.045     0.505 r  U_vga_controller/U_Pixel_Counter/mem_R[0][144][11]_i_1/O
                         net (fo=24, routed)          0.185     0.690    U_DepthAlgorithm_Census/mem_R_reg[0][144][0]_0[0]
    SLICE_X42Y84         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][144][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.825    -0.865    U_DepthAlgorithm_Census/clk_50
    SLICE_X42Y84         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][144][0]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.226    -0.083    
    SLICE_X42Y84         FDRE (Hold_fdre_C_CE)       -0.016    -0.099    U_DepthAlgorithm_Census/mem_R_reg[0][144][0]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][144][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.254ns (19.401%)  route 1.055ns (80.599%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=11, routed)          0.337    -0.118    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.045    -0.073 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_17/O
                         net (fo=105, routed)         0.533     0.460    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_0
    SLICE_X42Y84         LUT4 (Prop_lut4_I0_O)        0.045     0.505 r  U_vga_controller/U_Pixel_Counter/mem_R[0][144][11]_i_1/O
                         net (fo=24, routed)          0.185     0.690    U_DepthAlgorithm_Census/mem_R_reg[0][144][0]_0[0]
    SLICE_X42Y84         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][144][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.825    -0.865    U_DepthAlgorithm_Census/clk_50
    SLICE_X42Y84         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][144][11]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.226    -0.083    
    SLICE_X42Y84         FDRE (Hold_fdre_C_CE)       -0.016    -0.099    U_DepthAlgorithm_Census/mem_R_reg[0][144][11]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][144][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.254ns (19.401%)  route 1.055ns (80.599%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=11, routed)          0.337    -0.118    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.045    -0.073 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_17/O
                         net (fo=105, routed)         0.533     0.460    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_0
    SLICE_X42Y84         LUT4 (Prop_lut4_I0_O)        0.045     0.505 r  U_vga_controller/U_Pixel_Counter/mem_R[0][144][11]_i_1/O
                         net (fo=24, routed)          0.185     0.690    U_DepthAlgorithm_Census/mem_R_reg[0][144][0]_0[0]
    SLICE_X42Y84         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][144][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.825    -0.865    U_DepthAlgorithm_Census/clk_50
    SLICE_X42Y84         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][144][1]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.226    -0.083    
    SLICE_X42Y84         FDRE (Hold_fdre_C_CE)       -0.016    -0.099    U_DepthAlgorithm_Census/mem_R_reg[0][144][1]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.789    





---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0_1
  To Clock:  clk_50_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.149ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][8][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.046ns  (logic 5.248ns (34.880%)  route 9.798ns (65.120%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 18.517 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.284    14.310    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X58Y34         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][8][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.512    18.517    U_DepthAlgorithm_Census/clk_50
    SLICE_X58Y34         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][8][9]/C
                         clock pessimism              0.398    18.915    
                         clock uncertainty           -0.224    18.691    
    SLICE_X58Y34         FDRE (Setup_fdre_C_D)       -0.233    18.458    U_DepthAlgorithm_Census/mem_L_reg[1][8][9]
  -------------------------------------------------------------------
                         required time                         18.458    
                         arrival time                         -14.310    
  -------------------------------------------------------------------
                         slack                                  4.149    

Slack (MET) :             4.170ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][87][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.019ns  (logic 5.248ns (34.943%)  route 9.771ns (65.057%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.256    14.283    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X65Y50         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][87][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.510    18.514    U_DepthAlgorithm_Census/clk_50
    SLICE_X65Y50         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][87][9]/C
                         clock pessimism              0.398    18.912    
                         clock uncertainty           -0.224    18.689    
    SLICE_X65Y50         FDRE (Setup_fdre_C_D)       -0.236    18.453    U_DepthAlgorithm_Census/mem_L_reg[1][87][9]
  -------------------------------------------------------------------
                         required time                         18.453    
                         arrival time                         -14.283    
  -------------------------------------------------------------------
                         slack                                  4.170    

Slack (MET) :             4.179ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][80][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.009ns  (logic 5.248ns (34.965%)  route 9.761ns (65.035%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.247    14.273    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X65Y51         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][80][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.510    18.514    U_DepthAlgorithm_Census/clk_50
    SLICE_X65Y51         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][80][9]/C
                         clock pessimism              0.398    18.912    
                         clock uncertainty           -0.224    18.689    
    SLICE_X65Y51         FDRE (Setup_fdre_C_D)       -0.236    18.453    U_DepthAlgorithm_Census/mem_L_reg[1][80][9]
  -------------------------------------------------------------------
                         required time                         18.453    
                         arrival time                         -14.273    
  -------------------------------------------------------------------
                         slack                                  4.179    

Slack (MET) :             4.203ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][95][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.019ns  (logic 5.248ns (34.943%)  route 9.771ns (65.057%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.256    14.283    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X64Y50         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][95][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.510    18.514    U_DepthAlgorithm_Census/clk_50
    SLICE_X64Y50         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][95][9]/C
                         clock pessimism              0.398    18.912    
                         clock uncertainty           -0.224    18.689    
    SLICE_X64Y50         FDRE (Setup_fdre_C_D)       -0.203    18.486    U_DepthAlgorithm_Census/mem_L_reg[1][95][9]
  -------------------------------------------------------------------
                         required time                         18.486    
                         arrival time                         -14.283    
  -------------------------------------------------------------------
                         slack                                  4.203    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][70][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.987ns  (logic 5.248ns (35.017%)  route 9.739ns (64.983%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 18.524 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.225    14.251    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X61Y48         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][70][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.519    18.524    U_DepthAlgorithm_Census/clk_50
    SLICE_X61Y48         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][70][9]/C
                         clock pessimism              0.398    18.922    
                         clock uncertainty           -0.224    18.698    
    SLICE_X61Y48         FDRE (Setup_fdre_C_D)       -0.236    18.462    U_DepthAlgorithm_Census/mem_L_reg[1][70][9]
  -------------------------------------------------------------------
                         required time                         18.462    
                         arrival time                         -14.251    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.218ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][69][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.971ns  (logic 5.248ns (35.054%)  route 9.723ns (64.946%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 18.514 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.209    14.235    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X62Y50         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][69][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.510    18.514    U_DepthAlgorithm_Census/clk_50
    SLICE_X62Y50         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][69][9]/C
                         clock pessimism              0.398    18.912    
                         clock uncertainty           -0.224    18.689    
    SLICE_X62Y50         FDRE (Setup_fdre_C_D)       -0.236    18.453    U_DepthAlgorithm_Census/mem_L_reg[1][69][9]
  -------------------------------------------------------------------
                         required time                         18.453    
                         arrival time                         -14.235    
  -------------------------------------------------------------------
                         slack                                  4.218    

Slack (MET) :             4.246ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][141][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.884ns  (logic 5.248ns (35.259%)  route 9.636ns (64.741%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 18.453 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.122    14.148    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X51Y37         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][141][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.448    18.453    U_DepthAlgorithm_Census/clk_50
    SLICE_X51Y37         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][141][9]/C
                         clock pessimism              0.398    18.851    
                         clock uncertainty           -0.224    18.627    
    SLICE_X51Y37         FDRE (Setup_fdre_C_D)       -0.233    18.394    U_DepthAlgorithm_Census/mem_L_reg[1][141][9]
  -------------------------------------------------------------------
                         required time                         18.394    
                         arrival time                         -14.148    
  -------------------------------------------------------------------
                         slack                                  4.246    

Slack (MET) :             4.257ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][7][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.873ns  (logic 5.248ns (35.286%)  route 9.625ns (64.714%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 18.455 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.111    14.137    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X53Y39         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][7][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.450    18.455    U_DepthAlgorithm_Census/clk_50
    SLICE_X53Y39         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][7][9]/C
                         clock pessimism              0.398    18.853    
                         clock uncertainty           -0.224    18.629    
    SLICE_X53Y39         FDRE (Setup_fdre_C_D)       -0.236    18.393    U_DepthAlgorithm_Census/mem_L_reg[1][7][9]
  -------------------------------------------------------------------
                         required time                         18.393    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  4.257    

Slack (MET) :             4.285ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][134][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.878ns  (logic 5.248ns (35.274%)  route 9.630ns (64.726%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 18.455 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.116    14.142    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X52Y39         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][134][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.450    18.455    U_DepthAlgorithm_Census/clk_50
    SLICE_X52Y39         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][134][9]/C
                         clock pessimism              0.398    18.853    
                         clock uncertainty           -0.224    18.629    
    SLICE_X52Y39         FDRE (Setup_fdre_C_D)       -0.203    18.426    U_DepthAlgorithm_Census/mem_L_reg[1][134][9]
  -------------------------------------------------------------------
                         required time                         18.426    
                         arrival time                         -14.142    
  -------------------------------------------------------------------
                         slack                                  4.285    

Slack (MET) :             4.298ns  (required time - arrival time)
  Source:                 U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[1][136][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50_clk_wiz_0_1 rise@20.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.865ns  (logic 5.248ns (35.305%)  route 9.617ns (64.695%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 18.455 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.776    -0.736    U_FrameBufferRight/vga_clk
    RAMB36_X1Y27         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.718 r  U_FrameBufferRight/mem_reg_0_3/DOBDO[0]
                         net (fo=14, routed)          2.799     4.517    U_FrameBufferRight/rData[3]
    SLICE_X14Y100        LUT4 (Prop_lut4_I2_O)        0.124     4.641 r  U_FrameBufferRight/gray0__1_carry_i_3/O
                         net (fo=2, routed)           0.484     5.124    U_FrameBufferRight/DI[0]
    SLICE_X13Y100        LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  U_FrameBufferRight/gray0__1_carry_i_6/O
                         net (fo=1, routed)           0.000     5.248    U_rgb2gray_R/mem_L_reg[0][158][0][1]
    SLICE_X13Y100        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.828 r  U_rgb2gray_R/gray0__1_carry/O[2]
                         net (fo=2, routed)           0.591     6.420    U_rgb2gray_R/gray0[5]
    SLICE_X14Y102        LUT2 (Prop_lut2_I0_O)        0.302     6.722 r  U_rgb2gray_R/mem_L[0][0][8]_i_9/O
                         net (fo=1, routed)           0.000     6.722    U_rgb2gray_R/mem_L[0][0][8]_i_9_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.300 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_6/O[2]
                         net (fo=1, routed)           0.640     7.940    U_rgb2gray_R/C__1[6]
    SLICE_X16Y103        LUT2 (Prop_lut2_I1_O)        0.301     8.241 r  U_rgb2gray_R/mem_L[0][0][8]_i_4/O
                         net (fo=1, routed)           0.000     8.241    U_rgb2gray_R/mem_L[0][0][8]_i_4_n_0
    SLICE_X16Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.791 r  U_rgb2gray_R/mem_L_reg[0][0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.791    U_rgb2gray_R/mem_L_reg[0][0][8]_i_1_n_0
    SLICE_X16Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.026 r  U_rgb2gray_R/mem_L_reg[0][0][11]_i_1/O[0]
                         net (fo=481, routed)         5.103    14.129    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[9]
    SLICE_X50Y39         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][136][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    15.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    16.914    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       1.450    18.455    U_DepthAlgorithm_Census/clk_50
    SLICE_X50Y39         FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[1][136][9]/C
                         clock pessimism              0.398    18.853    
                         clock uncertainty           -0.224    18.629    
    SLICE_X50Y39         FDRE (Setup_fdre_C_D)       -0.203    18.426    U_DepthAlgorithm_Census/mem_L_reg[1][136][9]
  -------------------------------------------------------------------
                         required time                         18.426    
                         arrival time                         -14.129    
  -------------------------------------------------------------------
                         slack                                  4.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_L_reg[0][0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.700ns (64.859%)  route 0.379ns (35.141%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.690    -0.491    U_FrameBufferRight/vga_clk
    RAMB36_X0Y20         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.094 r  U_FrameBufferRight/mem_reg_0_0/DOBDO[0]
                         net (fo=11, routed)          0.379     0.473    U_rgb2gray_R/rData[0]
    SLICE_X14Y101        LUT2 (Prop_lut2_I0_O)        0.045     0.518 r  U_rgb2gray_R/mem_L[0][0][0]_i_6/O
                         net (fo=1, routed)           0.000     0.518    U_FrameBufferRight/mem_L_reg[0][158][0][0]
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.588 r  U_FrameBufferRight/mem_L_reg[0][0][0]_i_1/O[0]
                         net (fo=481, routed)         0.000     0.588    U_DepthAlgorithm_Census/mem_L_reg[0][158][11]_0[0]
    SLICE_X14Y101        FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.921    -0.768    U_DepthAlgorithm_Census/clk_50
    SLICE_X14Y101        FDRE                                         r  U_DepthAlgorithm_Census/mem_L_reg[0][0][0]/C
                         clock pessimism              0.555    -0.213    
                         clock uncertainty            0.224     0.011    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.130     0.141    U_DepthAlgorithm_Census/mem_L_reg[0][0][0]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][54][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.271ns (24.592%)  route 0.831ns (75.408%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X11Y89         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.128    -0.491 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=29, routed)          0.359    -0.132    U_vga_controller/U_Pixel_Counter/Q[3]
    SLICE_X14Y84         LUT4 (Prop_lut4_I3_O)        0.098    -0.034 f  U_vga_controller/U_Pixel_Counter/mem_R[0][16][11]_i_2/O
                         net (fo=108, routed)         0.334     0.300    U_vga_controller/U_Pixel_Counter/mem_R[0][16][11]_i_2_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.345 r  U_vga_controller/U_Pixel_Counter/mem_R[0][54][11]_i_1/O
                         net (fo=24, routed)          0.137     0.483    U_DepthAlgorithm_Census/mem_R_reg[0][54][0]_0[0]
    SLICE_X39Y79         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][54][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.818    -0.871    U_DepthAlgorithm_Census/clk_50
    SLICE_X39Y79         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][54][2]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.224    -0.092    
    SLICE_X39Y79         FDRE (Hold_fdre_C_CE)       -0.039    -0.131    U_DepthAlgorithm_Census/mem_R_reg[0][54][2]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.700ns (54.922%)  route 0.575ns (45.078%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.599    -0.582    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y16         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.003 r  U_FrameBufferLeft/mem_reg_0_0/DOBDO[0]
                         net (fo=11, routed)          0.575     0.578    U_rgb2gray_L/rData[0]
    SLICE_X28Y83         LUT2 (Prop_lut2_I0_O)        0.045     0.623 r  U_rgb2gray_L/mem_R[0][0][0]_i_6/O
                         net (fo=1, routed)           0.000     0.623    U_FrameBufferLeft/mem_R_reg[2][158][0][0]
    SLICE_X28Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.693 r  U_FrameBufferLeft/mem_R_reg[0][0][0]_i_1/O[0]
                         net (fo=482, routed)         0.000     0.693    U_DepthAlgorithm_Census/in_R[0]
    SLICE_X28Y83         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.824    -0.866    U_DepthAlgorithm_Census/clk_50
    SLICE_X28Y83         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][0][0]/C
                         clock pessimism              0.555    -0.311    
                         clock uncertainty            0.224    -0.087    
    SLICE_X28Y83         FDRE (Hold_fdre_C_D)         0.102     0.015    U_DepthAlgorithm_Census/mem_R_reg[0][0][0]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.693    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][54][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.271ns (23.052%)  route 0.905ns (76.948%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X11Y89         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.128    -0.491 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=29, routed)          0.359    -0.132    U_vga_controller/U_Pixel_Counter/Q[3]
    SLICE_X14Y84         LUT4 (Prop_lut4_I3_O)        0.098    -0.034 f  U_vga_controller/U_Pixel_Counter/mem_R[0][16][11]_i_2/O
                         net (fo=108, routed)         0.334     0.300    U_vga_controller/U_Pixel_Counter/mem_R[0][16][11]_i_2_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.345 r  U_vga_controller/U_Pixel_Counter/mem_R[0][54][11]_i_1/O
                         net (fo=24, routed)          0.211     0.556    U_DepthAlgorithm_Census/mem_R_reg[0][54][0]_0[0]
    SLICE_X32Y79         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][54][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.818    -0.871    U_DepthAlgorithm_Census/clk_50
    SLICE_X32Y79         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][54][3]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.224    -0.092    
    SLICE_X32Y79         FDRE (Hold_fdre_C_CE)       -0.039    -0.131    U_DepthAlgorithm_Census/mem_R_reg[0][54][3]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][54][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.271ns (23.052%)  route 0.905ns (76.948%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X11Y89         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.128    -0.491 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/Q
                         net (fo=29, routed)          0.359    -0.132    U_vga_controller/U_Pixel_Counter/Q[3]
    SLICE_X14Y84         LUT4 (Prop_lut4_I3_O)        0.098    -0.034 f  U_vga_controller/U_Pixel_Counter/mem_R[0][16][11]_i_2/O
                         net (fo=108, routed)         0.334     0.300    U_vga_controller/U_Pixel_Counter/mem_R[0][16][11]_i_2_n_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.345 r  U_vga_controller/U_Pixel_Counter/mem_R[0][54][11]_i_1/O
                         net (fo=24, routed)          0.211     0.556    U_DepthAlgorithm_Census/mem_R_reg[0][54][0]_0[0]
    SLICE_X32Y79         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][54][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.818    -0.871    U_DepthAlgorithm_Census/clk_50
    SLICE_X32Y79         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][54][5]/C
                         clock pessimism              0.555    -0.316    
                         clock uncertainty            0.224    -0.092    
    SLICE_X32Y79         FDRE (Hold_fdre_C_CE)       -0.039    -0.131    U_DepthAlgorithm_Census/mem_R_reg[0][54][5]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][2][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.254ns (19.911%)  route 1.022ns (80.089%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=11, routed)          0.337    -0.118    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.045    -0.073 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_17/O
                         net (fo=105, routed)         0.434     0.361    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.406 r  U_vga_controller/U_Pixel_Counter/mem_R[0][2][11]_i_1/O
                         net (fo=24, routed)          0.251     0.656    U_DepthAlgorithm_Census/mem_R_reg[0][2][0]_0[0]
    SLICE_X41Y77         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][2][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.817    -0.872    U_DepthAlgorithm_Census/clk_50
    SLICE_X41Y77         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][2][2]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.224    -0.093    
    SLICE_X41Y77         FDRE (Hold_fdre_C_CE)       -0.039    -0.132    U_DepthAlgorithm_Census/mem_R_reg[0][2][2]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.656    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][2][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.254ns (19.911%)  route 1.022ns (80.089%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=11, routed)          0.337    -0.118    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.045    -0.073 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_17/O
                         net (fo=105, routed)         0.434     0.361    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_0
    SLICE_X39Y80         LUT6 (Prop_lut6_I1_O)        0.045     0.406 r  U_vga_controller/U_Pixel_Counter/mem_R[0][2][11]_i_1/O
                         net (fo=24, routed)          0.251     0.656    U_DepthAlgorithm_Census/mem_R_reg[0][2][0]_0[0]
    SLICE_X41Y77         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][2][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.817    -0.872    U_DepthAlgorithm_Census/clk_50
    SLICE_X41Y77         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][2][5]/C
                         clock pessimism              0.555    -0.317    
                         clock uncertainty            0.224    -0.093    
    SLICE_X41Y77         FDRE (Hold_fdre_C_CE)       -0.039    -0.132    U_DepthAlgorithm_Census/mem_R_reg[0][2][5]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.656    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][144][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.254ns (19.401%)  route 1.055ns (80.599%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=11, routed)          0.337    -0.118    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.045    -0.073 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_17/O
                         net (fo=105, routed)         0.533     0.460    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_0
    SLICE_X42Y84         LUT4 (Prop_lut4_I0_O)        0.045     0.505 r  U_vga_controller/U_Pixel_Counter/mem_R[0][144][11]_i_1/O
                         net (fo=24, routed)          0.185     0.690    U_DepthAlgorithm_Census/mem_R_reg[0][144][0]_0[0]
    SLICE_X42Y84         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][144][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.825    -0.865    U_DepthAlgorithm_Census/clk_50
    SLICE_X42Y84         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][144][0]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.224    -0.086    
    SLICE_X42Y84         FDRE (Hold_fdre_C_CE)       -0.016    -0.102    U_DepthAlgorithm_Census/mem_R_reg[0][144][0]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][144][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.254ns (19.401%)  route 1.055ns (80.599%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=11, routed)          0.337    -0.118    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.045    -0.073 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_17/O
                         net (fo=105, routed)         0.533     0.460    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_0
    SLICE_X42Y84         LUT4 (Prop_lut4_I0_O)        0.045     0.505 r  U_vga_controller/U_Pixel_Counter/mem_R[0][144][11]_i_1/O
                         net (fo=24, routed)          0.185     0.690    U_DepthAlgorithm_Census/mem_R_reg[0][144][0]_0[0]
    SLICE_X42Y84         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][144][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.825    -0.865    U_DepthAlgorithm_Census/clk_50
    SLICE_X42Y84         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][144][11]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.224    -0.086    
    SLICE_X42Y84         FDRE (Hold_fdre_C_CE)       -0.016    -0.102    U_DepthAlgorithm_Census/mem_R_reg[0][144][11]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_DepthAlgorithm_Census/mem_R_reg[0][144][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.254ns (19.401%)  route 1.055ns (80.599%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=11, routed)          0.337    -0.118    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.045    -0.073 f  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_17/O
                         net (fo=105, routed)         0.533     0.460    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_0
    SLICE_X42Y84         LUT4 (Prop_lut4_I0_O)        0.045     0.505 r  U_vga_controller/U_Pixel_Counter/mem_R[0][144][11]_i_1/O
                         net (fo=24, routed)          0.185     0.690    U_DepthAlgorithm_Census/mem_R_reg[0][144][0]_0[0]
    SLICE_X42Y84         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][144][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/clk_50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout4_buf/O
                         net (fo=12566, routed)       0.825    -0.865    U_DepthAlgorithm_Census/clk_50
    SLICE_X42Y84         FDRE                                         r  U_DepthAlgorithm_Census/mem_R_reg[0][144][1]/C
                         clock pessimism              0.555    -0.310    
                         clock uncertainty            0.224    -0.086    
    SLICE_X42Y84         FDRE (Hold_fdre_C_CE)       -0.016    -0.102    U_DepthAlgorithm_Census/mem_R_reg[0][144][1]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.792    





---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       25.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.131ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.097ns  (logic 5.938ns (42.122%)  route 8.159ns (57.878%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[2])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[2]
                         net (fo=2, routed)           1.142     8.641    U_vga_controller/U_Pixel_Counter/P[2]
    SLICE_X12Y85         LUT5 (Prop_lut5_I0_O)        0.153     8.794 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_18/O
                         net (fo=16, routed)          4.347    13.141    U_FrameBufferRight/ADDRBWRADDR[2]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.773    38.272    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.272    
                         arrival time                         -13.141    
  -------------------------------------------------------------------
                         slack                                 25.131    

Slack (MET) :             25.198ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.014ns  (logic 5.935ns (42.351%)  route 8.079ns (57.649%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[7])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[7]
                         net (fo=2, routed)           1.023     8.522    U_vga_controller/U_Pixel_Counter/P[7]
    SLICE_X12Y88         LUT4 (Prop_lut4_I0_O)        0.150     8.672 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_13/O
                         net (fo=16, routed)          4.386    13.058    U_FrameBufferRight/ADDRBWRADDR[7]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.790    38.255    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.255    
                         arrival time                         -13.058    
  -------------------------------------------------------------------
                         slack                                 25.198    

Slack (MET) :             25.237ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.991ns  (logic 5.934ns (42.414%)  route 8.057ns (57.586%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[14])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[14]
                         net (fo=2, routed)           1.152     8.651    U_vga_controller/U_Pixel_Counter/P[14]
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.149     8.800 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_6/O
                         net (fo=16, routed)          4.234    13.035    U_FrameBufferRight/ADDRBWRADDR[14]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.774    38.271    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                         -13.035    
  -------------------------------------------------------------------
                         slack                                 25.237    

Slack (MET) :             25.257ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.974ns  (logic 5.931ns (42.443%)  route 8.043ns (57.557%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[6])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[6]
                         net (fo=2, routed)           1.168     8.667    U_vga_controller/U_Pixel_Counter/P[6]
    SLICE_X12Y88         LUT4 (Prop_lut4_I0_O)        0.146     8.813 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_14/O
                         net (fo=16, routed)          4.205    13.018    U_FrameBufferRight/ADDRBWRADDR[6]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.770    38.275    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                         -13.018    
  -------------------------------------------------------------------
                         slack                                 25.257    

Slack (MET) :             25.277ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.954ns  (logic 5.933ns (42.519%)  route 8.021ns (57.481%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[0])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[0]
                         net (fo=2, routed)           1.014     8.513    U_vga_controller/U_Pixel_Counter/P[0]
    SLICE_X12Y85         LUT5 (Prop_lut5_I0_O)        0.148     8.661 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_20/O
                         net (fo=16, routed)          4.337    12.998    U_FrameBufferRight/ADDRBWRADDR[0]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.770    38.275    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.275    
                         arrival time                         -12.998    
  -------------------------------------------------------------------
                         slack                                 25.277    

Slack (MET) :             25.308ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.897ns  (logic 5.942ns (42.759%)  route 7.955ns (57.241%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[13])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[13]
                         net (fo=2, routed)           1.019     8.518    U_vga_controller/U_Pixel_Counter/P[13]
    SLICE_X12Y88         LUT4 (Prop_lut4_I0_O)        0.157     8.675 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_7/O
                         net (fo=16, routed)          4.265    12.941    U_FrameBufferRight/ADDRBWRADDR[13]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.797    38.248    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.248    
                         arrival time                         -12.941    
  -------------------------------------------------------------------
                         slack                                 25.308    

Slack (MET) :             25.334ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.894ns  (logic 5.937ns (42.732%)  route 7.957ns (57.269%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[10])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[10]
                         net (fo=2, routed)           1.143     8.642    U_vga_controller/U_Pixel_Counter/P[10]
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.152     8.794 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_10/O
                         net (fo=16, routed)          4.144    12.938    U_FrameBufferRight/ADDRBWRADDR[10]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774    38.271    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.271    
                         arrival time                         -12.938    
  -------------------------------------------------------------------
                         slack                                 25.334    

Slack (MET) :             25.335ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.894ns  (logic 5.938ns (42.739%)  route 7.956ns (57.261%))
  Logic Levels:           3  (DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[8])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[8]
                         net (fo=2, routed)           1.022     8.521    U_vga_controller/U_Pixel_Counter/P[8]
    SLICE_X12Y88         LUT4 (Prop_lut4_I0_O)        0.153     8.674 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_12/O
                         net (fo=16, routed)          4.264    12.938    U_FrameBufferRight/ADDRBWRADDR[8]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.773    38.272    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.272    
                         arrival time                         -12.938    
  -------------------------------------------------------------------
                         slack                                 25.335    

Slack (MET) :             25.345ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.889ns  (logic 5.935ns (42.733%)  route 7.954ns (57.267%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[3])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[3]
                         net (fo=2, routed)           0.821     8.320    U_vga_controller/U_Pixel_Counter/P[3]
    SLICE_X11Y85         LUT5 (Prop_lut5_I0_O)        0.150     8.470 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_17/O
                         net (fo=16, routed)          4.462    12.933    U_FrameBufferRight/ADDRBWRADDR[3]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.768    38.277    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.277    
                         arrival time                         -12.933    
  -------------------------------------------------------------------
                         slack                                 25.345    

Slack (MET) :             25.373ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.839ns  (logic 5.935ns (42.888%)  route 7.904ns (57.112%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 38.661 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.556    -0.956    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=11, routed)          1.480     0.943    U_vga_controller/U_Pixel_Counter/v_counter[2]
    SLICE_X12Y92         LUT6 (Prop_lut6_I0_O)        0.296     1.239 r  U_vga_controller/U_Pixel_Counter/qvga_addr10_i_7/O
                         net (fo=5, routed)           1.190     2.429    U_qvga_addr_decoder/D[1]
    DSP48_X0Y34          DSP48E1 (Prop_dsp48e1_D[1]_P[1])
                                                      5.070     7.499 r  U_qvga_addr_decoder/qvga_addr10/P[1]
                         net (fo=2, routed)           0.870     8.369    U_vga_controller/U_Pixel_Counter/P[1]
    SLICE_X12Y85         LUT5 (Prop_lut5_I0_O)        0.150     8.519 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_0_i_19/O
                         net (fo=16, routed)          4.364    12.883    U_FrameBufferRight/ADDRBWRADDR[1]
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          1.657    38.661    U_FrameBufferRight/vga_clk
    RAMB36_X0Y28         RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    39.152    
                         clock uncertainty           -0.106    39.045    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.790    38.255    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.255    
                         arrival time                         -12.883    
  -------------------------------------------------------------------
                         slack                                 25.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.563    -0.618    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.121    -0.356    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X14Y92         LUT5 (Prop_lut5_I2_O)        0.045    -0.311 r  U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1_n_0
    SLICE_X14Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832    -0.857    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X14Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism              0.252    -0.605    
                         clock uncertainty            0.106    -0.499    
    SLICE_X14Y92         FDCE (Hold_fdce_C_D)         0.120    -0.379    U_vga_controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.777%)  route 0.159ns (43.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.455 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.159    -0.296    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X10Y88         LUT1 (Prop_lut1_I0_O)        0.045    -0.251 r  U_vga_controller/U_Pixel_Counter/h_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    U_vga_controller/U_Pixel_Counter/h_counter_0[0]
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.831    -0.858    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.106    -0.513    
    SLICE_X10Y88         FDCE (Hold_fdce_C_D)         0.121    -0.392    U_vga_controller/U_Pixel_Counter/h_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.189ns (46.444%)  route 0.218ns (53.556%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.563    -0.618    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X13Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=27, routed)          0.218    -0.259    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[2]
    SLICE_X14Y92         LUT4 (Prop_lut4_I2_O)        0.048    -0.211 r  U_vga_controller/U_Pixel_Counter/v_counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    U_vga_controller/U_Pixel_Counter/v_counter[7]_i_1_n_0
    SLICE_X14Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832    -0.857    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X14Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.106    -0.496    
    SLICE_X14Y92         FDCE (Hold_fdce_C_D)         0.131    -0.365    U_vga_controller/U_Pixel_Counter/v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.003%)  route 0.190ns (50.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.563    -0.618    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.190    -0.287    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X15Y92         LUT5 (Prop_lut5_I1_O)        0.042    -0.245 r  U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1_n_0
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832    -0.857    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.106    -0.512    
    SLICE_X15Y92         FDCE (Hold_fdce_C_D)         0.107    -0.405    U_vga_controller/U_Pixel_Counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.046%)  route 0.218ns (53.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.563    -0.618    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X13Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=27, routed)          0.218    -0.259    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[2]
    SLICE_X14Y92         LUT3 (Prop_lut3_I2_O)        0.045    -0.214 r  U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.214    U_vga_controller/U_Pixel_Counter/v_counter[6]_i_1_n_0
    SLICE_X14Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832    -0.857    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X14Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.106    -0.496    
    SLICE_X14Y92         FDCE (Hold_fdce_C_D)         0.121    -0.375    U_vga_controller/U_Pixel_Counter/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.184ns (48.878%)  route 0.192ns (51.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.563    -0.618    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.192    -0.285    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X15Y92         LUT4 (Prop_lut4_I2_O)        0.043    -0.242 r  U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832    -0.857    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.106    -0.512    
    SLICE_X15Y92         FDCE (Hold_fdce_C_D)         0.107    -0.405    U_vga_controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.978%)  route 0.194ns (51.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.563    -0.618    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/Q
                         net (fo=12, routed)          0.194    -0.284    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[0]
    SLICE_X13Y92         LUT6 (Prop_lut6_I3_O)        0.045    -0.239 r  U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    U_vga_controller/U_Pixel_Counter/v_counter[5]_i_1_n_0
    SLICE_X13Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832    -0.857    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X13Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                         clock pessimism              0.255    -0.602    
                         clock uncertainty            0.106    -0.496    
    SLICE_X13Y92         FDCE (Hold_fdce_C_D)         0.092    -0.404    U_vga_controller/U_Pixel_Counter/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.096%)  route 0.170ns (44.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/Q
                         net (fo=10, routed)          0.170    -0.285    U_vga_controller/U_Pixel_Counter/h_counter[4]
    SLICE_X11Y88         LUT4 (Prop_lut4_I1_O)        0.045    -0.240 r  U_vga_controller/U_Pixel_Counter/h_counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    U_vga_controller/U_Pixel_Counter/h_counter_0[6]
    SLICE_X11Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.831    -0.858    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X11Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.106    -0.500    
    SLICE_X11Y88         FDCE (Hold_fdce_C_D)         0.092    -0.408    U_vga_controller/U_Pixel_Counter/h_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.207ns (50.772%)  route 0.201ns (49.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/Q
                         net (fo=11, routed)          0.201    -0.255    U_vga_controller/U_Pixel_Counter/h_counter[1]
    SLICE_X10Y88         LUT3 (Prop_lut3_I2_O)        0.043    -0.212 r  U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    U_vga_controller/U_Pixel_Counter/h_counter[2]_i_1_n_0
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.831    -0.858    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X10Y88         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.106    -0.513    
    SLICE_X10Y88         FDCE (Hold_fdce_C_D)         0.131    -0.382    U_vga_controller/U_Pixel_Counter/h_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.409%)  route 0.190ns (50.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.563    -0.618    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.477 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.190    -0.287    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X15Y92         LUT3 (Prop_lut3_I2_O)        0.045    -0.242 r  U_vga_controller/U_Pixel_Counter/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    U_vga_controller/U_Pixel_Counter/v_counter[0]_i_1_n_0
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=52, routed)          0.832    -0.857    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X15Y92         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.106    -0.512    
    SLICE_X15Y92         FDCE (Hold_fdce_C_D)         0.091    -0.421    U_vga_controller/U_Pixel_Counter/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.179    





