
;; Function SystemClock_Config (SystemClock_Config, funcdef_no=1443, decl_uid=17103, cgraph_uid=1447, symbol_order=1463)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=88, prev_offset=0)
Can't eliminate 103 to 102 (offset=8, prev_offset=0)
Can't eliminate 103 to 11 (offset=8, prev_offset=0)
Can eliminate 103 to 7 (offset=88, prev_offset=0)
Can eliminate 102 to 13 (offset=80, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=80, prev_offset=0)
      Removing equiv init insn 6 (freq=14)
    6: r115:SI=sfp:SI+0x18
      REG_EQUIV sfp:SI-0x38
deleting insn with uid = 6.
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 8:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 9:  (0) r  (1) I {*thumb2_movsi_vfp}
Changing pseudo 115 in operand 1 of insn 10 on equiv sfp:SI+0x18
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 10:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=140, assigning class CORE_REGS to r140
   10: r0:SI=r140:SI
      REG_EQUAL sfp:SI-0x38
    Inserting insn reload before:
  150: r140:SI=sfp:SI+0x18

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 150:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r140
      Removing equiv init insn 14 (freq=14)
   14: r118:SI=sfp:SI
      REG_EQUIV sfp:SI-0x50
deleting insn with uid = 14.
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 15:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 16:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 17 r118:SI+0x4 on equiv sfp:SI+0x4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 17:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 18 r118:SI+0x8 on equiv sfp:SI+0x8
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 18:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 19 r118:SI+0xc on equiv sfp:SI+0xc
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 19:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 20 r118:SI+0x10 on equiv sfp:SI+0x10
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 20:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 40:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 25:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 28:  (0) r  (1) I {*thumb2_movsi_vfp}
Changing pseudo 115 in operand 1 of insn 56 on equiv sfp:SI+0x18
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 56:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=141, assigning class CORE_REGS to r141
   56: r0:SI=r141:SI
      REG_DEAD r115:SI
      REG_EQUAL sfp:SI-0x38
    Inserting insn reload before:
  151: r141:SI=sfp:SI+0x18

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 151:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r141
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 26:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 29:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 31:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 32:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 43:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 35:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 38:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 41:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 44:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 49:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 47:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 50:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 53:  (0) m  (1) l {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 61:  (0) l {*thumb2_cbz}
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=16,losers=2,rld_nregs=4
            0 Non input pseudo reload: reject++
          alt=1,overall=7,losers=1,rld_nregs=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non input pseudo reload: reject++
          alt=5,overall=7,losers=1,rld_nregs=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=6,overall=13,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non input pseudo reload: reject++
            alt=8,overall=607,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 82:  (0) w  (1) UvTu {*movdi_vfp}
Changing pseudo 118 in operand 1 of insn 92 on equiv sfp:SI
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 92:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 83:  (0) Uv  (1) w {*movdi_vfp}
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=16,losers=2,rld_nregs=4
            0 Non input pseudo reload: reject++
          alt=1,overall=7,losers=1,rld_nregs=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non input pseudo reload: reject++
          alt=5,overall=7,losers=1,rld_nregs=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=6,overall=13,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non input pseudo reload: reject++
            alt=8,overall=607,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 84:  (0) w  (1) UvTu {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 85:  (0) Uv  (1) w {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 88:  (0) m  (1) l {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 97:  (0) l {*thumb2_cbz}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2 3
EBB 4
EBB 5 6
EBB 7
EBB 8

********** Pseudo live ranges #1: **********

  BB 7
   Insn 146: point = 0, n_alt = -1
  BB 6
   Insn 104: point = 0, n_alt = -1
  BB 4
   Insn 144: point = 0, n_alt = -1
  BB 3
   Insn 68: point = 0, n_alt = -1
  BB 8
  BB 5
   Insn 97: point = 0, n_alt = 0
   Insn 143: point = 1, n_alt = -2
   Insn 93: point = 2, n_alt = -1
   Insn 88: point = 2, n_alt = 7
   Insn 85: point = 3, n_alt = 11
   Insn 84: point = 4, n_alt = 10
   Insn 83: point = 5, n_alt = 11
   Insn 92: point = 6, n_alt = 0
   Insn 91: point = 6, n_alt = -2
   Insn 82: point = 7, n_alt = 10
  r118 is removed as live at bb5 start
  BB 2
   Insn 61: point = 9, n_alt = 0
   Insn 60: point = 9, n_alt = -2
   Insn 142: point = 11, n_alt = -2
   Insn 57: point = 12, n_alt = -1
   Insn 53: point = 12, n_alt = 7
   Insn 50: point = 13, n_alt = 7
   Insn 47: point = 14, n_alt = 7
   Insn 49: point = 14, n_alt = 1
   Insn 44: point = 15, n_alt = 7
   Insn 41: point = 16, n_alt = 7
   Insn 38: point = 16, n_alt = 7
   Insn 35: point = 16, n_alt = 7
   Insn 43: point = 16, n_alt = 1
   Insn 32: point = 17, n_alt = 7
   Insn 31: point = 18, n_alt = 1
   Insn 29: point = 19, n_alt = 7
   Insn 26: point = 20, n_alt = 7
   Insn 56: point = 20, n_alt = 0
	Hard reg 0 is preferable by r141 with profit 14
   Insn 151: point = 21, n_alt = 4
   Insn 28: point = 22, n_alt = 1
   Insn 25: point = 23, n_alt = 1
   Insn 40: point = 24, n_alt = 1
   Insn 23: point = 25, n_alt = -1
   Insn 20: point = 25, n_alt = 7
   Insn 19: point = 26, n_alt = 7
   Insn 18: point = 26, n_alt = 7
   Insn 17: point = 26, n_alt = 7
   Insn 16: point = 26, n_alt = 7
   Insn 22: point = 26, n_alt = -2
   Insn 15: point = 26, n_alt = 1
   Insn 11: point = 27, n_alt = -1
   Insn 10: point = 27, n_alt = 0
	Hard reg 0 is preferable by r140 with profit 14
   Insn 150: point = 28, n_alt = 4
   Insn 9: point = 29, n_alt = 1
   Insn 8: point = 29, n_alt = 1
  r118 is added to live at bb2 start
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 10 count 11 (  1.2)
Global pseudo live data have been updated:

BB 2:
    killed: 2:

      100  119  120  121  122  125  126  128  131  137  140
      141
    liveout: 2:

        7   13  102  103  125  131

BB 3:
    liveout: 3:

        7   13  102  103

BB 4:
    liveout: 4:

        7   13  102  103

BB 5:
    gen: 5:

      125  131
    killed: 5:

      100  132  133  138
    livein: 5:

      125  131
    liveout: 5:

        7   13  102  103

BB 6:
    liveout: 6:

        7   13  102  103

BB 7:
    liveout: 7:

        7   13  102  103

BB 8:
    liveout: 8:

        7   13  102  103
 r118: [9..29]
 r119: [25..26]
 r120: [12..23]
 r121: [19..22]
 r122: [17..18]
 r125: [6..24]
 r126: [15..16]
 r128: [13..14]
 r131: [2..9]
 r132: [5..7]
 r133: [3..4]
 r137: [10..11]
 r138: [0..1]
 r140: [27..28]
 r141: [20..21]
Compressing live ranges: from 30 to 21 - 70%
Ranges after the compression:
 r118: [6..20]
 r119: [17..18]
 r120: [9..16]
 r121: [15..16]
 r122: [13..14]
 r125: [4..16]
 r126: [11..12]
 r128: [9..10]
 r131: [2..6]
 r132: [4..5]
 r133: [2..3]
 r137: [7..8]
 r138: [0..1]
 r140: [19..20]
 r141: [15..16]
Live info was changed -- recalculate it

********** Pseudo live ranges #2: **********

  BB 7
   Insn 146: point = 0, n_alt = -1
  BB 6
   Insn 104: point = 0, n_alt = -1
  BB 4
   Insn 144: point = 0, n_alt = -1
  BB 3
   Insn 68: point = 0, n_alt = -1
  BB 8
  BB 5
   Insn 97: point = 0, n_alt = 0
   Insn 143: point = 1, n_alt = -2
   Insn 93: point = 2, n_alt = -1
   Insn 88: point = 2, n_alt = 7
   Insn 85: point = 3, n_alt = 11
   Insn 84: point = 4, n_alt = 10
   Insn 83: point = 5, n_alt = 11
   Insn 92: point = 6, n_alt = 0
   Insn 91: point = 6, n_alt = -2
   Insn 82: point = 7, n_alt = 10
  BB 2
   Insn 61: point = 9, n_alt = 0
   Insn 60: point = 9, n_alt = -2
   Insn 142: point = 11, n_alt = -2
   Insn 57: point = 12, n_alt = -1
   Insn 53: point = 12, n_alt = 7
   Insn 50: point = 13, n_alt = 7
   Insn 47: point = 14, n_alt = 7
   Insn 49: point = 14, n_alt = 1
   Insn 44: point = 15, n_alt = 7
   Insn 41: point = 16, n_alt = 7
   Insn 38: point = 16, n_alt = 7
   Insn 35: point = 16, n_alt = 7
   Insn 43: point = 16, n_alt = 1
   Insn 32: point = 17, n_alt = 7
   Insn 31: point = 18, n_alt = 1
   Insn 29: point = 19, n_alt = 7
   Insn 26: point = 20, n_alt = 7
   Insn 56: point = 20, n_alt = 0
	Hard reg 0 is preferable by r141 with profit 14
   Insn 151: point = 21, n_alt = 4
   Insn 28: point = 22, n_alt = 1
   Insn 25: point = 23, n_alt = 1
   Insn 40: point = 24, n_alt = 1
   Insn 23: point = 25, n_alt = -1
   Insn 20: point = 25, n_alt = 7
   Insn 19: point = 26, n_alt = 7
   Insn 18: point = 26, n_alt = 7
   Insn 17: point = 26, n_alt = 7
   Insn 16: point = 26, n_alt = 7
   Insn 22: point = 26, n_alt = -2
   Insn 15: point = 26, n_alt = 1
   Insn 11: point = 27, n_alt = -1
   Insn 10: point = 27, n_alt = 0
	Hard reg 0 is preferable by r140 with profit 14
   Insn 150: point = 28, n_alt = 4
   Insn 9: point = 29, n_alt = 1
   Insn 8: point = 29, n_alt = 1
 r119: [25..26]
 r120: [12..23]
 r121: [19..22]
 r122: [17..18]
 r125: [6..24]
 r126: [15..16]
 r128: [13..14]
 r131: [2..9]
 r132: [5..7]
 r133: [3..4]
 r137: [10..11]
 r138: [0..1]
 r140: [27..28]
 r141: [20..21]
Compressing live ranges: from 29 to 20 - 68%
Ranges after the compression:
 r119: [16..17]
 r120: [8..15]
 r121: [14..15]
 r122: [12..13]
 r125: [4..15]
 r126: [10..11]
 r128: [8..9]
 r131: [2..5]
 r132: [4..5]
 r133: [2..3]
 r137: [6..7]
 r138: [0..1]
 r140: [18..19]
 r141: [14..15]

********** Assignment #1: **********

	 Assigning to 140 (cl=GENERAL_REGS, orig=140, freq=28, tfirst=140, tfreq=28)...
	   Assign 0 to reload r140 (freq=28)
	 Assigning to 141 (cl=GENERAL_REGS, orig=141, freq=28, tfirst=141, tfreq=28)...
	   Assign 0 to reload r141 (freq=28)

********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=88, prev_offset=88)
Can't eliminate 103 to 102 (offset=8, prev_offset=0)
Can't eliminate 103 to 11 (offset=8, prev_offset=0)
Can eliminate 103 to 7 (offset=88, prev_offset=0)
Can eliminate 102 to 13 (offset=80, prev_offset=80)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=80, prev_offset=0)
changing reg in insn 15
changing reg in insn 20
changing reg in insn 19
changing reg in insn 18
changing reg in insn 17
changing reg in insn 22
changing reg in insn 16
changing reg in insn 25
changing reg in insn 53
changing reg in insn 47
changing reg in insn 38
changing reg in insn 35
changing reg in insn 26
changing reg in insn 28
changing reg in insn 29
changing reg in insn 31
changing reg in insn 32
changing reg in insn 40
changing reg in insn 91
changing reg in insn 41
changing reg in insn 43
changing reg in insn 44
changing reg in insn 49
changing reg in insn 50
changing reg in insn 60
changing reg in insn 61
changing reg in insn 88
changing reg in insn 82
changing reg in insn 83
changing reg in insn 84
changing reg in insn 85
changing reg in insn 142
changing reg in insn 60
changing reg in insn 143
changing reg in insn 97
deleting insn with uid = 10.
deleting insn with uid = 22.
deleting insn with uid = 56.
deleting insn with uid = 142.
deleting insn with uid = 143.


try_optimize_cfg iteration 1

Infinite loop in BB 4.
Infinite loop in BB 4.
Infinite loop in BB 7.
Infinite loop in BB 7.
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 11.
verify found no changes in insn with uid = 23.
verify found no changes in insn with uid = 57.
verify found no changes in insn with uid = 93.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 10 count 9 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 10 count 11 (  1.2)


SystemClock_Config

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 12 [ip] 13 [sp] 14 [lr] 30 [s14] 31 [s15] 100 [cc]
;;  ref usage 	r0={9d,11u} r1={7d,2u} r2={10d,5u} r3={7d,7u} r4={1d,2u} r12={8d} r13={1d,33u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={7d,2u} r31={7d,2u} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={6d} r101={4d} r102={1e} r104={4d} r105={4d} r106={4d} 
;;    total ref usage 431{366d,64u,1e} in 80{76 regular + 4 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 58 2 NOTE_INSN_FUNCTION_BEG)
(note 58 2 5 2 NOTE_INSN_DELETED)
(debug_insn 5 58 6 2 (debug_marker) "../Core/Src/main.c":223:2 -1
     (nil))
(note 6 5 8 2 NOTE_INSN_DELETED)
(insn 8 6 9 2 (set (reg:SI 2 r2)
        (const_int 56 [0x38])) "../Core/Src/main.c":223:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 150 2 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../Core/Src/main.c":223:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 150 9 11 2 (set (reg:SI 0 r0 [140])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 24 [0x18]))) "../Core/Src/main.c":223:21 7 {*arm_addsi3}
     (nil))
(call_insn 11 150 13 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000004f0e800 __builtin_memset>) [0 __builtin_memset S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":223:21 291 {*call_value_symbol}
     (expr_list:REG_RETURNED (reg/f:SI 115)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000004f0e800 __builtin_memset>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(debug_insn 13 11 14 2 (debug_marker) "../Core/Src/main.c":224:2 -1
     (nil))
(note 14 13 15 2 NOTE_INSN_DELETED)
(insn 15 14 16 2 (set (reg:SI 0 r0 [119])
        (const_int 0 [0])) "../Core/Src/main.c":224:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 16 15 17 2 (set (mem/c:SI (reg/f:SI 13 sp) [52 RCC_ClkInitStruct+0 S4 A64])
        (reg:SI 0 r0 [119])) "../Core/Src/main.c":224:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 18 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [52 RCC_ClkInitStruct+4 S4 A32])
        (reg:SI 0 r0 [119])) "../Core/Src/main.c":224:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 17 19 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [52 RCC_ClkInitStruct+8 S4 A64])
        (reg:SI 0 r0 [119])) "../Core/Src/main.c":224:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 18 20 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [52 RCC_ClkInitStruct+12 S4 A32])
        (reg:SI 0 r0 [119])) "../Core/Src/main.c":224:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [52 RCC_ClkInitStruct+16 S4 A64])
        (reg:SI 0 r0 [119])) "../Core/Src/main.c":224:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 21 20 23 2 (debug_marker) "../Core/Src/main.c":228:2 -1
     (nil))
(call_insn 23 21 24 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_PWREx_ControlVoltageScaling") [flags 0x41]  <function_decl 0000000006b6be00 HAL_PWREx_ControlVoltageScaling>) [0 HAL_PWREx_ControlVoltageScaling S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":228:2 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_PWREx_ControlVoltageScaling") [flags 0x41]  <function_decl 0000000006b6be00 HAL_PWREx_ControlVoltageScaling>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 24 23 40 2 (debug_marker) "../Core/Src/main.c":232:2 -1
     (nil))
(insn 40 24 25 2 (set (reg:SI 4 r4 [125])
        (const_int 4 [0x4])) "../Core/Src/main.c":237:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 25 40 28 2 (set (reg:SI 3 r3 [120])
        (const_int 2 [0x2])) "../Core/Src/main.c":232:35 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 28 25 151 2 (set (reg:SI 2 r2 [121])
        (const_int 256 [0x100])) "../Core/Src/main.c":233:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 256 [0x100])
        (nil)))
(insn 151 28 26 2 (set (reg:SI 0 r0 [141])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 24 [0x18]))) "../Core/Src/main.c":242:6 7 {*arm_addsi3}
     (nil))
(insn 26 151 27 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 24 [0x18])) [1 RCC_OscInitStruct.OscillatorType+0 S4 A64])
        (reg:SI 3 r3 [120])) "../Core/Src/main.c":232:35 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 27 26 29 2 (debug_marker) "../Core/Src/main.c":233:2 -1
     (nil))
(insn 29 27 30 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 36 [0x24])) [1 RCC_OscInitStruct.HSIState+0 S4 A32])
        (reg:SI 2 r2 [121])) "../Core/Src/main.c":233:29 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 30 29 31 2 (debug_marker) "../Core/Src/main.c":234:2 -1
     (nil))
(insn 31 30 32 2 (set (reg:SI 2 r2 [122])
        (const_int 64 [0x40])) "../Core/Src/main.c":234:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 64 [0x40])
        (nil)))
(insn 32 31 33 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 40 [0x28])) [1 RCC_OscInitStruct.HSICalibrationValue+0 S4 A64])
        (reg:SI 2 r2 [122])) "../Core/Src/main.c":234:40 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 33 32 43 2 (debug_marker) "../Core/Src/main.c":235:2 -1
     (nil))
(insn 43 33 35 2 (set (reg:SI 2 r2 [126])
        (const_int 85 [0x55])) "../Core/Src/main.c":238:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 85 [0x55])
        (nil)))
(insn 35 43 36 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 52 [0x34])) [1 RCC_OscInitStruct.PLL.PLLState+0 S4 A32])
        (reg:SI 3 r3 [120])) "../Core/Src/main.c":235:33 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 36 35 38 2 (debug_marker) "../Core/Src/main.c":236:2 -1
     (nil))
(insn 38 36 39 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 56 [0x38])) [1 RCC_OscInitStruct.PLL.PLLSource+0 S4 A64])
        (reg:SI 3 r3 [120])) "../Core/Src/main.c":236:34 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 39 38 41 2 (debug_marker) "../Core/Src/main.c":237:2 -1
     (nil))
(insn 41 39 42 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [1 RCC_OscInitStruct.PLL.PLLM+0 S4 A32])
        (reg:SI 4 r4 [125])) "../Core/Src/main.c":237:29 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 42 41 44 2 (debug_marker) "../Core/Src/main.c":238:2 -1
     (nil))
(insn 44 42 45 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 64 [0x40])) [1 RCC_OscInitStruct.PLL.PLLN+0 S4 A64])
        (reg:SI 2 r2 [126])) "../Core/Src/main.c":238:29 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 45 44 49 2 (debug_marker) "../Core/Src/main.c":239:2 -1
     (nil))
(insn 49 45 47 2 (set (reg:SI 2 r2 [128])
        (const_int 6 [0x6])) "../Core/Src/main.c":240:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 6 [0x6])
        (nil)))
(insn 47 49 48 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 68 [0x44])) [1 RCC_OscInitStruct.PLL.PLLP+0 S4 A32])
        (reg:SI 3 r3 [120])) "../Core/Src/main.c":239:29 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 48 47 50 2 (debug_marker) "../Core/Src/main.c":240:2 -1
     (nil))
(insn 50 48 51 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 72 [0x48])) [1 RCC_OscInitStruct.PLL.PLLQ+0 S4 A64])
        (reg:SI 2 r2 [128])) "../Core/Src/main.c":240:29 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 51 50 53 2 (debug_marker) "../Core/Src/main.c":241:2 -1
     (nil))
(insn 53 51 54 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 76 [0x4c])) [1 RCC_OscInitStruct.PLL.PLLR+0 S4 A32])
        (reg:SI 3 r3 [120])) "../Core/Src/main.c":241:29 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 54 53 57 2 (debug_marker) "../Core/Src/main.c":242:2 -1
     (nil))
(call_insn 57 54 60 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_RCC_OscConfig") [flags 0x41]  <function_decl 00000000068eea00 HAL_RCC_OscConfig>) [0 HAL_RCC_OscConfig S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":242:6 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_RCC_OscConfig") [flags 0x41]  <function_decl 00000000068eea00 HAL_RCC_OscConfig>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 60 57 61 2 (set (reg:SI 3 r3 [131])
        (reg:SI 0 r0 [137])) "../Core/Src/main.c":242:5 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 61 60 62 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 3 r3 [131])
                        (const_int 0 [0]))
                    (label_ref 76)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/main.c":242:5 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 354334804 (nil))
 -> 76)
(note 62 61 63 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 63 62 64 3 (debug_marker) "../Core/Src/main.c":243:3 -1
     (nil))
(debug_insn 64 63 65 3 (debug_marker:BLK) "../Core/Src/main.c":993:6 -1
     (nil))
(debug_insn 65 64 66 3 (debug_marker) "../Core/Src/main.c":996:2 -1
     (nil))
(debug_insn 66 65 67 3 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":207:27 -1
     (nil))
(debug_insn 67 66 68 3 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(insn 68 67 73 3 (parallel [
            (asm_operands/v ("cpsid i") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:209)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(code_label 73 68 69 4 3 (nil) [1 uses])
(note 69 73 70 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 70 69 71 4 (debug_marker) "../Core/Src/main.c":997:2 -1
     (nil))
(debug_insn 71 70 72 4 (debug_marker) "../Core/Src/main.c":998:2 -1
     (nil))
(debug_insn 72 71 144 4 (debug_marker) "../Core/Src/main.c":997:8 -1
     (nil))
(jump_insn 144 72 145 4 (set (pc)
        (label_ref 73)) 284 {*arm_jump}
     (nil)
 -> 73)
(barrier 145 144 76)
(code_label 76 145 77 5 2 (nil) [1 uses])
(note 77 76 94 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(note 94 77 96 5 NOTE_INSN_DELETED)
(note 96 94 78 5 NOTE_INSN_DELETED)
(debug_insn 78 96 79 5 (debug_marker) "../Core/Src/main.c":247:2 -1
     (nil))
(debug_insn 79 78 80 5 (debug_marker) "../Core/Src/main.c":249:2 -1
     (nil))
(debug_insn 80 79 81 5 (debug_marker) "../Core/Src/main.c":250:2 -1
     (nil))
(debug_insn 81 80 82 5 (debug_marker) "../Core/Src/main.c":251:2 -1
     (nil))
(insn 82 81 91 5 (set (reg:DI 30 s14 [132])
        (const_int 12884901903 [0x30000000f])) "../Core/Src/main.c":247:30 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 12884901903 [0x30000000f])
        (nil)))
(insn 91 82 92 5 (set (reg:SI 1 r1)
        (reg:SI 4 r4 [125])) "../Core/Src/main.c":254:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 4 [0x4])
        (nil)))
(insn 92 91 83 5 (set (reg:SI 0 r0)
        (reg/f:SI 13 sp)) "../Core/Src/main.c":254:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -80 [0xffffffffffffffb0]))
        (nil)))
(insn 83 92 84 5 (set (mem/c:DI (reg/f:SI 13 sp) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&RCC_ClkInitStruct]+0 S8 A64])
        (reg:DI 30 s14 [132])) "../Core/Src/main.c":247:30 729 {*movdi_vfp}
     (nil))
(insn 84 83 85 5 (set (reg:DI 30 s14 [133])
        (const_int 0 [0])) "../Core/Src/main.c":247:30 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 85 84 86 5 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)&RCC_ClkInitStruct + 8B]+0 S8 A64])
        (reg:DI 30 s14 [133])) "../Core/Src/main.c":247:30 729 {*movdi_vfp}
     (nil))
(debug_insn 86 85 88 5 (debug_marker) "../Core/Src/main.c":252:2 -1
     (nil))
(insn 88 86 89 5 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [1 RCC_ClkInitStruct.APB2CLKDivider+0 S4 A64])
        (reg:SI 3 r3 [131])) "../Core/Src/main.c":252:35 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 89 88 93 5 (debug_marker) "../Core/Src/main.c":254:2 -1
     (nil))
(call_insn 93 89 97 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_RCC_ClockConfig") [flags 0x41]  <function_decl 00000000068eeb00 HAL_RCC_ClockConfig>) [0 HAL_RCC_ClockConfig S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":254:6 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_RCC_ClockConfig") [flags 0x41]  <function_decl 00000000068eeb00 HAL_RCC_ClockConfig>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(jump_insn 97 93 98 5 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 0 r0 [138])
                        (const_int 0 [0]))
                    (label_ref:SI 114)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/main.c":254:5 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 114)
(note 98 97 99 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 99 98 100 6 (debug_marker) "../Core/Src/main.c":255:3 -1
     (nil))
(debug_insn 100 99 101 6 (debug_marker:BLK) "../Core/Src/main.c":993:6 -1
     (nil))
(debug_insn 101 100 102 6 (debug_marker) "../Core/Src/main.c":996:2 -1
     (nil))
(debug_insn 102 101 103 6 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":207:27 -1
     (nil))
(debug_insn 103 102 104 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(insn 104 103 109 6 (parallel [
            (asm_operands/v ("cpsid i") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:209)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(code_label 109 104 105 7 5 (nil) [1 uses])
(note 105 109 106 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 106 105 107 7 (debug_marker) "../Core/Src/main.c":997:2 -1
     (nil))
(debug_insn 107 106 108 7 (debug_marker) "../Core/Src/main.c":998:2 -1
     (nil))
(debug_insn 108 107 146 7 (debug_marker) "../Core/Src/main.c":997:8 -1
     (nil))
(jump_insn 146 108 147 7 (set (pc)
        (label_ref 109)) 284 {*arm_jump}
     (nil)
 -> 109)
(barrier 147 146 114)
(code_label 114 147 115 8 1 (nil) [1 uses])
(note 115 114 148 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(note 148 115 149 NOTE_INSN_DELETED)
(note 149 148 0 NOTE_INSN_DELETED)

;; Function main (main, funcdef_no=1442, decl_uid=17130, cgraph_uid=1446, symbol_order=1462) (executed once)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=216, prev_offset=0)
Can't eliminate 103 to 102 (offset=16, prev_offset=0)
Can't eliminate 103 to 11 (offset=12, prev_offset=0)
Can eliminate 103 to 7 (offset=216, prev_offset=0)
Can eliminate 102 to 13 (offset=200, prev_offset=0)
Can't eliminate 102 to 11 (offset=-4, prev_offset=0)
Can eliminate 102 to 7 (offset=200, prev_offset=0)
      Removing equiv init insn 12 (freq=14)
   12: r250:SI=sfp:SI+0x74
      REG_EQUIV sfp:SI-0x54
deleting insn with uid = 12.
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 13:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 24:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 14:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 15 r250:SI+0x4 on equiv sfp:SI+0x78
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 15:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 16 r250:SI+0x8 on equiv sfp:SI+0x7c
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 16:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 17 r250:SI+0xc on equiv sfp:SI+0x80
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 17:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 18 r250:SI+0x10 on equiv sfp:SI+0x84
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 18:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 25:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            0 Non input pseudo reload: reject++
          alt=5,overall=7,losers=1,rld_nregs=1
            0 Costly set: reject++
          alt=6,overall=1,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 138:  (0) *hk  (1) *mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 26:  (0) =r  (1) %r  (2) I {*iorsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 28:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 31:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 32:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 33:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 35:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 44:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 45:  (0) =r  (1) %r  (2) I {*iorsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 47:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 50:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 51:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 52:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 54:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 63:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 64:  (0) =r  (1) %r  (2) I {*iorsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 66:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 69:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 70:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 71:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 73:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 82:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 83:  (0) =r  (1) %r  (2) I {*iorsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 85:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 88:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 89:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 90:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 92:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 101:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 102:  (0) =r  (1) %r  (2) I {*iorsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 104:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 107:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 108:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 109:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 111:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 120:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 121:  (0) =r  (1) %r  (2) I {*iorsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 123:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 126:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 127:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 128:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 139:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 130:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 140:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 168:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            0 Non input pseudo reload: reject++
          alt=5,overall=7,losers=1,rld_nregs=1
            0 Costly set: reject++
          alt=6,overall=1,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 218:  (0) *hk  (1) *mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 228:  (0) l  (1) mi {*thumb2_movsi_vfp}
      Removing equiv init insn 241 (freq=14)
  241: r766:SI=sfp:SI+0x70
      REG_EQUIV sfp:SI-0x58
deleting insn with uid = 241.
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 169:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 189:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 159:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 179:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 149:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 150:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=6,losers=1,rld_nregs=1
            1 Costly set: reject++
          alt=8,overall=1,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 160:  (0) *m  (1) *hk {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 170:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 180:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=6,losers=1,rld_nregs=1
            1 Costly set: reject++
          alt=8,overall=1,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 190:  (0) *m  (1) *hk {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 200:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=6,losers=1,rld_nregs=1
            1 Costly set: reject++
          alt=8,overall=1,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 210:  (0) *m  (1) *hk {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 220:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 230:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 239:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing pseudo 766 in operand 1 of insn 243 on equiv sfp:SI+0x70
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 243:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=794, assigning class CORE_REGS to r794
  243: r1:SI=r794:SI
      REG_EQUAL sfp:SI-0x58
    Inserting insn reload before:
 2441: r794:SI=sfp:SI+0x70

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2441:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r794
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 234:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 235:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 252:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing pseudo 766 in operand 1 of insn 256 on equiv sfp:SI+0x70
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 256:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=795, assigning class CORE_REGS to r795
  256: r1:SI=r795:SI
      REG_EQUAL sfp:SI-0x58
    Inserting insn reload before:
 2442: r795:SI=sfp:SI+0x70

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2442:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r795
      Removing equiv init insn 516 (freq=14)
  516: r765:SI=sfp:SI+0x50
      REG_EQUIV sfp:SI-0x78
deleting insn with uid = 516.
      Removing equiv init insn 524 (freq=14)
  524: r764:SI=sfp:SI+0x38
      REG_EQUIV sfp:SI-0x90
deleting insn with uid = 524.
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=16,losers=2,rld_nregs=4
            0 Non input pseudo reload: reject++
          alt=1,overall=7,losers=1,rld_nregs=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non input pseudo reload: reject++
          alt=5,overall=7,losers=1,rld_nregs=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=6,overall=13,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non input pseudo reload: reject++
            alt=8,overall=607,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 248:  (0) w  (1) UvTu {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 249:  (0) Uv  (1) w {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 265:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing pseudo 766 in operand 1 of insn 269 on equiv sfp:SI+0x70
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 269:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=796, assigning class CORE_REGS to r796
  269: r1:SI=r796:SI
      REG_EQUAL sfp:SI-0x58
    Inserting insn reload before:
 2443: r796:SI=sfp:SI+0x70

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2443:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r796
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=16,losers=2,rld_nregs=4
            0 Non input pseudo reload: reject++
          alt=1,overall=7,losers=1,rld_nregs=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non input pseudo reload: reject++
          alt=5,overall=7,losers=1,rld_nregs=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=6,overall=13,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non input pseudo reload: reject++
            alt=8,overall=607,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 261:  (0) w  (1) UvTu {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 262:  (0) Uv  (1) w {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 282:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing pseudo 766 in operand 1 of insn 286 on equiv sfp:SI+0x70
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 286:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=797, assigning class CORE_REGS to r797
  286: r1:SI=r797:SI
      REG_EQUAL sfp:SI-0x58
    Inserting insn reload before:
 2444: r797:SI=sfp:SI+0x70

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2444:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r797
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=16,losers=2,rld_nregs=4
            0 Non input pseudo reload: reject++
          alt=1,overall=7,losers=1,rld_nregs=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non input pseudo reload: reject++
          alt=5,overall=7,losers=1,rld_nregs=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=6,overall=13,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non input pseudo reload: reject++
            alt=8,overall=607,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 278:  (0) w  (1) UvTu {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 279:  (0) Uv  (1) w {*movdi_vfp}
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=16,losers=2,rld_nregs=4
            0 Non input pseudo reload: reject++
          alt=1,overall=7,losers=1,rld_nregs=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non input pseudo reload: reject++
          alt=5,overall=7,losers=1,rld_nregs=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=6,overall=13,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non input pseudo reload: reject++
            alt=8,overall=607,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 276:  (0) w  (1) UvTu {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 277:  (0) Uv  (1) w {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 296:  (0) Uv  (1) w {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 299:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing pseudo 766 in operand 1 of insn 303 on equiv sfp:SI+0x70
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 303:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=798, assigning class CORE_REGS to r798
  303: r1:SI=r798:SI
      REG_EQUAL sfp:SI-0x58
    Inserting insn reload before:
 2445: r798:SI=sfp:SI+0x70

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2445:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r798
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=16,losers=2,rld_nregs=4
            0 Non input pseudo reload: reject++
          alt=1,overall=7,losers=1,rld_nregs=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non input pseudo reload: reject++
          alt=5,overall=7,losers=1,rld_nregs=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=6,overall=13,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non input pseudo reload: reject++
            alt=8,overall=607,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 293:  (0) w  (1) UvTu {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 294:  (0) Uv  (1) w {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 313:  (0) Uv  (1) w {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 316:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing pseudo 766 in operand 1 of insn 320 on equiv sfp:SI+0x70
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 320:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=799, assigning class CORE_REGS to r799
  320: r1:SI=r799:SI
      REG_EQUAL sfp:SI-0x58
    Inserting insn reload before:
 2446: r799:SI=sfp:SI+0x70

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2446:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r799
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=16,losers=2,rld_nregs=4
            0 Non input pseudo reload: reject++
          alt=1,overall=7,losers=1,rld_nregs=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non input pseudo reload: reject++
          alt=5,overall=7,losers=1,rld_nregs=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=6,overall=13,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non input pseudo reload: reject++
            alt=8,overall=607,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 310:  (0) w  (1) UvTu {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 311:  (0) Uv  (1) w {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 330:  (0) Uv  (1) w {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 333:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing pseudo 766 in operand 1 of insn 337 on equiv sfp:SI+0x70
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 337:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=800, assigning class CORE_REGS to r800
  337: r1:SI=r800:SI
      REG_EQUAL sfp:SI-0x58
    Inserting insn reload before:
 2447: r800:SI=sfp:SI+0x70

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2447:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r800
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=16,losers=2,rld_nregs=4
            0 Non input pseudo reload: reject++
          alt=1,overall=7,losers=1,rld_nregs=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non input pseudo reload: reject++
          alt=5,overall=7,losers=1,rld_nregs=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=6,overall=13,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non input pseudo reload: reject++
            alt=8,overall=607,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 327:  (0) w  (1) UvTu {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 328:  (0) Uv  (1) w {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 347:  (0) Uv  (1) w {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 350:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing pseudo 766 in operand 1 of insn 354 on equiv sfp:SI+0x70
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 354:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=801, assigning class CORE_REGS to r801
  354: r1:SI=r801:SI
      REG_EQUAL sfp:SI-0x58
    Inserting insn reload before:
 2448: r801:SI=sfp:SI+0x70

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2448:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r801
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=16,losers=2,rld_nregs=4
            0 Non input pseudo reload: reject++
          alt=1,overall=7,losers=1,rld_nregs=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non input pseudo reload: reject++
          alt=5,overall=7,losers=1,rld_nregs=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=6,overall=13,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non input pseudo reload: reject++
            alt=8,overall=607,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 344:  (0) w  (1) UvTu {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 345:  (0) Uv  (1) w {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 364:  (0) Uv  (1) w {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 367:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing pseudo 766 in operand 1 of insn 371 on equiv sfp:SI+0x70
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 371:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=802, assigning class CORE_REGS to r802
  371: r1:SI=r802:SI
      REG_EQUAL sfp:SI-0x58
    Inserting insn reload before:
 2449: r802:SI=sfp:SI+0x70

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2449:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r802
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=16,losers=2,rld_nregs=4
            0 Non input pseudo reload: reject++
          alt=1,overall=7,losers=1,rld_nregs=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non input pseudo reload: reject++
          alt=5,overall=7,losers=1,rld_nregs=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=6,overall=13,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non input pseudo reload: reject++
            alt=8,overall=607,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 361:  (0) w  (1) UvTu {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 362:  (0) Uv  (1) w {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 379:  (0) Uv  (1) w {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 381:  (0) Uv  (1) w {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 384:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing pseudo 766 in operand 1 of insn 388 on equiv sfp:SI+0x70
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 388:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=803, assigning class CORE_REGS to r803
  388: r1:SI=r803:SI
      REG_EQUAL sfp:SI-0x58
    Inserting insn reload before:
 2450: r803:SI=sfp:SI+0x70

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2450:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r803
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 396:  (0) Uv  (1) w {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 398:  (0) Uv  (1) w {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 401:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing pseudo 766 in operand 1 of insn 405 on equiv sfp:SI+0x70
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 405:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=804, assigning class CORE_REGS to r804
  405: r1:SI=r804:SI
      REG_EQUAL sfp:SI-0x58
    Inserting insn reload before:
 2451: r804:SI=sfp:SI+0x70

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2451:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r804
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 414:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing pseudo 766 in operand 1 of insn 418 on equiv sfp:SI+0x70
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 418:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=805, assigning class CORE_REGS to r805
  418: r1:SI=r805:SI
      REG_EQUAL sfp:SI-0x58
    Inserting insn reload before:
 2452: r805:SI=sfp:SI+0x70

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2452:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r805
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 419:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=16,losers=2,rld_nregs=4
            0 Non input pseudo reload: reject++
          alt=1,overall=7,losers=1,rld_nregs=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non input pseudo reload: reject++
          alt=5,overall=7,losers=1,rld_nregs=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=6,overall=13,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non input pseudo reload: reject++
            alt=8,overall=607,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 410:  (0) w  (1) UvTu {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 411:  (0) Uv  (1) w {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 427:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing pseudo 766 in operand 1 of insn 431 on equiv sfp:SI+0x70
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 431:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=806, assigning class CORE_REGS to r806
  431: r1:SI=r806:SI
      REG_EQUAL sfp:SI-0x58
    Inserting insn reload before:
 2453: r806:SI=sfp:SI+0x70

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2453:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r806
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 432:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=16,losers=2,rld_nregs=4
            0 Non input pseudo reload: reject++
          alt=1,overall=7,losers=1,rld_nregs=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non input pseudo reload: reject++
          alt=5,overall=7,losers=1,rld_nregs=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=6,overall=13,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non input pseudo reload: reject++
            alt=8,overall=607,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 423:  (0) w  (1) UvTu {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 424:  (0) Uv  (1) w {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 440:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing pseudo 766 in operand 1 of insn 444 on equiv sfp:SI+0x70
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 444:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=807, assigning class CORE_REGS to r807
  444: r1:SI=r807:SI
      REG_EQUAL sfp:SI-0x58
    Inserting insn reload before:
 2454: r807:SI=sfp:SI+0x70

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2454:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r807
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 445:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=16,losers=2,rld_nregs=4
            0 Non input pseudo reload: reject++
          alt=1,overall=7,losers=1,rld_nregs=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non input pseudo reload: reject++
          alt=5,overall=7,losers=1,rld_nregs=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=6,overall=13,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non input pseudo reload: reject++
            alt=8,overall=607,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 436:  (0) w  (1) UvTu {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 437:  (0) Uv  (1) w {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 453:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing pseudo 766 in operand 1 of insn 457 on equiv sfp:SI+0x70
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 457:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=808, assigning class CORE_REGS to r808
  457: r1:SI=r808:SI
      REG_EQUAL sfp:SI-0x58
    Inserting insn reload before:
 2455: r808:SI=sfp:SI+0x70

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2455:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r808
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 458:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 449:  (0) r  (1) rDa {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=2
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 450:  (0) m  (1) r {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 465:  (0) Uv  (1) w {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 467:  (0) Uv  (1) w {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 470:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing pseudo 766 in operand 1 of insn 474 on equiv sfp:SI+0x70
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 474:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=809, assigning class CORE_REGS to r809
  474: r1:SI=r809:SI
      REG_EQUAL sfp:SI-0x58
    Inserting insn reload before:
 2456: r809:SI=sfp:SI+0x70

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2456:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r809
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 480:  (0) Uv  (1) w {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 483:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing pseudo 766 in operand 1 of insn 487 on equiv sfp:SI+0x70
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 487:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=810, assigning class CORE_REGS to r810
  487: r1:SI=r810:SI
      REG_EQUAL sfp:SI-0x58
    Inserting insn reload before:
 2457: r810:SI=sfp:SI+0x70

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2457:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r810
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 495:  (0) Uv  (1) w {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 497:  (0) Uv  (1) w {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 500:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing pseudo 766 in operand 1 of insn 504 on equiv sfp:SI+0x70
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 504:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=811, assigning class CORE_REGS to r811
  504: r1:SI=r811:SI
      REG_EQUAL sfp:SI-0x58
    Inserting insn reload before:
 2458: r811:SI=sfp:SI+0x70

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2458:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r811
Changing pseudo 765 in operand 1 of insn 520 on equiv sfp:SI+0x50
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 520:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=812, assigning class CORE_REGS to r812
  520: r0:SI=r812:SI
      REG_EQUAL sfp:SI-0x78
    Inserting insn reload before:
 2459: r812:SI=sfp:SI+0x50

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2459:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r812
Changing pseudo 250 in operand 1 of insn 537 on equiv sfp:SI+0x74
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 537:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=813, assigning class CORE_REGS to r813
  537: r0:SI=r813:SI
      REG_DEAD r250:SI
      REG_EQUAL sfp:SI-0x54
    Inserting insn reload before:
 2460: r813:SI=sfp:SI+0x74

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2460:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r813
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 526:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 527 r764:SI+0x4 on equiv sfp:SI+0x3c
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 527:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 528 r764:SI+0x8 on equiv sfp:SI+0x40
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 528:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 529 r764:SI+0xc on equiv sfp:SI+0x44
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 529:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 530 r764:SI+0x10 on equiv sfp:SI+0x48
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 530:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 531 r764:SI+0x14 on equiv sfp:SI+0x4c
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 531:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 535:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=6,losers=1,rld_nregs=1
            1 Costly set: reject++
          alt=8,overall=1,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 542:  (0) *m  (1) *hk {*thumb2_movsi_vfp}
Changing pseudo 766 in operand 1 of insn 546 on equiv sfp:SI+0x70
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 546:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=814, assigning class CORE_REGS to r814
  546: r0:SI=r814:SI
      REG_EQUAL sfp:SI-0x58
    Inserting insn reload before:
 2461: r814:SI=sfp:SI+0x70

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2461:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r814
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 551:  (0) l {*thumb2_cbz}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 574:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 575:  (0) =r  (1) %r  (2) I {*iorsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 577:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 580:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 581:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 582:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 584:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 593:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 594:  (0) =r  (1) %r  (2) I {*iorsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 596:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 599:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 615:  (0) Uv  (1) w {*movdi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 600:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 601:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 603:  (0) l  (1) mi {*thumb2_movsi_vfp}
Changing pseudo 764 in operand 1 of insn 621 on equiv sfp:SI+0x38
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 621:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=815, assigning class CORE_REGS to r815
  621: r1:SI=r815:SI
      REG_EQUAL sfp:SI-0x90
    Inserting insn reload before:
 2462: r815:SI=sfp:SI+0x38

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2462:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r815
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 622:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 616:  (0) r  (1) rDa {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=2
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 617:  (0) m  (1) r {*movdi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 612:  (0) r  (1) rDa {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=2
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 613:  (0) m  (1) r {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=2
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 635:  (0) m  (1) r {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 633:  (0) Uv  (1) w {*movdi_vfp}
Changing pseudo 764 in operand 1 of insn 639 on equiv sfp:SI+0x38
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 639:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=816, assigning class CORE_REGS to r816
  639: r1:SI=r816:SI
      REG_EQUAL sfp:SI-0x90
    Inserting insn reload before:
 2463: r816:SI=sfp:SI+0x38

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2463:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r816
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 640:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 630:  (0) r  (1) rDa {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=2
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 631:  (0) m  (1) r {*movdi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 645:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 646:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 672:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 675:  (0) m  (1) r {*arm_movqi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 688:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 689:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 705:  (0) Uv  (1) w {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 709:  (0) Uv  (1) w {*movdi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 714:  (0) l  (1) mi {*thumb2_movsi_vfp}
Changing pseudo 765 in operand 1 of insn 713 on equiv sfp:SI+0x50
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 713:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=817, assigning class CORE_REGS to r817
  713: r1:SI=r817:SI
      REG_EQUAL sfp:SI-0x78
    Inserting insn reload before:
 2464: r817:SI=sfp:SI+0x50

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2464:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r817
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 702:  (0) r  (1) rDa {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=2
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 703:  (0) m  (1) r {*movdi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 706:  (0) r  (1) rDa {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=2
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 707:  (0) m  (1) r {*movdi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 720:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 732:  (0) =r  (1) Q
            alt=0: Bad operand -- refuse
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 737:  (0) r  (1) r  (2) K {*arm_andsi3_insn}
            0 Early clobber: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 746:  (0) =&r  (1) =Q  (2) r
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 754:  (0) l {*thumb2_cbnz}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 772:  (0) =r  (1) Q
            alt=0: Bad operand -- refuse
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 777:  (0) r  (1) r  (2) K {*arm_andsi3_insn}
            0 Early clobber: reject++
          alt=0,overall=1,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 786:  (0) =&r  (1) =Q  (2) r
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 794:  (0) l {*thumb2_cbnz}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 806:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 807:  (0) l  (1) mi {*thumb2_movsi_vfp}
            alt=0: Bad operand -- refuse
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 808:  (0) r  (1) r  (2) K {*arm_andsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 810:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 817:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 818:  (0) =r  (1) %r  (2) I {*iorsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 820:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 827:  (0) l  (1) mi {*thumb2_movsi_vfp}
            alt=0: Bad operand -- refuse
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 828:  (0) r  (1) r  (2) K {*arm_andsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 830:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 833:  (0) l  (1) mi {*thumb2_movsi_vfp}
            alt=0: Bad operand -- refuse
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 834:  (0) r  (1) r  (2) K {*arm_andsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 836:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 843:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 844:  (0) =r  (1) %r  (2) I {*iorsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 846:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 858:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 861:  (0) r  (1) n  (2) n {*zeroextractsi_compare0_scratch}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 869:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 872:  (0) r  (1) n  (2) n {*zeroextractsi_compare0_scratch}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 886:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 887:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 888 r766:SI+0x4 on equiv sfp:SI+0x74
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 888:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 889 r766:SI+0x8 on equiv sfp:SI+0x78
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 889:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 890 r766:SI+0xc on equiv sfp:SI+0x7c
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 890:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 891 r766:SI+0x10 on equiv sfp:SI+0x80
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 891:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 897:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 914:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 898:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 899:  (0) =r  (1) %r  (2) I {*iorsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 901:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 904:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 905:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 906:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 908:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 915:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 917:  (0) =r  (1) r  (2) n  (3) n {extzv_t2}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 927:  (0) r  (1) I  (2) r {*arm_subsi3_insn}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
	 Choosing alt 1 in insn 928:  (0) l  (1) 0  (2) Py {*thumb2_uminsi3}
            1 Matching alt: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=17,losers=2,rld_nregs=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            1 Matching alt: reject+=2
          alt=2,overall=8,losers=1,rld_nregs=1
          alt=3,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 3 in insn 931:  (0) l  (1) l  (2) Pd {*arm_addsi3}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 934:  (0) l  (1) Py {*arm_cmpsi_insn}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=4,overall=9,losers=1,rld_nregs=1
            alt=5: Bad operand -- refuse
            alt=6: Bad operand -- refuse
            alt=8: Bad operand -- refuse
            alt=9: Bad operand -- refuse
          alt=10,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 10 in insn 937:  (0) r  (1) rk  (2) L {*arm_addsi3}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 952:  (0) r  (1) I {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 953:  (0) =l  (1) 0  (2) l {*arm_shiftsi3}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 954:  (0) =l  (1) l {*arm_one_cmplsi2}
          alt=0,overall=6,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 955:  (0) r  (1) r  (2) r {*arm_shiftsi3}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 957:  (0) l  (1) l  (2) M {*arm_shiftsi3}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 959:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 958:  (0) =r  (1) r {thumb2_zero_extendqisi2_v6}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 961:  (0) m  (1) r {*arm_movqi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 974:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 975:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 985:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 981:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 983:  (0) m  (1) r {*thumb2_movhi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 988:  (0) r  (1) j {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 986:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 989:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 992:  (0) l  (1) mi {*thumb2_movsi_vfp}
Changing pseudo 766 in operand 1 of insn 993 on equiv sfp:SI+0x70
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 993:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=818, assigning class CORE_REGS to r818
  993: r1:SI=r818:SI
      REG_EQUAL sfp:SI-0x58
    Inserting insn reload before:
 2465: r818:SI=sfp:SI+0x70

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2465:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r818
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1001:  (0) l  (1) mi {*thumb2_movsi_vfp}
            alt=0: Bad operand -- refuse
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 1002:  (0) r  (1) r  (2) K {*arm_andsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1004:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1012:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            0 Non input pseudo reload: reject++
          alt=5,overall=7,losers=1,rld_nregs=1
            0 Costly set: reject++
          alt=6,overall=1,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 1013:  (0) *hk  (1) *mi {*thumb2_movsi_vfp}
            alt=0: Bad operand -- refuse
          alt=1,overall=6,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0: Bad operand -- refuse
            1 Matching alt: reject+=2
            alt=1,overall=8,losers=1 -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1014:  (0) r  (1) r  (2) r {*arm_andsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1016:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1024:  (0) l  (1) mi {*thumb2_movsi_vfp}
            alt=0: Bad operand -- refuse
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 1025:  (0) r  (1) r  (2) K {*arm_andsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1027:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1036:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 1037 r764:SI+0x4 on equiv sfp:SI+0x3c
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1037:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 1038 r764:SI+0x8 on equiv sfp:SI+0x40
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1038:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 1039 r764:SI+0xc on equiv sfp:SI+0x44
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1039:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 1040 r764:SI+0x10 on equiv sfp:SI+0x48
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1040:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1063:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1044:  (0) r  (1) I {*thumb2_movsi_vfp}
Changing pseudo 766 in operand 1 of insn 1046 on equiv sfp:SI+0x70
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 1046:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=819, assigning class CORE_REGS to r819
 1046: r0:SI=r819:SI
      REG_EQUAL sfp:SI-0x58
    Inserting insn reload before:
 2466: r819:SI=sfp:SI+0x70

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2466:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r819
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1052:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 1053 r765:SI+0x4 on equiv sfp:SI+0x54
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1053:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 1054 r765:SI+0x8 on equiv sfp:SI+0x58
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1054:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 1055 r765:SI+0xc on equiv sfp:SI+0x5c
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1055:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 1056 r765:SI+0x10 on equiv sfp:SI+0x60
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1056:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 1057 r765:SI+0x14 on equiv sfp:SI+0x64
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1057:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1064:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 1065:  (0) =r  (1) %r  (2) I {*iorsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1067:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1070:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 1071:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1072:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1074:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1088:  (0) l  (1) mi {*thumb2_movsi_vfp}
Changing pseudo 764 in operand 1 of insn 1089 on equiv sfp:SI+0x38
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 1089:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=820, assigning class CORE_REGS to r820
 1089: r1:SI=r820:SI
      REG_EQUAL sfp:SI-0x90
    Inserting insn reload before:
 2467: r820:SI=sfp:SI+0x38

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2467:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r820
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1078:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 1080:  (0) m  (1) r {*thumb2_movhi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1083:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1084:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1097:  (0) l  (1) mi {*thumb2_movsi_vfp}
            alt=0: Bad operand -- refuse
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 1098:  (0) r  (1) r  (2) K {*arm_andsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1100:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1108:  (0) l  (1) mi {*thumb2_movsi_vfp}
            alt=0: Bad operand -- refuse
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 2416:  (0) r  (1) r  (2) K {*arm_andsi3_insn}
            alt=0: Bad operand -- refuse
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 2417:  (0) r  (1) r  (2) K {*arm_andsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1112:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1125:  (0) r  (1) I {*thumb2_movsi_vfp}
Changing pseudo 766 in operand 1 of insn 1147 on equiv sfp:SI+0x70
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 1147:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=821, assigning class CORE_REGS to r821
 1147: r2:SI=r821:SI
      REG_EQUAL sfp:SI-0x58
    Inserting insn reload before:
 2468: r821:SI=sfp:SI+0x70

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2468:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r821
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1126:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 1127:  (0) =r  (1) %r  (2) I {*iorsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1129:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1143:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1148:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1310:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1270:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=16,losers=2,rld_nregs=4
            0 Non input pseudo reload: reject++
          alt=1,overall=7,losers=1,rld_nregs=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non input pseudo reload: reject++
          alt=5,overall=7,losers=1,rld_nregs=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=6,overall=13,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non input pseudo reload: reject++
            alt=8,overall=607,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 1139:  (0) w  (1) UvTu {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 1140:  (0) Uv  (1) w {*movdi_vfp}
            0 Non input pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=16,losers=2,rld_nregs=4
            0 Non input pseudo reload: reject++
          alt=1,overall=7,losers=1,rld_nregs=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non input pseudo reload: reject++
          alt=5,overall=7,losers=1,rld_nregs=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=6,overall=13,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non input pseudo reload: reject++
            alt=8,overall=607,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
          alt=10,overall=0,losers=0,rld_nregs=0
	 Choosing alt 10 in insn 1137:  (0) w  (1) UvTu {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 1138:  (0) Uv  (1) w {*movdi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1161:  (0) l  (1) mi {*thumb2_movsi_vfp}
            alt=0: Bad operand -- refuse
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 1162:  (0) r  (1) r  (2) K {*arm_andsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1164:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1174:  (0) l  (1) mi {*thumb2_movsi_vfp}
            alt=0: Bad operand -- refuse
          alt=1,overall=6,losers=1,rld_nregs=1
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
            alt=0: Bad operand -- refuse
            alt=1,overall=6,losers=1 -- refuse
            alt=2: Bad operand -- refuse
          alt=3,overall=0,losers=0,rld_nregs=0
	 Choosing alt 3 in insn 1176:  (0) r  (1) r  (2) r {*arm_andsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1178:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1186:  (0) l  (1) mi {*thumb2_movsi_vfp}
            alt=0: Bad operand -- refuse
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 1187:  (0) r  (1) r  (2) K {*arm_andsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1189:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1197:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 1198:  (0) =r  (1) %r  (2) I {*iorsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1200:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1203:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=0,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
          alt=1,overall=15,losers=2,rld_nregs=4
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=5,overall=21,losers=2 -- refuse
          alt=6,overall=6,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=600
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=8,overall=609,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=9,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
          alt=11,overall=0,losers=0,rld_nregs=0
	 Choosing alt 11 in insn 1219:  (0) Uv  (1) w {*movdi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 1204:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1205:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1207:  (0) l  (1) mi {*thumb2_movsi_vfp}
Changing pseudo 765 in operand 1 of insn 1225 on equiv sfp:SI+0x50
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 1225:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=822, assigning class CORE_REGS to r822
 1225: r1:SI=r822:SI
      REG_EQUAL sfp:SI-0x78
    Inserting insn reload before:
 2469: r822:SI=sfp:SI+0x50

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2469:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r822
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1226:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1216:  (0) r  (1) rDa {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=2
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 1217:  (0) m  (1) r {*movdi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1220:  (0) r  (1) rDa {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=2
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 1221:  (0) m  (1) r {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1234:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1311:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1317:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1320:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1323:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1237:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1243:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1247:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1251:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1259:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1263:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1267:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=6,losers=1,rld_nregs=1
            1 Costly set: reject++
          alt=8,overall=1,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1271:  (0) *m  (1) *hk {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1275:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1279:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1283:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1287:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1291:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1295:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1299:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1303:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1308:  (0) m  (1) r {*arm_movqi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1254:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1255:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1326:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1313:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1314:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1328:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1329:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing pseudo 766 in operand 1 of insn 1335 on equiv sfp:SI+0x70
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 1335:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=823, assigning class CORE_REGS to r823
 1335: r1:SI=r823:SI
      REG_EQUAL sfp:SI-0x58
    Inserting insn reload before:
 2470: r823:SI=sfp:SI+0x70

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2470:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r823
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=2
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 1238:  (0) r  (1) Db {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=2
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 1239:  (0) m  (1) r {*movdi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1341:  (0) l {*thumb2_cbz}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1364:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 1365:  (0) =r  (1) %r  (2) I {*iorsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1367:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1370:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 1371:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1372:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1374:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1380:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 1381:  (0) =r  (1) %r  (2) I {*iorsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1383:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1386:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 1387:  (0) =r  (1) %r  (2) I {*arm_andsi3_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1388:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1390:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1393:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1399:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1411:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1423:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1427:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1394:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1395:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1402:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1403:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1406:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1407:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1414:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1415:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1418:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1419:  (0) m  (1) l {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1435:  (0) l {*thumb2_cbz}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1455:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1458:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1463:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1466:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1473:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1483:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1491:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1495:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1507:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1511:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1515:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1523:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1527:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1474:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1475:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1478:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1479:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1486:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1487:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1498:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1499:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1502:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1503:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1518:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1519:  (0) m  (1) l {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1535:  (0) l {*thumb2_cbz}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1555:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1556:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1557:  (0) m  (1) l {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1565:  (0) l {*thumb2_cbz}
Changing address in insn 1587 r766:SI on equiv sfp:SI+0x70
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1587:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 1588 r766:SI+0x4 on equiv sfp:SI+0x74
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1588:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 1589 r766:SI+0x8 on equiv sfp:SI+0x78
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1589:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 1590 r766:SI+0xc on equiv sfp:SI+0x7c
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1590:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 1594 r765:SI on equiv sfp:SI+0x50
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1594:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 1595 r765:SI+0x4 on equiv sfp:SI+0x54
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1595:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 1596 r765:SI+0x8 on equiv sfp:SI+0x58
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1596:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1598:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1604:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1608:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1616:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1620:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1624:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1599:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1600:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 1611:  (0) r  (1) j {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1612:  (0) m  (1) l {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1632:  (0) l {*thumb2_cbz}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=6,losers=1,rld_nregs=1
            1 Costly set: reject++
          alt=8,overall=1,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1651:  (0) *m  (1) *hk {*thumb2_movsi_vfp}
Changing pseudo 766 in operand 1 of insn 1655 on equiv sfp:SI+0x70
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 1655:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=824, assigning class CORE_REGS to r824
 1655: r1:SI=r824:SI
      REG_EQUAL sfp:SI-0x58
    Inserting insn reload before:
 2471: r824:SI=sfp:SI+0x70

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2471:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r824
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1661:  (0) l {*thumb2_cbz}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1684:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing pseudo 765 in operand 1 of insn 1688 on equiv sfp:SI+0x50
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 1688:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=825, assigning class CORE_REGS to r825
 1688: r1:SI=r825:SI
      REG_EQUAL sfp:SI-0x78
    Inserting insn reload before:
 2472: r825:SI=sfp:SI+0x50

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2472:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r825
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1680:  (0) r  (1) rDa {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=2
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 1681:  (0) m  (1) r {*movdi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1694:  (0) l {*thumb2_cbz}
Changing address in insn 1716 r765:SI on equiv sfp:SI+0x50
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1716:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 1717 r765:SI+0x4 on equiv sfp:SI+0x54
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1717:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 1718 r765:SI+0x8 on equiv sfp:SI+0x58
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1718:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 1719 r765:SI+0xc on equiv sfp:SI+0x5c
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1719:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 1723 r764:SI on equiv sfp:SI+0x38
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1723:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 1724 r764:SI+0x4 on equiv sfp:SI+0x3c
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1724:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 1725 r764:SI+0x8 on equiv sfp:SI+0x40
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1725:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 1729 r766:SI on equiv sfp:SI+0x70
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1729:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 1730 r766:SI+0x4 on equiv sfp:SI+0x74
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1730:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 1731 r766:SI+0x8 on equiv sfp:SI+0x78
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1731:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 1732 r766:SI+0xc on equiv sfp:SI+0x7c
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1732:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 1733 r766:SI+0x10 on equiv sfp:SI+0x80
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1733:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 1734 r766:SI+0x14 on equiv sfp:SI+0x84
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1734:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 1735 r766:SI+0x18 on equiv sfp:SI+0x88
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1735:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1737:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1743:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1747:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1755:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1759:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1738:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1739:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1750:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1751:  (0) m  (1) l {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1767:  (0) l {*thumb2_cbz}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=6,losers=1,rld_nregs=1
            1 Costly set: reject++
          alt=8,overall=1,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 1786:  (0) *m  (1) *hk {*thumb2_movsi_vfp}
Changing pseudo 765 in operand 1 of insn 1790 on equiv sfp:SI+0x50
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 1790:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=826, assigning class CORE_REGS to r826
 1790: r1:SI=r826:SI
      REG_EQUAL sfp:SI-0x78
    Inserting insn reload before:
 2473: r826:SI=sfp:SI+0x50

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2473:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r826
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1796:  (0) l {*thumb2_cbz}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1820:  (0) l {*thumb2_cbz}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1838:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1847:  (0) l  (1) mi {*thumb2_movsi_vfp}
Changing pseudo 764 in operand 1 of insn 1846 on equiv sfp:SI+0x38
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 1846:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=827, assigning class CORE_REGS to r827
 1846: r1:SI=r827:SI
      REG_DEAD r764:SI
      REG_EQUAL sfp:SI-0x90
    Inserting insn reload before:
 2474: r827:SI=sfp:SI+0x38

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2474:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r827
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1839:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1842:  (0) m  (1) l {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1852:  (0) l {*thumb2_cbz}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1871:  (0) r  (1) rDa {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=2
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 1872:  (0) m  (1) r {*movdi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1882:  (0) r  (1) I {*thumb2_movsi_vfp}
Changing pseudo 766 in operand 1 of insn 1883 on equiv sfp:SI+0x70
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 1883:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=828, assigning class CORE_REGS to r828
 1883: r1:SI=r828:SI
      REG_EQUAL sfp:SI-0x58
    Inserting insn reload before:
 2475: r828:SI=sfp:SI+0x70

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2475:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r828
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1875:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1878:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1884:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1889:  (0) l {*thumb2_cbz}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1926:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 1908:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1927:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1915:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 1916 r766:SI+0x4 on equiv sfp:SI+0x74
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1916:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 1917 r766:SI+0x8 on equiv sfp:SI+0x78
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1917:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 1918 r766:SI+0xc on equiv sfp:SI+0x7c
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1918:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1922:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 1923 r765:SI+0x4 on equiv sfp:SI+0x54
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1923:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing address in insn 1924 r765:SI+0x8 on equiv sfp:SI+0x58
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1924:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1928:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1931:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1932:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1936:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1944:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1948:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 1939:  (0) r  (1) j {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1940:  (0) m  (1) l {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1956:  (0) l {*thumb2_cbz}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 1974:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 1975:  (0) m  (1) l {*thumb2_movsi_vfp}
Changing pseudo 766 in operand 1 of insn 1979 on equiv sfp:SI+0x70
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 1979:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=829, assigning class CORE_REGS to r829
 1979: r1:SI=r829:SI
      REG_EQUAL sfp:SI-0x58
    Inserting insn reload before:
 2476: r829:SI=sfp:SI+0x70

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2476:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r829
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 1985:  (0) l {*thumb2_cbz}
Changing pseudo 765 in operand 1 of insn 2011 on equiv sfp:SI+0x50
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 2011:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=830, assigning class CORE_REGS to r830
 2011: r1:SI=r830:SI
      REG_DEAD r765:SI
      REG_EQUAL sfp:SI-0x78
    Inserting insn reload before:
 2477: r830:SI=sfp:SI+0x50

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2477:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r830
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 2004:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 2007:  (0) m  (1) l {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 2017:  (0) l {*thumb2_cbz}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 2039:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 2045:  (0) l  (1) mi {*thumb2_movsi_vfp}
Changing pseudo 766 in operand 1 of insn 2041 on equiv sfp:SI+0x70
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 2041:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=831, assigning class CORE_REGS to r831
 2041: r0:SI=r831:SI
      REG_EQUAL sfp:SI-0x58
    Inserting insn reload before:
 2478: r831:SI=sfp:SI+0x70

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2478:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r831
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 2055:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 2059:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 2063:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 2067:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 2099:  (0) m  (1) r {*arm_movqi_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
          alt=4,overall=0,losers=0,rld_nregs=0
	 Choosing alt 4 in insn 2077:  (0) m  (1) r {*thumb2_movhi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 2086:  (0) m  (1) r {*arm_movqi_insn}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 2103:  (0) m  (1) l {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
          alt=6,overall=6,losers=1,rld_nregs=0
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=7,overall=9,losers=1 -- refuse
          alt=8,overall=0,losers=0,rld_nregs=0
	 Choosing alt 8 in insn 2108:  (0) m  (1) r {*arm_movqi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 2046:  (0) l  (1) mi {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 2047:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 2050:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 2051:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 2070:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 2071:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 2080:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 2081:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 2089:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 2090:  (0) m  (1) l {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 2093:  (0) r  (1) I {*thumb2_movsi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 2094:  (0) m  (1) l {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 2116:  (0) l {*thumb2_cbz}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=2
          alt=2,overall=0,losers=0,rld_nregs=0
	 Choosing alt 2 in insn 2139:  (0) r  (1) Db {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=2
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 2140:  (0) m  (1) r {*movdi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 2141:  (0) r  (1) rDa {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=2
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 2142:  (0) m  (1) r {*movdi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=2
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 2143:  (0) r  (1) rDa {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=2
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 2144:  (0) m  (1) r {*movdi_vfp}
Changing pseudo 766 in operand 1 of insn 2148 on equiv sfp:SI+0x70
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 2148:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=832, assigning class CORE_REGS to r832
 2148: r1:SI=r832:SI
      REG_EQUAL sfp:SI-0x58
    Inserting insn reload before:
 2479: r832:SI=sfp:SI+0x70

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2479:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r832
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 2154:  (0) l {*thumb2_cbz}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=2
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 2173:  (0) r  (1) mi {*movdi_vfp}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=1,overall=609,losers=1,rld_nregs=2
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=2
          alt=6,overall=0,losers=0,rld_nregs=0
	 Choosing alt 6 in insn 2174:  (0) m  (1) r {*movdi_vfp}
Changing pseudo 766 in operand 1 of insn 2178 on equiv sfp:SI+0x70
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 2178:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=833, assigning class CORE_REGS to r833
 2178: r1:SI=r833:SI
      REG_EQUAL sfp:SI-0x58
    Inserting insn reload before:
 2480: r833:SI=sfp:SI+0x70

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2480:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r833
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 2184:  (0) l {*thumb2_cbz}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 2214:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 2224:  (0) l  (1) mi {*thumb2_movsi_vfp}
Changing pseudo 766 in operand 1 of insn 2235 on equiv sfp:SI+0x70
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 2235:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=834, assigning class CORE_REGS to r834
 2235: r0:SI=r834:SI
      REG_EQUAL sfp:SI-0x58
    Inserting insn reload before:
 2481: r834:SI=sfp:SI+0x70

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2481:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r834
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 2257:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 2276:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 2332:  (0) r  (1) I {*thumb2_movsi_vfp}
Changing pseudo 766 in operand 1 of insn 2243 on equiv sfp:SI+0x70
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 2243:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=835, assigning class CORE_REGS to r835
 2243: r0:SI=r835:SI
      REG_EQUAL sfp:SI-0x58
    Inserting insn reload before:
 2482: r835:SI=sfp:SI+0x70

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2482:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r835
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 2249:  (0) l {*thumb2_cbz}
Changing pseudo 766 in operand 1 of insn 2253 on equiv sfp:SI+0x70
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 2253:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=836, assigning class CORE_REGS to r836
 2253: r0:SI=r836:SI
      REG_EQUAL sfp:SI-0x58
    Inserting insn reload before:
 2483: r836:SI=sfp:SI+0x70

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2483:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r836
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 2268:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 2270:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 2271:  (0) r  (1) I {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 2275:  (0) r  (1) I {*thumb2_movsi_vfp}
Changing pseudo 766 in operand 1 of insn 2280 on equiv sfp:SI+0x70
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Spill Non-pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            1 Non input pseudo reload: reject++
            alt=5,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=7,overall=15,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=8,overall=15,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=9,overall=10,losers=1 -- refuse
            1 Costly loser: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=11,overall=10,losers=1 -- refuse
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=12,overall=10,losers=1 -- refuse
            0 Non-pseudo reload: reject+=2
            0 Spill pseudo into memory: reject+=3
            Using memory insn operand 0: reject+=3
            0 Non input pseudo reload: reject++
            alt=13,overall=15,losers=1 -- refuse
	 Choosing alt 0 in insn 2280:  (0) =rk  (1) rk {*thumb2_movsi_vfp}
      Creating newreg=837, assigning class CORE_REGS to r837
 2280: r0:SI=r837:SI
      REG_EQUAL sfp:SI-0x58
    Inserting insn reload before:
 2484: r837:SI=sfp:SI+0x70

            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=26,losers=3,rld_nregs=3
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=18,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
          alt=2,overall=17,losers=2,rld_nregs=2
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            alt=3: Bad operand -- refuse
            0 Non pseudo reload: reject++
          alt=4,overall=1,losers=0,rld_nregs=0
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=18,losers=2 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=10,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=10,losers=1 -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=10,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=10,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=10,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            0 Non pseudo reload: reject++
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=16,losers=1 -- refuse
	 Choosing alt 4 in insn 2484:  (0) r  (1) rk  (2) rI {*arm_addsi3}
      Change to class GENERAL_REGS for r837
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2 3
	  ((((((((((((((((((((((((((((((((((((((((((((((((
      Creating newreg=838, assigning class NO_REGS to save r838
  505: r0:SI=r288:SI
      REG_DEAD r288:SI
      REG_EQUAL 0x48001000
    Add reg<-save before:
 2486: r288:SI=r838:SI

  230: [r288:SI+0x28]=r279:SI
      REG_DEAD r279:SI
    Add save<-reg after:
 2485: r838:SI=r288:SI

	  ))))))))))))))))))))))))))))))))))))))))))))))))
EBB 4
EBB 5
EBB 6
EBB 7
EBB 8
EBB 9 10 11 12
EBB 13 14
EBB 15
EBB 16 17
EBB 18
EBB 19 20
EBB 21
EBB 22 23
EBB 24
EBB 25 26
EBB 27
EBB 28 29
EBB 30
EBB 31 32
EBB 33
EBB 34 35
EBB 36
EBB 37 38
EBB 39
EBB 40 41
EBB 42
EBB 43 44
EBB 45
EBB 46 47
EBB 48
EBB 49 50
EBB 51
EBB 52 53
EBB 54
EBB 55 56
EBB 57
EBB 58 59
EBB 60
EBB 61 62
EBB 63
EBB 64 65
EBB 66
EBB 67
EBB 68
EBB 69

********** Pseudo live ranges #1: **********

  BB 69
   Insn 2400: point = 0, n_alt = -1
   Insn 2281: point = 0, n_alt = -1
   Insn 2280: point = 0, n_alt = 0
	Hard reg 0 is preferable by r837 with profit 1
   Insn 2484: point = 1, n_alt = 4
   Insn 2277: point = 2, n_alt = -1
   Insn 2334: point = 2, n_alt = -2
   Insn 2275: point = 2, n_alt = 1
   Insn 2272: point = 2, n_alt = -1
   Insn 2271: point = 2, n_alt = 1
   Insn 2270: point = 2, n_alt = 1
   Insn 2269: point = 2, n_alt = -2
   Insn 2268: point = 2, n_alt = 1
   Insn 2266: point = 2, n_alt = -1
   Insn 2264: point = 2, n_alt = -1
   Insn 2262: point = 2, n_alt = -1
   Insn 2260: point = 2, n_alt = -1
   Insn 2258: point = 2, n_alt = -1
   Insn 2333: point = 2, n_alt = -2
   Insn 2254: point = 2, n_alt = -1
   Insn 2253: point = 2, n_alt = 0
	Hard reg 0 is preferable by r836 with profit 1
   Insn 2483: point = 3, n_alt = 4
  BB 68
   Insn 2249: point = 5, n_alt = 0
   Insn 2361: point = 6, n_alt = -2
   Insn 2244: point = 7, n_alt = -1
   Insn 2243: point = 7, n_alt = 0
	Hard reg 0 is preferable by r835 with profit 1
   Insn 2482: point = 8, n_alt = 4
   Insn 2332: point = 9, n_alt = 1
  BB 67
   Insn 2276: point = 10, n_alt = 5
   Insn 2257: point = 11, n_alt = 5
   Insn 2236: point = 12, n_alt = -1
   Insn 2235: point = 12, n_alt = 0
	Hard reg 0 is preferable by r834 with profit 1
   Insn 2481: point = 13, n_alt = 4
   Insn 2231: point = 14, n_alt = -1
   Insn 2229: point = 14, n_alt = -1
   Insn 2228: point = 14, n_alt = -2
   Insn 2225: point = 15, n_alt = -1
   Insn 2224: point = 15, n_alt = 5
   Insn 2223: point = 15, n_alt = -2
   Insn 2220: point = 16, n_alt = -1
   Insn 2218: point = 16, n_alt = -1
   Insn 2216: point = 16, n_alt = -1
   Insn 2214: point = 16, n_alt = 5
   Insn 2215: point = 16, n_alt = -2
   Insn 2210: point = 17, n_alt = -1
   Insn 2208: point = 17, n_alt = -1
   Insn 2206: point = 17, n_alt = -1
   Insn 2204: point = 17, n_alt = -1
   Insn 2202: point = 17, n_alt = -1
  BB 66
   Insn 2398: point = 18, n_alt = -1
  BB 65
   Insn 2191: point = 18, n_alt = -1
  BB 64
   Insn 2184: point = 18, n_alt = 0
   Insn 2360: point = 19, n_alt = -2
   Insn 2180: point = 20, n_alt = -1
   Insn 2179: point = 20, n_alt = -2
   Insn 2178: point = 20, n_alt = 0
	Hard reg 1 is preferable by r833 with profit 1
   Insn 2480: point = 21, n_alt = 4
   Insn 2174: point = 22, n_alt = 6
   Insn 2173: point = 23, n_alt = 5
  BB 63
   Insn 2396: point = 25, n_alt = -1
  BB 62
   Insn 2161: point = 25, n_alt = -1
  BB 61
   Insn 2154: point = 25, n_alt = 0
   Insn 2359: point = 26, n_alt = -2
   Insn 2150: point = 27, n_alt = -1
   Insn 2149: point = 27, n_alt = -2
   Insn 2148: point = 27, n_alt = 0
	Hard reg 1 is preferable by r832 with profit 1
   Insn 2479: point = 28, n_alt = 4
   Insn 2144: point = 29, n_alt = 6
   Insn 2143: point = 30, n_alt = 1
   Insn 2142: point = 31, n_alt = 6
   Insn 2141: point = 32, n_alt = 1
   Insn 2140: point = 33, n_alt = 6
   Insn 2139: point = 34, n_alt = 2
  BB 60
   Insn 2394: point = 36, n_alt = -1
  BB 59
   Insn 2123: point = 36, n_alt = -1
  BB 58
   Insn 2116: point = 36, n_alt = 0
   Insn 2358: point = 37, n_alt = -2
   Insn 2112: point = 38, n_alt = -1
   Insn 2094: point = 38, n_alt = 7
   Insn 2093: point = 39, n_alt = 1
   Insn 2090: point = 40, n_alt = 7
   Insn 2089: point = 41, n_alt = 1
   Insn 2081: point = 42, n_alt = 7
   Insn 2080: point = 43, n_alt = 1
   Insn 2071: point = 44, n_alt = 7
   Insn 2070: point = 44, n_alt = 1
   Insn 2051: point = 45, n_alt = 7
   Insn 2050: point = 46, n_alt = 1
   Insn 2047: point = 47, n_alt = 7
   Insn 2046: point = 48, n_alt = 5
   Insn 2108: point = 49, n_alt = 8
   Insn 2103: point = 50, n_alt = 7
   Insn 2086: point = 50, n_alt = 8
   Insn 2077: point = 50, n_alt = 4
   Insn 2111: point = 50, n_alt = -2
   Insn 2099: point = 50, n_alt = 8
   Insn 2067: point = 51, n_alt = 7
   Insn 2063: point = 51, n_alt = 7
   Insn 2059: point = 51, n_alt = 7
   Insn 2055: point = 51, n_alt = 7
   Insn 2042: point = 51, n_alt = -1
   Insn 2041: point = 51, n_alt = 0
	Hard reg 0 is preferable by r831 with profit 1
   Insn 2478: point = 52, n_alt = 4
   Insn 2040: point = 53, n_alt = -2
   Insn 2045: point = 53, n_alt = 5
   Insn 2039: point = 54, n_alt = 1
  BB 57
   Insn 2392: point = 55, n_alt = -1
  BB 56
   Insn 2024: point = 55, n_alt = -1
  BB 55
   Insn 2017: point = 55, n_alt = 0
   Insn 2016: point = 55, n_alt = -2
   Insn 2357: point = 57, n_alt = -2
   Insn 2013: point = 58, n_alt = -1
   Insn 2012: point = 58, n_alt = -2
   Insn 2007: point = 58, n_alt = 7
   Insn 2004: point = 59, n_alt = 7
   Insn 2011: point = 59, n_alt = 0
	Hard reg 1 is preferable by r830 with profit 1
   Insn 2477: point = 60, n_alt = 4
  r765 is removed as live at bb55 start
  BB 54
   Insn 2390: point = 62, n_alt = -1
  BB 53
   Insn 1992: point = 62, n_alt = -1
  BB 52
   Insn 1985: point = 62, n_alt = 0
   Insn 1984: point = 62, n_alt = -2
   Insn 2356: point = 64, n_alt = -2
   Insn 1981: point = 65, n_alt = -1
   Insn 1980: point = 65, n_alt = -2
   Insn 1979: point = 65, n_alt = 0
	Hard reg 1 is preferable by r829 with profit 1
   Insn 2476: point = 66, n_alt = 4
   Insn 1975: point = 67, n_alt = 7
   Insn 1974: point = 68, n_alt = 1
  BB 51
   Insn 2388: point = 70, n_alt = -1
  BB 50
   Insn 1963: point = 70, n_alt = -1
  BB 49
   Insn 1956: point = 70, n_alt = 0
   Insn 2355: point = 71, n_alt = -2
   Insn 1952: point = 72, n_alt = -1
   Insn 1940: point = 72, n_alt = 7
   Insn 1939: point = 73, n_alt = 4
   Insn 1951: point = 74, n_alt = -2
   Insn 1948: point = 74, n_alt = 7
   Insn 1944: point = 75, n_alt = 7
   Insn 1936: point = 75, n_alt = 7
   Insn 1932: point = 75, n_alt = 7
   Insn 1931: point = 75, n_alt = 1
   Insn 1928: point = 76, n_alt = 7
   Insn 1924: point = 77, n_alt = 7
   Insn 1923: point = 77, n_alt = 7
   Insn 1922: point = 77, n_alt = 7
   Insn 1918: point = 77, n_alt = 7
   Insn 1917: point = 77, n_alt = 7
   Insn 1916: point = 77, n_alt = 7
   Insn 1915: point = 77, n_alt = 7
   Insn 1927: point = 77, n_alt = 1
   Insn 1909: point = 78, n_alt = -1
   Insn 1908: point = 78, n_alt = 5
   Insn 1926: point = 78, n_alt = 5
  BB 48
   Insn 2386: point = 80, n_alt = -1
  BB 47
   Insn 1896: point = 80, n_alt = -1
  BB 46
   Insn 1889: point = 80, n_alt = 0
   Insn 1888: point = 80, n_alt = -2
   Insn 2354: point = 82, n_alt = -2
   Insn 1885: point = 83, n_alt = -1
   Insn 1884: point = 83, n_alt = 5
   Insn 1878: point = 83, n_alt = 7
   Insn 1875: point = 84, n_alt = 7
   Insn 1883: point = 84, n_alt = 0
	Hard reg 1 is preferable by r828 with profit 1
   Insn 2475: point = 85, n_alt = 4
   Insn 1882: point = 86, n_alt = 1
   Insn 1872: point = 86, n_alt = 6
   Insn 1871: point = 87, n_alt = 1
  BB 45
   Insn 2384: point = 89, n_alt = -1
  BB 44
   Insn 1859: point = 89, n_alt = -1
  BB 43
   Insn 1852: point = 89, n_alt = 0
   Insn 1851: point = 89, n_alt = -2
   Insn 2353: point = 91, n_alt = -2
   Insn 1848: point = 92, n_alt = -1
   Insn 1842: point = 92, n_alt = 7
   Insn 1839: point = 93, n_alt = 7
   Insn 1846: point = 93, n_alt = 0
	Hard reg 1 is preferable by r827 with profit 1
   Insn 2474: point = 94, n_alt = 4
   Insn 1847: point = 95, n_alt = 5
   Insn 1838: point = 95, n_alt = 1
  r764 is removed as live at bb43 start
  BB 42
   Insn 2382: point = 97, n_alt = -1
  BB 41
   Insn 1827: point = 97, n_alt = -1
  BB 40
   Insn 1820: point = 97, n_alt = 0
   Insn 2352: point = 98, n_alt = -2
   Insn 1816: point = 99, n_alt = -1
   Insn 1815: point = 99, n_alt = -2
  BB 39
   Insn 2380: point = 101, n_alt = -1
  BB 38
   Insn 1803: point = 101, n_alt = -1
  BB 37
   Insn 1796: point = 101, n_alt = 0
   Insn 2351: point = 102, n_alt = -2
   Insn 1792: point = 103, n_alt = -1
   Insn 1791: point = 103, n_alt = -2
   Insn 1790: point = 103, n_alt = 0
	Hard reg 1 is preferable by r826 with profit 1
   Insn 2473: point = 104, n_alt = 4
   Insn 1786: point = 105, n_alt = 8
  BB 36
   Insn 2378: point = 107, n_alt = -1
  BB 35
   Insn 1774: point = 107, n_alt = -1
  BB 34
   Insn 1767: point = 107, n_alt = 0
   Insn 2350: point = 108, n_alt = -2
   Insn 1763: point = 109, n_alt = -1
   Insn 1762: point = 109, n_alt = -2
   Insn 1751: point = 109, n_alt = 7
   Insn 1750: point = 110, n_alt = 1
   Insn 1739: point = 111, n_alt = 7
   Insn 1738: point = 112, n_alt = 5
   Insn 1759: point = 113, n_alt = 7
   Insn 1755: point = 114, n_alt = 7
   Insn 1747: point = 114, n_alt = 7
   Insn 1743: point = 114, n_alt = 7
   Insn 1737: point = 115, n_alt = 5
   Insn 1735: point = 116, n_alt = 7
   Insn 1734: point = 116, n_alt = 7
   Insn 1733: point = 116, n_alt = 7
   Insn 1732: point = 116, n_alt = 7
   Insn 1731: point = 116, n_alt = 7
   Insn 1730: point = 116, n_alt = 7
   Insn 1729: point = 116, n_alt = 7
   Insn 1725: point = 116, n_alt = 7
   Insn 1724: point = 116, n_alt = 7
   Insn 1723: point = 116, n_alt = 7
   Insn 1719: point = 116, n_alt = 7
   Insn 1718: point = 116, n_alt = 7
   Insn 1717: point = 116, n_alt = 7
   Insn 1716: point = 116, n_alt = 7
  BB 33
   Insn 2376: point = 117, n_alt = -1
  BB 32
   Insn 1701: point = 117, n_alt = -1
  BB 31
   Insn 1694: point = 117, n_alt = 0
   Insn 1693: point = 117, n_alt = -2
   Insn 2349: point = 119, n_alt = -2
   Insn 1690: point = 120, n_alt = -1
   Insn 1681: point = 120, n_alt = 6
   Insn 1680: point = 121, n_alt = 1
   Insn 1688: point = 122, n_alt = 0
	Hard reg 1 is preferable by r825 with profit 1
   Insn 2472: point = 123, n_alt = 4
   Insn 1689: point = 124, n_alt = -2
   Insn 1684: point = 125, n_alt = 7
  BB 30
   Insn 2374: point = 127, n_alt = -1
  BB 29
   Insn 1668: point = 127, n_alt = -1
  BB 28
   Insn 1661: point = 127, n_alt = 0
   Insn 1660: point = 127, n_alt = -2
   Insn 2348: point = 129, n_alt = -2
   Insn 1657: point = 130, n_alt = -1
   Insn 1656: point = 130, n_alt = -2
   Insn 1655: point = 130, n_alt = 0
	Hard reg 1 is preferable by r824 with profit 1
   Insn 2471: point = 131, n_alt = 4
   Insn 1651: point = 132, n_alt = 8
  BB 27
   Insn 2372: point = 133, n_alt = -1
  BB 26
   Insn 1639: point = 133, n_alt = -1
  BB 25
   Insn 1632: point = 133, n_alt = 0
   Insn 2347: point = 134, n_alt = -2
   Insn 1628: point = 135, n_alt = -1
   Insn 1627: point = 135, n_alt = -2
   Insn 1612: point = 135, n_alt = 7
   Insn 1611: point = 136, n_alt = 4
   Insn 1600: point = 137, n_alt = 7
   Insn 1599: point = 138, n_alt = 5
   Insn 1624: point = 139, n_alt = 7
   Insn 1620: point = 140, n_alt = 7
   Insn 1616: point = 140, n_alt = 7
   Insn 1608: point = 140, n_alt = 7
   Insn 1604: point = 140, n_alt = 7
   Insn 1598: point = 140, n_alt = 5
   Insn 1596: point = 141, n_alt = 7
   Insn 1595: point = 141, n_alt = 7
   Insn 1594: point = 141, n_alt = 7
   Insn 1590: point = 141, n_alt = 7
   Insn 1589: point = 141, n_alt = 7
   Insn 1588: point = 141, n_alt = 7
   Insn 1587: point = 141, n_alt = 7
  BB 24
   Insn 2370: point = 142, n_alt = -1
  BB 23
   Insn 1572: point = 142, n_alt = -1
  BB 22
   Insn 1565: point = 142, n_alt = 0
   Insn 1564: point = 142, n_alt = -2
   Insn 2346: point = 144, n_alt = -2
   Insn 1561: point = 145, n_alt = -1
   Insn 1560: point = 145, n_alt = -2
   Insn 1557: point = 146, n_alt = 7
   Insn 1556: point = 147, n_alt = 5
   Insn 1555: point = 148, n_alt = 5
  BB 21
   Insn 2368: point = 150, n_alt = -1
  BB 20
   Insn 1542: point = 150, n_alt = -1
  BB 19
   Insn 1535: point = 150, n_alt = 0
   Insn 2345: point = 151, n_alt = -2
   Insn 1531: point = 152, n_alt = -1
   Insn 1530: point = 152, n_alt = -2
   Insn 1519: point = 153, n_alt = 7
   Insn 1518: point = 154, n_alt = 1
   Insn 1503: point = 155, n_alt = 7
   Insn 1502: point = 156, n_alt = 1
   Insn 1499: point = 157, n_alt = 7
   Insn 1498: point = 158, n_alt = 1
   Insn 1487: point = 159, n_alt = 7
   Insn 1486: point = 160, n_alt = 1
   Insn 1479: point = 161, n_alt = 7
   Insn 1478: point = 162, n_alt = 1
   Insn 1475: point = 163, n_alt = 7
   Insn 1474: point = 164, n_alt = 5
   Insn 1527: point = 165, n_alt = 7
   Insn 1523: point = 166, n_alt = 7
   Insn 1515: point = 166, n_alt = 7
   Insn 1511: point = 166, n_alt = 7
   Insn 1507: point = 166, n_alt = 7
   Insn 1495: point = 166, n_alt = 7
   Insn 1491: point = 166, n_alt = 7
   Insn 1483: point = 166, n_alt = 7
   Insn 1473: point = 166, n_alt = 5
   Insn 1467: point = 167, n_alt = -1
   Insn 1466: point = 167, n_alt = 1
   Insn 1464: point = 167, n_alt = -1
   Insn 1463: point = 167, n_alt = 1
   Insn 1462: point = 167, n_alt = -2
   Insn 1461: point = 167, n_alt = -2
   Insn 1459: point = 167, n_alt = -1
   Insn 1458: point = 167, n_alt = 1
   Insn 1456: point = 167, n_alt = -1
   Insn 1455: point = 167, n_alt = 1
   Insn 1454: point = 167, n_alt = -2
   Insn 1453: point = 167, n_alt = -2
  BB 18
   Insn 2366: point = 168, n_alt = -1
  BB 17
   Insn 1442: point = 168, n_alt = -1
  BB 16
   Insn 1435: point = 168, n_alt = 0
   Insn 1434: point = 168, n_alt = -2
   Insn 2344: point = 170, n_alt = -2
   Insn 1431: point = 171, n_alt = -1
   Insn 1430: point = 171, n_alt = -2
   Insn 1419: point = 172, n_alt = 7
   Insn 1418: point = 173, n_alt = 1
   Insn 1415: point = 174, n_alt = 7
   Insn 1414: point = 175, n_alt = 1
   Insn 1407: point = 176, n_alt = 7
   Insn 1406: point = 177, n_alt = 1
   Insn 1403: point = 178, n_alt = 7
   Insn 1402: point = 179, n_alt = 1
   Insn 1395: point = 180, n_alt = 7
   Insn 1394: point = 181, n_alt = 5
   Insn 1427: point = 182, n_alt = 7
   Insn 1423: point = 183, n_alt = 7
   Insn 1411: point = 183, n_alt = 7
   Insn 1399: point = 183, n_alt = 7
   Insn 1393: point = 183, n_alt = 5
   Insn 1390: point = 184, n_alt = 5
   Insn 1388: point = 185, n_alt = 7
   Insn 1387: point = 186, n_alt = 0
   Insn 1386: point = 188, n_alt = 5
   Insn 1383: point = 190, n_alt = 7
   Insn 1381: point = 191, n_alt = 0
   Insn 1380: point = 193, n_alt = 5
   Insn 1374: point = 194, n_alt = 5
   Insn 1372: point = 195, n_alt = 7
   Insn 1371: point = 196, n_alt = 0
   Insn 1370: point = 198, n_alt = 5
   Insn 1367: point = 199, n_alt = 7
   Insn 1365: point = 200, n_alt = 0
   Insn 1364: point = 202, n_alt = 5
  BB 15
   Insn 2364: point = 204, n_alt = -1
  BB 14
   Insn 1348: point = 204, n_alt = -1
  BB 13
   Insn 1341: point = 204, n_alt = 0
   Insn 1340: point = 204, n_alt = -2
   Insn 2343: point = 206, n_alt = -2
   Insn 1337: point = 207, n_alt = -1
   Insn 1239: point = 207, n_alt = 6
   Insn 1238: point = 208, n_alt = 2
   Insn 1336: point = 209, n_alt = -2
   Insn 1335: point = 209, n_alt = 0
	Hard reg 1 is preferable by r823 with profit 4
   Insn 2470: point = 210, n_alt = 4
   Insn 1329: point = 211, n_alt = 7
   Insn 1328: point = 212, n_alt = 1
   Insn 1314: point = 213, n_alt = 7
   Insn 1313: point = 214, n_alt = 1
   Insn 1326: point = 215, n_alt = 7
   Insn 1255: point = 216, n_alt = 7
   Insn 1254: point = 216, n_alt = 1
   Insn 1334: point = 217, n_alt = -2
   Insn 1308: point = 218, n_alt = 8
   Insn 1303: point = 218, n_alt = 7
   Insn 1299: point = 218, n_alt = 7
   Insn 1295: point = 218, n_alt = 7
   Insn 1291: point = 218, n_alt = 7
   Insn 1287: point = 218, n_alt = 7
   Insn 1283: point = 218, n_alt = 7
   Insn 1279: point = 218, n_alt = 7
   Insn 1275: point = 218, n_alt = 7
   Insn 1271: point = 218, n_alt = 8
   Insn 1267: point = 218, n_alt = 7
   Insn 1263: point = 218, n_alt = 7
   Insn 1259: point = 218, n_alt = 7
   Insn 1251: point = 218, n_alt = 7
   Insn 1247: point = 218, n_alt = 7
   Insn 1243: point = 218, n_alt = 7
   Insn 1237: point = 218, n_alt = 5
   Insn 1323: point = 219, n_alt = 7
   Insn 1320: point = 219, n_alt = 7
   Insn 1317: point = 219, n_alt = 7
   Insn 1311: point = 219, n_alt = 7
   Insn 1234: point = 219, n_alt = 7
   Insn 1227: point = 219, n_alt = -1
   Insn 1221: point = 219, n_alt = 6
   Insn 1220: point = 220, n_alt = 1
   Insn 1217: point = 221, n_alt = 6
   Insn 1216: point = 222, n_alt = 1
   Insn 1226: point = 223, n_alt = 5
   Insn 1225: point = 223, n_alt = 0
	Hard reg 1 is preferable by r822 with profit 4
   Insn 2469: point = 224, n_alt = 4
   Insn 1207: point = 225, n_alt = 5
   Insn 1205: point = 226, n_alt = 7
   Insn 1204: point = 227, n_alt = 0
   Insn 1219: point = 229, n_alt = 11
   Insn 1203: point = 230, n_alt = 5
   Insn 1200: point = 231, n_alt = 7
   Insn 1198: point = 232, n_alt = 0
   Insn 1197: point = 234, n_alt = 5
   Insn 1189: point = 235, n_alt = 7
   Insn 1187: point = 236, n_alt = 2
   Insn 1186: point = 238, n_alt = 5
   Insn 1178: point = 239, n_alt = 7
   Insn 1176: point = 240, n_alt = 3
   Insn 1174: point = 242, n_alt = 5
   Insn 1164: point = 243, n_alt = 7
   Insn 1162: point = 244, n_alt = 2
   Insn 1161: point = 246, n_alt = 5
   Insn 1150: point = 247, n_alt = -1
   Insn 1138: point = 247, n_alt = 11
   Insn 1137: point = 248, n_alt = 10
   Insn 1140: point = 249, n_alt = 11
   Insn 1139: point = 249, n_alt = 10
   Insn 1270: point = 250, n_alt = 1
   Insn 1310: point = 251, n_alt = 1
   Insn 1149: point = 252, n_alt = -2
   Insn 1148: point = 252, n_alt = 1
   Insn 1143: point = 252, n_alt = 7
   Insn 1129: point = 252, n_alt = 7
   Insn 1127: point = 253, n_alt = 0
   Insn 1126: point = 255, n_alt = 5
   Insn 1147: point = 256, n_alt = 0
	Hard reg 2 is preferable by r821 with profit 4
   Insn 2468: point = 257, n_alt = 4
   Insn 1125: point = 258, n_alt = 1
   Insn 1112: point = 259, n_alt = 7
   Insn 2417: point = 260, n_alt = 2
   Insn 2416: point = 261, n_alt = 2
   Insn 1108: point = 263, n_alt = 5
   Insn 1100: point = 264, n_alt = 7
   Insn 1098: point = 265, n_alt = 2
   Insn 1097: point = 267, n_alt = 5
   Insn 1091: point = 268, n_alt = -1
   Insn 1090: point = 268, n_alt = -2
   Insn 1084: point = 268, n_alt = 7
   Insn 1083: point = 269, n_alt = 1
   Insn 1080: point = 270, n_alt = 4
   Insn 1078: point = 271, n_alt = 1
   Insn 1089: point = 272, n_alt = 0
	Hard reg 1 is preferable by r820 with profit 4
   Insn 2467: point = 273, n_alt = 4
   Insn 1088: point = 274, n_alt = 5
   Insn 1074: point = 275, n_alt = 5
   Insn 1072: point = 276, n_alt = 7
   Insn 1071: point = 277, n_alt = 0
   Insn 1070: point = 279, n_alt = 5
   Insn 1067: point = 280, n_alt = 7
   Insn 1065: point = 281, n_alt = 0
   Insn 1064: point = 283, n_alt = 5
   Insn 1057: point = 284, n_alt = 7
   Insn 1056: point = 284, n_alt = 7
   Insn 1055: point = 284, n_alt = 7
   Insn 1054: point = 284, n_alt = 7
   Insn 1053: point = 284, n_alt = 7
   Insn 1052: point = 284, n_alt = 7
   Insn 1047: point = 284, n_alt = -1
   Insn 1046: point = 284, n_alt = 0
	Hard reg 0 is preferable by r819 with profit 4
   Insn 2466: point = 285, n_alt = 4
   Insn 1045: point = 286, n_alt = -2
   Insn 1044: point = 286, n_alt = 1
   Insn 1063: point = 286, n_alt = 5
   Insn 1040: point = 287, n_alt = 7
   Insn 1039: point = 287, n_alt = 7
   Insn 1038: point = 287, n_alt = 7
   Insn 1037: point = 287, n_alt = 7
   Insn 1036: point = 287, n_alt = 7
   Insn 1027: point = 287, n_alt = 7
   Insn 1025: point = 288, n_alt = 2
   Insn 1024: point = 290, n_alt = 5
   Insn 1016: point = 291, n_alt = 7
   Insn 1014: point = 292, n_alt = 3
   Insn 1013: point = 294, n_alt = 6
   Insn 1012: point = 295, n_alt = 5
   Insn 1004: point = 296, n_alt = 7
   Insn 1002: point = 297, n_alt = 2
   Insn 1001: point = 299, n_alt = 5
   Insn 995: point = 300, n_alt = -1
   Insn 994: point = 300, n_alt = -2
   Insn 993: point = 300, n_alt = 0
	Hard reg 1 is preferable by r818 with profit 4
   Insn 2465: point = 301, n_alt = 4
   Insn 992: point = 302, n_alt = 5
   Insn 989: point = 303, n_alt = 7
   Insn 986: point = 304, n_alt = 7
   Insn 988: point = 304, n_alt = 4
   Insn 983: point = 305, n_alt = 4
   Insn 981: point = 306, n_alt = 1
   Insn 985: point = 307, n_alt = 1
   Insn 977: point = 308, n_alt = -1
   Insn 975: point = 308, n_alt = 7
   Insn 974: point = 309, n_alt = 1
   Insn 971: point = 310, n_alt = -1
   Insn 961: point = 310, n_alt = 8
   Insn 958: point = 311, n_alt = 0
   Insn 959: point = 313, n_alt = 5
   Insn 957: point = 314, n_alt = 1
   Insn 955: point = 316, n_alt = 3
   Insn 954: point = 318, n_alt = 0
   Insn 953: point = 320, n_alt = 0
   Insn 952: point = 322, n_alt = 1
  BB 12
   Insn 937: point = 324, n_alt = 10
  BB 11
   Insn 935: point = 327, n_alt = -1
   Insn 934: point = 327, n_alt = 0
   Insn 931: point = 328, n_alt = 3
   Insn 928: point = 329, n_alt = 1
   Insn 927: point = 330, n_alt = 4
   Insn 917: point = 331, n_alt = 0
   Insn 915: point = 333, n_alt = 5
   Insn 908: point = 335, n_alt = 5
   Insn 906: point = 336, n_alt = 7
   Insn 905: point = 337, n_alt = 0
   Insn 904: point = 339, n_alt = 5
   Insn 901: point = 341, n_alt = 7
   Insn 899: point = 342, n_alt = 0
   Insn 898: point = 344, n_alt = 5
   Insn 914: point = 345, n_alt = 5
   Insn 897: point = 346, n_alt = 5
   Insn 891: point = 347, n_alt = 7
   Insn 890: point = 348, n_alt = 7
   Insn 889: point = 348, n_alt = 7
   Insn 888: point = 348, n_alt = 7
   Insn 887: point = 348, n_alt = 7
   Insn 886: point = 348, n_alt = 1
   Insn 2439: point = 349, n_alt = -2
  BB 10
   Insn 873: point = 352, n_alt = -1
   Insn 872: point = 352, n_alt = 0
   Insn 869: point = 353, n_alt = 5
  BB 9
   Insn 862: point = 355, n_alt = -1
   Insn 861: point = 355, n_alt = 0
   Insn 858: point = 356, n_alt = 5
  BB 8
   Insn 2438: point = 358, n_alt = -2
   Insn 846: point = 360, n_alt = 7
   Insn 844: point = 361, n_alt = 0
   Insn 843: point = 363, n_alt = 5
   Insn 836: point = 364, n_alt = 7
   Insn 834: point = 365, n_alt = 2
   Insn 833: point = 367, n_alt = 5
   Insn 830: point = 368, n_alt = 7
   Insn 828: point = 369, n_alt = 2
   Insn 827: point = 371, n_alt = 5
   Insn 820: point = 372, n_alt = 7
   Insn 818: point = 373, n_alt = 0
   Insn 817: point = 375, n_alt = 5
   Insn 810: point = 376, n_alt = 7
   Insn 808: point = 377, n_alt = 2
   Insn 807: point = 379, n_alt = 5
   Insn 806: point = 380, n_alt = 5
   Insn 2437: point = 381, n_alt = -2
  BB 7
   Insn 794: point = 384, n_alt = 0
   Insn 793: point = 384, n_alt = -2
   Insn 786: point = 386, n_alt = 0
   Insn 777: point = 387, n_alt = 2
   Insn 772: point = 389, n_alt = 0
  BB 6
   Insn 754: point = 391, n_alt = 0
   Insn 746: point = 392, n_alt = 0
   Insn 737: point = 393, n_alt = 2
   Insn 732: point = 395, n_alt = 0
  BB 5
   Insn 720: point = 397, n_alt = 5
   Insn 715: point = 398, n_alt = -1
   Insn 707: point = 398, n_alt = 6
   Insn 706: point = 399, n_alt = 1
   Insn 703: point = 400, n_alt = 6
   Insn 702: point = 401, n_alt = 1
   Insn 713: point = 402, n_alt = 0
	Hard reg 1 is preferable by r817 with profit 4
   Insn 2464: point = 403, n_alt = 4
   Insn 714: point = 404, n_alt = 5
   Insn 709: point = 404, n_alt = 11
   Insn 705: point = 405, n_alt = 11
   Insn 691: point = 405, n_alt = -1
   Insn 689: point = 405, n_alt = 7
   Insn 688: point = 406, n_alt = 1
   Insn 685: point = 407, n_alt = -1
   Insn 675: point = 407, n_alt = 8
   Insn 672: point = 408, n_alt = 5
   Insn 646: point = 409, n_alt = 5
   Insn 645: point = 411, n_alt = 5
   Insn 641: point = 412, n_alt = -1
   Insn 631: point = 412, n_alt = 6
   Insn 630: point = 413, n_alt = 1
   Insn 640: point = 414, n_alt = 5
   Insn 639: point = 414, n_alt = 0
	Hard reg 1 is preferable by r816 with profit 4
   Insn 2463: point = 415, n_alt = 4
   Insn 633: point = 416, n_alt = 11
   Insn 635: point = 416, n_alt = 6
   Insn 623: point = 417, n_alt = -1
   Insn 613: point = 417, n_alt = 6
   Insn 612: point = 418, n_alt = 1
   Insn 617: point = 419, n_alt = 6
   Insn 616: point = 419, n_alt = 1
   Insn 622: point = 420, n_alt = 5
   Insn 621: point = 420, n_alt = 0
	Hard reg 1 is preferable by r815 with profit 4
   Insn 2462: point = 421, n_alt = 4
   Insn 603: point = 422, n_alt = 5
   Insn 601: point = 423, n_alt = 7
   Insn 600: point = 424, n_alt = 0
   Insn 615: point = 426, n_alt = 11
   Insn 599: point = 426, n_alt = 5
   Insn 596: point = 428, n_alt = 7
   Insn 594: point = 429, n_alt = 0
   Insn 593: point = 431, n_alt = 5
   Insn 584: point = 432, n_alt = 5
   Insn 582: point = 433, n_alt = 7
   Insn 581: point = 434, n_alt = 0
   Insn 580: point = 436, n_alt = 5
   Insn 577: point = 437, n_alt = 7
   Insn 575: point = 438, n_alt = 0
   Insn 574: point = 440, n_alt = 5
  BB 4
   Insn 2362: point = 442, n_alt = -1
  BB 3
   Insn 558: point = 442, n_alt = -1
  BB 2
   Insn 551: point = 442, n_alt = 0
   Insn 550: point = 442, n_alt = -2
   Insn 2342: point = 444, n_alt = -2
   Insn 547: point = 445, n_alt = -1
   Insn 546: point = 445, n_alt = 0
	Hard reg 0 is preferable by r814 with profit 14
   Insn 2461: point = 446, n_alt = 4
   Insn 542: point = 447, n_alt = 8
   Insn 538: point = 448, n_alt = -1
   Insn 535: point = 448, n_alt = 1
   Insn 536: point = 448, n_alt = -2
   Insn 531: point = 449, n_alt = 7
   Insn 530: point = 449, n_alt = 7
   Insn 529: point = 449, n_alt = 7
   Insn 528: point = 449, n_alt = 7
   Insn 527: point = 449, n_alt = 7
   Insn 526: point = 449, n_alt = 7
   Insn 537: point = 449, n_alt = 0
	Hard reg 0 is preferable by r813 with profit 14
   Insn 2460: point = 450, n_alt = 4
   Insn 521: point = 451, n_alt = -1
   Insn 520: point = 451, n_alt = 0
	Hard reg 0 is preferable by r812 with profit 14
   Insn 2459: point = 452, n_alt = 4
   Insn 519: point = 453, n_alt = -2
   Insn 518: point = 453, n_alt = -2
   Insn 506: point = 454, n_alt = -1
   Insn 504: point = 454, n_alt = 0
	Hard reg 1 is preferable by r811 with profit 14
   Insn 2458: point = 455, n_alt = 4
   Insn 500: point = 456, n_alt = 7
   Insn 497: point = 456, n_alt = 11
   Insn 505: point = 456, n_alt = -2
   Insn 2486: point = 457, n_alt = -1
	Hard reg 3 is preferable by r838 with profit 14
   Insn 495: point = 459, n_alt = 11
   Insn 489: point = 460, n_alt = -1
   Insn 487: point = 460, n_alt = 0
	Hard reg 1 is preferable by r810 with profit 14
   Insn 2457: point = 461, n_alt = 4
   Insn 483: point = 462, n_alt = 7
   Insn 488: point = 462, n_alt = -2
   Insn 480: point = 463, n_alt = 11
   Insn 476: point = 464, n_alt = -1
   Insn 475: point = 464, n_alt = -2
   Insn 474: point = 464, n_alt = 0
	Hard reg 1 is preferable by r809 with profit 14
   Insn 2456: point = 465, n_alt = 4
   Insn 470: point = 466, n_alt = 7
   Insn 467: point = 466, n_alt = 11
   Insn 465: point = 466, n_alt = 11
   Insn 459: point = 467, n_alt = -1
   Insn 450: point = 467, n_alt = 6
   Insn 449: point = 468, n_alt = 1
   Insn 458: point = 469, n_alt = 5
   Insn 457: point = 469, n_alt = 0
	Hard reg 1 is preferable by r808 with profit 14
   Insn 2455: point = 470, n_alt = 4
   Insn 453: point = 471, n_alt = 7
   Insn 446: point = 472, n_alt = -1
   Insn 437: point = 472, n_alt = 11
   Insn 436: point = 472, n_alt = 10
   Insn 445: point = 473, n_alt = 5
   Insn 444: point = 473, n_alt = 0
	Hard reg 1 is preferable by r807 with profit 14
   Insn 2454: point = 474, n_alt = 4
   Insn 440: point = 475, n_alt = 7
   Insn 433: point = 475, n_alt = -1
   Insn 424: point = 475, n_alt = 11
   Insn 423: point = 476, n_alt = 10
   Insn 432: point = 477, n_alt = 5
   Insn 431: point = 477, n_alt = 0
	Hard reg 1 is preferable by r806 with profit 14
   Insn 2453: point = 478, n_alt = 4
   Insn 427: point = 479, n_alt = 7
   Insn 420: point = 479, n_alt = -1
   Insn 411: point = 479, n_alt = 11
   Insn 410: point = 480, n_alt = 10
   Insn 419: point = 481, n_alt = 5
   Insn 418: point = 481, n_alt = 0
	Hard reg 1 is preferable by r805 with profit 14
   Insn 2452: point = 482, n_alt = 4
   Insn 414: point = 483, n_alt = 7
   Insn 407: point = 483, n_alt = -1
   Insn 405: point = 483, n_alt = 0
	Hard reg 1 is preferable by r804 with profit 14
   Insn 2451: point = 484, n_alt = 4
   Insn 401: point = 485, n_alt = 7
   Insn 398: point = 485, n_alt = 11
   Insn 406: point = 485, n_alt = -2
   Insn 396: point = 486, n_alt = 11
   Insn 390: point = 487, n_alt = -1
   Insn 388: point = 487, n_alt = 0
	Hard reg 1 is preferable by r803 with profit 14
   Insn 2450: point = 488, n_alt = 4
   Insn 384: point = 489, n_alt = 7
   Insn 381: point = 489, n_alt = 11
   Insn 379: point = 489, n_alt = 11
   Insn 389: point = 489, n_alt = -2
   Insn 373: point = 490, n_alt = -1
   Insn 362: point = 490, n_alt = 11
   Insn 361: point = 490, n_alt = 10
   Insn 372: point = 491, n_alt = -2
   Insn 371: point = 491, n_alt = 0
	Hard reg 1 is preferable by r802 with profit 14
   Insn 2449: point = 492, n_alt = 4
   Insn 367: point = 493, n_alt = 7
   Insn 364: point = 493, n_alt = 11
   Insn 356: point = 493, n_alt = -1
   Insn 345: point = 493, n_alt = 11
   Insn 344: point = 493, n_alt = 10
   Insn 355: point = 494, n_alt = -2
   Insn 354: point = 494, n_alt = 0
	Hard reg 1 is preferable by r801 with profit 14
   Insn 2448: point = 495, n_alt = 4
   Insn 350: point = 496, n_alt = 7
   Insn 347: point = 496, n_alt = 11
   Insn 339: point = 496, n_alt = -1
   Insn 328: point = 496, n_alt = 11
   Insn 327: point = 497, n_alt = 10
   Insn 338: point = 498, n_alt = -2
   Insn 337: point = 498, n_alt = 0
	Hard reg 1 is preferable by r800 with profit 14
   Insn 2447: point = 499, n_alt = 4
   Insn 333: point = 500, n_alt = 7
   Insn 330: point = 500, n_alt = 11
   Insn 322: point = 500, n_alt = -1
   Insn 311: point = 500, n_alt = 11
   Insn 310: point = 501, n_alt = 10
   Insn 321: point = 502, n_alt = -2
   Insn 320: point = 502, n_alt = 0
	Hard reg 1 is preferable by r799 with profit 14
   Insn 2446: point = 503, n_alt = 4
   Insn 316: point = 504, n_alt = 7
   Insn 313: point = 504, n_alt = 11
   Insn 305: point = 504, n_alt = -1
   Insn 294: point = 504, n_alt = 11
   Insn 293: point = 505, n_alt = 10
   Insn 304: point = 506, n_alt = -2
   Insn 303: point = 506, n_alt = 0
	Hard reg 1 is preferable by r798 with profit 14
   Insn 2445: point = 507, n_alt = 4
   Insn 299: point = 508, n_alt = 7
   Insn 296: point = 508, n_alt = 11
   Insn 288: point = 508, n_alt = -1
   Insn 277: point = 508, n_alt = 11
   Insn 276: point = 508, n_alt = 10
   Insn 279: point = 509, n_alt = 11
   Insn 278: point = 509, n_alt = 10
   Insn 287: point = 510, n_alt = -2
   Insn 286: point = 510, n_alt = 0
	Hard reg 1 is preferable by r797 with profit 14
   Insn 2444: point = 511, n_alt = 4
   Insn 282: point = 512, n_alt = 7
   Insn 271: point = 512, n_alt = -1
   Insn 262: point = 512, n_alt = 11
   Insn 261: point = 513, n_alt = 10
   Insn 270: point = 514, n_alt = -2
   Insn 269: point = 514, n_alt = 0
	Hard reg 1 is preferable by r796 with profit 14
   Insn 2443: point = 515, n_alt = 4
   Insn 265: point = 516, n_alt = 7
   Insn 258: point = 516, n_alt = -1
   Insn 249: point = 516, n_alt = 11
   Insn 248: point = 517, n_alt = 10
   Insn 257: point = 518, n_alt = -2
   Insn 256: point = 518, n_alt = 0
	Hard reg 1 is preferable by r795 with profit 14
   Insn 2442: point = 519, n_alt = 4
   Insn 252: point = 520, n_alt = 7
   Insn 245: point = 520, n_alt = -1
   Insn 244: point = 520, n_alt = -2
   Insn 235: point = 520, n_alt = 7
   Insn 234: point = 521, n_alt = 1
   Insn 243: point = 522, n_alt = 0
	Hard reg 1 is preferable by r794 with profit 14
   Insn 2441: point = 523, n_alt = 4
   Insn 239: point = 524, n_alt = 7
   Insn 2485: point = 524, n_alt = -1
	Hard reg 3 is preferable by r838 with profit 28
   Insn 230: point = 526, n_alt = 7
   Insn 220: point = 527, n_alt = 7
   Insn 210: point = 528, n_alt = 8
   Insn 200: point = 528, n_alt = 7
   Insn 190: point = 528, n_alt = 8
   Insn 180: point = 528, n_alt = 7
   Insn 170: point = 528, n_alt = 7
   Insn 160: point = 528, n_alt = 8
   Insn 150: point = 528, n_alt = 7
   Insn 149: point = 529, n_alt = 1
   Insn 179: point = 530, n_alt = 1
   Insn 159: point = 531, n_alt = 1
   Insn 189: point = 532, n_alt = 1
   Insn 169: point = 533, n_alt = 1
   Insn 228: point = 534, n_alt = 5
   Insn 218: point = 535, n_alt = 6
   Insn 168: point = 536, n_alt = 5
   Insn 140: point = 537, n_alt = 7
   Insn 130: point = 537, n_alt = 5
   Insn 139: point = 538, n_alt = 1
   Insn 128: point = 539, n_alt = 7
   Insn 127: point = 540, n_alt = 0
   Insn 126: point = 542, n_alt = 5
   Insn 123: point = 543, n_alt = 7
   Insn 121: point = 544, n_alt = 0
   Insn 120: point = 546, n_alt = 5
   Insn 111: point = 547, n_alt = 5
   Insn 109: point = 548, n_alt = 7
   Insn 108: point = 549, n_alt = 0
   Insn 107: point = 551, n_alt = 5
   Insn 104: point = 552, n_alt = 7
   Insn 102: point = 553, n_alt = 0
   Insn 101: point = 555, n_alt = 5
   Insn 92: point = 556, n_alt = 5
   Insn 90: point = 557, n_alt = 7
   Insn 89: point = 558, n_alt = 0
   Insn 88: point = 560, n_alt = 5
   Insn 85: point = 561, n_alt = 7
   Insn 83: point = 562, n_alt = 0
   Insn 82: point = 564, n_alt = 5
   Insn 73: point = 565, n_alt = 5
   Insn 71: point = 566, n_alt = 7
   Insn 70: point = 567, n_alt = 0
   Insn 69: point = 569, n_alt = 5
   Insn 66: point = 570, n_alt = 7
   Insn 64: point = 571, n_alt = 0
   Insn 63: point = 573, n_alt = 5
   Insn 54: point = 574, n_alt = 5
   Insn 52: point = 575, n_alt = 7
   Insn 51: point = 576, n_alt = 0
   Insn 50: point = 578, n_alt = 5
   Insn 47: point = 579, n_alt = 7
   Insn 45: point = 580, n_alt = 0
   Insn 44: point = 582, n_alt = 5
   Insn 35: point = 583, n_alt = 5
   Insn 33: point = 584, n_alt = 7
   Insn 32: point = 585, n_alt = 0
   Insn 31: point = 587, n_alt = 5
   Insn 28: point = 588, n_alt = 7
   Insn 26: point = 589, n_alt = 0
   Insn 138: point = 591, n_alt = 6
   Insn 25: point = 592, n_alt = 5
   Insn 18: point = 593, n_alt = 7
   Insn 17: point = 593, n_alt = 7
   Insn 16: point = 593, n_alt = 7
   Insn 15: point = 593, n_alt = 7
   Insn 14: point = 593, n_alt = 7
   Insn 8: point = 593, n_alt = -1
   Insn 6: point = 593, n_alt = -1
   Insn 24: point = 593, n_alt = 5
   Insn 13: point = 594, n_alt = 1
  r765 is added to live at bb2 start
  r764 is added to live at bb2 start
  r766 is added to live at bb2 start
df_worklist_dataflow_doublequeue: n_basic_blocks 70 n_edges 94 count 95 (  1.4)
Global pseudo live data have been updated:

BB 2:
    killed: 2:

      100  204  205  206  207  208  209  210  211  212  213
      214  215  216  217  218  219  220  221  222  223  224
      225  226  227  228  229  230  231  232  233  251  252
      270  271  273  275  276  277  279  281  286  288  290
      294  298  302  303  307  312  317  322  327  342  346
      350  354  382  771  794  795  796  797  798  799  800
      801  802  803  804  805  806  807  808  809  810  811
      812  813  814  838
    liveout: 2:

        7   13  102  103  252  303  382

BB 3:
    liveout: 3:

        7   13  102  103

BB 4:
    liveout: 4:

        7   13  102  103

BB 5:
    gen: 5:

      252  303  382
    killed: 5:

      174  175  176  177  178  179  180  181  182  183  184
      234  389  391  394  399  400  404  405  407  815  816
      817
    livein: 5:

      252  303  382
    liveout: 5:

        7   13  102  103  234

BB 6:
    gen: 6:

      234
    killed: 6:

      100  186  411  412
    livein: 6:

      234
    liveout: 6:

        7   13  102  103  234

BB 7:
    gen: 7:

      234
    killed: 7:

      100  189  413  414  792
    livein: 7:

      234
    liveout: 7:

        7   13  102  103  234  792

BB 8:
    gen: 8:

      792
    killed: 8:

      163  190  191  192  193  194  195  196  197  198  199
      415  791
    livein: 8:

      792
    liveout: 8:

        7   13  102  103  415  791

BB 9:
    gen: 9:

      415
    killed: 9:

      100  200
    livein: 9:

      415  791
    liveout: 9:

        7   13  102  103  415  791

BB 10:
    gen: 10:

      415
    killed: 10:

      100  202
    livein: 10:

      415  791
    liveout: 10:

        7   13  102  103  415  791

BB 11:
    gen: 11:

      791
    killed: 11:

      100  150  151  152  153  154  155  157  159  163  430
      431  434  436
    livein: 11:

      791
    liveout: 11:

        7   13  102  103  157  159  163

BB 12:
    gen: 12:

      157
    killed: 12:

      163
    livein: 12:

      157  159
    liveout: 12:

        7   13  102  103  159  163

BB 13:
    gen: 13:

      159  163
    killed: 13:

      100  128  129  130  131  132  133  134  135  136  137
      138  139  140  141  142  143  144  145  146  147  148
      149  166  167  168  169  170  171  172  437  438  439
      440  442  443  446  448  449  450  452  456  467  471
      472  474  480  482  483  497  499  503  504  512  520
      540  541  546  549  772  818  819  820  821  822  823
    livein: 13:

      159  163
    liveout: 13:

        7   13  102  103  467  520  540  549

BB 14:
    liveout: 14:

        7   13  102  103

BB 15:
    liveout: 15:

        7   13  102  103

BB 16:
    gen: 16:

      467  549
    killed: 16:

      100  116  117  118  119  120  121  122  123  124  125
      556  557  561  563  567  569  575  773
    livein: 16:

      467  520  540  549
    liveout: 16:

        7   13  102  103  520  540  575

BB 17:
    liveout: 17:

        7   13  102  103

BB 18:
    liveout: 18:

        7   13  102  103

BB 19:
    gen: 19:

      575
    killed: 19:

      100  576  577  579  583  589  591  599  774
    livein: 19:

      520  540  575
    liveout: 19:

        7   13  102  103  520  540

BB 20:
    liveout: 20:

        7   13  102  103

BB 21:
    liveout: 21:

        7   13  102  103

BB 22:
    killed: 22:

      100  606  607  609  775
    livein: 22:

      520  540
    liveout: 22:

        7   13  102  103  520  540  609

BB 23:
    liveout: 23:

        7   13  102  103

BB 24:
    liveout: 24:

        7   13  102  103

BB 25:
    gen: 25:

      609
    killed: 25:

      100  614  615  621  776
    livein: 25:

      520  540  609
    liveout: 25:

        7   13  102  103  520  540  614

BB 26:
    liveout: 26:

        7   13  102  103

BB 27:
    liveout: 27:

        7   13  102  103

BB 28:
    gen: 28:

      520  614
    killed: 28:

      100  633  777  824
    livein: 28:

      520  540  614
    liveout: 28:

        7   13  102  103  520  540  614  633

BB 29:
    liveout: 29:

        7   13  102  103

BB 30:
    liveout: 30:

        7   13  102  103

BB 31:
    gen: 31:

      614  633
    killed: 31:

      100  634  638  778  825
    livein: 31:

      520  540  614  633
    liveout: 31:

        7   13  102  103  520  540  638

BB 32:
    liveout: 32:

        7   13  102  103

BB 33:
    liveout: 33:

        7   13  102  103

BB 34:
    gen: 34:

      540  638
    killed: 34:

      100  646  652  767  779
    livein: 34:

      520  540  638
    liveout: 34:

        7   13  102  103  520  767

BB 35:
    liveout: 35:

        7   13  102  103

BB 36:
    liveout: 36:

        7   13  102  103

BB 37:
    gen: 37:

      520  767
    killed: 37:

      100  780  826
    livein: 37:

      520  767
    liveout: 37:

        7   13  102  103  767

BB 38:
    liveout: 38:

        7   13  102  103

BB 39:
    liveout: 39:

        7   13  102  103

BB 40:
    gen: 40:

      767
    killed: 40:

      100  781
    livein: 40:

      767
    liveout: 40:

        7   13  102  103

BB 41:
    liveout: 41:

        7   13  102  103

BB 42:
    liveout: 42:

        7   13  102  103

BB 43:
    killed: 43:

      100  665  669  782  827
    liveout: 43:

        7   13  102  103  669

BB 44:
    liveout: 44:

        7   13  102  103

BB 45:
    liveout: 45:

        7   13  102  103

BB 46:
    gen: 46:

      669
    killed: 46:

      100  670  675  783  828
    livein: 46:

      669
    liveout: 46:

        7   13  102  103  675

BB 47:
    liveout: 47:

        7   13  102  103

BB 48:
    liveout: 48:

        7   13  102  103

BB 49:
    gen: 49:

      675
    killed: 49:

      100  681  682  684  688  784
    livein: 49:

      675
    liveout: 49:

        7   13  102  103  681  684

BB 50:
    liveout: 50:

        7   13  102  103

BB 51:
    liveout: 51:

        7   13  102  103

BB 52:
    gen: 52:

      681
    killed: 52:

      100  695  698  785  829
    livein: 52:

      681  684
    liveout: 52:

        7   13  102  103  681  684  698

BB 53:
    liveout: 53:

        7   13  102  103

BB 54:
    liveout: 54:

        7   13  102  103

BB 55:
    gen: 55:

      681  698
    killed: 55:

      100  703  786  830
    livein: 55:

      681  684  698
    liveout: 55:

        7   13  102  103  681  684  703

BB 56:
    liveout: 56:

        7   13  102  103

BB 57:
    liveout: 57:

        7   13  102  103

BB 58:
    gen: 58:

      684  703
    killed: 58:

      100  707  708  710  720  725  730  732  787  831
    livein: 58:

      681  684  703
    liveout: 58:

        7   13  102  103  681  707  720

BB 59:
    liveout: 59:

        7   13  102  103

BB 60:
    liveout: 60:

        7   13  102  103

BB 61:
    gen: 61:

      707
    killed: 61:

      100  743  744  745  788  832
    livein: 61:

      681  707  720
    liveout: 61:

        7   13  102  103  681  707  720

BB 62:
    liveout: 62:

        7   13  102  103

BB 63:
    liveout: 63:

        7   13  102  103

BB 64:
    gen: 64:

      707
    killed: 64:

      100  749  789  833
    livein: 64:

      681  707  720
    liveout: 64:

        7   13  102  103  681  707  720

BB 65:
    liveout: 65:

        7   13  102  103

BB 66:
    liveout: 66:

        7   13  102  103

BB 67:
    gen: 67:

      681  707  720
    killed: 67:

      769  770  834
    livein: 67:

      681  707  720
    liveout: 67:

        7   13  102  103  769  770

BB 68:
    killed: 68:

      100  790  835
    livein: 68:

      769  770
    liveout: 68:

        7   13  102  103  769  770

BB 69:
    gen: 69:

      769  770
    killed: 69:

      836  837
    livein: 69:

      769  770
    liveout: 69:

        7   13  102  103  769  770
 r116: [201..202]
 r117: [199..200]
 r118: [197..198]
 r119: [195..196]
 r120: [194..194]
 r121: [192..193]
 r122: [190..191]
 r123: [187..188]
 r124: [185..186]
 r125: [184..184]
 r128: [282..283]
 r129: [280..281]
 r130: [278..279]
 r131: [276..277]
 r132: [275..275]
 r133: [266..267]
 r134: [264..265]
 r135: [262..263]
 r136: [259..261]
 r137: [254..255]
 r138: [252..253]
 r139: [245..246]
 r140: [243..244]
 r141: [241..242]
 r142: [239..240]
 r143: [237..238]
 r144: [235..236]
 r145: [233..234]
 r146: [231..232]
 r147: [228..230]
 r148: [226..227]
 r149: [225..225]
 r150: [343..344]
 r151: [341..342]
 r152: [338..339]
 r153: [336..337]
 r154: [335..335]
 r155: [332..333]
 r157: [325..331]
 r159: [321..330]
 r163: [359..381] [327..349] [317..324]
 r166: [310..311]
 r167: [298..299]
 r168: [296..297]
 r169: [293..295]
 r170: [291..292]
 r171: [289..290]
 r172: [287..288]
 r174: [439..440]
 r175: [437..438]
 r176: [435..436]
 r177: [433..434]
 r178: [432..432]
 r179: [430..431]
 r180: [428..429]
 r181: [425..426]
 r182: [423..424]
 r183: [422..422]
 r184: [409..409]
 r186: [392..393]
 r189: [386..387]
 r190: [378..379]
 r191: [376..377]
 r192: [374..375]
 r193: [372..373]
 r194: [370..371]
 r195: [368..369]
 r196: [366..367]
 r197: [364..365]
 r198: [362..363]
 r199: [360..361]
 r200: [355..356]
 r202: [352..353]
 r204: [590..592]
 r205: [588..589]
 r206: [586..587]
 r207: [584..585]
 r208: [583..583]
 r209: [581..582]
 r210: [579..580]
 r211: [577..578]
 r212: [575..576]
 r213: [574..574]
 r214: [572..573]
 r215: [570..571]
 r216: [568..569]
 r217: [566..567]
 r218: [565..565]
 r219: [563..564]
 r220: [561..562]
 r221: [559..560]
 r222: [557..558]
 r223: [556..556]
 r224: [554..555]
 r225: [552..553]
 r226: [550..551]
 r227: [548..549]
 r228: [547..547]
 r229: [545..546]
 r230: [543..544]
 r231: [541..542]
 r232: [539..540]
 r233: [537..537]
 r234: [384..397]
 r251: [448..594]
 r252: [427..593]
 r270: [485..591]
 r271: [527..538]
 r273: [528..529]
 r275: [453..531]
 r276: [489..536]
 r277: [471..533]
 r279: [526..530]
 r281: [447..532]
 r286: [462..535]
 r288: [525..534] [456..457]
 r290: [520..521]
 r294: [516..517]
 r298: [512..513]
 r302: [466..508]
 r303: [404..509]
 r307: [504..505]
 r312: [500..501]
 r317: [496..497]
 r322: [459..493]
 r327: [486..490]
 r342: [479..480]
 r346: [475..476]
 r350: [463..472]
 r354: [467..468]
 r382: [407..442]
 r389: [417..418]
 r391: [416..419]
 r394: [412..413]
 r399: [410..411]
 r400: [405..408]
 r404: [405..406]
 r405: [400..401]
 r407: [398..399]
 r411: [394..395]
 r412: [391..392]
 r413: [388..389]
 r414: [385..386]
 r415: [352..380]
 r430: [347..348]
 r431: [340..346]
 r434: [334..345]
 r436: [327..328]
 r437: [319..320]
 r438: [321..322]
 r439: [317..318]
 r440: [315..316]
 r442: [312..314]
 r443: [308..313]
 r446: [308..309]
 r448: [305..306]
 r449: [217..307]
 r450: [303..304]
 r452: [287..302]
 r456: [241..294]
 r467: [189..286]
 r471: [270..271]
 r472: [268..269]
 r474: [235..274]
 r480: [243..258]
 r482: [247..248]
 r483: [229..249]
 r497: [221..222]
 r499: [219..220]
 r503: [207..218]
 r504: [207..208]
 r512: [215..216]
 r520: [105..250]
 r540: [114..251]
 r541: [213..214]
 r546: [211..212]
 r549: [182..204]
 r556: [171..183]
 r557: [180..181]
 r561: [178..179]
 r563: [176..177]
 r567: [174..175]
 r569: [172..173]
 r575: [165..168]
 r576: [152..166]
 r577: [163..164]
 r579: [161..162]
 r583: [159..160]
 r589: [157..158]
 r591: [155..156]
 r599: [153..154]
 r606: [145..148]
 r607: [146..147]
 r609: [139..142]
 r614: [124..140]
 r615: [137..138]
 r621: [135..136]
 r633: [125..127]
 r634: [120..121]
 r638: [113..117]
 r646: [111..112]
 r652: [109..110]
 r665: [92..95]
 r669: [83..89]
 r670: [86..87]
 r675: [74..80]
 r681: [14..78]
 r682: [76..77]
 r684: [50..75]
 r688: [72..73]
 r695: [67..68]
 r698: [58..62]
 r703: [49..55]
 r707: [16..53]
 r708: [47..48]
 r710: [45..46]
 r720: [15..44]
 r725: [42..43]
 r730: [40..41]
 r732: [38..39]
 r743: [33..34]
 r744: [31..32]
 r745: [29..30]
 r749: [22..23]
 r764: [97..595]
 r765: [62..595]
 r766: [0..595]
 r767: [99..115]
 r769: [0..11]
 r770: [0..10]
 r771: [443..444]
 r772: [205..206]
 r773: [169..170]
 r774: [150..151]
 r775: [143..144]
 r776: [133..134]
 r777: [128..129]
 r778: [118..119]
 r779: [107..108]
 r780: [101..102]
 r781: [97..98]
 r782: [90..91]
 r783: [81..82]
 r784: [70..71]
 r785: [63..64]
 r786: [56..57]
 r787: [36..37]
 r788: [25..26]
 r789: [18..19]
 r790: [5..6]
 r791: [350..358]
 r792: [382..384]
 r794: [522..523]
 r795: [518..519]
 r796: [514..515]
 r797: [510..511]
 r798: [506..507]
 r799: [502..503]
 r800: [498..499]
 r801: [494..495]
 r802: [491..492]
 r803: [487..488]
 r804: [483..484]
 r805: [481..482]
 r806: [477..478]
 r807: [473..474]
 r808: [469..470]
 r809: [464..465]
 r810: [460..461]
 r811: [454..455]
 r812: [451..452]
 r813: [449..450]
 r814: [445..446]
 r815: [420..421]
 r816: [414..415]
 r817: [402..403]
 r818: [300..301]
 r819: [284..285]
 r820: [272..273]
 r821: [256..257]
 r822: [223..224]
 r823: [209..210]
 r824: [130..131]
 r825: [122..123]
 r826: [103..104]
 r827: [93..94]
 r828: [84..85]
 r829: [65..66]
 r830: [59..60]
 r831: [51..52]
 r832: [27..28]
 r833: [20..21]
 r834: [12..13]
 r835: [7..8]
 r836: [2..3]
 r837: [0..1]
 r838: [458..524]
Compressing live ranges: from 596 to 477 - 80%
Ranges after the compression:
 r116: [153..154]
 r117: [151..152]
 r118: [149..150]
 r119: [147..148]
 r120: [146..146]
 r121: [144..145]
 r122: [142..143]
 r123: [140..141]
 r124: [138..139]
 r125: [137..137]
 r128: [225..226]
 r129: [223..224]
 r130: [221..222]
 r131: [219..220]
 r132: [218..218]
 r133: [210..211]
 r134: [208..209]
 r135: [206..207]
 r136: [204..205]
 r137: [200..201]
 r138: [198..199]
 r139: [194..195]
 r140: [192..193]
 r141: [190..191]
 r142: [188..189]
 r143: [186..187]
 r144: [184..185]
 r145: [182..183]
 r146: [180..181]
 r147: [178..179]
 r148: [176..177]
 r149: [175..175]
 r150: [273..274]
 r151: [271..272]
 r152: [269..270]
 r153: [267..268]
 r154: [266..266]
 r155: [263..264]
 r157: [261..262]
 r159: [259..262]
 r163: [281..300] [255..276]
 r166: [249..250]
 r167: [239..240]
 r168: [237..238]
 r169: [235..236]
 r170: [233..234]
 r171: [231..232]
 r172: [229..230]
 r174: [350..351]
 r175: [348..349]
 r176: [346..347]
 r177: [344..345]
 r178: [343..343]
 r179: [341..342]
 r180: [339..340]
 r181: [337..338]
 r182: [335..336]
 r183: [334..334]
 r184: [323..323]
 r186: [309..310]
 r189: [304..305]
 r190: [299..300]
 r191: [297..298]
 r192: [295..296]
 r193: [293..294]
 r194: [291..292]
 r195: [289..290]
 r196: [287..288]
 r197: [285..286]
 r198: [283..284]
 r199: [281..282]
 r200: [279..280]
 r202: [277..278]
 r204: [475..476]
 r205: [473..474]
 r206: [471..472]
 r207: [469..470]
 r208: [468..468]
 r209: [466..467]
 r210: [464..465]
 r211: [462..463]
 r212: [460..461]
 r213: [459..459]
 r214: [457..458]
 r215: [455..456]
 r216: [453..454]
 r217: [451..452]
 r218: [450..450]
 r219: [448..449]
 r220: [446..447]
 r221: [444..445]
 r222: [442..443]
 r223: [441..441]
 r224: [439..440]
 r225: [437..438]
 r226: [435..436]
 r227: [433..434]
 r228: [432..432]
 r229: [430..431]
 r230: [428..429]
 r231: [426..427]
 r232: [424..425]
 r233: [422..422]
 r234: [302..312]
 r251: [356..476]
 r252: [339..476]
 r270: [386..476]
 r271: [420..423]
 r273: [420..421]
 r275: [360..421]
 r276: [388..421]
 r277: [372..421]
 r279: [420..421]
 r281: [356..421]
 r286: [366..421]
 r288: [420..421] [362..363]
 r290: [416..417]
 r294: [412..413]
 r298: [408..409]
 r302: [368..405]
 r303: [319..405]
 r307: [402..403]
 r312: [398..399]
 r317: [394..395]
 r322: [364..391]
 r327: [386..389]
 r342: [380..381]
 r346: [376..377]
 r350: [366..373]
 r354: [368..369]
 r382: [321..351]
 r389: [330..331]
 r391: [330..331]
 r394: [326..327]
 r399: [324..325]
 r400: [319..322]
 r404: [319..320]
 r405: [315..316]
 r407: [313..314]
 r411: [311..312]
 r412: [308..309]
 r413: [306..307]
 r414: [303..304]
 r415: [277..300]
 r430: [275..276]
 r431: [271..274]
 r434: [265..274]
 r436: [261..262]
 r437: [257..258]
 r438: [259..260]
 r439: [255..256]
 r440: [253..254]
 r442: [251..252]
 r443: [247..252]
 r446: [247..248]
 r448: [245..246]
 r449: [167..246]
 r450: [243..244]
 r452: [229..242]
 r456: [190..236]
 r467: [142..228]
 r471: [214..215]
 r472: [212..213]
 r474: [184..217]
 r480: [192..203]
 r482: [196..197]
 r483: [178..197]
 r497: [171..172]
 r499: [169..170]
 r503: [157..168]
 r504: [157..158]
 r512: [165..166]
 r520: [75..197]
 r540: [81..197]
 r541: [163..164]
 r546: [161..162]
 r549: [135..154]
 r556: [125..136]
 r557: [133..134]
 r561: [131..132]
 r563: [129..130]
 r567: [127..128]
 r569: [125..126]
 r575: [121..122]
 r576: [109..122]
 r577: [119..120]
 r579: [117..118]
 r583: [115..116]
 r589: [113..114]
 r591: [111..112]
 r599: [109..110]
 r606: [105..106]
 r607: [105..106]
 r609: [101..102]
 r614: [89..102]
 r615: [99..100]
 r621: [97..98]
 r633: [89..90]
 r634: [85..86]
 r638: [81..82]
 r646: [79..80]
 r652: [77..78]
 r665: [67..68]
 r669: [61..64]
 r670: [63..64]
 r675: [55..58]
 r681: [10..58]
 r682: [57..58]
 r684: [38..56]
 r688: [53..54]
 r695: [49..50]
 r698: [42..44]
 r703: [38..39]
 r707: [10..39]
 r708: [36..37]
 r710: [34..35]
 r720: [10..33]
 r725: [32..33]
 r730: [30..31]
 r732: [28..29]
 r743: [24..25]
 r744: [22..23]
 r745: [20..21]
 r749: [14..15]
 r764: [69..476]
 r765: [44..476]
 r766: [0..476]
 r767: [71..82]
 r769: [0..7]
 r770: [0..7]
 r771: [352..353]
 r772: [155..156]
 r773: [123..124]
 r774: [107..108]
 r775: [103..104]
 r776: [95..96]
 r777: [91..92]
 r778: [83..84]
 r779: [75..76]
 r780: [71..72]
 r781: [69..70]
 r782: [65..66]
 r783: [59..60]
 r784: [51..52]
 r785: [45..46]
 r786: [40..41]
 r787: [26..27]
 r788: [16..17]
 r789: [10..11]
 r790: [4..5]
 r791: [277..280]
 r792: [301..302]
 r794: [418..419]
 r795: [414..415]
 r796: [410..411]
 r797: [406..407]
 r798: [404..405]
 r799: [400..401]
 r800: [396..397]
 r801: [392..393]
 r802: [390..391]
 r803: [386..387]
 r804: [384..385]
 r805: [382..383]
 r806: [378..379]
 r807: [374..375]
 r808: [370..371]
 r809: [366..367]
 r810: [364..365]
 r811: [360..361]
 r812: [358..359]
 r813: [356..357]
 r814: [354..355]
 r815: [332..333]
 r816: [328..329]
 r817: [317..318]
 r818: [241..242]
 r819: [227..228]
 r820: [216..217]
 r821: [202..203]
 r822: [173..174]
 r823: [159..160]
 r824: [93..94]
 r825: [87..88]
 r826: [73..74]
 r827: [67..68]
 r828: [61..62]
 r829: [47..48]
 r830: [42..43]
 r831: [38..39]
 r832: [18..19]
 r833: [12..13]
 r834: [8..9]
 r835: [6..7]
 r836: [2..3]
 r837: [0..1]
 r838: [364..419]
Live info was changed -- recalculate it

********** Pseudo live ranges #2: **********

  BB 69
   Insn 2400: point = 0, n_alt = -1
   Insn 2281: point = 0, n_alt = -1
   Insn 2280: point = 0, n_alt = 0
	Hard reg 0 is preferable by r837 with profit 1
   Insn 2484: point = 1, n_alt = 4
   Insn 2277: point = 2, n_alt = -1
   Insn 2334: point = 2, n_alt = -2
   Insn 2275: point = 2, n_alt = 1
   Insn 2272: point = 2, n_alt = -1
   Insn 2271: point = 2, n_alt = 1
   Insn 2270: point = 2, n_alt = 1
   Insn 2269: point = 2, n_alt = -2
   Insn 2268: point = 2, n_alt = 1
   Insn 2266: point = 2, n_alt = -1
   Insn 2264: point = 2, n_alt = -1
   Insn 2262: point = 2, n_alt = -1
   Insn 2260: point = 2, n_alt = -1
   Insn 2258: point = 2, n_alt = -1
   Insn 2333: point = 2, n_alt = -2
   Insn 2254: point = 2, n_alt = -1
   Insn 2253: point = 2, n_alt = 0
	Hard reg 0 is preferable by r836 with profit 1
   Insn 2483: point = 3, n_alt = 4
  BB 68
   Insn 2249: point = 5, n_alt = 0
   Insn 2361: point = 6, n_alt = -2
   Insn 2244: point = 7, n_alt = -1
   Insn 2243: point = 7, n_alt = 0
	Hard reg 0 is preferable by r835 with profit 1
   Insn 2482: point = 8, n_alt = 4
   Insn 2332: point = 9, n_alt = 1
  BB 67
   Insn 2276: point = 10, n_alt = 5
   Insn 2257: point = 11, n_alt = 5
   Insn 2236: point = 12, n_alt = -1
   Insn 2235: point = 12, n_alt = 0
	Hard reg 0 is preferable by r834 with profit 1
   Insn 2481: point = 13, n_alt = 4
   Insn 2231: point = 14, n_alt = -1
   Insn 2229: point = 14, n_alt = -1
   Insn 2228: point = 14, n_alt = -2
   Insn 2225: point = 15, n_alt = -1
   Insn 2224: point = 15, n_alt = 5
   Insn 2223: point = 15, n_alt = -2
   Insn 2220: point = 16, n_alt = -1
   Insn 2218: point = 16, n_alt = -1
   Insn 2216: point = 16, n_alt = -1
   Insn 2214: point = 16, n_alt = 5
   Insn 2215: point = 16, n_alt = -2
   Insn 2210: point = 17, n_alt = -1
   Insn 2208: point = 17, n_alt = -1
   Insn 2206: point = 17, n_alt = -1
   Insn 2204: point = 17, n_alt = -1
   Insn 2202: point = 17, n_alt = -1
  BB 66
   Insn 2398: point = 18, n_alt = -1
  BB 65
   Insn 2191: point = 18, n_alt = -1
  BB 64
   Insn 2184: point = 18, n_alt = 0
   Insn 2360: point = 19, n_alt = -2
   Insn 2180: point = 20, n_alt = -1
   Insn 2179: point = 20, n_alt = -2
   Insn 2178: point = 20, n_alt = 0
	Hard reg 1 is preferable by r833 with profit 1
   Insn 2480: point = 21, n_alt = 4
   Insn 2174: point = 22, n_alt = 6
   Insn 2173: point = 23, n_alt = 5
  BB 63
   Insn 2396: point = 25, n_alt = -1
  BB 62
   Insn 2161: point = 25, n_alt = -1
  BB 61
   Insn 2154: point = 25, n_alt = 0
   Insn 2359: point = 26, n_alt = -2
   Insn 2150: point = 27, n_alt = -1
   Insn 2149: point = 27, n_alt = -2
   Insn 2148: point = 27, n_alt = 0
	Hard reg 1 is preferable by r832 with profit 1
   Insn 2479: point = 28, n_alt = 4
   Insn 2144: point = 29, n_alt = 6
   Insn 2143: point = 30, n_alt = 1
   Insn 2142: point = 31, n_alt = 6
   Insn 2141: point = 32, n_alt = 1
   Insn 2140: point = 33, n_alt = 6
   Insn 2139: point = 34, n_alt = 2
  BB 60
   Insn 2394: point = 36, n_alt = -1
  BB 59
   Insn 2123: point = 36, n_alt = -1
  BB 58
   Insn 2116: point = 36, n_alt = 0
   Insn 2358: point = 37, n_alt = -2
   Insn 2112: point = 38, n_alt = -1
   Insn 2094: point = 38, n_alt = 7
   Insn 2093: point = 39, n_alt = 1
   Insn 2090: point = 40, n_alt = 7
   Insn 2089: point = 41, n_alt = 1
   Insn 2081: point = 42, n_alt = 7
   Insn 2080: point = 43, n_alt = 1
   Insn 2071: point = 44, n_alt = 7
   Insn 2070: point = 44, n_alt = 1
   Insn 2051: point = 45, n_alt = 7
   Insn 2050: point = 46, n_alt = 1
   Insn 2047: point = 47, n_alt = 7
   Insn 2046: point = 48, n_alt = 5
   Insn 2108: point = 49, n_alt = 8
   Insn 2103: point = 50, n_alt = 7
   Insn 2086: point = 50, n_alt = 8
   Insn 2077: point = 50, n_alt = 4
   Insn 2111: point = 50, n_alt = -2
   Insn 2099: point = 50, n_alt = 8
   Insn 2067: point = 51, n_alt = 7
   Insn 2063: point = 51, n_alt = 7
   Insn 2059: point = 51, n_alt = 7
   Insn 2055: point = 51, n_alt = 7
   Insn 2042: point = 51, n_alt = -1
   Insn 2041: point = 51, n_alt = 0
	Hard reg 0 is preferable by r831 with profit 1
   Insn 2478: point = 52, n_alt = 4
   Insn 2040: point = 53, n_alt = -2
   Insn 2045: point = 53, n_alt = 5
   Insn 2039: point = 54, n_alt = 1
  BB 57
   Insn 2392: point = 55, n_alt = -1
  BB 56
   Insn 2024: point = 55, n_alt = -1
  BB 55
   Insn 2017: point = 55, n_alt = 0
   Insn 2016: point = 55, n_alt = -2
   Insn 2357: point = 57, n_alt = -2
   Insn 2013: point = 58, n_alt = -1
   Insn 2012: point = 58, n_alt = -2
   Insn 2007: point = 58, n_alt = 7
   Insn 2004: point = 59, n_alt = 7
   Insn 2011: point = 59, n_alt = 0
	Hard reg 1 is preferable by r830 with profit 1
   Insn 2477: point = 60, n_alt = 4
  BB 54
   Insn 2390: point = 62, n_alt = -1
  BB 53
   Insn 1992: point = 62, n_alt = -1
  BB 52
   Insn 1985: point = 62, n_alt = 0
   Insn 1984: point = 62, n_alt = -2
   Insn 2356: point = 64, n_alt = -2
   Insn 1981: point = 65, n_alt = -1
   Insn 1980: point = 65, n_alt = -2
   Insn 1979: point = 65, n_alt = 0
	Hard reg 1 is preferable by r829 with profit 1
   Insn 2476: point = 66, n_alt = 4
   Insn 1975: point = 67, n_alt = 7
   Insn 1974: point = 68, n_alt = 1
  BB 51
   Insn 2388: point = 70, n_alt = -1
  BB 50
   Insn 1963: point = 70, n_alt = -1
  BB 49
   Insn 1956: point = 70, n_alt = 0
   Insn 2355: point = 71, n_alt = -2
   Insn 1952: point = 72, n_alt = -1
   Insn 1940: point = 72, n_alt = 7
   Insn 1939: point = 73, n_alt = 4
   Insn 1951: point = 74, n_alt = -2
   Insn 1948: point = 74, n_alt = 7
   Insn 1944: point = 75, n_alt = 7
   Insn 1936: point = 75, n_alt = 7
   Insn 1932: point = 75, n_alt = 7
   Insn 1931: point = 75, n_alt = 1
   Insn 1928: point = 76, n_alt = 7
   Insn 1924: point = 77, n_alt = 7
   Insn 1923: point = 77, n_alt = 7
   Insn 1922: point = 77, n_alt = 7
   Insn 1918: point = 77, n_alt = 7
   Insn 1917: point = 77, n_alt = 7
   Insn 1916: point = 77, n_alt = 7
   Insn 1915: point = 77, n_alt = 7
   Insn 1927: point = 77, n_alt = 1
   Insn 1909: point = 78, n_alt = -1
   Insn 1908: point = 78, n_alt = 5
   Insn 1926: point = 78, n_alt = 5
  BB 48
   Insn 2386: point = 80, n_alt = -1
  BB 47
   Insn 1896: point = 80, n_alt = -1
  BB 46
   Insn 1889: point = 80, n_alt = 0
   Insn 1888: point = 80, n_alt = -2
   Insn 2354: point = 82, n_alt = -2
   Insn 1885: point = 83, n_alt = -1
   Insn 1884: point = 83, n_alt = 5
   Insn 1878: point = 83, n_alt = 7
   Insn 1875: point = 84, n_alt = 7
   Insn 1883: point = 84, n_alt = 0
	Hard reg 1 is preferable by r828 with profit 1
   Insn 2475: point = 85, n_alt = 4
   Insn 1882: point = 86, n_alt = 1
   Insn 1872: point = 86, n_alt = 6
   Insn 1871: point = 87, n_alt = 1
  BB 45
   Insn 2384: point = 89, n_alt = -1
  BB 44
   Insn 1859: point = 89, n_alt = -1
  BB 43
   Insn 1852: point = 89, n_alt = 0
   Insn 1851: point = 89, n_alt = -2
   Insn 2353: point = 91, n_alt = -2
   Insn 1848: point = 92, n_alt = -1
   Insn 1842: point = 92, n_alt = 7
   Insn 1839: point = 93, n_alt = 7
   Insn 1846: point = 93, n_alt = 0
	Hard reg 1 is preferable by r827 with profit 1
   Insn 2474: point = 94, n_alt = 4
   Insn 1847: point = 95, n_alt = 5
   Insn 1838: point = 95, n_alt = 1
  BB 42
   Insn 2382: point = 96, n_alt = -1
  BB 41
   Insn 1827: point = 96, n_alt = -1
  BB 40
   Insn 1820: point = 96, n_alt = 0
   Insn 2352: point = 97, n_alt = -2
   Insn 1816: point = 98, n_alt = -1
   Insn 1815: point = 98, n_alt = -2
  BB 39
   Insn 2380: point = 100, n_alt = -1
  BB 38
   Insn 1803: point = 100, n_alt = -1
  BB 37
   Insn 1796: point = 100, n_alt = 0
   Insn 2351: point = 101, n_alt = -2
   Insn 1792: point = 102, n_alt = -1
   Insn 1791: point = 102, n_alt = -2
   Insn 1790: point = 102, n_alt = 0
	Hard reg 1 is preferable by r826 with profit 1
   Insn 2473: point = 103, n_alt = 4
   Insn 1786: point = 104, n_alt = 8
  BB 36
   Insn 2378: point = 106, n_alt = -1
  BB 35
   Insn 1774: point = 106, n_alt = -1
  BB 34
   Insn 1767: point = 106, n_alt = 0
   Insn 2350: point = 107, n_alt = -2
   Insn 1763: point = 108, n_alt = -1
   Insn 1762: point = 108, n_alt = -2
   Insn 1751: point = 108, n_alt = 7
   Insn 1750: point = 109, n_alt = 1
   Insn 1739: point = 110, n_alt = 7
   Insn 1738: point = 111, n_alt = 5
   Insn 1759: point = 112, n_alt = 7
   Insn 1755: point = 113, n_alt = 7
   Insn 1747: point = 113, n_alt = 7
   Insn 1743: point = 113, n_alt = 7
   Insn 1737: point = 114, n_alt = 5
   Insn 1735: point = 115, n_alt = 7
   Insn 1734: point = 115, n_alt = 7
   Insn 1733: point = 115, n_alt = 7
   Insn 1732: point = 115, n_alt = 7
   Insn 1731: point = 115, n_alt = 7
   Insn 1730: point = 115, n_alt = 7
   Insn 1729: point = 115, n_alt = 7
   Insn 1725: point = 115, n_alt = 7
   Insn 1724: point = 115, n_alt = 7
   Insn 1723: point = 115, n_alt = 7
   Insn 1719: point = 115, n_alt = 7
   Insn 1718: point = 115, n_alt = 7
   Insn 1717: point = 115, n_alt = 7
   Insn 1716: point = 115, n_alt = 7
  BB 33
   Insn 2376: point = 116, n_alt = -1
  BB 32
   Insn 1701: point = 116, n_alt = -1
  BB 31
   Insn 1694: point = 116, n_alt = 0
   Insn 1693: point = 116, n_alt = -2
   Insn 2349: point = 118, n_alt = -2
   Insn 1690: point = 119, n_alt = -1
   Insn 1681: point = 119, n_alt = 6
   Insn 1680: point = 120, n_alt = 1
   Insn 1688: point = 121, n_alt = 0
	Hard reg 1 is preferable by r825 with profit 1
   Insn 2472: point = 122, n_alt = 4
   Insn 1689: point = 123, n_alt = -2
   Insn 1684: point = 124, n_alt = 7
  BB 30
   Insn 2374: point = 126, n_alt = -1
  BB 29
   Insn 1668: point = 126, n_alt = -1
  BB 28
   Insn 1661: point = 126, n_alt = 0
   Insn 1660: point = 126, n_alt = -2
   Insn 2348: point = 128, n_alt = -2
   Insn 1657: point = 129, n_alt = -1
   Insn 1656: point = 129, n_alt = -2
   Insn 1655: point = 129, n_alt = 0
	Hard reg 1 is preferable by r824 with profit 1
   Insn 2471: point = 130, n_alt = 4
   Insn 1651: point = 131, n_alt = 8
  BB 27
   Insn 2372: point = 132, n_alt = -1
  BB 26
   Insn 1639: point = 132, n_alt = -1
  BB 25
   Insn 1632: point = 132, n_alt = 0
   Insn 2347: point = 133, n_alt = -2
   Insn 1628: point = 134, n_alt = -1
   Insn 1627: point = 134, n_alt = -2
   Insn 1612: point = 134, n_alt = 7
   Insn 1611: point = 135, n_alt = 4
   Insn 1600: point = 136, n_alt = 7
   Insn 1599: point = 137, n_alt = 5
   Insn 1624: point = 138, n_alt = 7
   Insn 1620: point = 139, n_alt = 7
   Insn 1616: point = 139, n_alt = 7
   Insn 1608: point = 139, n_alt = 7
   Insn 1604: point = 139, n_alt = 7
   Insn 1598: point = 139, n_alt = 5
   Insn 1596: point = 140, n_alt = 7
   Insn 1595: point = 140, n_alt = 7
   Insn 1594: point = 140, n_alt = 7
   Insn 1590: point = 140, n_alt = 7
   Insn 1589: point = 140, n_alt = 7
   Insn 1588: point = 140, n_alt = 7
   Insn 1587: point = 140, n_alt = 7
  BB 24
   Insn 2370: point = 141, n_alt = -1
  BB 23
   Insn 1572: point = 141, n_alt = -1
  BB 22
   Insn 1565: point = 141, n_alt = 0
   Insn 1564: point = 141, n_alt = -2
   Insn 2346: point = 143, n_alt = -2
   Insn 1561: point = 144, n_alt = -1
   Insn 1560: point = 144, n_alt = -2
   Insn 1557: point = 145, n_alt = 7
   Insn 1556: point = 146, n_alt = 5
   Insn 1555: point = 147, n_alt = 5
  BB 21
   Insn 2368: point = 149, n_alt = -1
  BB 20
   Insn 1542: point = 149, n_alt = -1
  BB 19
   Insn 1535: point = 149, n_alt = 0
   Insn 2345: point = 150, n_alt = -2
   Insn 1531: point = 151, n_alt = -1
   Insn 1530: point = 151, n_alt = -2
   Insn 1519: point = 152, n_alt = 7
   Insn 1518: point = 153, n_alt = 1
   Insn 1503: point = 154, n_alt = 7
   Insn 1502: point = 155, n_alt = 1
   Insn 1499: point = 156, n_alt = 7
   Insn 1498: point = 157, n_alt = 1
   Insn 1487: point = 158, n_alt = 7
   Insn 1486: point = 159, n_alt = 1
   Insn 1479: point = 160, n_alt = 7
   Insn 1478: point = 161, n_alt = 1
   Insn 1475: point = 162, n_alt = 7
   Insn 1474: point = 163, n_alt = 5
   Insn 1527: point = 164, n_alt = 7
   Insn 1523: point = 165, n_alt = 7
   Insn 1515: point = 165, n_alt = 7
   Insn 1511: point = 165, n_alt = 7
   Insn 1507: point = 165, n_alt = 7
   Insn 1495: point = 165, n_alt = 7
   Insn 1491: point = 165, n_alt = 7
   Insn 1483: point = 165, n_alt = 7
   Insn 1473: point = 165, n_alt = 5
   Insn 1467: point = 166, n_alt = -1
   Insn 1466: point = 166, n_alt = 1
   Insn 1464: point = 166, n_alt = -1
   Insn 1463: point = 166, n_alt = 1
   Insn 1462: point = 166, n_alt = -2
   Insn 1461: point = 166, n_alt = -2
   Insn 1459: point = 166, n_alt = -1
   Insn 1458: point = 166, n_alt = 1
   Insn 1456: point = 166, n_alt = -1
   Insn 1455: point = 166, n_alt = 1
   Insn 1454: point = 166, n_alt = -2
   Insn 1453: point = 166, n_alt = -2
  BB 18
   Insn 2366: point = 167, n_alt = -1
  BB 17
   Insn 1442: point = 167, n_alt = -1
  BB 16
   Insn 1435: point = 167, n_alt = 0
   Insn 1434: point = 167, n_alt = -2
   Insn 2344: point = 169, n_alt = -2
   Insn 1431: point = 170, n_alt = -1
   Insn 1430: point = 170, n_alt = -2
   Insn 1419: point = 171, n_alt = 7
   Insn 1418: point = 172, n_alt = 1
   Insn 1415: point = 173, n_alt = 7
   Insn 1414: point = 174, n_alt = 1
   Insn 1407: point = 175, n_alt = 7
   Insn 1406: point = 176, n_alt = 1
   Insn 1403: point = 177, n_alt = 7
   Insn 1402: point = 178, n_alt = 1
   Insn 1395: point = 179, n_alt = 7
   Insn 1394: point = 180, n_alt = 5
   Insn 1427: point = 181, n_alt = 7
   Insn 1423: point = 182, n_alt = 7
   Insn 1411: point = 182, n_alt = 7
   Insn 1399: point = 182, n_alt = 7
   Insn 1393: point = 182, n_alt = 5
   Insn 1390: point = 183, n_alt = 5
   Insn 1388: point = 184, n_alt = 7
   Insn 1387: point = 185, n_alt = 0
   Insn 1386: point = 187, n_alt = 5
   Insn 1383: point = 189, n_alt = 7
   Insn 1381: point = 190, n_alt = 0
   Insn 1380: point = 192, n_alt = 5
   Insn 1374: point = 193, n_alt = 5
   Insn 1372: point = 194, n_alt = 7
   Insn 1371: point = 195, n_alt = 0
   Insn 1370: point = 197, n_alt = 5
   Insn 1367: point = 198, n_alt = 7
   Insn 1365: point = 199, n_alt = 0
   Insn 1364: point = 201, n_alt = 5
  BB 15
   Insn 2364: point = 203, n_alt = -1
  BB 14
   Insn 1348: point = 203, n_alt = -1
  BB 13
   Insn 1341: point = 203, n_alt = 0
   Insn 1340: point = 203, n_alt = -2
   Insn 2343: point = 205, n_alt = -2
   Insn 1337: point = 206, n_alt = -1
   Insn 1239: point = 206, n_alt = 6
   Insn 1238: point = 207, n_alt = 2
   Insn 1336: point = 208, n_alt = -2
   Insn 1335: point = 208, n_alt = 0
	Hard reg 1 is preferable by r823 with profit 4
   Insn 2470: point = 209, n_alt = 4
   Insn 1329: point = 210, n_alt = 7
   Insn 1328: point = 211, n_alt = 1
   Insn 1314: point = 212, n_alt = 7
   Insn 1313: point = 213, n_alt = 1
   Insn 1326: point = 214, n_alt = 7
   Insn 1255: point = 215, n_alt = 7
   Insn 1254: point = 215, n_alt = 1
   Insn 1334: point = 216, n_alt = -2
   Insn 1308: point = 217, n_alt = 8
   Insn 1303: point = 217, n_alt = 7
   Insn 1299: point = 217, n_alt = 7
   Insn 1295: point = 217, n_alt = 7
   Insn 1291: point = 217, n_alt = 7
   Insn 1287: point = 217, n_alt = 7
   Insn 1283: point = 217, n_alt = 7
   Insn 1279: point = 217, n_alt = 7
   Insn 1275: point = 217, n_alt = 7
   Insn 1271: point = 217, n_alt = 8
   Insn 1267: point = 217, n_alt = 7
   Insn 1263: point = 217, n_alt = 7
   Insn 1259: point = 217, n_alt = 7
   Insn 1251: point = 217, n_alt = 7
   Insn 1247: point = 217, n_alt = 7
   Insn 1243: point = 217, n_alt = 7
   Insn 1237: point = 217, n_alt = 5
   Insn 1323: point = 218, n_alt = 7
   Insn 1320: point = 218, n_alt = 7
   Insn 1317: point = 218, n_alt = 7
   Insn 1311: point = 218, n_alt = 7
   Insn 1234: point = 218, n_alt = 7
   Insn 1227: point = 218, n_alt = -1
   Insn 1221: point = 218, n_alt = 6
   Insn 1220: point = 219, n_alt = 1
   Insn 1217: point = 220, n_alt = 6
   Insn 1216: point = 221, n_alt = 1
   Insn 1226: point = 222, n_alt = 5
   Insn 1225: point = 222, n_alt = 0
	Hard reg 1 is preferable by r822 with profit 4
   Insn 2469: point = 223, n_alt = 4
   Insn 1207: point = 224, n_alt = 5
   Insn 1205: point = 225, n_alt = 7
   Insn 1204: point = 226, n_alt = 0
   Insn 1219: point = 228, n_alt = 11
   Insn 1203: point = 229, n_alt = 5
   Insn 1200: point = 230, n_alt = 7
   Insn 1198: point = 231, n_alt = 0
   Insn 1197: point = 233, n_alt = 5
   Insn 1189: point = 234, n_alt = 7
   Insn 1187: point = 235, n_alt = 2
   Insn 1186: point = 237, n_alt = 5
   Insn 1178: point = 238, n_alt = 7
   Insn 1176: point = 239, n_alt = 3
   Insn 1174: point = 241, n_alt = 5
   Insn 1164: point = 242, n_alt = 7
   Insn 1162: point = 243, n_alt = 2
   Insn 1161: point = 245, n_alt = 5
   Insn 1150: point = 246, n_alt = -1
   Insn 1138: point = 246, n_alt = 11
   Insn 1137: point = 247, n_alt = 10
   Insn 1140: point = 248, n_alt = 11
   Insn 1139: point = 248, n_alt = 10
   Insn 1270: point = 249, n_alt = 1
   Insn 1310: point = 250, n_alt = 1
   Insn 1149: point = 251, n_alt = -2
   Insn 1148: point = 251, n_alt = 1
   Insn 1143: point = 251, n_alt = 7
   Insn 1129: point = 251, n_alt = 7
   Insn 1127: point = 252, n_alt = 0
   Insn 1126: point = 254, n_alt = 5
   Insn 1147: point = 255, n_alt = 0
	Hard reg 2 is preferable by r821 with profit 4
   Insn 2468: point = 256, n_alt = 4
   Insn 1125: point = 257, n_alt = 1
   Insn 1112: point = 258, n_alt = 7
   Insn 2417: point = 259, n_alt = 2
   Insn 2416: point = 260, n_alt = 2
   Insn 1108: point = 262, n_alt = 5
   Insn 1100: point = 263, n_alt = 7
   Insn 1098: point = 264, n_alt = 2
   Insn 1097: point = 266, n_alt = 5
   Insn 1091: point = 267, n_alt = -1
   Insn 1090: point = 267, n_alt = -2
   Insn 1084: point = 267, n_alt = 7
   Insn 1083: point = 268, n_alt = 1
   Insn 1080: point = 269, n_alt = 4
   Insn 1078: point = 270, n_alt = 1
   Insn 1089: point = 271, n_alt = 0
	Hard reg 1 is preferable by r820 with profit 4
   Insn 2467: point = 272, n_alt = 4
   Insn 1088: point = 273, n_alt = 5
   Insn 1074: point = 274, n_alt = 5
   Insn 1072: point = 275, n_alt = 7
   Insn 1071: point = 276, n_alt = 0
   Insn 1070: point = 278, n_alt = 5
   Insn 1067: point = 279, n_alt = 7
   Insn 1065: point = 280, n_alt = 0
   Insn 1064: point = 282, n_alt = 5
   Insn 1057: point = 283, n_alt = 7
   Insn 1056: point = 283, n_alt = 7
   Insn 1055: point = 283, n_alt = 7
   Insn 1054: point = 283, n_alt = 7
   Insn 1053: point = 283, n_alt = 7
   Insn 1052: point = 283, n_alt = 7
   Insn 1047: point = 283, n_alt = -1
   Insn 1046: point = 283, n_alt = 0
	Hard reg 0 is preferable by r819 with profit 4
   Insn 2466: point = 284, n_alt = 4
   Insn 1045: point = 285, n_alt = -2
   Insn 1044: point = 285, n_alt = 1
   Insn 1063: point = 285, n_alt = 5
   Insn 1040: point = 286, n_alt = 7
   Insn 1039: point = 286, n_alt = 7
   Insn 1038: point = 286, n_alt = 7
   Insn 1037: point = 286, n_alt = 7
   Insn 1036: point = 286, n_alt = 7
   Insn 1027: point = 286, n_alt = 7
   Insn 1025: point = 287, n_alt = 2
   Insn 1024: point = 289, n_alt = 5
   Insn 1016: point = 290, n_alt = 7
   Insn 1014: point = 291, n_alt = 3
   Insn 1013: point = 293, n_alt = 6
   Insn 1012: point = 294, n_alt = 5
   Insn 1004: point = 295, n_alt = 7
   Insn 1002: point = 296, n_alt = 2
   Insn 1001: point = 298, n_alt = 5
   Insn 995: point = 299, n_alt = -1
   Insn 994: point = 299, n_alt = -2
   Insn 993: point = 299, n_alt = 0
	Hard reg 1 is preferable by r818 with profit 4
   Insn 2465: point = 300, n_alt = 4
   Insn 992: point = 301, n_alt = 5
   Insn 989: point = 302, n_alt = 7
   Insn 986: point = 303, n_alt = 7
   Insn 988: point = 303, n_alt = 4
   Insn 983: point = 304, n_alt = 4
   Insn 981: point = 305, n_alt = 1
   Insn 985: point = 306, n_alt = 1
   Insn 977: point = 307, n_alt = -1
   Insn 975: point = 307, n_alt = 7
   Insn 974: point = 308, n_alt = 1
   Insn 971: point = 309, n_alt = -1
   Insn 961: point = 309, n_alt = 8
   Insn 958: point = 310, n_alt = 0
   Insn 959: point = 312, n_alt = 5
   Insn 957: point = 313, n_alt = 1
   Insn 955: point = 315, n_alt = 3
   Insn 954: point = 317, n_alt = 0
   Insn 953: point = 319, n_alt = 0
   Insn 952: point = 321, n_alt = 1
  BB 12
   Insn 937: point = 323, n_alt = 10
  BB 11
   Insn 935: point = 326, n_alt = -1
   Insn 934: point = 326, n_alt = 0
   Insn 931: point = 327, n_alt = 3
   Insn 928: point = 328, n_alt = 1
   Insn 927: point = 329, n_alt = 4
   Insn 917: point = 330, n_alt = 0
   Insn 915: point = 332, n_alt = 5
   Insn 908: point = 334, n_alt = 5
   Insn 906: point = 335, n_alt = 7
   Insn 905: point = 336, n_alt = 0
   Insn 904: point = 338, n_alt = 5
   Insn 901: point = 340, n_alt = 7
   Insn 899: point = 341, n_alt = 0
   Insn 898: point = 343, n_alt = 5
   Insn 914: point = 344, n_alt = 5
   Insn 897: point = 345, n_alt = 5
   Insn 891: point = 346, n_alt = 7
   Insn 890: point = 347, n_alt = 7
   Insn 889: point = 347, n_alt = 7
   Insn 888: point = 347, n_alt = 7
   Insn 887: point = 347, n_alt = 7
   Insn 886: point = 347, n_alt = 1
   Insn 2439: point = 348, n_alt = -2
  BB 10
   Insn 873: point = 351, n_alt = -1
   Insn 872: point = 351, n_alt = 0
   Insn 869: point = 352, n_alt = 5
  BB 9
   Insn 862: point = 354, n_alt = -1
   Insn 861: point = 354, n_alt = 0
   Insn 858: point = 355, n_alt = 5
  BB 8
   Insn 2438: point = 357, n_alt = -2
   Insn 846: point = 359, n_alt = 7
   Insn 844: point = 360, n_alt = 0
   Insn 843: point = 362, n_alt = 5
   Insn 836: point = 363, n_alt = 7
   Insn 834: point = 364, n_alt = 2
   Insn 833: point = 366, n_alt = 5
   Insn 830: point = 367, n_alt = 7
   Insn 828: point = 368, n_alt = 2
   Insn 827: point = 370, n_alt = 5
   Insn 820: point = 371, n_alt = 7
   Insn 818: point = 372, n_alt = 0
   Insn 817: point = 374, n_alt = 5
   Insn 810: point = 375, n_alt = 7
   Insn 808: point = 376, n_alt = 2
   Insn 807: point = 378, n_alt = 5
   Insn 806: point = 379, n_alt = 5
   Insn 2437: point = 380, n_alt = -2
  BB 7
   Insn 794: point = 383, n_alt = 0
   Insn 793: point = 383, n_alt = -2
   Insn 786: point = 385, n_alt = 0
   Insn 777: point = 386, n_alt = 2
   Insn 772: point = 388, n_alt = 0
  BB 6
   Insn 754: point = 390, n_alt = 0
   Insn 746: point = 391, n_alt = 0
   Insn 737: point = 392, n_alt = 2
   Insn 732: point = 394, n_alt = 0
  BB 5
   Insn 720: point = 396, n_alt = 5
   Insn 715: point = 397, n_alt = -1
   Insn 707: point = 397, n_alt = 6
   Insn 706: point = 398, n_alt = 1
   Insn 703: point = 399, n_alt = 6
   Insn 702: point = 400, n_alt = 1
   Insn 713: point = 401, n_alt = 0
	Hard reg 1 is preferable by r817 with profit 4
   Insn 2464: point = 402, n_alt = 4
   Insn 714: point = 403, n_alt = 5
   Insn 709: point = 403, n_alt = 11
   Insn 705: point = 404, n_alt = 11
   Insn 691: point = 404, n_alt = -1
   Insn 689: point = 404, n_alt = 7
   Insn 688: point = 405, n_alt = 1
   Insn 685: point = 406, n_alt = -1
   Insn 675: point = 406, n_alt = 8
   Insn 672: point = 407, n_alt = 5
   Insn 646: point = 408, n_alt = 5
   Insn 645: point = 410, n_alt = 5
   Insn 641: point = 411, n_alt = -1
   Insn 631: point = 411, n_alt = 6
   Insn 630: point = 412, n_alt = 1
   Insn 640: point = 413, n_alt = 5
   Insn 639: point = 413, n_alt = 0
	Hard reg 1 is preferable by r816 with profit 4
   Insn 2463: point = 414, n_alt = 4
   Insn 633: point = 415, n_alt = 11
   Insn 635: point = 415, n_alt = 6
   Insn 623: point = 416, n_alt = -1
   Insn 613: point = 416, n_alt = 6
   Insn 612: point = 417, n_alt = 1
   Insn 617: point = 418, n_alt = 6
   Insn 616: point = 418, n_alt = 1
   Insn 622: point = 419, n_alt = 5
   Insn 621: point = 419, n_alt = 0
	Hard reg 1 is preferable by r815 with profit 4
   Insn 2462: point = 420, n_alt = 4
   Insn 603: point = 421, n_alt = 5
   Insn 601: point = 422, n_alt = 7
   Insn 600: point = 423, n_alt = 0
   Insn 615: point = 425, n_alt = 11
   Insn 599: point = 425, n_alt = 5
   Insn 596: point = 427, n_alt = 7
   Insn 594: point = 428, n_alt = 0
   Insn 593: point = 430, n_alt = 5
   Insn 584: point = 431, n_alt = 5
   Insn 582: point = 432, n_alt = 7
   Insn 581: point = 433, n_alt = 0
   Insn 580: point = 435, n_alt = 5
   Insn 577: point = 436, n_alt = 7
   Insn 575: point = 437, n_alt = 0
   Insn 574: point = 439, n_alt = 5
  BB 4
   Insn 2362: point = 441, n_alt = -1
  BB 3
   Insn 558: point = 441, n_alt = -1
  BB 2
   Insn 551: point = 441, n_alt = 0
   Insn 550: point = 441, n_alt = -2
   Insn 2342: point = 443, n_alt = -2
   Insn 547: point = 444, n_alt = -1
   Insn 546: point = 444, n_alt = 0
	Hard reg 0 is preferable by r814 with profit 14
   Insn 2461: point = 445, n_alt = 4
   Insn 542: point = 446, n_alt = 8
   Insn 538: point = 447, n_alt = -1
   Insn 535: point = 447, n_alt = 1
   Insn 536: point = 447, n_alt = -2
   Insn 531: point = 448, n_alt = 7
   Insn 530: point = 448, n_alt = 7
   Insn 529: point = 448, n_alt = 7
   Insn 528: point = 448, n_alt = 7
   Insn 527: point = 448, n_alt = 7
   Insn 526: point = 448, n_alt = 7
   Insn 537: point = 448, n_alt = 0
	Hard reg 0 is preferable by r813 with profit 14
   Insn 2460: point = 449, n_alt = 4
   Insn 521: point = 450, n_alt = -1
   Insn 520: point = 450, n_alt = 0
	Hard reg 0 is preferable by r812 with profit 14
   Insn 2459: point = 451, n_alt = 4
   Insn 519: point = 452, n_alt = -2
   Insn 518: point = 452, n_alt = -2
   Insn 506: point = 453, n_alt = -1
   Insn 504: point = 453, n_alt = 0
	Hard reg 1 is preferable by r811 with profit 14
   Insn 2458: point = 454, n_alt = 4
   Insn 500: point = 455, n_alt = 7
   Insn 497: point = 455, n_alt = 11
   Insn 505: point = 455, n_alt = -2
   Insn 2486: point = 456, n_alt = -1
	Hard reg 3 is preferable by r838 with profit 14
   Insn 495: point = 458, n_alt = 11
   Insn 489: point = 459, n_alt = -1
   Insn 487: point = 459, n_alt = 0
	Hard reg 1 is preferable by r810 with profit 14
   Insn 2457: point = 460, n_alt = 4
   Insn 483: point = 461, n_alt = 7
   Insn 488: point = 461, n_alt = -2
   Insn 480: point = 462, n_alt = 11
   Insn 476: point = 463, n_alt = -1
   Insn 475: point = 463, n_alt = -2
   Insn 474: point = 463, n_alt = 0
	Hard reg 1 is preferable by r809 with profit 14
   Insn 2456: point = 464, n_alt = 4
   Insn 470: point = 465, n_alt = 7
   Insn 467: point = 465, n_alt = 11
   Insn 465: point = 465, n_alt = 11
   Insn 459: point = 466, n_alt = -1
   Insn 450: point = 466, n_alt = 6
   Insn 449: point = 467, n_alt = 1
   Insn 458: point = 468, n_alt = 5
   Insn 457: point = 468, n_alt = 0
	Hard reg 1 is preferable by r808 with profit 14
   Insn 2455: point = 469, n_alt = 4
   Insn 453: point = 470, n_alt = 7
   Insn 446: point = 471, n_alt = -1
   Insn 437: point = 471, n_alt = 11
   Insn 436: point = 471, n_alt = 10
   Insn 445: point = 472, n_alt = 5
   Insn 444: point = 472, n_alt = 0
	Hard reg 1 is preferable by r807 with profit 14
   Insn 2454: point = 473, n_alt = 4
   Insn 440: point = 474, n_alt = 7
   Insn 433: point = 474, n_alt = -1
   Insn 424: point = 474, n_alt = 11
   Insn 423: point = 475, n_alt = 10
   Insn 432: point = 476, n_alt = 5
   Insn 431: point = 476, n_alt = 0
	Hard reg 1 is preferable by r806 with profit 14
   Insn 2453: point = 477, n_alt = 4
   Insn 427: point = 478, n_alt = 7
   Insn 420: point = 478, n_alt = -1
   Insn 411: point = 478, n_alt = 11
   Insn 410: point = 479, n_alt = 10
   Insn 419: point = 480, n_alt = 5
   Insn 418: point = 480, n_alt = 0
	Hard reg 1 is preferable by r805 with profit 14
   Insn 2452: point = 481, n_alt = 4
   Insn 414: point = 482, n_alt = 7
   Insn 407: point = 482, n_alt = -1
   Insn 405: point = 482, n_alt = 0
	Hard reg 1 is preferable by r804 with profit 14
   Insn 2451: point = 483, n_alt = 4
   Insn 401: point = 484, n_alt = 7
   Insn 398: point = 484, n_alt = 11
   Insn 406: point = 484, n_alt = -2
   Insn 396: point = 485, n_alt = 11
   Insn 390: point = 486, n_alt = -1
   Insn 388: point = 486, n_alt = 0
	Hard reg 1 is preferable by r803 with profit 14
   Insn 2450: point = 487, n_alt = 4
   Insn 384: point = 488, n_alt = 7
   Insn 381: point = 488, n_alt = 11
   Insn 379: point = 488, n_alt = 11
   Insn 389: point = 488, n_alt = -2
   Insn 373: point = 489, n_alt = -1
   Insn 362: point = 489, n_alt = 11
   Insn 361: point = 489, n_alt = 10
   Insn 372: point = 490, n_alt = -2
   Insn 371: point = 490, n_alt = 0
	Hard reg 1 is preferable by r802 with profit 14
   Insn 2449: point = 491, n_alt = 4
   Insn 367: point = 492, n_alt = 7
   Insn 364: point = 492, n_alt = 11
   Insn 356: point = 492, n_alt = -1
   Insn 345: point = 492, n_alt = 11
   Insn 344: point = 492, n_alt = 10
   Insn 355: point = 493, n_alt = -2
   Insn 354: point = 493, n_alt = 0
	Hard reg 1 is preferable by r801 with profit 14
   Insn 2448: point = 494, n_alt = 4
   Insn 350: point = 495, n_alt = 7
   Insn 347: point = 495, n_alt = 11
   Insn 339: point = 495, n_alt = -1
   Insn 328: point = 495, n_alt = 11
   Insn 327: point = 496, n_alt = 10
   Insn 338: point = 497, n_alt = -2
   Insn 337: point = 497, n_alt = 0
	Hard reg 1 is preferable by r800 with profit 14
   Insn 2447: point = 498, n_alt = 4
   Insn 333: point = 499, n_alt = 7
   Insn 330: point = 499, n_alt = 11
   Insn 322: point = 499, n_alt = -1
   Insn 311: point = 499, n_alt = 11
   Insn 310: point = 500, n_alt = 10
   Insn 321: point = 501, n_alt = -2
   Insn 320: point = 501, n_alt = 0
	Hard reg 1 is preferable by r799 with profit 14
   Insn 2446: point = 502, n_alt = 4
   Insn 316: point = 503, n_alt = 7
   Insn 313: point = 503, n_alt = 11
   Insn 305: point = 503, n_alt = -1
   Insn 294: point = 503, n_alt = 11
   Insn 293: point = 504, n_alt = 10
   Insn 304: point = 505, n_alt = -2
   Insn 303: point = 505, n_alt = 0
	Hard reg 1 is preferable by r798 with profit 14
   Insn 2445: point = 506, n_alt = 4
   Insn 299: point = 507, n_alt = 7
   Insn 296: point = 507, n_alt = 11
   Insn 288: point = 507, n_alt = -1
   Insn 277: point = 507, n_alt = 11
   Insn 276: point = 507, n_alt = 10
   Insn 279: point = 508, n_alt = 11
   Insn 278: point = 508, n_alt = 10
   Insn 287: point = 509, n_alt = -2
   Insn 286: point = 509, n_alt = 0
	Hard reg 1 is preferable by r797 with profit 14
   Insn 2444: point = 510, n_alt = 4
   Insn 282: point = 511, n_alt = 7
   Insn 271: point = 511, n_alt = -1
   Insn 262: point = 511, n_alt = 11
   Insn 261: point = 512, n_alt = 10
   Insn 270: point = 513, n_alt = -2
   Insn 269: point = 513, n_alt = 0
	Hard reg 1 is preferable by r796 with profit 14
   Insn 2443: point = 514, n_alt = 4
   Insn 265: point = 515, n_alt = 7
   Insn 258: point = 515, n_alt = -1
   Insn 249: point = 515, n_alt = 11
   Insn 248: point = 516, n_alt = 10
   Insn 257: point = 517, n_alt = -2
   Insn 256: point = 517, n_alt = 0
	Hard reg 1 is preferable by r795 with profit 14
   Insn 2442: point = 518, n_alt = 4
   Insn 252: point = 519, n_alt = 7
   Insn 245: point = 519, n_alt = -1
   Insn 244: point = 519, n_alt = -2
   Insn 235: point = 519, n_alt = 7
   Insn 234: point = 520, n_alt = 1
   Insn 243: point = 521, n_alt = 0
	Hard reg 1 is preferable by r794 with profit 14
   Insn 2441: point = 522, n_alt = 4
   Insn 239: point = 523, n_alt = 7
   Insn 2485: point = 523, n_alt = -1
	Hard reg 3 is preferable by r838 with profit 28
   Insn 230: point = 525, n_alt = 7
   Insn 220: point = 526, n_alt = 7
   Insn 210: point = 527, n_alt = 8
   Insn 200: point = 527, n_alt = 7
   Insn 190: point = 527, n_alt = 8
   Insn 180: point = 527, n_alt = 7
   Insn 170: point = 527, n_alt = 7
   Insn 160: point = 527, n_alt = 8
   Insn 150: point = 527, n_alt = 7
   Insn 149: point = 528, n_alt = 1
   Insn 179: point = 529, n_alt = 1
   Insn 159: point = 530, n_alt = 1
   Insn 189: point = 531, n_alt = 1
   Insn 169: point = 532, n_alt = 1
   Insn 228: point = 533, n_alt = 5
   Insn 218: point = 534, n_alt = 6
   Insn 168: point = 535, n_alt = 5
   Insn 140: point = 536, n_alt = 7
   Insn 130: point = 536, n_alt = 5
   Insn 139: point = 537, n_alt = 1
   Insn 128: point = 538, n_alt = 7
   Insn 127: point = 539, n_alt = 0
   Insn 126: point = 541, n_alt = 5
   Insn 123: point = 542, n_alt = 7
   Insn 121: point = 543, n_alt = 0
   Insn 120: point = 545, n_alt = 5
   Insn 111: point = 546, n_alt = 5
   Insn 109: point = 547, n_alt = 7
   Insn 108: point = 548, n_alt = 0
   Insn 107: point = 550, n_alt = 5
   Insn 104: point = 551, n_alt = 7
   Insn 102: point = 552, n_alt = 0
   Insn 101: point = 554, n_alt = 5
   Insn 92: point = 555, n_alt = 5
   Insn 90: point = 556, n_alt = 7
   Insn 89: point = 557, n_alt = 0
   Insn 88: point = 559, n_alt = 5
   Insn 85: point = 560, n_alt = 7
   Insn 83: point = 561, n_alt = 0
   Insn 82: point = 563, n_alt = 5
   Insn 73: point = 564, n_alt = 5
   Insn 71: point = 565, n_alt = 7
   Insn 70: point = 566, n_alt = 0
   Insn 69: point = 568, n_alt = 5
   Insn 66: point = 569, n_alt = 7
   Insn 64: point = 570, n_alt = 0
   Insn 63: point = 572, n_alt = 5
   Insn 54: point = 573, n_alt = 5
   Insn 52: point = 574, n_alt = 7
   Insn 51: point = 575, n_alt = 0
   Insn 50: point = 577, n_alt = 5
   Insn 47: point = 578, n_alt = 7
   Insn 45: point = 579, n_alt = 0
   Insn 44: point = 581, n_alt = 5
   Insn 35: point = 582, n_alt = 5
   Insn 33: point = 583, n_alt = 7
   Insn 32: point = 584, n_alt = 0
   Insn 31: point = 586, n_alt = 5
   Insn 28: point = 587, n_alt = 7
   Insn 26: point = 588, n_alt = 0
   Insn 138: point = 590, n_alt = 6
   Insn 25: point = 591, n_alt = 5
   Insn 18: point = 592, n_alt = 7
   Insn 17: point = 592, n_alt = 7
   Insn 16: point = 592, n_alt = 7
   Insn 15: point = 592, n_alt = 7
   Insn 14: point = 592, n_alt = 7
   Insn 8: point = 592, n_alt = -1
   Insn 6: point = 592, n_alt = -1
   Insn 24: point = 592, n_alt = 5
   Insn 13: point = 593, n_alt = 1
 r116: [200..201]
 r117: [198..199]
 r118: [196..197]
 r119: [194..195]
 r120: [193..193]
 r121: [191..192]
 r122: [189..190]
 r123: [186..187]
 r124: [184..185]
 r125: [183..183]
 r128: [281..282]
 r129: [279..280]
 r130: [277..278]
 r131: [275..276]
 r132: [274..274]
 r133: [265..266]
 r134: [263..264]
 r135: [261..262]
 r136: [258..260]
 r137: [253..254]
 r138: [251..252]
 r139: [244..245]
 r140: [242..243]
 r141: [240..241]
 r142: [238..239]
 r143: [236..237]
 r144: [234..235]
 r145: [232..233]
 r146: [230..231]
 r147: [227..229]
 r148: [225..226]
 r149: [224..224]
 r150: [342..343]
 r151: [340..341]
 r152: [337..338]
 r153: [335..336]
 r154: [334..334]
 r155: [331..332]
 r157: [324..330]
 r159: [320..329]
 r163: [358..380] [326..348] [316..323]
 r166: [309..310]
 r167: [297..298]
 r168: [295..296]
 r169: [292..294]
 r170: [290..291]
 r171: [288..289]
 r172: [286..287]
 r174: [438..439]
 r175: [436..437]
 r176: [434..435]
 r177: [432..433]
 r178: [431..431]
 r179: [429..430]
 r180: [427..428]
 r181: [424..425]
 r182: [422..423]
 r183: [421..421]
 r184: [408..408]
 r186: [391..392]
 r189: [385..386]
 r190: [377..378]
 r191: [375..376]
 r192: [373..374]
 r193: [371..372]
 r194: [369..370]
 r195: [367..368]
 r196: [365..366]
 r197: [363..364]
 r198: [361..362]
 r199: [359..360]
 r200: [354..355]
 r202: [351..352]
 r204: [589..591]
 r205: [587..588]
 r206: [585..586]
 r207: [583..584]
 r208: [582..582]
 r209: [580..581]
 r210: [578..579]
 r211: [576..577]
 r212: [574..575]
 r213: [573..573]
 r214: [571..572]
 r215: [569..570]
 r216: [567..568]
 r217: [565..566]
 r218: [564..564]
 r219: [562..563]
 r220: [560..561]
 r221: [558..559]
 r222: [556..557]
 r223: [555..555]
 r224: [553..554]
 r225: [551..552]
 r226: [549..550]
 r227: [547..548]
 r228: [546..546]
 r229: [544..545]
 r230: [542..543]
 r231: [540..541]
 r232: [538..539]
 r233: [536..536]
 r234: [383..396]
 r251: [447..593]
 r252: [426..592]
 r270: [484..590]
 r271: [526..537]
 r273: [527..528]
 r275: [452..530]
 r276: [488..535]
 r277: [470..532]
 r279: [525..529]
 r281: [446..531]
 r286: [461..534]
 r288: [524..533] [455..456]
 r290: [519..520]
 r294: [515..516]
 r298: [511..512]
 r302: [465..507]
 r303: [403..508]
 r307: [503..504]
 r312: [499..500]
 r317: [495..496]
 r322: [458..492]
 r327: [485..489]
 r342: [478..479]
 r346: [474..475]
 r350: [462..471]
 r354: [466..467]
 r382: [406..441]
 r389: [416..417]
 r391: [415..418]
 r394: [411..412]
 r399: [409..410]
 r400: [404..407]
 r404: [404..405]
 r405: [399..400]
 r407: [397..398]
 r411: [393..394]
 r412: [390..391]
 r413: [387..388]
 r414: [384..385]
 r415: [351..379]
 r430: [346..347]
 r431: [339..345]
 r434: [333..344]
 r436: [326..327]
 r437: [318..319]
 r438: [320..321]
 r439: [316..317]
 r440: [314..315]
 r442: [311..313]
 r443: [307..312]
 r446: [307..308]
 r448: [304..305]
 r449: [216..306]
 r450: [302..303]
 r452: [286..301]
 r456: [240..293]
 r467: [188..285]
 r471: [269..270]
 r472: [267..268]
 r474: [234..273]
 r480: [242..257]
 r482: [246..247]
 r483: [228..248]
 r497: [220..221]
 r499: [218..219]
 r503: [206..217]
 r504: [206..207]
 r512: [214..215]
 r520: [104..249]
 r540: [113..250]
 r541: [212..213]
 r546: [210..211]
 r549: [181..203]
 r556: [170..182]
 r557: [179..180]
 r561: [177..178]
 r563: [175..176]
 r567: [173..174]
 r569: [171..172]
 r575: [164..167]
 r576: [151..165]
 r577: [162..163]
 r579: [160..161]
 r583: [158..159]
 r589: [156..157]
 r591: [154..155]
 r599: [152..153]
 r606: [144..147]
 r607: [145..146]
 r609: [138..141]
 r614: [123..139]
 r615: [136..137]
 r621: [134..135]
 r633: [124..126]
 r634: [119..120]
 r638: [112..116]
 r646: [110..111]
 r652: [108..109]
 r665: [92..95]
 r669: [83..89]
 r670: [86..87]
 r675: [74..80]
 r681: [14..78]
 r682: [76..77]
 r684: [50..75]
 r688: [72..73]
 r695: [67..68]
 r698: [58..62]
 r703: [49..55]
 r707: [16..53]
 r708: [47..48]
 r710: [45..46]
 r720: [15..44]
 r725: [42..43]
 r730: [40..41]
 r732: [38..39]
 r743: [33..34]
 r744: [31..32]
 r745: [29..30]
 r749: [22..23]
 r767: [98..114]
 r769: [0..11]
 r770: [0..10]
 r771: [442..443]
 r772: [204..205]
 r773: [168..169]
 r774: [149..150]
 r775: [142..143]
 r776: [132..133]
 r777: [127..128]
 r778: [117..118]
 r779: [106..107]
 r780: [100..101]
 r781: [96..97]
 r782: [90..91]
 r783: [81..82]
 r784: [70..71]
 r785: [63..64]
 r786: [56..57]
 r787: [36..37]
 r788: [25..26]
 r789: [18..19]
 r790: [5..6]
 r791: [349..357]
 r792: [381..383]
 r794: [521..522]
 r795: [517..518]
 r796: [513..514]
 r797: [509..510]
 r798: [505..506]
 r799: [501..502]
 r800: [497..498]
 r801: [493..494]
 r802: [490..491]
 r803: [486..487]
 r804: [482..483]
 r805: [480..481]
 r806: [476..477]
 r807: [472..473]
 r808: [468..469]
 r809: [463..464]
 r810: [459..460]
 r811: [453..454]
 r812: [450..451]
 r813: [448..449]
 r814: [444..445]
 r815: [419..420]
 r816: [413..414]
 r817: [401..402]
 r818: [299..300]
 r819: [283..284]
 r820: [271..272]
 r821: [255..256]
 r822: [222..223]
 r823: [208..209]
 r824: [129..130]
 r825: [121..122]
 r826: [102..103]
 r827: [93..94]
 r828: [84..85]
 r829: [65..66]
 r830: [59..60]
 r831: [51..52]
 r832: [27..28]
 r833: [20..21]
 r834: [12..13]
 r835: [7..8]
 r836: [2..3]
 r837: [0..1]
 r838: [457..523]
Compressing live ranges: from 594 to 476 - 80%
Ranges after the compression:
 r116: [152..153]
 r117: [150..151]
 r118: [148..149]
 r119: [146..147]
 r120: [145..145]
 r121: [143..144]
 r122: [141..142]
 r123: [139..140]
 r124: [137..138]
 r125: [136..136]
 r128: [224..225]
 r129: [222..223]
 r130: [220..221]
 r131: [218..219]
 r132: [217..217]
 r133: [209..210]
 r134: [207..208]
 r135: [205..206]
 r136: [203..204]
 r137: [199..200]
 r138: [197..198]
 r139: [193..194]
 r140: [191..192]
 r141: [189..190]
 r142: [187..188]
 r143: [185..186]
 r144: [183..184]
 r145: [181..182]
 r146: [179..180]
 r147: [177..178]
 r148: [175..176]
 r149: [174..174]
 r150: [272..273]
 r151: [270..271]
 r152: [268..269]
 r153: [266..267]
 r154: [265..265]
 r155: [262..263]
 r157: [260..261]
 r159: [258..261]
 r163: [280..299] [254..275]
 r166: [248..249]
 r167: [238..239]
 r168: [236..237]
 r169: [234..235]
 r170: [232..233]
 r171: [230..231]
 r172: [228..229]
 r174: [349..350]
 r175: [347..348]
 r176: [345..346]
 r177: [343..344]
 r178: [342..342]
 r179: [340..341]
 r180: [338..339]
 r181: [336..337]
 r182: [334..335]
 r183: [333..333]
 r184: [322..322]
 r186: [308..309]
 r189: [303..304]
 r190: [298..299]
 r191: [296..297]
 r192: [294..295]
 r193: [292..293]
 r194: [290..291]
 r195: [288..289]
 r196: [286..287]
 r197: [284..285]
 r198: [282..283]
 r199: [280..281]
 r200: [278..279]
 r202: [276..277]
 r204: [474..475]
 r205: [472..473]
 r206: [470..471]
 r207: [468..469]
 r208: [467..467]
 r209: [465..466]
 r210: [463..464]
 r211: [461..462]
 r212: [459..460]
 r213: [458..458]
 r214: [456..457]
 r215: [454..455]
 r216: [452..453]
 r217: [450..451]
 r218: [449..449]
 r219: [447..448]
 r220: [445..446]
 r221: [443..444]
 r222: [441..442]
 r223: [440..440]
 r224: [438..439]
 r225: [436..437]
 r226: [434..435]
 r227: [432..433]
 r228: [431..431]
 r229: [429..430]
 r230: [427..428]
 r231: [425..426]
 r232: [423..424]
 r233: [421..421]
 r234: [301..311]
 r251: [355..475]
 r252: [338..475]
 r270: [385..475]
 r271: [419..422]
 r273: [419..420]
 r275: [359..420]
 r276: [387..420]
 r277: [371..420]
 r279: [419..420]
 r281: [355..420]
 r286: [365..420]
 r288: [419..420] [361..362]
 r290: [415..416]
 r294: [411..412]
 r298: [407..408]
 r302: [367..404]
 r303: [318..404]
 r307: [401..402]
 r312: [397..398]
 r317: [393..394]
 r322: [363..390]
 r327: [385..388]
 r342: [379..380]
 r346: [375..376]
 r350: [365..372]
 r354: [367..368]
 r382: [320..350]
 r389: [329..330]
 r391: [329..330]
 r394: [325..326]
 r399: [323..324]
 r400: [318..321]
 r404: [318..319]
 r405: [314..315]
 r407: [312..313]
 r411: [310..311]
 r412: [307..308]
 r413: [305..306]
 r414: [302..303]
 r415: [276..299]
 r430: [274..275]
 r431: [270..273]
 r434: [264..273]
 r436: [260..261]
 r437: [256..257]
 r438: [258..259]
 r439: [254..255]
 r440: [252..253]
 r442: [250..251]
 r443: [246..251]
 r446: [246..247]
 r448: [244..245]
 r449: [166..245]
 r450: [242..243]
 r452: [228..241]
 r456: [189..235]
 r467: [141..227]
 r471: [213..214]
 r472: [211..212]
 r474: [183..216]
 r480: [191..202]
 r482: [195..196]
 r483: [177..196]
 r497: [170..171]
 r499: [168..169]
 r503: [156..167]
 r504: [156..157]
 r512: [164..165]
 r520: [74..196]
 r540: [80..196]
 r541: [162..163]
 r546: [160..161]
 r549: [134..153]
 r556: [124..135]
 r557: [132..133]
 r561: [130..131]
 r563: [128..129]
 r567: [126..127]
 r569: [124..125]
 r575: [120..121]
 r576: [108..121]
 r577: [118..119]
 r579: [116..117]
 r583: [114..115]
 r589: [112..113]
 r591: [110..111]
 r599: [108..109]
 r606: [104..105]
 r607: [104..105]
 r609: [100..101]
 r614: [88..101]
 r615: [98..99]
 r621: [96..97]
 r633: [88..89]
 r634: [84..85]
 r638: [80..81]
 r646: [78..79]
 r652: [76..77]
 r665: [66..67]
 r669: [60..63]
 r670: [62..63]
 r675: [54..57]
 r681: [10..57]
 r682: [56..57]
 r684: [38..55]
 r688: [52..53]
 r695: [48..49]
 r698: [42..43]
 r703: [38..39]
 r707: [10..39]
 r708: [36..37]
 r710: [34..35]
 r720: [10..33]
 r725: [32..33]
 r730: [30..31]
 r732: [28..29]
 r743: [24..25]
 r744: [22..23]
 r745: [20..21]
 r749: [14..15]
 r767: [70..81]
 r769: [0..7]
 r770: [0..7]
 r771: [351..352]
 r772: [154..155]
 r773: [122..123]
 r774: [106..107]
 r775: [102..103]
 r776: [94..95]
 r777: [90..91]
 r778: [82..83]
 r779: [74..75]
 r780: [70..71]
 r781: [68..69]
 r782: [64..65]
 r783: [58..59]
 r784: [50..51]
 r785: [44..45]
 r786: [40..41]
 r787: [26..27]
 r788: [16..17]
 r789: [10..11]
 r790: [4..5]
 r791: [276..279]
 r792: [300..301]
 r794: [417..418]
 r795: [413..414]
 r796: [409..410]
 r797: [405..406]
 r798: [403..404]
 r799: [399..400]
 r800: [395..396]
 r801: [391..392]
 r802: [389..390]
 r803: [385..386]
 r804: [383..384]
 r805: [381..382]
 r806: [377..378]
 r807: [373..374]
 r808: [369..370]
 r809: [365..366]
 r810: [363..364]
 r811: [359..360]
 r812: [357..358]
 r813: [355..356]
 r814: [353..354]
 r815: [331..332]
 r816: [327..328]
 r817: [316..317]
 r818: [240..241]
 r819: [226..227]
 r820: [215..216]
 r821: [201..202]
 r822: [172..173]
 r823: [158..159]
 r824: [92..93]
 r825: [86..87]
 r826: [72..73]
 r827: [66..67]
 r828: [60..61]
 r829: [46..47]
 r830: [42..43]
 r831: [38..39]
 r832: [18..19]
 r833: [12..13]
 r834: [8..9]
 r835: [6..7]
 r836: [2..3]
 r837: [0..1]
 r838: [363..418]

********** Assignment #1: **********

	 Assigning to 794 (cl=GENERAL_REGS, orig=794, freq=28, tfirst=794, tfreq=28)...
	   Assign 1 to reload r794 (freq=28)
	 Assigning to 795 (cl=GENERAL_REGS, orig=795, freq=28, tfirst=795, tfreq=28)...
	   Assign 1 to reload r795 (freq=28)
	 Assigning to 796 (cl=GENERAL_REGS, orig=796, freq=28, tfirst=796, tfreq=28)...
	   Assign 1 to reload r796 (freq=28)
	 Assigning to 797 (cl=GENERAL_REGS, orig=797, freq=28, tfirst=797, tfreq=28)...
	   Assign 1 to reload r797 (freq=28)
	 Assigning to 798 (cl=GENERAL_REGS, orig=798, freq=28, tfirst=798, tfreq=28)...
	   Assign 1 to reload r798 (freq=28)
	 Assigning to 799 (cl=GENERAL_REGS, orig=799, freq=28, tfirst=799, tfreq=28)...
	   Assign 1 to reload r799 (freq=28)
	 Assigning to 800 (cl=GENERAL_REGS, orig=800, freq=28, tfirst=800, tfreq=28)...
	   Assign 1 to reload r800 (freq=28)
	 Assigning to 801 (cl=GENERAL_REGS, orig=801, freq=28, tfirst=801, tfreq=28)...
	   Assign 1 to reload r801 (freq=28)
	 Assigning to 802 (cl=GENERAL_REGS, orig=802, freq=28, tfirst=802, tfreq=28)...
	   Assign 1 to reload r802 (freq=28)
	 Assigning to 803 (cl=GENERAL_REGS, orig=803, freq=28, tfirst=803, tfreq=28)...
	   Assign 1 to reload r803 (freq=28)
	 Assigning to 804 (cl=GENERAL_REGS, orig=804, freq=28, tfirst=804, tfreq=28)...
	   Assign 1 to reload r804 (freq=28)
	 Assigning to 805 (cl=GENERAL_REGS, orig=805, freq=28, tfirst=805, tfreq=28)...
	   Assign 1 to reload r805 (freq=28)
	 Assigning to 806 (cl=GENERAL_REGS, orig=806, freq=28, tfirst=806, tfreq=28)...
	   Assign 1 to reload r806 (freq=28)
	 Assigning to 807 (cl=GENERAL_REGS, orig=807, freq=28, tfirst=807, tfreq=28)...
	   Assign 1 to reload r807 (freq=28)
	 Assigning to 808 (cl=GENERAL_REGS, orig=808, freq=28, tfirst=808, tfreq=28)...
	   Assign 1 to reload r808 (freq=28)
	 Assigning to 809 (cl=GENERAL_REGS, orig=809, freq=28, tfirst=809, tfreq=28)...
	   Assign 1 to reload r809 (freq=28)
	 Assigning to 810 (cl=GENERAL_REGS, orig=810, freq=28, tfirst=810, tfreq=28)...
	   Assign 1 to reload r810 (freq=28)
	 Assigning to 811 (cl=GENERAL_REGS, orig=811, freq=28, tfirst=811, tfreq=28)...
	   Assign 1 to reload r811 (freq=28)
	 Assigning to 812 (cl=GENERAL_REGS, orig=812, freq=28, tfirst=812, tfreq=28)...
	   Assign 0 to reload r812 (freq=28)
	 Assigning to 813 (cl=GENERAL_REGS, orig=813, freq=28, tfirst=813, tfreq=28)...
	   Assign 0 to reload r813 (freq=28)
	 Assigning to 814 (cl=GENERAL_REGS, orig=814, freq=28, tfirst=814, tfreq=28)...
	   Assign 0 to reload r814 (freq=28)
	 Assigning to 815 (cl=GENERAL_REGS, orig=815, freq=8, tfirst=815, tfreq=8)...
	   Assign 1 to reload r815 (freq=8)
	 Assigning to 816 (cl=GENERAL_REGS, orig=816, freq=8, tfirst=816, tfreq=8)...
	   Assign 1 to reload r816 (freq=8)
	 Assigning to 817 (cl=GENERAL_REGS, orig=817, freq=8, tfirst=817, tfreq=8)...
	   Assign 1 to reload r817 (freq=8)
	 Assigning to 818 (cl=GENERAL_REGS, orig=818, freq=8, tfirst=818, tfreq=8)...
	   Assign 1 to reload r818 (freq=8)
	 Assigning to 819 (cl=GENERAL_REGS, orig=819, freq=8, tfirst=819, tfreq=8)...
	   Assign 0 to reload r819 (freq=8)
	 Assigning to 820 (cl=GENERAL_REGS, orig=820, freq=8, tfirst=820, tfreq=8)...
	   Assign 1 to reload r820 (freq=8)
	 Assigning to 821 (cl=GENERAL_REGS, orig=821, freq=8, tfirst=821, tfreq=8)...
	   Assign 2 to reload r821 (freq=8)
	 Assigning to 822 (cl=GENERAL_REGS, orig=822, freq=8, tfirst=822, tfreq=8)...
	   Assign 1 to reload r822 (freq=8)
	 Assigning to 823 (cl=GENERAL_REGS, orig=823, freq=8, tfirst=823, tfreq=8)...
	   Assign 1 to reload r823 (freq=8)
	 Assigning to 824 (cl=GENERAL_REGS, orig=824, freq=2, tfirst=824, tfreq=2)...
	   Assign 1 to reload r824 (freq=2)
	 Assigning to 825 (cl=GENERAL_REGS, orig=825, freq=2, tfirst=825, tfreq=2)...
	   Assign 1 to reload r825 (freq=2)
	 Assigning to 826 (cl=GENERAL_REGS, orig=826, freq=2, tfirst=826, tfreq=2)...
	   Assign 1 to reload r826 (freq=2)
	 Assigning to 827 (cl=GENERAL_REGS, orig=827, freq=2, tfirst=827, tfreq=2)...
	   Assign 1 to reload r827 (freq=2)
	 Assigning to 828 (cl=GENERAL_REGS, orig=828, freq=2, tfirst=828, tfreq=2)...
	   Assign 1 to reload r828 (freq=2)
	 Assigning to 829 (cl=GENERAL_REGS, orig=829, freq=2, tfirst=829, tfreq=2)...
	   Assign 1 to reload r829 (freq=2)
	 Assigning to 830 (cl=GENERAL_REGS, orig=830, freq=2, tfirst=830, tfreq=2)...
	   Assign 1 to reload r830 (freq=2)
	 Assigning to 831 (cl=GENERAL_REGS, orig=831, freq=2, tfirst=831, tfreq=2)...
	   Assign 0 to reload r831 (freq=2)
	 Assigning to 832 (cl=GENERAL_REGS, orig=832, freq=2, tfirst=832, tfreq=2)...
	   Assign 1 to reload r832 (freq=2)
	 Assigning to 833 (cl=GENERAL_REGS, orig=833, freq=2, tfirst=833, tfreq=2)...
	   Assign 1 to reload r833 (freq=2)
	 Assigning to 834 (cl=GENERAL_REGS, orig=834, freq=2, tfirst=834, tfreq=2)...
	   Assign 0 to reload r834 (freq=2)
	 Assigning to 835 (cl=GENERAL_REGS, orig=835, freq=2, tfirst=835, tfreq=2)...
	   Assign 0 to reload r835 (freq=2)
	 Assigning to 836 (cl=GENERAL_REGS, orig=836, freq=2, tfirst=836, tfreq=2)...
	   Assign 0 to reload r836 (freq=2)
	 Assigning to 837 (cl=GENERAL_REGS, orig=837, freq=2, tfirst=837, tfreq=2)...
	   Assign 0 to reload r837 (freq=2)

********** Undoing inheritance #1: **********

	     Keep split r838 (orig=r288)
Split 1 out of 1 (100.00%)

********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
      Removing equiv init insn 2485 (freq=14)
 2485: r838:SI=r288:SI
      REG_DEAD r288:SI
deleting insn with uid = 2485.
Changing pseudo 838 in operand 1 of insn 2486 on equiv 0x48001000
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 2486:  (0) l  (1) mi {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #2: **********

EBB 2 3
EBB 4
EBB 5
EBB 6
EBB 7
EBB 8
EBB 9 10 11 12
EBB 13 14
EBB 15
EBB 16 17
EBB 18
EBB 19 20
EBB 21
EBB 22 23
EBB 24
EBB 25 26
EBB 27
EBB 28 29
EBB 30
EBB 31 32
EBB 33
EBB 34 35
EBB 36
EBB 37 38
EBB 39
EBB 40 41
EBB 42
EBB 43 44
EBB 45
EBB 46 47
EBB 48
EBB 49 50
EBB 51
EBB 52 53
EBB 54
EBB 55 56
EBB 57
EBB 58 59
EBB 60
EBB 61 62
EBB 63
EBB 64 65
EBB 66
EBB 67
EBB 68
EBB 69

********** Pseudo live ranges #3: **********

  BB 69
   Insn 2400: point = 0, n_alt = -1
   Insn 2281: point = 0, n_alt = -1
   Insn 2280: point = 0, n_alt = 0
	Hard reg 0 is preferable by r837 with profit 1
   Insn 2484: point = 1, n_alt = 4
   Insn 2277: point = 2, n_alt = -1
   Insn 2334: point = 2, n_alt = -2
   Insn 2275: point = 2, n_alt = 1
   Insn 2272: point = 2, n_alt = -1
   Insn 2271: point = 2, n_alt = 1
   Insn 2270: point = 2, n_alt = 1
   Insn 2269: point = 2, n_alt = -2
   Insn 2268: point = 2, n_alt = 1
   Insn 2266: point = 2, n_alt = -1
   Insn 2264: point = 2, n_alt = -1
   Insn 2262: point = 2, n_alt = -1
   Insn 2260: point = 2, n_alt = -1
   Insn 2258: point = 2, n_alt = -1
   Insn 2333: point = 2, n_alt = -2
   Insn 2254: point = 2, n_alt = -1
   Insn 2253: point = 2, n_alt = 0
	Hard reg 0 is preferable by r836 with profit 1
   Insn 2483: point = 3, n_alt = 4
  BB 68
   Insn 2249: point = 5, n_alt = 0
   Insn 2361: point = 6, n_alt = -2
   Insn 2244: point = 7, n_alt = -1
   Insn 2243: point = 7, n_alt = 0
	Hard reg 0 is preferable by r835 with profit 1
   Insn 2482: point = 8, n_alt = 4
   Insn 2332: point = 9, n_alt = 1
  BB 67
   Insn 2276: point = 10, n_alt = 5
   Insn 2257: point = 11, n_alt = 5
   Insn 2236: point = 12, n_alt = -1
   Insn 2235: point = 12, n_alt = 0
	Hard reg 0 is preferable by r834 with profit 1
   Insn 2481: point = 13, n_alt = 4
   Insn 2231: point = 14, n_alt = -1
   Insn 2229: point = 14, n_alt = -1
   Insn 2228: point = 14, n_alt = -2
   Insn 2225: point = 15, n_alt = -1
   Insn 2224: point = 15, n_alt = 5
   Insn 2223: point = 15, n_alt = -2
   Insn 2220: point = 16, n_alt = -1
   Insn 2218: point = 16, n_alt = -1
   Insn 2216: point = 16, n_alt = -1
   Insn 2214: point = 16, n_alt = 5
   Insn 2215: point = 16, n_alt = -2
   Insn 2210: point = 17, n_alt = -1
   Insn 2208: point = 17, n_alt = -1
   Insn 2206: point = 17, n_alt = -1
   Insn 2204: point = 17, n_alt = -1
   Insn 2202: point = 17, n_alt = -1
  BB 66
   Insn 2398: point = 18, n_alt = -1
  BB 65
   Insn 2191: point = 18, n_alt = -1
  BB 64
   Insn 2184: point = 18, n_alt = 0
   Insn 2360: point = 19, n_alt = -2
   Insn 2180: point = 20, n_alt = -1
   Insn 2179: point = 20, n_alt = -2
   Insn 2178: point = 20, n_alt = 0
	Hard reg 1 is preferable by r833 with profit 1
   Insn 2480: point = 21, n_alt = 4
   Insn 2174: point = 22, n_alt = 6
   Insn 2173: point = 23, n_alt = 5
  BB 63
   Insn 2396: point = 25, n_alt = -1
  BB 62
   Insn 2161: point = 25, n_alt = -1
  BB 61
   Insn 2154: point = 25, n_alt = 0
   Insn 2359: point = 26, n_alt = -2
   Insn 2150: point = 27, n_alt = -1
   Insn 2149: point = 27, n_alt = -2
   Insn 2148: point = 27, n_alt = 0
	Hard reg 1 is preferable by r832 with profit 1
   Insn 2479: point = 28, n_alt = 4
   Insn 2144: point = 29, n_alt = 6
   Insn 2143: point = 30, n_alt = 1
   Insn 2142: point = 31, n_alt = 6
   Insn 2141: point = 32, n_alt = 1
   Insn 2140: point = 33, n_alt = 6
   Insn 2139: point = 34, n_alt = 2
  BB 60
   Insn 2394: point = 36, n_alt = -1
  BB 59
   Insn 2123: point = 36, n_alt = -1
  BB 58
   Insn 2116: point = 36, n_alt = 0
   Insn 2358: point = 37, n_alt = -2
   Insn 2112: point = 38, n_alt = -1
   Insn 2094: point = 38, n_alt = 7
   Insn 2093: point = 39, n_alt = 1
   Insn 2090: point = 40, n_alt = 7
   Insn 2089: point = 41, n_alt = 1
   Insn 2081: point = 42, n_alt = 7
   Insn 2080: point = 43, n_alt = 1
   Insn 2071: point = 44, n_alt = 7
   Insn 2070: point = 44, n_alt = 1
   Insn 2051: point = 45, n_alt = 7
   Insn 2050: point = 46, n_alt = 1
   Insn 2047: point = 47, n_alt = 7
   Insn 2046: point = 48, n_alt = 5
   Insn 2108: point = 49, n_alt = 8
   Insn 2103: point = 50, n_alt = 7
   Insn 2086: point = 50, n_alt = 8
   Insn 2077: point = 50, n_alt = 4
   Insn 2111: point = 50, n_alt = -2
   Insn 2099: point = 50, n_alt = 8
   Insn 2067: point = 51, n_alt = 7
   Insn 2063: point = 51, n_alt = 7
   Insn 2059: point = 51, n_alt = 7
   Insn 2055: point = 51, n_alt = 7
   Insn 2042: point = 51, n_alt = -1
   Insn 2041: point = 51, n_alt = 0
	Hard reg 0 is preferable by r831 with profit 1
   Insn 2478: point = 52, n_alt = 4
   Insn 2040: point = 53, n_alt = -2
   Insn 2045: point = 53, n_alt = 5
   Insn 2039: point = 54, n_alt = 1
  BB 57
   Insn 2392: point = 55, n_alt = -1
  BB 56
   Insn 2024: point = 55, n_alt = -1
  BB 55
   Insn 2017: point = 55, n_alt = 0
   Insn 2016: point = 55, n_alt = -2
   Insn 2357: point = 57, n_alt = -2
   Insn 2013: point = 58, n_alt = -1
   Insn 2012: point = 58, n_alt = -2
   Insn 2007: point = 58, n_alt = 7
   Insn 2004: point = 59, n_alt = 7
   Insn 2011: point = 59, n_alt = 0
	Hard reg 1 is preferable by r830 with profit 1
   Insn 2477: point = 60, n_alt = 4
  BB 54
   Insn 2390: point = 62, n_alt = -1
  BB 53
   Insn 1992: point = 62, n_alt = -1
  BB 52
   Insn 1985: point = 62, n_alt = 0
   Insn 1984: point = 62, n_alt = -2
   Insn 2356: point = 64, n_alt = -2
   Insn 1981: point = 65, n_alt = -1
   Insn 1980: point = 65, n_alt = -2
   Insn 1979: point = 65, n_alt = 0
	Hard reg 1 is preferable by r829 with profit 1
   Insn 2476: point = 66, n_alt = 4
   Insn 1975: point = 67, n_alt = 7
   Insn 1974: point = 68, n_alt = 1
  BB 51
   Insn 2388: point = 70, n_alt = -1
  BB 50
   Insn 1963: point = 70, n_alt = -1
  BB 49
   Insn 1956: point = 70, n_alt = 0
   Insn 2355: point = 71, n_alt = -2
   Insn 1952: point = 72, n_alt = -1
   Insn 1940: point = 72, n_alt = 7
   Insn 1939: point = 73, n_alt = 4
   Insn 1951: point = 74, n_alt = -2
   Insn 1948: point = 74, n_alt = 7
   Insn 1944: point = 75, n_alt = 7
   Insn 1936: point = 75, n_alt = 7
   Insn 1932: point = 75, n_alt = 7
   Insn 1931: point = 75, n_alt = 1
   Insn 1928: point = 76, n_alt = 7
   Insn 1924: point = 77, n_alt = 7
   Insn 1923: point = 77, n_alt = 7
   Insn 1922: point = 77, n_alt = 7
   Insn 1918: point = 77, n_alt = 7
   Insn 1917: point = 77, n_alt = 7
   Insn 1916: point = 77, n_alt = 7
   Insn 1915: point = 77, n_alt = 7
   Insn 1927: point = 77, n_alt = 1
   Insn 1909: point = 78, n_alt = -1
   Insn 1908: point = 78, n_alt = 5
   Insn 1926: point = 78, n_alt = 5
  BB 48
   Insn 2386: point = 80, n_alt = -1
  BB 47
   Insn 1896: point = 80, n_alt = -1
  BB 46
   Insn 1889: point = 80, n_alt = 0
   Insn 1888: point = 80, n_alt = -2
   Insn 2354: point = 82, n_alt = -2
   Insn 1885: point = 83, n_alt = -1
   Insn 1884: point = 83, n_alt = 5
   Insn 1878: point = 83, n_alt = 7
   Insn 1875: point = 84, n_alt = 7
   Insn 1883: point = 84, n_alt = 0
	Hard reg 1 is preferable by r828 with profit 1
   Insn 2475: point = 85, n_alt = 4
   Insn 1882: point = 86, n_alt = 1
   Insn 1872: point = 86, n_alt = 6
   Insn 1871: point = 87, n_alt = 1
  BB 45
   Insn 2384: point = 89, n_alt = -1
  BB 44
   Insn 1859: point = 89, n_alt = -1
  BB 43
   Insn 1852: point = 89, n_alt = 0
   Insn 1851: point = 89, n_alt = -2
   Insn 2353: point = 91, n_alt = -2
   Insn 1848: point = 92, n_alt = -1
   Insn 1842: point = 92, n_alt = 7
   Insn 1839: point = 93, n_alt = 7
   Insn 1846: point = 93, n_alt = 0
	Hard reg 1 is preferable by r827 with profit 1
   Insn 2474: point = 94, n_alt = 4
   Insn 1847: point = 95, n_alt = 5
   Insn 1838: point = 95, n_alt = 1
  BB 42
   Insn 2382: point = 96, n_alt = -1
  BB 41
   Insn 1827: point = 96, n_alt = -1
  BB 40
   Insn 1820: point = 96, n_alt = 0
   Insn 2352: point = 97, n_alt = -2
   Insn 1816: point = 98, n_alt = -1
   Insn 1815: point = 98, n_alt = -2
  BB 39
   Insn 2380: point = 100, n_alt = -1
  BB 38
   Insn 1803: point = 100, n_alt = -1
  BB 37
   Insn 1796: point = 100, n_alt = 0
   Insn 2351: point = 101, n_alt = -2
   Insn 1792: point = 102, n_alt = -1
   Insn 1791: point = 102, n_alt = -2
   Insn 1790: point = 102, n_alt = 0
	Hard reg 1 is preferable by r826 with profit 1
   Insn 2473: point = 103, n_alt = 4
   Insn 1786: point = 104, n_alt = 8
  BB 36
   Insn 2378: point = 106, n_alt = -1
  BB 35
   Insn 1774: point = 106, n_alt = -1
  BB 34
   Insn 1767: point = 106, n_alt = 0
   Insn 2350: point = 107, n_alt = -2
   Insn 1763: point = 108, n_alt = -1
   Insn 1762: point = 108, n_alt = -2
   Insn 1751: point = 108, n_alt = 7
   Insn 1750: point = 109, n_alt = 1
   Insn 1739: point = 110, n_alt = 7
   Insn 1738: point = 111, n_alt = 5
   Insn 1759: point = 112, n_alt = 7
   Insn 1755: point = 113, n_alt = 7
   Insn 1747: point = 113, n_alt = 7
   Insn 1743: point = 113, n_alt = 7
   Insn 1737: point = 114, n_alt = 5
   Insn 1735: point = 115, n_alt = 7
   Insn 1734: point = 115, n_alt = 7
   Insn 1733: point = 115, n_alt = 7
   Insn 1732: point = 115, n_alt = 7
   Insn 1731: point = 115, n_alt = 7
   Insn 1730: point = 115, n_alt = 7
   Insn 1729: point = 115, n_alt = 7
   Insn 1725: point = 115, n_alt = 7
   Insn 1724: point = 115, n_alt = 7
   Insn 1723: point = 115, n_alt = 7
   Insn 1719: point = 115, n_alt = 7
   Insn 1718: point = 115, n_alt = 7
   Insn 1717: point = 115, n_alt = 7
   Insn 1716: point = 115, n_alt = 7
  BB 33
   Insn 2376: point = 116, n_alt = -1
  BB 32
   Insn 1701: point = 116, n_alt = -1
  BB 31
   Insn 1694: point = 116, n_alt = 0
   Insn 1693: point = 116, n_alt = -2
   Insn 2349: point = 118, n_alt = -2
   Insn 1690: point = 119, n_alt = -1
   Insn 1681: point = 119, n_alt = 6
   Insn 1680: point = 120, n_alt = 1
   Insn 1688: point = 121, n_alt = 0
	Hard reg 1 is preferable by r825 with profit 1
   Insn 2472: point = 122, n_alt = 4
   Insn 1689: point = 123, n_alt = -2
   Insn 1684: point = 124, n_alt = 7
  BB 30
   Insn 2374: point = 126, n_alt = -1
  BB 29
   Insn 1668: point = 126, n_alt = -1
  BB 28
   Insn 1661: point = 126, n_alt = 0
   Insn 1660: point = 126, n_alt = -2
   Insn 2348: point = 128, n_alt = -2
   Insn 1657: point = 129, n_alt = -1
   Insn 1656: point = 129, n_alt = -2
   Insn 1655: point = 129, n_alt = 0
	Hard reg 1 is preferable by r824 with profit 1
   Insn 2471: point = 130, n_alt = 4
   Insn 1651: point = 131, n_alt = 8
  BB 27
   Insn 2372: point = 132, n_alt = -1
  BB 26
   Insn 1639: point = 132, n_alt = -1
  BB 25
   Insn 1632: point = 132, n_alt = 0
   Insn 2347: point = 133, n_alt = -2
   Insn 1628: point = 134, n_alt = -1
   Insn 1627: point = 134, n_alt = -2
   Insn 1612: point = 134, n_alt = 7
   Insn 1611: point = 135, n_alt = 4
   Insn 1600: point = 136, n_alt = 7
   Insn 1599: point = 137, n_alt = 5
   Insn 1624: point = 138, n_alt = 7
   Insn 1620: point = 139, n_alt = 7
   Insn 1616: point = 139, n_alt = 7
   Insn 1608: point = 139, n_alt = 7
   Insn 1604: point = 139, n_alt = 7
   Insn 1598: point = 139, n_alt = 5
   Insn 1596: point = 140, n_alt = 7
   Insn 1595: point = 140, n_alt = 7
   Insn 1594: point = 140, n_alt = 7
   Insn 1590: point = 140, n_alt = 7
   Insn 1589: point = 140, n_alt = 7
   Insn 1588: point = 140, n_alt = 7
   Insn 1587: point = 140, n_alt = 7
  BB 24
   Insn 2370: point = 141, n_alt = -1
  BB 23
   Insn 1572: point = 141, n_alt = -1
  BB 22
   Insn 1565: point = 141, n_alt = 0
   Insn 1564: point = 141, n_alt = -2
   Insn 2346: point = 143, n_alt = -2
   Insn 1561: point = 144, n_alt = -1
   Insn 1560: point = 144, n_alt = -2
   Insn 1557: point = 145, n_alt = 7
   Insn 1556: point = 146, n_alt = 5
   Insn 1555: point = 147, n_alt = 5
  BB 21
   Insn 2368: point = 149, n_alt = -1
  BB 20
   Insn 1542: point = 149, n_alt = -1
  BB 19
   Insn 1535: point = 149, n_alt = 0
   Insn 2345: point = 150, n_alt = -2
   Insn 1531: point = 151, n_alt = -1
   Insn 1530: point = 151, n_alt = -2
   Insn 1519: point = 152, n_alt = 7
   Insn 1518: point = 153, n_alt = 1
   Insn 1503: point = 154, n_alt = 7
   Insn 1502: point = 155, n_alt = 1
   Insn 1499: point = 156, n_alt = 7
   Insn 1498: point = 157, n_alt = 1
   Insn 1487: point = 158, n_alt = 7
   Insn 1486: point = 159, n_alt = 1
   Insn 1479: point = 160, n_alt = 7
   Insn 1478: point = 161, n_alt = 1
   Insn 1475: point = 162, n_alt = 7
   Insn 1474: point = 163, n_alt = 5
   Insn 1527: point = 164, n_alt = 7
   Insn 1523: point = 165, n_alt = 7
   Insn 1515: point = 165, n_alt = 7
   Insn 1511: point = 165, n_alt = 7
   Insn 1507: point = 165, n_alt = 7
   Insn 1495: point = 165, n_alt = 7
   Insn 1491: point = 165, n_alt = 7
   Insn 1483: point = 165, n_alt = 7
   Insn 1473: point = 165, n_alt = 5
   Insn 1467: point = 166, n_alt = -1
   Insn 1466: point = 166, n_alt = 1
   Insn 1464: point = 166, n_alt = -1
   Insn 1463: point = 166, n_alt = 1
   Insn 1462: point = 166, n_alt = -2
   Insn 1461: point = 166, n_alt = -2
   Insn 1459: point = 166, n_alt = -1
   Insn 1458: point = 166, n_alt = 1
   Insn 1456: point = 166, n_alt = -1
   Insn 1455: point = 166, n_alt = 1
   Insn 1454: point = 166, n_alt = -2
   Insn 1453: point = 166, n_alt = -2
  BB 18
   Insn 2366: point = 167, n_alt = -1
  BB 17
   Insn 1442: point = 167, n_alt = -1
  BB 16
   Insn 1435: point = 167, n_alt = 0
   Insn 1434: point = 167, n_alt = -2
   Insn 2344: point = 169, n_alt = -2
   Insn 1431: point = 170, n_alt = -1
   Insn 1430: point = 170, n_alt = -2
   Insn 1419: point = 171, n_alt = 7
   Insn 1418: point = 172, n_alt = 1
   Insn 1415: point = 173, n_alt = 7
   Insn 1414: point = 174, n_alt = 1
   Insn 1407: point = 175, n_alt = 7
   Insn 1406: point = 176, n_alt = 1
   Insn 1403: point = 177, n_alt = 7
   Insn 1402: point = 178, n_alt = 1
   Insn 1395: point = 179, n_alt = 7
   Insn 1394: point = 180, n_alt = 5
   Insn 1427: point = 181, n_alt = 7
   Insn 1423: point = 182, n_alt = 7
   Insn 1411: point = 182, n_alt = 7
   Insn 1399: point = 182, n_alt = 7
   Insn 1393: point = 182, n_alt = 5
   Insn 1390: point = 183, n_alt = 5
   Insn 1388: point = 184, n_alt = 7
   Insn 1387: point = 185, n_alt = 0
   Insn 1386: point = 187, n_alt = 5
   Insn 1383: point = 189, n_alt = 7
   Insn 1381: point = 190, n_alt = 0
   Insn 1380: point = 192, n_alt = 5
   Insn 1374: point = 193, n_alt = 5
   Insn 1372: point = 194, n_alt = 7
   Insn 1371: point = 195, n_alt = 0
   Insn 1370: point = 197, n_alt = 5
   Insn 1367: point = 198, n_alt = 7
   Insn 1365: point = 199, n_alt = 0
   Insn 1364: point = 201, n_alt = 5
  BB 15
   Insn 2364: point = 203, n_alt = -1
  BB 14
   Insn 1348: point = 203, n_alt = -1
  BB 13
   Insn 1341: point = 203, n_alt = 0
   Insn 1340: point = 203, n_alt = -2
   Insn 2343: point = 205, n_alt = -2
   Insn 1337: point = 206, n_alt = -1
   Insn 1239: point = 206, n_alt = 6
   Insn 1238: point = 207, n_alt = 2
   Insn 1336: point = 208, n_alt = -2
   Insn 1335: point = 208, n_alt = 0
	Hard reg 1 is preferable by r823 with profit 4
   Insn 2470: point = 209, n_alt = 4
   Insn 1329: point = 210, n_alt = 7
   Insn 1328: point = 211, n_alt = 1
   Insn 1314: point = 212, n_alt = 7
   Insn 1313: point = 213, n_alt = 1
   Insn 1326: point = 214, n_alt = 7
   Insn 1255: point = 215, n_alt = 7
   Insn 1254: point = 215, n_alt = 1
   Insn 1334: point = 216, n_alt = -2
   Insn 1308: point = 217, n_alt = 8
   Insn 1303: point = 217, n_alt = 7
   Insn 1299: point = 217, n_alt = 7
   Insn 1295: point = 217, n_alt = 7
   Insn 1291: point = 217, n_alt = 7
   Insn 1287: point = 217, n_alt = 7
   Insn 1283: point = 217, n_alt = 7
   Insn 1279: point = 217, n_alt = 7
   Insn 1275: point = 217, n_alt = 7
   Insn 1271: point = 217, n_alt = 8
   Insn 1267: point = 217, n_alt = 7
   Insn 1263: point = 217, n_alt = 7
   Insn 1259: point = 217, n_alt = 7
   Insn 1251: point = 217, n_alt = 7
   Insn 1247: point = 217, n_alt = 7
   Insn 1243: point = 217, n_alt = 7
   Insn 1237: point = 217, n_alt = 5
   Insn 1323: point = 218, n_alt = 7
   Insn 1320: point = 218, n_alt = 7
   Insn 1317: point = 218, n_alt = 7
   Insn 1311: point = 218, n_alt = 7
   Insn 1234: point = 218, n_alt = 7
   Insn 1227: point = 218, n_alt = -1
   Insn 1221: point = 218, n_alt = 6
   Insn 1220: point = 219, n_alt = 1
   Insn 1217: point = 220, n_alt = 6
   Insn 1216: point = 221, n_alt = 1
   Insn 1226: point = 222, n_alt = 5
   Insn 1225: point = 222, n_alt = 0
	Hard reg 1 is preferable by r822 with profit 4
   Insn 2469: point = 223, n_alt = 4
   Insn 1207: point = 224, n_alt = 5
   Insn 1205: point = 225, n_alt = 7
   Insn 1204: point = 226, n_alt = 0
   Insn 1219: point = 228, n_alt = 11
   Insn 1203: point = 229, n_alt = 5
   Insn 1200: point = 230, n_alt = 7
   Insn 1198: point = 231, n_alt = 0
   Insn 1197: point = 233, n_alt = 5
   Insn 1189: point = 234, n_alt = 7
   Insn 1187: point = 235, n_alt = 2
   Insn 1186: point = 237, n_alt = 5
   Insn 1178: point = 238, n_alt = 7
   Insn 1176: point = 239, n_alt = 3
   Insn 1174: point = 241, n_alt = 5
   Insn 1164: point = 242, n_alt = 7
   Insn 1162: point = 243, n_alt = 2
   Insn 1161: point = 245, n_alt = 5
   Insn 1150: point = 246, n_alt = -1
   Insn 1138: point = 246, n_alt = 11
   Insn 1137: point = 247, n_alt = 10
   Insn 1140: point = 248, n_alt = 11
   Insn 1139: point = 248, n_alt = 10
   Insn 1270: point = 249, n_alt = 1
   Insn 1310: point = 250, n_alt = 1
   Insn 1149: point = 251, n_alt = -2
   Insn 1148: point = 251, n_alt = 1
   Insn 1143: point = 251, n_alt = 7
   Insn 1129: point = 251, n_alt = 7
   Insn 1127: point = 252, n_alt = 0
   Insn 1126: point = 254, n_alt = 5
   Insn 1147: point = 255, n_alt = 0
	Hard reg 2 is preferable by r821 with profit 4
   Insn 2468: point = 256, n_alt = 4
   Insn 1125: point = 257, n_alt = 1
   Insn 1112: point = 258, n_alt = 7
   Insn 2417: point = 259, n_alt = 2
   Insn 2416: point = 260, n_alt = 2
   Insn 1108: point = 262, n_alt = 5
   Insn 1100: point = 263, n_alt = 7
   Insn 1098: point = 264, n_alt = 2
   Insn 1097: point = 266, n_alt = 5
   Insn 1091: point = 267, n_alt = -1
   Insn 1090: point = 267, n_alt = -2
   Insn 1084: point = 267, n_alt = 7
   Insn 1083: point = 268, n_alt = 1
   Insn 1080: point = 269, n_alt = 4
   Insn 1078: point = 270, n_alt = 1
   Insn 1089: point = 271, n_alt = 0
	Hard reg 1 is preferable by r820 with profit 4
   Insn 2467: point = 272, n_alt = 4
   Insn 1088: point = 273, n_alt = 5
   Insn 1074: point = 274, n_alt = 5
   Insn 1072: point = 275, n_alt = 7
   Insn 1071: point = 276, n_alt = 0
   Insn 1070: point = 278, n_alt = 5
   Insn 1067: point = 279, n_alt = 7
   Insn 1065: point = 280, n_alt = 0
   Insn 1064: point = 282, n_alt = 5
   Insn 1057: point = 283, n_alt = 7
   Insn 1056: point = 283, n_alt = 7
   Insn 1055: point = 283, n_alt = 7
   Insn 1054: point = 283, n_alt = 7
   Insn 1053: point = 283, n_alt = 7
   Insn 1052: point = 283, n_alt = 7
   Insn 1047: point = 283, n_alt = -1
   Insn 1046: point = 283, n_alt = 0
	Hard reg 0 is preferable by r819 with profit 4
   Insn 2466: point = 284, n_alt = 4
   Insn 1045: point = 285, n_alt = -2
   Insn 1044: point = 285, n_alt = 1
   Insn 1063: point = 285, n_alt = 5
   Insn 1040: point = 286, n_alt = 7
   Insn 1039: point = 286, n_alt = 7
   Insn 1038: point = 286, n_alt = 7
   Insn 1037: point = 286, n_alt = 7
   Insn 1036: point = 286, n_alt = 7
   Insn 1027: point = 286, n_alt = 7
   Insn 1025: point = 287, n_alt = 2
   Insn 1024: point = 289, n_alt = 5
   Insn 1016: point = 290, n_alt = 7
   Insn 1014: point = 291, n_alt = 3
   Insn 1013: point = 293, n_alt = 6
   Insn 1012: point = 294, n_alt = 5
   Insn 1004: point = 295, n_alt = 7
   Insn 1002: point = 296, n_alt = 2
   Insn 1001: point = 298, n_alt = 5
   Insn 995: point = 299, n_alt = -1
   Insn 994: point = 299, n_alt = -2
   Insn 993: point = 299, n_alt = 0
	Hard reg 1 is preferable by r818 with profit 4
   Insn 2465: point = 300, n_alt = 4
   Insn 992: point = 301, n_alt = 5
   Insn 989: point = 302, n_alt = 7
   Insn 986: point = 303, n_alt = 7
   Insn 988: point = 303, n_alt = 4
   Insn 983: point = 304, n_alt = 4
   Insn 981: point = 305, n_alt = 1
   Insn 985: point = 306, n_alt = 1
   Insn 977: point = 307, n_alt = -1
   Insn 975: point = 307, n_alt = 7
   Insn 974: point = 308, n_alt = 1
   Insn 971: point = 309, n_alt = -1
   Insn 961: point = 309, n_alt = 8
   Insn 958: point = 310, n_alt = 0
   Insn 959: point = 312, n_alt = 5
   Insn 957: point = 313, n_alt = 1
   Insn 955: point = 315, n_alt = 3
   Insn 954: point = 317, n_alt = 0
   Insn 953: point = 319, n_alt = 0
   Insn 952: point = 321, n_alt = 1
  BB 12
   Insn 937: point = 323, n_alt = 10
  BB 11
   Insn 935: point = 326, n_alt = -1
   Insn 934: point = 326, n_alt = 0
   Insn 931: point = 327, n_alt = 3
   Insn 928: point = 328, n_alt = 1
   Insn 927: point = 329, n_alt = 4
   Insn 917: point = 330, n_alt = 0
   Insn 915: point = 332, n_alt = 5
   Insn 908: point = 334, n_alt = 5
   Insn 906: point = 335, n_alt = 7
   Insn 905: point = 336, n_alt = 0
   Insn 904: point = 338, n_alt = 5
   Insn 901: point = 340, n_alt = 7
   Insn 899: point = 341, n_alt = 0
   Insn 898: point = 343, n_alt = 5
   Insn 914: point = 344, n_alt = 5
   Insn 897: point = 345, n_alt = 5
   Insn 891: point = 346, n_alt = 7
   Insn 890: point = 347, n_alt = 7
   Insn 889: point = 347, n_alt = 7
   Insn 888: point = 347, n_alt = 7
   Insn 887: point = 347, n_alt = 7
   Insn 886: point = 347, n_alt = 1
   Insn 2439: point = 348, n_alt = -2
  BB 10
   Insn 873: point = 351, n_alt = -1
   Insn 872: point = 351, n_alt = 0
   Insn 869: point = 352, n_alt = 5
  BB 9
   Insn 862: point = 354, n_alt = -1
   Insn 861: point = 354, n_alt = 0
   Insn 858: point = 355, n_alt = 5
  BB 8
   Insn 2438: point = 357, n_alt = -2
   Insn 846: point = 359, n_alt = 7
   Insn 844: point = 360, n_alt = 0
   Insn 843: point = 362, n_alt = 5
   Insn 836: point = 363, n_alt = 7
   Insn 834: point = 364, n_alt = 2
   Insn 833: point = 366, n_alt = 5
   Insn 830: point = 367, n_alt = 7
   Insn 828: point = 368, n_alt = 2
   Insn 827: point = 370, n_alt = 5
   Insn 820: point = 371, n_alt = 7
   Insn 818: point = 372, n_alt = 0
   Insn 817: point = 374, n_alt = 5
   Insn 810: point = 375, n_alt = 7
   Insn 808: point = 376, n_alt = 2
   Insn 807: point = 378, n_alt = 5
   Insn 806: point = 379, n_alt = 5
   Insn 2437: point = 380, n_alt = -2
  BB 7
   Insn 794: point = 383, n_alt = 0
   Insn 793: point = 383, n_alt = -2
   Insn 786: point = 385, n_alt = 0
   Insn 777: point = 386, n_alt = 2
   Insn 772: point = 388, n_alt = 0
  BB 6
   Insn 754: point = 390, n_alt = 0
   Insn 746: point = 391, n_alt = 0
   Insn 737: point = 392, n_alt = 2
   Insn 732: point = 394, n_alt = 0
  BB 5
   Insn 720: point = 396, n_alt = 5
   Insn 715: point = 397, n_alt = -1
   Insn 707: point = 397, n_alt = 6
   Insn 706: point = 398, n_alt = 1
   Insn 703: point = 399, n_alt = 6
   Insn 702: point = 400, n_alt = 1
   Insn 713: point = 401, n_alt = 0
	Hard reg 1 is preferable by r817 with profit 4
   Insn 2464: point = 402, n_alt = 4
   Insn 714: point = 403, n_alt = 5
   Insn 709: point = 403, n_alt = 11
   Insn 705: point = 404, n_alt = 11
   Insn 691: point = 404, n_alt = -1
   Insn 689: point = 404, n_alt = 7
   Insn 688: point = 405, n_alt = 1
   Insn 685: point = 406, n_alt = -1
   Insn 675: point = 406, n_alt = 8
   Insn 672: point = 407, n_alt = 5
   Insn 646: point = 408, n_alt = 5
   Insn 645: point = 410, n_alt = 5
   Insn 641: point = 411, n_alt = -1
   Insn 631: point = 411, n_alt = 6
   Insn 630: point = 412, n_alt = 1
   Insn 640: point = 413, n_alt = 5
   Insn 639: point = 413, n_alt = 0
	Hard reg 1 is preferable by r816 with profit 4
   Insn 2463: point = 414, n_alt = 4
   Insn 633: point = 415, n_alt = 11
   Insn 635: point = 415, n_alt = 6
   Insn 623: point = 416, n_alt = -1
   Insn 613: point = 416, n_alt = 6
   Insn 612: point = 417, n_alt = 1
   Insn 617: point = 418, n_alt = 6
   Insn 616: point = 418, n_alt = 1
   Insn 622: point = 419, n_alt = 5
   Insn 621: point = 419, n_alt = 0
	Hard reg 1 is preferable by r815 with profit 4
   Insn 2462: point = 420, n_alt = 4
   Insn 603: point = 421, n_alt = 5
   Insn 601: point = 422, n_alt = 7
   Insn 600: point = 423, n_alt = 0
   Insn 615: point = 425, n_alt = 11
   Insn 599: point = 425, n_alt = 5
   Insn 596: point = 427, n_alt = 7
   Insn 594: point = 428, n_alt = 0
   Insn 593: point = 430, n_alt = 5
   Insn 584: point = 431, n_alt = 5
   Insn 582: point = 432, n_alt = 7
   Insn 581: point = 433, n_alt = 0
   Insn 580: point = 435, n_alt = 5
   Insn 577: point = 436, n_alt = 7
   Insn 575: point = 437, n_alt = 0
   Insn 574: point = 439, n_alt = 5
  BB 4
   Insn 2362: point = 441, n_alt = -1
  BB 3
   Insn 558: point = 441, n_alt = -1
  BB 2
   Insn 551: point = 441, n_alt = 0
   Insn 550: point = 441, n_alt = -2
   Insn 2342: point = 443, n_alt = -2
   Insn 547: point = 444, n_alt = -1
   Insn 546: point = 444, n_alt = 0
	Hard reg 0 is preferable by r814 with profit 14
   Insn 2461: point = 445, n_alt = 4
   Insn 542: point = 446, n_alt = 8
   Insn 538: point = 447, n_alt = -1
   Insn 535: point = 447, n_alt = 1
   Insn 536: point = 447, n_alt = -2
   Insn 531: point = 448, n_alt = 7
   Insn 530: point = 448, n_alt = 7
   Insn 529: point = 448, n_alt = 7
   Insn 528: point = 448, n_alt = 7
   Insn 527: point = 448, n_alt = 7
   Insn 526: point = 448, n_alt = 7
   Insn 537: point = 448, n_alt = 0
	Hard reg 0 is preferable by r813 with profit 14
   Insn 2460: point = 449, n_alt = 4
   Insn 521: point = 450, n_alt = -1
   Insn 520: point = 450, n_alt = 0
	Hard reg 0 is preferable by r812 with profit 14
   Insn 2459: point = 451, n_alt = 4
   Insn 519: point = 452, n_alt = -2
   Insn 518: point = 452, n_alt = -2
   Insn 506: point = 453, n_alt = -1
   Insn 504: point = 453, n_alt = 0
	Hard reg 1 is preferable by r811 with profit 14
   Insn 2458: point = 454, n_alt = 4
   Insn 500: point = 455, n_alt = 7
   Insn 497: point = 455, n_alt = 11
   Insn 505: point = 455, n_alt = -2
   Insn 2486: point = 456, n_alt = 5
   Insn 495: point = 457, n_alt = 11
   Insn 489: point = 458, n_alt = -1
   Insn 487: point = 458, n_alt = 0
	Hard reg 1 is preferable by r810 with profit 14
   Insn 2457: point = 459, n_alt = 4
   Insn 483: point = 460, n_alt = 7
   Insn 488: point = 460, n_alt = -2
   Insn 480: point = 461, n_alt = 11
   Insn 476: point = 462, n_alt = -1
   Insn 475: point = 462, n_alt = -2
   Insn 474: point = 462, n_alt = 0
	Hard reg 1 is preferable by r809 with profit 14
   Insn 2456: point = 463, n_alt = 4
   Insn 470: point = 464, n_alt = 7
   Insn 467: point = 464, n_alt = 11
   Insn 465: point = 464, n_alt = 11
   Insn 459: point = 465, n_alt = -1
   Insn 450: point = 465, n_alt = 6
   Insn 449: point = 466, n_alt = 1
   Insn 458: point = 467, n_alt = 5
   Insn 457: point = 467, n_alt = 0
	Hard reg 1 is preferable by r808 with profit 14
   Insn 2455: point = 468, n_alt = 4
   Insn 453: point = 469, n_alt = 7
   Insn 446: point = 470, n_alt = -1
   Insn 437: point = 470, n_alt = 11
   Insn 436: point = 470, n_alt = 10
   Insn 445: point = 471, n_alt = 5
   Insn 444: point = 471, n_alt = 0
	Hard reg 1 is preferable by r807 with profit 14
   Insn 2454: point = 472, n_alt = 4
   Insn 440: point = 473, n_alt = 7
   Insn 433: point = 473, n_alt = -1
   Insn 424: point = 473, n_alt = 11
   Insn 423: point = 474, n_alt = 10
   Insn 432: point = 475, n_alt = 5
   Insn 431: point = 475, n_alt = 0
	Hard reg 1 is preferable by r806 with profit 14
   Insn 2453: point = 476, n_alt = 4
   Insn 427: point = 477, n_alt = 7
   Insn 420: point = 477, n_alt = -1
   Insn 411: point = 477, n_alt = 11
   Insn 410: point = 478, n_alt = 10
   Insn 419: point = 479, n_alt = 5
   Insn 418: point = 479, n_alt = 0
	Hard reg 1 is preferable by r805 with profit 14
   Insn 2452: point = 480, n_alt = 4
   Insn 414: point = 481, n_alt = 7
   Insn 407: point = 481, n_alt = -1
   Insn 405: point = 481, n_alt = 0
	Hard reg 1 is preferable by r804 with profit 14
   Insn 2451: point = 482, n_alt = 4
   Insn 401: point = 483, n_alt = 7
   Insn 398: point = 483, n_alt = 11
   Insn 406: point = 483, n_alt = -2
   Insn 396: point = 484, n_alt = 11
   Insn 390: point = 485, n_alt = -1
   Insn 388: point = 485, n_alt = 0
	Hard reg 1 is preferable by r803 with profit 14
   Insn 2450: point = 486, n_alt = 4
   Insn 384: point = 487, n_alt = 7
   Insn 381: point = 487, n_alt = 11
   Insn 379: point = 487, n_alt = 11
   Insn 389: point = 487, n_alt = -2
   Insn 373: point = 488, n_alt = -1
   Insn 362: point = 488, n_alt = 11
   Insn 361: point = 488, n_alt = 10
   Insn 372: point = 489, n_alt = -2
   Insn 371: point = 489, n_alt = 0
	Hard reg 1 is preferable by r802 with profit 14
   Insn 2449: point = 490, n_alt = 4
   Insn 367: point = 491, n_alt = 7
   Insn 364: point = 491, n_alt = 11
   Insn 356: point = 491, n_alt = -1
   Insn 345: point = 491, n_alt = 11
   Insn 344: point = 491, n_alt = 10
   Insn 355: point = 492, n_alt = -2
   Insn 354: point = 492, n_alt = 0
	Hard reg 1 is preferable by r801 with profit 14
   Insn 2448: point = 493, n_alt = 4
   Insn 350: point = 494, n_alt = 7
   Insn 347: point = 494, n_alt = 11
   Insn 339: point = 494, n_alt = -1
   Insn 328: point = 494, n_alt = 11
   Insn 327: point = 495, n_alt = 10
   Insn 338: point = 496, n_alt = -2
   Insn 337: point = 496, n_alt = 0
	Hard reg 1 is preferable by r800 with profit 14
   Insn 2447: point = 497, n_alt = 4
   Insn 333: point = 498, n_alt = 7
   Insn 330: point = 498, n_alt = 11
   Insn 322: point = 498, n_alt = -1
   Insn 311: point = 498, n_alt = 11
   Insn 310: point = 499, n_alt = 10
   Insn 321: point = 500, n_alt = -2
   Insn 320: point = 500, n_alt = 0
	Hard reg 1 is preferable by r799 with profit 14
   Insn 2446: point = 501, n_alt = 4
   Insn 316: point = 502, n_alt = 7
   Insn 313: point = 502, n_alt = 11
   Insn 305: point = 502, n_alt = -1
   Insn 294: point = 502, n_alt = 11
   Insn 293: point = 503, n_alt = 10
   Insn 304: point = 504, n_alt = -2
   Insn 303: point = 504, n_alt = 0
	Hard reg 1 is preferable by r798 with profit 14
   Insn 2445: point = 505, n_alt = 4
   Insn 299: point = 506, n_alt = 7
   Insn 296: point = 506, n_alt = 11
   Insn 288: point = 506, n_alt = -1
   Insn 277: point = 506, n_alt = 11
   Insn 276: point = 506, n_alt = 10
   Insn 279: point = 507, n_alt = 11
   Insn 278: point = 507, n_alt = 10
   Insn 287: point = 508, n_alt = -2
   Insn 286: point = 508, n_alt = 0
	Hard reg 1 is preferable by r797 with profit 14
   Insn 2444: point = 509, n_alt = 4
   Insn 282: point = 510, n_alt = 7
   Insn 271: point = 510, n_alt = -1
   Insn 262: point = 510, n_alt = 11
   Insn 261: point = 511, n_alt = 10
   Insn 270: point = 512, n_alt = -2
   Insn 269: point = 512, n_alt = 0
	Hard reg 1 is preferable by r796 with profit 14
   Insn 2443: point = 513, n_alt = 4
   Insn 265: point = 514, n_alt = 7
   Insn 258: point = 514, n_alt = -1
   Insn 249: point = 514, n_alt = 11
   Insn 248: point = 515, n_alt = 10
   Insn 257: point = 516, n_alt = -2
   Insn 256: point = 516, n_alt = 0
	Hard reg 1 is preferable by r795 with profit 14
   Insn 2442: point = 517, n_alt = 4
   Insn 252: point = 518, n_alt = 7
   Insn 245: point = 518, n_alt = -1
   Insn 244: point = 518, n_alt = -2
   Insn 235: point = 518, n_alt = 7
   Insn 234: point = 519, n_alt = 1
   Insn 243: point = 520, n_alt = 0
	Hard reg 1 is preferable by r794 with profit 14
   Insn 2441: point = 521, n_alt = 4
   Insn 239: point = 522, n_alt = 7
   Insn 230: point = 522, n_alt = 7
   Insn 220: point = 523, n_alt = 7
   Insn 210: point = 524, n_alt = 8
   Insn 200: point = 524, n_alt = 7
   Insn 190: point = 524, n_alt = 8
   Insn 180: point = 524, n_alt = 7
   Insn 170: point = 524, n_alt = 7
   Insn 160: point = 524, n_alt = 8
   Insn 150: point = 524, n_alt = 7
   Insn 149: point = 525, n_alt = 1
   Insn 179: point = 526, n_alt = 1
   Insn 159: point = 527, n_alt = 1
   Insn 189: point = 528, n_alt = 1
   Insn 169: point = 529, n_alt = 1
   Insn 228: point = 530, n_alt = 5
   Insn 218: point = 531, n_alt = 6
   Insn 168: point = 532, n_alt = 5
   Insn 140: point = 533, n_alt = 7
   Insn 130: point = 533, n_alt = 5
   Insn 139: point = 534, n_alt = 1
   Insn 128: point = 535, n_alt = 7
   Insn 127: point = 536, n_alt = 0
   Insn 126: point = 538, n_alt = 5
   Insn 123: point = 539, n_alt = 7
   Insn 121: point = 540, n_alt = 0
   Insn 120: point = 542, n_alt = 5
   Insn 111: point = 543, n_alt = 5
   Insn 109: point = 544, n_alt = 7
   Insn 108: point = 545, n_alt = 0
   Insn 107: point = 547, n_alt = 5
   Insn 104: point = 548, n_alt = 7
   Insn 102: point = 549, n_alt = 0
   Insn 101: point = 551, n_alt = 5
   Insn 92: point = 552, n_alt = 5
   Insn 90: point = 553, n_alt = 7
   Insn 89: point = 554, n_alt = 0
   Insn 88: point = 556, n_alt = 5
   Insn 85: point = 557, n_alt = 7
   Insn 83: point = 558, n_alt = 0
   Insn 82: point = 560, n_alt = 5
   Insn 73: point = 561, n_alt = 5
   Insn 71: point = 562, n_alt = 7
   Insn 70: point = 563, n_alt = 0
   Insn 69: point = 565, n_alt = 5
   Insn 66: point = 566, n_alt = 7
   Insn 64: point = 567, n_alt = 0
   Insn 63: point = 569, n_alt = 5
   Insn 54: point = 570, n_alt = 5
   Insn 52: point = 571, n_alt = 7
   Insn 51: point = 572, n_alt = 0
   Insn 50: point = 574, n_alt = 5
   Insn 47: point = 575, n_alt = 7
   Insn 45: point = 576, n_alt = 0
   Insn 44: point = 578, n_alt = 5
   Insn 35: point = 579, n_alt = 5
   Insn 33: point = 580, n_alt = 7
   Insn 32: point = 581, n_alt = 0
   Insn 31: point = 583, n_alt = 5
   Insn 28: point = 584, n_alt = 7
   Insn 26: point = 585, n_alt = 0
   Insn 138: point = 587, n_alt = 6
   Insn 25: point = 588, n_alt = 5
   Insn 18: point = 589, n_alt = 7
   Insn 17: point = 589, n_alt = 7
   Insn 16: point = 589, n_alt = 7
   Insn 15: point = 589, n_alt = 7
   Insn 14: point = 589, n_alt = 7
   Insn 8: point = 589, n_alt = -1
   Insn 6: point = 589, n_alt = -1
   Insn 24: point = 589, n_alt = 5
   Insn 13: point = 590, n_alt = 1
 r116: [200..201]
 r117: [198..199]
 r118: [196..197]
 r119: [194..195]
 r120: [193..193]
 r121: [191..192]
 r122: [189..190]
 r123: [186..187]
 r124: [184..185]
 r125: [183..183]
 r128: [281..282]
 r129: [279..280]
 r130: [277..278]
 r131: [275..276]
 r132: [274..274]
 r133: [265..266]
 r134: [263..264]
 r135: [261..262]
 r136: [258..260]
 r137: [253..254]
 r138: [251..252]
 r139: [244..245]
 r140: [242..243]
 r141: [240..241]
 r142: [238..239]
 r143: [236..237]
 r144: [234..235]
 r145: [232..233]
 r146: [230..231]
 r147: [227..229]
 r148: [225..226]
 r149: [224..224]
 r150: [342..343]
 r151: [340..341]
 r152: [337..338]
 r153: [335..336]
 r154: [334..334]
 r155: [331..332]
 r157: [324..330]
 r159: [320..329]
 r163: [358..380] [326..348] [316..323]
 r166: [309..310]
 r167: [297..298]
 r168: [295..296]
 r169: [292..294]
 r170: [290..291]
 r171: [288..289]
 r172: [286..287]
 r174: [438..439]
 r175: [436..437]
 r176: [434..435]
 r177: [432..433]
 r178: [431..431]
 r179: [429..430]
 r180: [427..428]
 r181: [424..425]
 r182: [422..423]
 r183: [421..421]
 r184: [408..408]
 r186: [391..392]
 r189: [385..386]
 r190: [377..378]
 r191: [375..376]
 r192: [373..374]
 r193: [371..372]
 r194: [369..370]
 r195: [367..368]
 r196: [365..366]
 r197: [363..364]
 r198: [361..362]
 r199: [359..360]
 r200: [354..355]
 r202: [351..352]
 r204: [586..588]
 r205: [584..585]
 r206: [582..583]
 r207: [580..581]
 r208: [579..579]
 r209: [577..578]
 r210: [575..576]
 r211: [573..574]
 r212: [571..572]
 r213: [570..570]
 r214: [568..569]
 r215: [566..567]
 r216: [564..565]
 r217: [562..563]
 r218: [561..561]
 r219: [559..560]
 r220: [557..558]
 r221: [555..556]
 r222: [553..554]
 r223: [552..552]
 r224: [550..551]
 r225: [548..549]
 r226: [546..547]
 r227: [544..545]
 r228: [543..543]
 r229: [541..542]
 r230: [539..540]
 r231: [537..538]
 r232: [535..536]
 r233: [533..533]
 r234: [383..396]
 r251: [447..590]
 r252: [426..589]
 r270: [483..587]
 r271: [523..534]
 r273: [524..525]
 r275: [452..527]
 r276: [487..532]
 r277: [469..529]
 r279: [522..526]
 r281: [446..528]
 r286: [460..531]
 r288: [522..530] [455..456]
 r290: [518..519]
 r294: [514..515]
 r298: [510..511]
 r302: [464..506]
 r303: [403..507]
 r307: [502..503]
 r312: [498..499]
 r317: [494..495]
 r322: [457..491]
 r327: [484..488]
 r342: [477..478]
 r346: [473..474]
 r350: [461..470]
 r354: [465..466]
 r382: [406..441]
 r389: [416..417]
 r391: [415..418]
 r394: [411..412]
 r399: [409..410]
 r400: [404..407]
 r404: [404..405]
 r405: [399..400]
 r407: [397..398]
 r411: [393..394]
 r412: [390..391]
 r413: [387..388]
 r414: [384..385]
 r415: [351..379]
 r430: [346..347]
 r431: [339..345]
 r434: [333..344]
 r436: [326..327]
 r437: [318..319]
 r438: [320..321]
 r439: [316..317]
 r440: [314..315]
 r442: [311..313]
 r443: [307..312]
 r446: [307..308]
 r448: [304..305]
 r449: [216..306]
 r450: [302..303]
 r452: [286..301]
 r456: [240..293]
 r467: [188..285]
 r471: [269..270]
 r472: [267..268]
 r474: [234..273]
 r480: [242..257]
 r482: [246..247]
 r483: [228..248]
 r497: [220..221]
 r499: [218..219]
 r503: [206..217]
 r504: [206..207]
 r512: [214..215]
 r520: [104..249]
 r540: [113..250]
 r541: [212..213]
 r546: [210..211]
 r549: [181..203]
 r556: [170..182]
 r557: [179..180]
 r561: [177..178]
 r563: [175..176]
 r567: [173..174]
 r569: [171..172]
 r575: [164..167]
 r576: [151..165]
 r577: [162..163]
 r579: [160..161]
 r583: [158..159]
 r589: [156..157]
 r591: [154..155]
 r599: [152..153]
 r606: [144..147]
 r607: [145..146]
 r609: [138..141]
 r614: [123..139]
 r615: [136..137]
 r621: [134..135]
 r633: [124..126]
 r634: [119..120]
 r638: [112..116]
 r646: [110..111]
 r652: [108..109]
 r665: [92..95]
 r669: [83..89]
 r670: [86..87]
 r675: [74..80]
 r681: [14..78]
 r682: [76..77]
 r684: [50..75]
 r688: [72..73]
 r695: [67..68]
 r698: [58..62]
 r703: [49..55]
 r707: [16..53]
 r708: [47..48]
 r710: [45..46]
 r720: [15..44]
 r725: [42..43]
 r730: [40..41]
 r732: [38..39]
 r743: [33..34]
 r744: [31..32]
 r745: [29..30]
 r749: [22..23]
 r767: [98..114]
 r769: [0..11]
 r770: [0..10]
 r771: [442..443]
 r772: [204..205]
 r773: [168..169]
 r774: [149..150]
 r775: [142..143]
 r776: [132..133]
 r777: [127..128]
 r778: [117..118]
 r779: [106..107]
 r780: [100..101]
 r781: [96..97]
 r782: [90..91]
 r783: [81..82]
 r784: [70..71]
 r785: [63..64]
 r786: [56..57]
 r787: [36..37]
 r788: [25..26]
 r789: [18..19]
 r790: [5..6]
 r791: [349..357]
 r792: [381..383]
 r794: [520..521]
 r795: [516..517]
 r796: [512..513]
 r797: [508..509]
 r798: [504..505]
 r799: [500..501]
 r800: [496..497]
 r801: [492..493]
 r802: [489..490]
 r803: [485..486]
 r804: [481..482]
 r805: [479..480]
 r806: [475..476]
 r807: [471..472]
 r808: [467..468]
 r809: [462..463]
 r810: [458..459]
 r811: [453..454]
 r812: [450..451]
 r813: [448..449]
 r814: [444..445]
 r815: [419..420]
 r816: [413..414]
 r817: [401..402]
 r818: [299..300]
 r819: [283..284]
 r820: [271..272]
 r821: [255..256]
 r822: [222..223]
 r823: [208..209]
 r824: [129..130]
 r825: [121..122]
 r826: [102..103]
 r827: [93..94]
 r828: [84..85]
 r829: [65..66]
 r830: [59..60]
 r831: [51..52]
 r832: [27..28]
 r833: [20..21]
 r834: [12..13]
 r835: [7..8]
 r836: [2..3]
 r837: [0..1]
Compressing live ranges: from 591 to 476 - 80%
Ranges after the compression:
 r116: [152..153]
 r117: [150..151]
 r118: [148..149]
 r119: [146..147]
 r120: [145..145]
 r121: [143..144]
 r122: [141..142]
 r123: [139..140]
 r124: [137..138]
 r125: [136..136]
 r128: [224..225]
 r129: [222..223]
 r130: [220..221]
 r131: [218..219]
 r132: [217..217]
 r133: [209..210]
 r134: [207..208]
 r135: [205..206]
 r136: [203..204]
 r137: [199..200]
 r138: [197..198]
 r139: [193..194]
 r140: [191..192]
 r141: [189..190]
 r142: [187..188]
 r143: [185..186]
 r144: [183..184]
 r145: [181..182]
 r146: [179..180]
 r147: [177..178]
 r148: [175..176]
 r149: [174..174]
 r150: [272..273]
 r151: [270..271]
 r152: [268..269]
 r153: [266..267]
 r154: [265..265]
 r155: [262..263]
 r157: [260..261]
 r159: [258..261]
 r163: [280..299] [254..275]
 r166: [248..249]
 r167: [238..239]
 r168: [236..237]
 r169: [234..235]
 r170: [232..233]
 r171: [230..231]
 r172: [228..229]
 r174: [349..350]
 r175: [347..348]
 r176: [345..346]
 r177: [343..344]
 r178: [342..342]
 r179: [340..341]
 r180: [338..339]
 r181: [336..337]
 r182: [334..335]
 r183: [333..333]
 r184: [322..322]
 r186: [308..309]
 r189: [303..304]
 r190: [298..299]
 r191: [296..297]
 r192: [294..295]
 r193: [292..293]
 r194: [290..291]
 r195: [288..289]
 r196: [286..287]
 r197: [284..285]
 r198: [282..283]
 r199: [280..281]
 r200: [278..279]
 r202: [276..277]
 r204: [474..475]
 r205: [472..473]
 r206: [470..471]
 r207: [468..469]
 r208: [467..467]
 r209: [465..466]
 r210: [463..464]
 r211: [461..462]
 r212: [459..460]
 r213: [458..458]
 r214: [456..457]
 r215: [454..455]
 r216: [452..453]
 r217: [450..451]
 r218: [449..449]
 r219: [447..448]
 r220: [445..446]
 r221: [443..444]
 r222: [441..442]
 r223: [440..440]
 r224: [438..439]
 r225: [436..437]
 r226: [434..435]
 r227: [432..433]
 r228: [431..431]
 r229: [429..430]
 r230: [427..428]
 r231: [425..426]
 r232: [423..424]
 r233: [421..421]
 r234: [301..311]
 r251: [355..475]
 r252: [338..475]
 r270: [385..475]
 r271: [419..422]
 r273: [419..420]
 r275: [359..420]
 r276: [387..420]
 r277: [371..420]
 r279: [419..420]
 r281: [355..420]
 r286: [365..420]
 r288: [419..420] [361..362]
 r290: [415..416]
 r294: [411..412]
 r298: [407..408]
 r302: [367..404]
 r303: [318..404]
 r307: [401..402]
 r312: [397..398]
 r317: [393..394]
 r322: [363..390]
 r327: [385..388]
 r342: [379..380]
 r346: [375..376]
 r350: [365..372]
 r354: [367..368]
 r382: [320..350]
 r389: [329..330]
 r391: [329..330]
 r394: [325..326]
 r399: [323..324]
 r400: [318..321]
 r404: [318..319]
 r405: [314..315]
 r407: [312..313]
 r411: [310..311]
 r412: [307..308]
 r413: [305..306]
 r414: [302..303]
 r415: [276..299]
 r430: [274..275]
 r431: [270..273]
 r434: [264..273]
 r436: [260..261]
 r437: [256..257]
 r438: [258..259]
 r439: [254..255]
 r440: [252..253]
 r442: [250..251]
 r443: [246..251]
 r446: [246..247]
 r448: [244..245]
 r449: [166..245]
 r450: [242..243]
 r452: [228..241]
 r456: [189..235]
 r467: [141..227]
 r471: [213..214]
 r472: [211..212]
 r474: [183..216]
 r480: [191..202]
 r482: [195..196]
 r483: [177..196]
 r497: [170..171]
 r499: [168..169]
 r503: [156..167]
 r504: [156..157]
 r512: [164..165]
 r520: [74..196]
 r540: [80..196]
 r541: [162..163]
 r546: [160..161]
 r549: [134..153]
 r556: [124..135]
 r557: [132..133]
 r561: [130..131]
 r563: [128..129]
 r567: [126..127]
 r569: [124..125]
 r575: [120..121]
 r576: [108..121]
 r577: [118..119]
 r579: [116..117]
 r583: [114..115]
 r589: [112..113]
 r591: [110..111]
 r599: [108..109]
 r606: [104..105]
 r607: [104..105]
 r609: [100..101]
 r614: [88..101]
 r615: [98..99]
 r621: [96..97]
 r633: [88..89]
 r634: [84..85]
 r638: [80..81]
 r646: [78..79]
 r652: [76..77]
 r665: [66..67]
 r669: [60..63]
 r670: [62..63]
 r675: [54..57]
 r681: [10..57]
 r682: [56..57]
 r684: [38..55]
 r688: [52..53]
 r695: [48..49]
 r698: [42..43]
 r703: [38..39]
 r707: [10..39]
 r708: [36..37]
 r710: [34..35]
 r720: [10..33]
 r725: [32..33]
 r730: [30..31]
 r732: [28..29]
 r743: [24..25]
 r744: [22..23]
 r745: [20..21]
 r749: [14..15]
 r767: [70..81]
 r769: [0..7]
 r770: [0..7]
 r771: [351..352]
 r772: [154..155]
 r773: [122..123]
 r774: [106..107]
 r775: [102..103]
 r776: [94..95]
 r777: [90..91]
 r778: [82..83]
 r779: [74..75]
 r780: [70..71]
 r781: [68..69]
 r782: [64..65]
 r783: [58..59]
 r784: [50..51]
 r785: [44..45]
 r786: [40..41]
 r787: [26..27]
 r788: [16..17]
 r789: [10..11]
 r790: [4..5]
 r791: [276..279]
 r792: [300..301]
 r794: [417..418]
 r795: [413..414]
 r796: [409..410]
 r797: [405..406]
 r798: [403..404]
 r799: [399..400]
 r800: [395..396]
 r801: [391..392]
 r802: [389..390]
 r803: [385..386]
 r804: [383..384]
 r805: [381..382]
 r806: [377..378]
 r807: [373..374]
 r808: [369..370]
 r809: [365..366]
 r810: [363..364]
 r811: [359..360]
 r812: [357..358]
 r813: [355..356]
 r814: [353..354]
 r815: [331..332]
 r816: [327..328]
 r817: [316..317]
 r818: [240..241]
 r819: [226..227]
 r820: [215..216]
 r821: [201..202]
 r822: [172..173]
 r823: [158..159]
 r824: [92..93]
 r825: [86..87]
 r826: [72..73]
 r827: [66..67]
 r828: [60..61]
 r829: [46..47]
 r830: [42..43]
 r831: [38..39]
 r832: [18..19]
 r833: [12..13]
 r834: [8..9]
 r835: [6..7]
 r836: [2..3]
 r837: [0..1]

********** Assignment #2: **********


********** Undoing inheritance #2: **********


********** Local #3: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=216, prev_offset=216)
Can't eliminate 103 to 102 (offset=16, prev_offset=0)
Can't eliminate 103 to 11 (offset=12, prev_offset=0)
Can eliminate 103 to 7 (offset=216, prev_offset=0)
Can eliminate 102 to 13 (offset=200, prev_offset=200)
Can't eliminate 102 to 11 (offset=-4, prev_offset=0)
Can eliminate 102 to 7 (offset=200, prev_offset=0)
changing reg in insn 1364
changing reg in insn 1365
changing reg in insn 1365
changing reg in insn 1367
changing reg in insn 1370
changing reg in insn 1371
changing reg in insn 1371
changing reg in insn 1372
changing reg in insn 1374
changing reg in insn 1380
changing reg in insn 1381
changing reg in insn 1381
changing reg in insn 1383
changing reg in insn 1386
changing reg in insn 1387
changing reg in insn 1387
changing reg in insn 1388
changing reg in insn 1390
changing reg in insn 1064
changing reg in insn 1065
changing reg in insn 1065
changing reg in insn 1067
changing reg in insn 1070
changing reg in insn 1071
changing reg in insn 1071
changing reg in insn 1072
changing reg in insn 1074
changing reg in insn 1097
changing reg in insn 1098
changing reg in insn 1098
changing reg in insn 1100
changing reg in insn 1108
changing reg in insn 2416
changing reg in insn 2417
changing reg in insn 2416
changing reg in insn 2417
changing reg in insn 1112
changing reg in insn 1126
changing reg in insn 1127
changing reg in insn 1127
changing reg in insn 1129
changing reg in insn 1161
changing reg in insn 1162
changing reg in insn 1162
changing reg in insn 1164
changing reg in insn 1174
changing reg in insn 1176
changing reg in insn 1176
changing reg in insn 1176
changing reg in insn 1178
changing reg in insn 1186
changing reg in insn 1187
changing reg in insn 1187
changing reg in insn 1189
changing reg in insn 1197
changing reg in insn 1198
changing reg in insn 1198
changing reg in insn 1200
changing reg in insn 1203
changing reg in insn 1204
changing reg in insn 1204
changing reg in insn 1205
changing reg in insn 1207
changing reg in insn 898
changing reg in insn 899
changing reg in insn 899
changing reg in insn 901
changing reg in insn 904
changing reg in insn 905
changing reg in insn 905
changing reg in insn 906
changing reg in insn 908
changing reg in insn 915
changing reg in insn 917
changing reg in insn 917
changing reg in insn 937
changing reg in insn 931
changing reg in insn 927
changing reg in insn 923
changing reg in insn 918
changing reg in insn 928
changing reg in insn 927
changing reg in insn 953
changing reg in insn 948
changing reg in insn 929
changing reg in insn 928
changing reg in insn 953
changing reg in insn 2439
changing reg in insn 2437
changing reg in insn 937
changing reg in insn 2438
changing reg in insn 955
changing reg in insn 948
changing reg in insn 940
changing reg in insn 958
changing reg in insn 1001
changing reg in insn 1002
changing reg in insn 1002
changing reg in insn 1004
changing reg in insn 1012
changing reg in insn 1014
changing reg in insn 1014
changing reg in insn 1014
changing reg in insn 1016
changing reg in insn 1024
changing reg in insn 1025
changing reg in insn 1025
changing reg in insn 1027
changing reg in insn 574
changing reg in insn 575
changing reg in insn 575
changing reg in insn 577
changing reg in insn 580
changing reg in insn 581
changing reg in insn 581
changing reg in insn 582
changing reg in insn 584
changing reg in insn 593
changing reg in insn 594
changing reg in insn 594
changing reg in insn 596
changing reg in insn 599
changing reg in insn 600
changing reg in insn 600
changing reg in insn 601
changing reg in insn 603
changing reg in insn 646
changing reg in insn 737
changing reg in insn 746
changing reg in insn 746
changing reg in insn 740
changing reg in insn 738
changing reg in insn 777
changing reg in insn 786
changing reg in insn 786
changing reg in insn 780
changing reg in insn 778
changing reg in insn 807
changing reg in insn 808
changing reg in insn 808
changing reg in insn 810
changing reg in insn 817
changing reg in insn 818
changing reg in insn 818
changing reg in insn 820
changing reg in insn 827
changing reg in insn 828
changing reg in insn 828
changing reg in insn 830
changing reg in insn 833
changing reg in insn 834
changing reg in insn 834
changing reg in insn 836
changing reg in insn 843
changing reg in insn 844
changing reg in insn 844
changing reg in insn 846
changing reg in insn 858
changing reg in insn 861
changing reg in insn 869
changing reg in insn 872
changing reg in insn 25
changing reg in insn 26
changing reg in insn 26
changing reg in insn 28
changing reg in insn 31
changing reg in insn 32
changing reg in insn 32
changing reg in insn 33
changing reg in insn 35
changing reg in insn 44
changing reg in insn 45
changing reg in insn 45
changing reg in insn 47
changing reg in insn 50
changing reg in insn 51
changing reg in insn 51
changing reg in insn 52
changing reg in insn 54
changing reg in insn 63
changing reg in insn 64
changing reg in insn 64
changing reg in insn 66
changing reg in insn 69
changing reg in insn 70
changing reg in insn 70
changing reg in insn 71
changing reg in insn 73
changing reg in insn 82
changing reg in insn 83
changing reg in insn 83
changing reg in insn 85
changing reg in insn 88
changing reg in insn 89
changing reg in insn 89
changing reg in insn 90
changing reg in insn 92
changing reg in insn 101
changing reg in insn 102
changing reg in insn 102
changing reg in insn 104
changing reg in insn 107
changing reg in insn 108
changing reg in insn 108
changing reg in insn 109
changing reg in insn 111
changing reg in insn 120
changing reg in insn 121
changing reg in insn 121
changing reg in insn 123
changing reg in insn 126
changing reg in insn 127
changing reg in insn 127
changing reg in insn 128
changing reg in insn 130
changing reg in insn 720
changing reg in insn 786
changing reg in insn 772
changing reg in insn 746
changing reg in insn 732
changing reg in insn 13
changing reg in insn 531
changing reg in insn 530
changing reg in insn 529
changing reg in insn 528
changing reg in insn 527
changing reg in insn 18
changing reg in insn 17
changing reg in insn 16
changing reg in insn 15
changing reg in insn 536
changing reg in insn 519
changing reg in insn 526
changing reg in insn 14
changing reg in insn 500
changing reg in insn 483
changing reg in insn 470
changing reg in insn 401
changing reg in insn 367
changing reg in insn 350
changing reg in insn 333
changing reg in insn 316
changing reg in insn 299
changing reg in insn 282
changing reg in insn 24
changing reg in insn 599
changing reg in insn 596
changing reg in insn 593
changing reg in insn 580
changing reg in insn 577
changing reg in insn 574
changing reg in insn 126
changing reg in insn 123
changing reg in insn 120
changing reg in insn 107
changing reg in insn 104
changing reg in insn 101
changing reg in insn 88
changing reg in insn 85
changing reg in insn 82
changing reg in insn 69
changing reg in insn 66
changing reg in insn 63
changing reg in insn 50
changing reg in insn 47
changing reg in insn 44
changing reg in insn 31
changing reg in insn 28
changing reg in insn 25
changing reg in insn 138
changing reg in insn 406
changing reg in insn 321
changing reg in insn 304
changing reg in insn 287
changing reg in insn 210
changing reg in insn 160
changing reg in insn 150
changing reg in insn 140
changing reg in insn 139
changing reg in insn 220
changing reg in insn 200
changing reg in insn 140
changing reg in insn 149
changing reg in insn 150
changing reg in insn 159
changing reg in insn 518
changing reg in insn 160
changing reg in insn 168
changing reg in insn 389
changing reg in insn 372
changing reg in insn 355
changing reg in insn 338
changing reg in insn 270
changing reg in insn 257
changing reg in insn 244
changing reg in insn 200
changing reg in insn 190
changing reg in insn 180
changing reg in insn 170
changing reg in insn 169
changing reg in insn 453
changing reg in insn 440
changing reg in insn 427
changing reg in insn 414
changing reg in insn 384
changing reg in insn 265
changing reg in insn 252
changing reg in insn 239
changing reg in insn 170
changing reg in insn 179
changing reg in insn 230
changing reg in insn 180
changing reg in insn 189
changing reg in insn 542
changing reg in insn 210
changing reg in insn 190
changing reg in insn 218
changing reg in insn 488
changing reg in insn 475
changing reg in insn 220
changing reg in insn 228
changing reg in insn 505
changing reg in insn 230
changing reg in insn 234
changing reg in insn 235
changing reg in insn 248
changing reg in insn 249
changing reg in insn 261
changing reg in insn 262
changing reg in insn 276
changing reg in insn 465
changing reg in insn 379
changing reg in insn 277
changing reg in insn 278
changing reg in insn 709
changing reg in insn 705
changing reg in insn 633
changing reg in insn 615
changing reg in insn 497
changing reg in insn 467
changing reg in insn 398
changing reg in insn 381
changing reg in insn 364
changing reg in insn 347
changing reg in insn 330
changing reg in insn 313
changing reg in insn 296
changing reg in insn 279
changing reg in insn 293
changing reg in insn 294
changing reg in insn 310
changing reg in insn 311
changing reg in insn 327
changing reg in insn 328
changing reg in insn 344
changing reg in insn 495
changing reg in insn 345
changing reg in insn 361
changing reg in insn 396
changing reg in insn 362
changing reg in insn 410
changing reg in insn 411
changing reg in insn 423
changing reg in insn 424
changing reg in insn 436
changing reg in insn 480
changing reg in insn 437
changing reg in insn 449
changing reg in insn 450
changing reg in insn 550
changing reg in insn 551
changing reg in insn 612
changing reg in insn 613
changing reg in insn 616
changing reg in insn 635
changing reg in insn 617
changing reg in insn 630
changing reg in insn 631
changing reg in insn 645
changing reg in insn 646
changing reg in insn 672
changing reg in insn 689
changing reg in insn 675
changing reg in insn 688
changing reg in insn 689
changing reg in insn 702
changing reg in insn 703
changing reg in insn 706
changing reg in insn 707
changing reg in insn 732
changing reg in insn 737
changing reg in insn 733
changing reg in insn 746
changing reg in insn 754
changing reg in insn 747
changing reg in insn 772
changing reg in insn 777
changing reg in insn 773
changing reg in insn 786
changing reg in insn 793
changing reg in insn 787
changing reg in insn 806
changing reg in insn 869
changing reg in insn 858
changing reg in insn 846
changing reg in insn 843
changing reg in insn 836
changing reg in insn 833
changing reg in insn 830
changing reg in insn 827
changing reg in insn 820
changing reg in insn 817
changing reg in insn 810
changing reg in insn 807
changing reg in insn 886
changing reg in insn 891
changing reg in insn 890
changing reg in insn 889
changing reg in insn 888
changing reg in insn 887
changing reg in insn 897
changing reg in insn 904
changing reg in insn 901
changing reg in insn 898
changing reg in insn 914
changing reg in insn 915
changing reg in insn 931
changing reg in insn 934
changing reg in insn 953
changing reg in insn 954
changing reg in insn 952
changing reg in insn 953
changing reg in insn 954
changing reg in insn 955
changing reg in insn 955
changing reg in insn 957
changing reg in insn 957
changing reg in insn 959
changing reg in insn 975
changing reg in insn 961
changing reg in insn 974
changing reg in insn 975
changing reg in insn 981
changing reg in insn 985
changing reg in insn 1334
changing reg in insn 1045
changing reg in insn 1057
changing reg in insn 1056
changing reg in insn 1055
changing reg in insn 1054
changing reg in insn 1053
changing reg in insn 1040
changing reg in insn 1039
changing reg in insn 1038
changing reg in insn 1037
changing reg in insn 1052
changing reg in insn 1036
changing reg in insn 1303
changing reg in insn 1299
changing reg in insn 1295
changing reg in insn 1291
changing reg in insn 1287
changing reg in insn 1283
changing reg in insn 1279
changing reg in insn 1275
changing reg in insn 1267
changing reg in insn 1263
changing reg in insn 1259
changing reg in insn 1251
changing reg in insn 1247
changing reg in insn 1243
changing reg in insn 1234
changing reg in insn 1143
changing reg in insn 986
changing reg in insn 988
changing reg in insn 989
changing reg in insn 992
changing reg in insn 994
changing reg in insn 1027
changing reg in insn 1024
changing reg in insn 1016
changing reg in insn 1012
changing reg in insn 1004
changing reg in insn 1001
changing reg in insn 1013
changing reg in insn 1176
changing reg in insn 1014
changing reg in insn 1063
changing reg in insn 1386
changing reg in insn 1383
changing reg in insn 1380
changing reg in insn 1370
changing reg in insn 1367
changing reg in insn 1364
changing reg in insn 1203
changing reg in insn 1200
changing reg in insn 1197
changing reg in insn 1070
changing reg in insn 1067
changing reg in insn 1064
changing reg in insn 1078
changing reg in insn 1083
changing reg in insn 1084
changing reg in insn 1088
changing reg in insn 1149
changing reg in insn 1090
changing reg in insn 1189
changing reg in insn 1186
changing reg in insn 1178
changing reg in insn 1174
changing reg in insn 1112
changing reg in insn 1108
changing reg in insn 1100
changing reg in insn 1097
changing reg in insn 1125
changing reg in insn 1164
changing reg in insn 1161
changing reg in insn 1129
changing reg in insn 1126
changing reg in insn 1137
changing reg in insn 1138
changing reg in insn 1139
changing reg in insn 1219
changing reg in insn 1140
changing reg in insn 1216
changing reg in insn 1217
changing reg in insn 1220
changing reg in insn 1221
changing reg in insn 1237
changing reg in insn 1336
changing reg in insn 1308
changing reg in insn 1303
changing reg in insn 1299
changing reg in insn 1295
changing reg in insn 1291
changing reg in insn 1287
changing reg in insn 1283
changing reg in insn 1279
changing reg in insn 1275
changing reg in insn 1271
changing reg in insn 1267
changing reg in insn 1263
changing reg in insn 1259
changing reg in insn 1255
changing reg in insn 1251
changing reg in insn 1247
changing reg in insn 1243
changing reg in insn 1239
changing reg in insn 1238
changing reg in insn 1239
changing reg in insn 1254
changing reg in insn 1326
changing reg in insn 1255
changing reg in insn 1270
changing reg in insn 1786
changing reg in insn 1651
changing reg in insn 1271
changing reg in insn 1310
changing reg in insn 1743
changing reg in insn 1323
changing reg in insn 1320
changing reg in insn 1317
changing reg in insn 1311
changing reg in insn 1313
changing reg in insn 1314
changing reg in insn 1328
changing reg in insn 1329
changing reg in insn 1340
changing reg in insn 1341
changing reg in insn 1427
changing reg in insn 1423
changing reg in insn 1411
changing reg in insn 1399
changing reg in insn 1393
changing reg in insn 1430
changing reg in insn 1427
changing reg in insn 1423
changing reg in insn 1419
changing reg in insn 1415
changing reg in insn 1411
changing reg in insn 1407
changing reg in insn 1403
changing reg in insn 1399
changing reg in insn 1395
changing reg in insn 1394
changing reg in insn 1395
changing reg in insn 1402
changing reg in insn 1403
changing reg in insn 1406
changing reg in insn 1407
changing reg in insn 1414
changing reg in insn 1415
changing reg in insn 1418
changing reg in insn 1419
changing reg in insn 1434
changing reg in insn 1435
changing reg in insn 1462
changing reg in insn 1461
changing reg in insn 1454
changing reg in insn 1453
changing reg in insn 1527
changing reg in insn 1523
changing reg in insn 1515
changing reg in insn 1511
changing reg in insn 1507
changing reg in insn 1495
changing reg in insn 1491
changing reg in insn 1483
changing reg in insn 1473
changing reg in insn 1530
changing reg in insn 1527
changing reg in insn 1523
changing reg in insn 1519
changing reg in insn 1515
changing reg in insn 1511
changing reg in insn 1507
changing reg in insn 1503
changing reg in insn 1499
changing reg in insn 1495
changing reg in insn 1491
changing reg in insn 1487
changing reg in insn 1483
changing reg in insn 1479
changing reg in insn 1475
changing reg in insn 1474
changing reg in insn 1475
changing reg in insn 1478
changing reg in insn 1479
changing reg in insn 1486
changing reg in insn 1487
changing reg in insn 1498
changing reg in insn 1499
changing reg in insn 1502
changing reg in insn 1503
changing reg in insn 1518
changing reg in insn 1519
changing reg in insn 1555
changing reg in insn 1560
changing reg in insn 1557
changing reg in insn 1556
changing reg in insn 1557
changing reg in insn 1564
changing reg in insn 1565
changing reg in insn 1596
changing reg in insn 1595
changing reg in insn 1594
changing reg in insn 1590
changing reg in insn 1589
changing reg in insn 1588
changing reg in insn 1587
changing reg in insn 1624
changing reg in insn 1620
changing reg in insn 1616
changing reg in insn 1608
changing reg in insn 1604
changing reg in insn 1598
changing reg in insn 1689
changing reg in insn 1656
changing reg in insn 1627
changing reg in insn 1624
changing reg in insn 1620
changing reg in insn 1616
changing reg in insn 1612
changing reg in insn 1608
changing reg in insn 1604
changing reg in insn 1600
changing reg in insn 1599
changing reg in insn 1600
changing reg in insn 1611
changing reg in insn 1612
changing reg in insn 1660
changing reg in insn 1661
changing reg in insn 1684
changing reg in insn 1680
changing reg in insn 1681
changing reg in insn 1693
changing reg in insn 1694
changing reg in insn 1735
changing reg in insn 1734
changing reg in insn 1733
changing reg in insn 1732
changing reg in insn 1731
changing reg in insn 1730
changing reg in insn 1729
changing reg in insn 1725
changing reg in insn 1724
changing reg in insn 1723
changing reg in insn 1719
changing reg in insn 1718
changing reg in insn 1717
changing reg in insn 1716
changing reg in insn 1759
changing reg in insn 1755
changing reg in insn 1747
changing reg in insn 1738
changing reg in insn 1739
changing reg in insn 1750
changing reg in insn 1751
changing reg in insn 1838
changing reg in insn 1842
changing reg in insn 1839
changing reg in insn 1851
changing reg in insn 1852
changing reg in insn 1878
changing reg in insn 1875
changing reg in insn 1871
changing reg in insn 1872
changing reg in insn 1888
changing reg in insn 1889
changing reg in insn 1918
changing reg in insn 1917
changing reg in insn 1916
changing reg in insn 1924
changing reg in insn 1923
changing reg in insn 1922
changing reg in insn 1915
changing reg in insn 1948
changing reg in insn 1944
changing reg in insn 1936
changing reg in insn 1926
changing reg in insn 2228
changing reg in insn 2012
changing reg in insn 1980
changing reg in insn 1951
changing reg in insn 1948
changing reg in insn 1944
changing reg in insn 1940
changing reg in insn 1936
changing reg in insn 1932
changing reg in insn 1928
changing reg in insn 1927
changing reg in insn 1928
changing reg in insn 1931
changing reg in insn 2067
changing reg in insn 1932
changing reg in insn 1939
changing reg in insn 1940
changing reg in insn 1974
changing reg in insn 1975
changing reg in insn 1984
changing reg in insn 1985
changing reg in insn 2007
changing reg in insn 2004
changing reg in insn 2016
changing reg in insn 2017
changing reg in insn 2040
changing reg in insn 2103
changing reg in insn 2063
changing reg in insn 2059
changing reg in insn 2055
changing reg in insn 2045
changing reg in insn 2215
changing reg in insn 2179
changing reg in insn 2149
changing reg in insn 2111
changing reg in insn 2086
changing reg in insn 2108
changing reg in insn 2103
changing reg in insn 2099
changing reg in insn 2094
changing reg in insn 2090
changing reg in insn 2081
changing reg in insn 2077
changing reg in insn 2071
changing reg in insn 2067
changing reg in insn 2063
changing reg in insn 2059
changing reg in insn 2055
changing reg in insn 2051
changing reg in insn 2047
changing reg in insn 2046
changing reg in insn 2047
changing reg in insn 2050
changing reg in insn 2051
changing reg in insn 2070
changing reg in insn 2223
changing reg in insn 2071
changing reg in insn 2080
changing reg in insn 2081
changing reg in insn 2089
changing reg in insn 2090
changing reg in insn 2093
changing reg in insn 2094
changing reg in insn 2139
changing reg in insn 2140
changing reg in insn 2141
changing reg in insn 2142
changing reg in insn 2143
changing reg in insn 2144
changing reg in insn 2173
changing reg in insn 2174
changing reg in insn 1737
changing reg in insn 1815
changing reg in insn 1791
changing reg in insn 1762
changing reg in insn 1759
changing reg in insn 1755
changing reg in insn 1751
changing reg in insn 1747
changing reg in insn 1743
changing reg in insn 1739
changing reg in insn 2257
changing reg in insn 2333
changing reg in insn 2276
changing reg in insn 2334
changing reg in insn 2342
changing reg in insn 550
changing reg in insn 2343
changing reg in insn 1340
changing reg in insn 2344
changing reg in insn 1434
changing reg in insn 2345
changing reg in insn 1535
changing reg in insn 2346
changing reg in insn 1564
changing reg in insn 2347
changing reg in insn 1632
changing reg in insn 2348
changing reg in insn 1660
changing reg in insn 2349
changing reg in insn 1693
changing reg in insn 2350
changing reg in insn 1767
changing reg in insn 2351
changing reg in insn 1796
changing reg in insn 2352
changing reg in insn 1820
changing reg in insn 2353
changing reg in insn 1851
changing reg in insn 2354
changing reg in insn 1888
changing reg in insn 2355
changing reg in insn 1956
changing reg in insn 2356
changing reg in insn 1984
changing reg in insn 2357
changing reg in insn 2016
changing reg in insn 2358
changing reg in insn 2116
changing reg in insn 2359
changing reg in insn 2154
changing reg in insn 2360
changing reg in insn 2184
changing reg in insn 2361
changing reg in insn 2249
changing reg in insn 2438
changing reg in insn 2439
changing reg in insn 793
changing reg in insn 2437
changing reg in insn 794
deleting insn with uid = 243.
deleting insn with uid = 256.
deleting insn with uid = 269.
deleting insn with uid = 286.
deleting insn with uid = 303.
deleting insn with uid = 320.
deleting insn with uid = 337.
deleting insn with uid = 354.
deleting insn with uid = 371.
deleting insn with uid = 388.
deleting insn with uid = 405.
deleting insn with uid = 418.
deleting insn with uid = 431.
deleting insn with uid = 444.
deleting insn with uid = 457.
deleting insn with uid = 474.
deleting insn with uid = 487.
deleting insn with uid = 504.
deleting insn with uid = 520.
deleting insn with uid = 537.
deleting insn with uid = 546.
deleting insn with uid = 2342.
deleting insn with uid = 621.
deleting insn with uid = 639.
deleting insn with uid = 713.
deleting insn with uid = 793.
deleting insn with uid = 2437.
deleting insn with uid = 2438.
deleting insn with uid = 2439.
deleting insn with uid = 993.
deleting insn with uid = 1046.
deleting insn with uid = 1089.
deleting insn with uid = 1147.
deleting insn with uid = 1225.
deleting insn with uid = 1335.
deleting insn with uid = 1336.
deleting insn with uid = 2343.
deleting insn with uid = 1340.
deleting insn with uid = 2344.
deleting insn with uid = 1530.
deleting insn with uid = 2345.
deleting insn with uid = 1560.
deleting insn with uid = 2346.
deleting insn with uid = 1564.
deleting insn with uid = 2347.
deleting insn with uid = 1655.
deleting insn with uid = 2348.
deleting insn with uid = 1660.
deleting insn with uid = 1688.
deleting insn with uid = 2349.
deleting insn with uid = 1693.
deleting insn with uid = 2350.
deleting insn with uid = 1790.
deleting insn with uid = 2351.
deleting insn with uid = 2352.
deleting insn with uid = 1846.
deleting insn with uid = 2353.
deleting insn with uid = 1851.
deleting insn with uid = 1883.
deleting insn with uid = 2354.
deleting insn with uid = 2355.
deleting insn with uid = 1979.
deleting insn with uid = 2356.
deleting insn with uid = 1984.
deleting insn with uid = 2011.
deleting insn with uid = 2357.
deleting insn with uid = 2041.
deleting insn with uid = 2358.
deleting insn with uid = 2148.
deleting insn with uid = 2359.
deleting insn with uid = 2178.
deleting insn with uid = 2360.
deleting insn with uid = 2235.
deleting insn with uid = 2243.
deleting insn with uid = 2361.
deleting insn with uid = 2253.
deleting insn with uid = 2280.


try_optimize_cfg iteration 1

Infinite loop in BB 4.
Infinite loop in BB 4.
Infinite loop in BB 15.
Infinite loop in BB 15.
Infinite loop in BB 18.
Infinite loop in BB 18.
Infinite loop in BB 21.
Infinite loop in BB 21.
Infinite loop in BB 24.
Infinite loop in BB 24.
Infinite loop in BB 27.
Infinite loop in BB 27.
Infinite loop in BB 30.
Infinite loop in BB 30.
Infinite loop in BB 33.
Infinite loop in BB 33.
Infinite loop in BB 36.
Infinite loop in BB 36.
Infinite loop in BB 39.
Infinite loop in BB 39.
Infinite loop in BB 42.
Infinite loop in BB 42.
Infinite loop in BB 45.
Infinite loop in BB 45.
Infinite loop in BB 48.
Infinite loop in BB 48.
Infinite loop in BB 51.
Infinite loop in BB 51.
Infinite loop in BB 54.
Infinite loop in BB 54.
Infinite loop in BB 57.
Infinite loop in BB 57.
Infinite loop in BB 60.
Infinite loop in BB 60.
Infinite loop in BB 63.
Infinite loop in BB 63.
Infinite loop in BB 66.
Infinite loop in BB 66.
starting the processing of deferred insns
ending the processing of deferred insns
verify found no changes in insn with uid = 6.
verify found no changes in insn with uid = 8.
verify found no changes in insn with uid = 245.
verify found no changes in insn with uid = 258.
verify found no changes in insn with uid = 271.
verify found no changes in insn with uid = 288.
verify found no changes in insn with uid = 305.
verify found no changes in insn with uid = 322.
verify found no changes in insn with uid = 339.
verify found no changes in insn with uid = 356.
verify found no changes in insn with uid = 373.
verify found no changes in insn with uid = 390.
verify found no changes in insn with uid = 407.
verify found no changes in insn with uid = 420.
verify found no changes in insn with uid = 433.
verify found no changes in insn with uid = 446.
verify found no changes in insn with uid = 459.
verify found no changes in insn with uid = 476.
verify found no changes in insn with uid = 489.
verify found no changes in insn with uid = 506.
verify found no changes in insn with uid = 521.
verify found no changes in insn with uid = 538.
verify found no changes in insn with uid = 547.
verify found no changes in insn with uid = 623.
verify found no changes in insn with uid = 641.
verify found no changes in insn with uid = 715.
verify found no changes in insn with uid = 995.
verify found no changes in insn with uid = 1047.
verify found no changes in insn with uid = 1091.
verify found no changes in insn with uid = 1150.
verify found no changes in insn with uid = 1227.
verify found no changes in insn with uid = 1337.
verify found no changes in insn with uid = 1431.
verify found no changes in insn with uid = 1456.
verify found no changes in insn with uid = 1459.
verify found no changes in insn with uid = 1464.
verify found no changes in insn with uid = 1467.
verify found no changes in insn with uid = 1531.
verify found no changes in insn with uid = 1561.
verify found no changes in insn with uid = 1628.
verify found no changes in insn with uid = 1657.
verify found no changes in insn with uid = 1690.
verify found no changes in insn with uid = 1763.
verify found no changes in insn with uid = 1792.
verify found no changes in insn with uid = 1816.
verify found no changes in insn with uid = 1848.
verify found no changes in insn with uid = 1885.
verify found no changes in insn with uid = 1909.
verify found no changes in insn with uid = 1952.
verify found no changes in insn with uid = 1981.
verify found no changes in insn with uid = 2013.
verify found no changes in insn with uid = 2042.
verify found no changes in insn with uid = 2112.
verify found no changes in insn with uid = 2150.
verify found no changes in insn with uid = 2180.
verify found no changes in insn with uid = 2202.
verify found no changes in insn with uid = 2204.
verify found no changes in insn with uid = 2206.
verify found no changes in insn with uid = 2208.
verify found no changes in insn with uid = 2210.
verify found no changes in insn with uid = 2216.
verify found no changes in insn with uid = 2218.
verify found no changes in insn with uid = 2220.
verify found no changes in insn with uid = 2225.
verify found no changes in insn with uid = 2229.
verify found no changes in insn with uid = 2231.
verify found no changes in insn with uid = 2236.
verify found no changes in insn with uid = 2244.
verify found no changes in insn with uid = 2254.
verify found no changes in insn with uid = 2258.
verify found no changes in insn with uid = 2260.
verify found no changes in insn with uid = 2262.
verify found no changes in insn with uid = 2264.
verify found no changes in insn with uid = 2266.
verify found no changes in insn with uid = 2272.
verify found no changes in insn with uid = 2277.
verify found no changes in insn with uid = 2281.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 70 n_edges 94 count 74 (  1.1)
df_worklist_dataflow_doublequeue: n_basic_blocks 70 n_edges 94 count 93 (  1.3)


main

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 0 [r0] 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 4 [r4] 5 [r5] 6 [r6] 7 [r7] 8 [r8] 9 [r9] 10 [r10] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 30 [s14] 31 [s15] 32 [s16] 33 [s17] 34 [s18] 35 [s19] 36 [s20] 37 [s21] 38 [s22] 39 [s23] 100 [cc]
;;  ref usage 	r0={144d,158u} r1={144d,74u,1e} r2={121d,69u} r3={211d,139u,2e} r4={11d,112u} r5={6d,62u} r6={5d,36u} r7={5d,20u} r8={2d,11u} r9={2d,5u} r10={2d,7u} r11={1d,2u} r12={154d} r13={1d,363u} r14={78d} r15={77d} r16={78d} r17={78d} r18={78d} r19={78d} r20={78d} r21={78d} r22={78d} r23={78d} r24={78d} r25={78d} r26={78d} r27={78d} r28={78d} r29={78d} r30={86d,8u} r31={86d,8u} r32={2d,16u} r33={2d,16u} r34={1d,2u} r35={1d,2u} r36={2d,4u} r37={2d,4u} r38={1d,3u} r39={1d,3u} r48={77d} r49={77d} r50={77d} r51={77d} r52={77d} r53={77d} r54={77d} r55={77d} r56={77d} r57={77d} r58={77d} r59={77d} r60={77d} r61={77d} r62={77d} r63={77d} r64={77d} r65={77d} r66={77d} r67={77d} r68={77d} r69={77d} r70={77d} r71={77d} r72={77d} r73={77d} r74={77d} r75={77d} r76={77d} r77={77d} r78={77d} r79={77d} r80={77d} r81={77d} r82={77d} r83={77d} r84={77d} r85={77d} r86={77d} r87={77d} r88={77d} r89={77d} r90={77d} r91={77d} r92={77d} r93={77d} r94={77d} r95={77d} r96={77d} r97={77d} r98={77d} r99={77d} r100={103d,3u} r101={77d} r104={77d} r105={77d} r106={77d} 
;;    total ref usage 7785{6655d,1127u,3e} in 1700{1623 regular + 77 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 548 2 NOTE_INSN_FUNCTION_BEG)
(note 548 2 5 2 NOTE_INSN_DELETED)
(debug_insn 5 548 12 2 (debug_marker) "../Core/Src/main.c":111:2 -1
     (nil))
(note 12 5 13 2 NOTE_INSN_DELETED)
(insn 13 12 24 2 (set (reg:SI 4 r4 [251])
        (const_int 0 [0])) "../Core/Src/main.c":800:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 24 13 6 2 (set (reg/f:SI 5 r5 [252])
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":454:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(call_insn 6 24 7 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_Init") [flags 0x41]  <function_decl 0000000006ca1800 HAL_Init>) [0 HAL_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":111:2 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Init") [flags 0x41]  <function_decl 0000000006ca1800 HAL_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 7 6 8 2 (debug_marker) "../Core/Src/main.c":118:2 -1
     (nil))
(call_insn 8 7 9 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("SystemClock_Config") [flags 0x3]  <function_decl 0000000007547e00 SystemClock_Config>) [0 SystemClock_Config S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":118:2 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("SystemClock_Config") [flags 0x3]  <function_decl 0000000007547e00 SystemClock_Config>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 9 8 10 2 (debug_marker) "../Core/Src/main.c":125:2 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker:BLK) "../Core/Src/main.c":799:13 -1
     (nil))
(debug_insn 11 10 14 2 (debug_marker) "../Core/Src/main.c":800:2 -1
     (nil))
(insn 14 11 15 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 116 [0x74])) [4 MEM <char[20]> [(struct  *)_600]+0 S4 A32])
        (reg:SI 4 r4 [251])) "../Core/Src/main.c":800:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 16 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 120 [0x78])) [4 MEM <char[20]> [(struct  *)_600]+4 S4 A32])
        (reg:SI 4 r4 [251])) "../Core/Src/main.c":800:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 124 [0x7c])) [4 MEM <char[20]> [(struct  *)_600]+8 S4 A32])
        (reg:SI 4 r4 [251])) "../Core/Src/main.c":800:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 18 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [4 MEM <char[20]> [(struct  *)_600]+12 S4 A32])
        (reg:SI 4 r4 [251])) "../Core/Src/main.c":800:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 17 19 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 132 [0x84])) [4 MEM <char[20]> [(struct  *)_600]+16 S4 A32])
        (reg:SI 4 r4 [251])) "../Core/Src/main.c":800:22 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Core/Src/main.c":803:2 -1
     (nil))
(debug_insn 20 19 21 2 (var_location:SI Periphs (const_int 4 [0x4])) "../Core/Src/main.c":803:2 -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":451:22 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":453:3 -1
     (nil))
(debug_insn 23 22 25 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":454:3 -1
     (nil))
(insn 25 23 138 2 (set (reg:SI 3 r3 [orig:204 _137 ] [204])
        (mem/v:SI (plus:SI (reg/f:SI 5 r5 [252])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":454:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 138 25 26 2 (set (reg/f:SI 8 r8 [270])
        (const_int 1207964672 [0x48001400])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":925:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1207964672 [0x48001400])
        (nil)))
(insn 26 138 28 2 (set (reg:SI 3 r3 [orig:205 _138 ] [205])
        (ior:SI (reg:SI 3 r3 [orig:204 _137 ] [204])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":454:3 106 {*iorsi3_insn}
     (nil))
(insn 28 26 29 2 (set (mem/v:SI (plus:SI (reg/f:SI 5 r5 [252])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 3 r3 [orig:205 _138 ] [205])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":454:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 29 28 31 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":456:3 -1
     (nil))
(insn 31 29 32 2 (set (reg:SI 3 r3 [orig:206 _139 ] [206])
        (mem/v:SI (plus:SI (reg/f:SI 5 r5 [252])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":456:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 2 (set (reg:SI 3 r3 [orig:207 _140 ] [207])
        (and:SI (reg:SI 3 r3 [orig:206 _139 ] [206])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":456:12 90 {*arm_andsi3_insn}
     (nil))
(insn 33 32 34 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 32 [0x20])) [1 tmpreg+0 S4 A64])
        (reg:SI 3 r3 [orig:207 _140 ] [207])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":456:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 34 33 35 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":457:3 -1
     (nil))
(insn 35 34 36 2 (set (reg:SI 3 r3 [orig:208 vol.0_141 ] [208])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 32 [0x20])) [1 tmpreg+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":457:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 36 35 37 2 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Core/Src/main.c":803:2 -1
     (nil))
(debug_insn 37 36 38 2 (var_location:SI tmpreg (clobber (const_int 0 [0]))) "../Core/Src/main.c":803:2 -1
     (nil))
(debug_insn 38 37 39 2 (debug_marker) "../Core/Src/main.c":804:2 -1
     (nil))
(debug_insn 39 38 40 2 (var_location:SI Periphs (const_int 32 [0x20])) "../Core/Src/main.c":804:2 -1
     (nil))
(debug_insn 40 39 41 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":451:22 -1
     (nil))
(debug_insn 41 40 42 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":453:3 -1
     (nil))
(debug_insn 42 41 44 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":454:3 -1
     (nil))
(insn 44 42 45 2 (set (reg:SI 3 r3 [orig:209 _142 ] [209])
        (mem/v:SI (plus:SI (reg/f:SI 5 r5 [252])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":454:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 47 2 (set (reg:SI 3 r3 [orig:210 _143 ] [210])
        (ior:SI (reg:SI 3 r3 [orig:209 _142 ] [209])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":454:3 106 {*iorsi3_insn}
     (nil))
(insn 47 45 48 2 (set (mem/v:SI (plus:SI (reg/f:SI 5 r5 [252])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 3 r3 [orig:210 _143 ] [210])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":454:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 48 47 50 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":456:3 -1
     (nil))
(insn 50 48 51 2 (set (reg:SI 3 r3 [orig:211 _144 ] [211])
        (mem/v:SI (plus:SI (reg/f:SI 5 r5 [252])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":456:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 51 50 52 2 (set (reg:SI 3 r3 [orig:212 _145 ] [212])
        (and:SI (reg:SI 3 r3 [orig:211 _144 ] [211])
            (const_int 32 [0x20]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":456:12 90 {*arm_andsi3_insn}
     (nil))
(insn 52 51 53 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 36 [0x24])) [1 tmpreg+0 S4 A32])
        (reg:SI 3 r3 [orig:212 _145 ] [212])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":456:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 53 52 54 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":457:3 -1
     (nil))
(insn 54 53 55 2 (set (reg:SI 3 r3 [orig:213 vol.0_146 ] [213])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 36 [0x24])) [1 tmpreg+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":457:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 55 54 56 2 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Core/Src/main.c":804:2 -1
     (nil))
(debug_insn 56 55 57 2 (var_location:SI tmpreg (clobber (const_int 0 [0]))) "../Core/Src/main.c":804:2 -1
     (nil))
(debug_insn 57 56 58 2 (debug_marker) "../Core/Src/main.c":805:2 -1
     (nil))
(debug_insn 58 57 59 2 (var_location:SI Periphs (const_int 16 [0x10])) "../Core/Src/main.c":805:2 -1
     (nil))
(debug_insn 59 58 60 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":451:22 -1
     (nil))
(debug_insn 60 59 61 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":453:3 -1
     (nil))
(debug_insn 61 60 63 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":454:3 -1
     (nil))
(insn 63 61 64 2 (set (reg:SI 3 r3 [orig:214 _147 ] [214])
        (mem/v:SI (plus:SI (reg/f:SI 5 r5 [252])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":454:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 66 2 (set (reg:SI 3 r3 [orig:215 _148 ] [215])
        (ior:SI (reg:SI 3 r3 [orig:214 _147 ] [214])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":454:3 106 {*iorsi3_insn}
     (nil))
(insn 66 64 67 2 (set (mem/v:SI (plus:SI (reg/f:SI 5 r5 [252])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 3 r3 [orig:215 _148 ] [215])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":454:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 67 66 69 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":456:3 -1
     (nil))
(insn 69 67 70 2 (set (reg:SI 3 r3 [orig:216 _149 ] [216])
        (mem/v:SI (plus:SI (reg/f:SI 5 r5 [252])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":456:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 2 (set (reg:SI 3 r3 [orig:217 _150 ] [217])
        (and:SI (reg:SI 3 r3 [orig:216 _149 ] [216])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":456:12 90 {*arm_andsi3_insn}
     (nil))
(insn 71 70 72 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 40 [0x28])) [1 tmpreg+0 S4 A64])
        (reg:SI 3 r3 [orig:217 _150 ] [217])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":456:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 72 71 73 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":457:3 -1
     (nil))
(insn 73 72 74 2 (set (reg:SI 3 r3 [orig:218 vol.0_151 ] [218])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 40 [0x28])) [1 tmpreg+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":457:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 74 73 75 2 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Core/Src/main.c":805:2 -1
     (nil))
(debug_insn 75 74 76 2 (var_location:SI tmpreg (clobber (const_int 0 [0]))) "../Core/Src/main.c":805:2 -1
     (nil))
(debug_insn 76 75 77 2 (debug_marker) "../Core/Src/main.c":806:2 -1
     (nil))
(debug_insn 77 76 78 2 (var_location:SI Periphs (const_int 2 [0x2])) "../Core/Src/main.c":806:2 -1
     (nil))
(debug_insn 78 77 79 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":451:22 -1
     (nil))
(debug_insn 79 78 80 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":453:3 -1
     (nil))
(debug_insn 80 79 82 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":454:3 -1
     (nil))
(insn 82 80 83 2 (set (reg:SI 3 r3 [orig:219 _152 ] [219])
        (mem/v:SI (plus:SI (reg/f:SI 5 r5 [252])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":454:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 82 85 2 (set (reg:SI 3 r3 [orig:220 _153 ] [220])
        (ior:SI (reg:SI 3 r3 [orig:219 _152 ] [219])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":454:3 106 {*iorsi3_insn}
     (nil))
(insn 85 83 86 2 (set (mem/v:SI (plus:SI (reg/f:SI 5 r5 [252])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 3 r3 [orig:220 _153 ] [220])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":454:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 86 85 88 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":456:3 -1
     (nil))
(insn 88 86 89 2 (set (reg:SI 3 r3 [orig:221 _154 ] [221])
        (mem/v:SI (plus:SI (reg/f:SI 5 r5 [252])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":456:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 89 88 90 2 (set (reg:SI 3 r3 [orig:222 _155 ] [222])
        (and:SI (reg:SI 3 r3 [orig:221 _154 ] [221])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":456:12 90 {*arm_andsi3_insn}
     (nil))
(insn 90 89 91 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 44 [0x2c])) [1 tmpreg+0 S4 A32])
        (reg:SI 3 r3 [orig:222 _155 ] [222])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":456:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 91 90 92 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":457:3 -1
     (nil))
(insn 92 91 93 2 (set (reg:SI 3 r3 [orig:223 vol.0_156 ] [223])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 44 [0x2c])) [1 tmpreg+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":457:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 93 92 94 2 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Core/Src/main.c":806:2 -1
     (nil))
(debug_insn 94 93 95 2 (var_location:SI tmpreg (clobber (const_int 0 [0]))) "../Core/Src/main.c":806:2 -1
     (nil))
(debug_insn 95 94 96 2 (debug_marker) "../Core/Src/main.c":807:2 -1
     (nil))
(debug_insn 96 95 97 2 (var_location:SI Periphs (const_int 8 [0x8])) "../Core/Src/main.c":807:2 -1
     (nil))
(debug_insn 97 96 98 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":451:22 -1
     (nil))
(debug_insn 98 97 99 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":453:3 -1
     (nil))
(debug_insn 99 98 101 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":454:3 -1
     (nil))
(insn 101 99 102 2 (set (reg:SI 3 r3 [orig:224 _157 ] [224])
        (mem/v:SI (plus:SI (reg/f:SI 5 r5 [252])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":454:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 102 101 104 2 (set (reg:SI 3 r3 [orig:225 _158 ] [225])
        (ior:SI (reg:SI 3 r3 [orig:224 _157 ] [224])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":454:3 106 {*iorsi3_insn}
     (nil))
(insn 104 102 105 2 (set (mem/v:SI (plus:SI (reg/f:SI 5 r5 [252])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 3 r3 [orig:225 _158 ] [225])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":454:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 105 104 107 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":456:3 -1
     (nil))
(insn 107 105 108 2 (set (reg:SI 3 r3 [orig:226 _159 ] [226])
        (mem/v:SI (plus:SI (reg/f:SI 5 r5 [252])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":456:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 108 107 109 2 (set (reg:SI 3 r3 [orig:227 _160 ] [227])
        (and:SI (reg:SI 3 r3 [orig:226 _159 ] [226])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":456:12 90 {*arm_andsi3_insn}
     (nil))
(insn 109 108 110 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 48 [0x30])) [1 tmpreg+0 S4 A64])
        (reg:SI 3 r3 [orig:227 _160 ] [227])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":456:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 110 109 111 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":457:3 -1
     (nil))
(insn 111 110 112 2 (set (reg:SI 3 r3 [orig:228 vol.0_161 ] [228])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 48 [0x30])) [1 tmpreg+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":457:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 112 111 113 2 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Core/Src/main.c":807:2 -1
     (nil))
(debug_insn 113 112 114 2 (var_location:SI tmpreg (clobber (const_int 0 [0]))) "../Core/Src/main.c":807:2 -1
     (nil))
(debug_insn 114 113 115 2 (debug_marker) "../Core/Src/main.c":808:2 -1
     (nil))
(debug_insn 115 114 116 2 (var_location:SI Periphs (const_int 64 [0x40])) "../Core/Src/main.c":808:2 -1
     (nil))
(debug_insn 116 115 117 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":451:22 -1
     (nil))
(debug_insn 117 116 118 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":453:3 -1
     (nil))
(debug_insn 118 117 120 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":454:3 -1
     (nil))
(insn 120 118 121 2 (set (reg:SI 3 r3 [orig:229 _162 ] [229])
        (mem/v:SI (plus:SI (reg/f:SI 5 r5 [252])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":454:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 121 120 123 2 (set (reg:SI 3 r3 [orig:230 _163 ] [230])
        (ior:SI (reg:SI 3 r3 [orig:229 _162 ] [229])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":454:3 106 {*iorsi3_insn}
     (nil))
(insn 123 121 124 2 (set (mem/v:SI (plus:SI (reg/f:SI 5 r5 [252])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 3 r3 [orig:230 _163 ] [230])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":454:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 124 123 126 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":456:3 -1
     (nil))
(insn 126 124 127 2 (set (reg:SI 3 r3 [orig:231 _164 ] [231])
        (mem/v:SI (plus:SI (reg/f:SI 5 r5 [252])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":456:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 127 126 128 2 (set (reg:SI 3 r3 [orig:232 _165 ] [232])
        (and:SI (reg:SI 3 r3 [orig:231 _164 ] [231])
            (const_int 64 [0x40]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":456:12 90 {*arm_andsi3_insn}
     (nil))
(insn 128 127 129 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 52 [0x34])) [1 tmpreg+0 S4 A32])
        (reg:SI 3 r3 [orig:232 _165 ] [232])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":456:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 129 128 139 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":457:3 -1
     (nil))
(insn 139 129 130 2 (set (reg:SI 2 r2 [271])
        (const_int 8 [0x8])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":925:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 8 [0x8])
        (nil)))
(insn 130 139 131 2 (set (reg:SI 3 r3 [orig:233 vol.0_166 ] [233])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 52 [0x34])) [1 tmpreg+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":457:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 131 130 132 2 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Core/Src/main.c":808:2 -1
     (nil))
(debug_insn 132 131 133 2 (var_location:SI tmpreg (clobber (const_int 0 [0]))) "../Core/Src/main.c":808:2 -1
     (nil))
(debug_insn 133 132 134 2 (debug_marker) "../Core/Src/main.c":811:2 -1
     (nil))
(debug_insn 134 133 135 2 (var_location:SI GPIOx (const_int 1207964672 [0x48001400])) "../Core/Src/main.c":811:2 -1
     (nil))
(debug_insn 135 134 136 2 (var_location:SI PinMask (const_int 8 [0x8])) "../Core/Src/main.c":811:2 -1
     (nil))
(debug_insn 136 135 137 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":923:22 -1
     (nil))
(debug_insn 137 136 140 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":925:3 -1
     (nil))
(insn 140 137 141 2 (set (mem/v:SI (plus:SI (reg/f:SI 8 r8 [270])
                (const_int 40 [0x28])) [1 MEM[(struct GPIO_TypeDef *)1207964672B].BRR+0 S4 A64])
        (reg:SI 2 r2 [271])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":925:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 141 140 142 2 (var_location:SI GPIOx (clobber (const_int 0 [0]))) "../Core/Src/main.c":811:2 -1
     (nil))
(debug_insn 142 141 143 2 (var_location:SI PinMask (clobber (const_int 0 [0]))) "../Core/Src/main.c":811:2 -1
     (nil))
(debug_insn 143 142 144 2 (debug_marker) "../Core/Src/main.c":814:2 -1
     (nil))
(debug_insn 144 143 145 2 (var_location:SI GPIOx (const_int 1207964672 [0x48001400])) "../Core/Src/main.c":814:2 -1
     (nil))
(debug_insn 145 144 146 2 (var_location:SI PinMask (const_int 16 [0x10])) "../Core/Src/main.c":814:2 -1
     (nil))
(debug_insn 146 145 147 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":923:22 -1
     (nil))
(debug_insn 147 146 168 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":925:3 -1
     (nil))
(insn 168 147 218 2 (set (reg/f:SI 6 r6 [276])
        (const_int 1207961600 [0x48000800])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":925:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1207961600 [0x48000800])
        (nil)))
(insn 218 168 228 2 (set (reg/f:SI 10 r10 [286])
        (const_int 1207962624 [0x48000c00])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":925:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1207962624 [0x48000c00])
        (nil)))
(insn 228 218 241 2 (set (reg/f:SI 3 r3 [288])
        (const_int 1207963648 [0x48001000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":925:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1207963648 [0x48001000])
        (nil)))
(note 241 228 169 2 NOTE_INSN_DELETED)
(insn 169 241 189 2 (set (reg:SI 7 r7 [277])
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":925:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 189 169 159 2 (set (reg:SI 9 r9 [281])
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":925:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 159 189 179 2 (set (reg:SI 11 fp [275])
        (const_int 32 [0x20])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":925:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 32 [0x20])
        (nil)))
(insn 179 159 149 2 (set (reg:SI 1 r1 [279])
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":925:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 149 179 150 2 (set (reg:SI 0 r0 [273])
        (const_int 16 [0x10])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":925:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 16 [0x10])
        (nil)))
(insn 150 149 151 2 (set (mem/v:SI (plus:SI (reg/f:SI 8 r8 [270])
                (const_int 40 [0x28])) [1 MEM[(struct GPIO_TypeDef *)1207964672B].BRR+0 S4 A64])
        (reg:SI 0 r0 [273])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":925:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 151 150 152 2 (var_location:SI GPIOx (clobber (const_int 0 [0]))) "../Core/Src/main.c":814:2 -1
     (nil))
(debug_insn 152 151 153 2 (var_location:SI PinMask (clobber (const_int 0 [0]))) "../Core/Src/main.c":814:2 -1
     (nil))
(debug_insn 153 152 154 2 (debug_marker) "../Core/Src/main.c":817:2 -1
     (nil))
(debug_insn 154 153 155 2 (var_location:SI GPIOx (const_int 1207964672 [0x48001400])) "../Core/Src/main.c":817:2 -1
     (nil))
(debug_insn 155 154 156 2 (var_location:SI PinMask (const_int 32 [0x20])) "../Core/Src/main.c":817:2 -1
     (nil))
(debug_insn 156 155 157 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":923:22 -1
     (nil))
(debug_insn 157 156 160 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":925:3 -1
     (nil))
(insn 160 157 161 2 (set (mem/v:SI (plus:SI (reg/f:SI 8 r8 [270])
                (const_int 40 [0x28])) [1 MEM[(struct GPIO_TypeDef *)1207964672B].BRR+0 S4 A64])
        (reg:SI 11 fp [275])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":925:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 161 160 162 2 (var_location:SI GPIOx (clobber (const_int 0 [0]))) "../Core/Src/main.c":817:2 -1
     (nil))
(debug_insn 162 161 163 2 (var_location:SI PinMask (clobber (const_int 0 [0]))) "../Core/Src/main.c":817:2 -1
     (nil))
(debug_insn 163 162 164 2 (debug_marker) "../Core/Src/main.c":820:2 -1
     (nil))
(debug_insn 164 163 165 2 (var_location:SI GPIOx (const_int 1207961600 [0x48000800])) "../Core/Src/main.c":820:2 -1
     (nil))
(debug_insn 165 164 166 2 (var_location:SI PinMask (const_int 1 [0x1])) "../Core/Src/main.c":820:2 -1
     (nil))
(debug_insn 166 165 167 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":923:22 -1
     (nil))
(debug_insn 167 166 170 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":925:3 -1
     (nil))
(insn 170 167 171 2 (set (mem/v:SI (plus:SI (reg/f:SI 6 r6 [276])
                (const_int 40 [0x28])) [1 MEM[(struct GPIO_TypeDef *)1207961600B].BRR+0 S4 A64])
        (reg:SI 7 r7 [277])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":925:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 171 170 172 2 (var_location:SI GPIOx (clobber (const_int 0 [0]))) "../Core/Src/main.c":820:2 -1
     (nil))
(debug_insn 172 171 173 2 (var_location:SI PinMask (clobber (const_int 0 [0]))) "../Core/Src/main.c":820:2 -1
     (nil))
(debug_insn 173 172 174 2 (debug_marker) "../Core/Src/main.c":823:2 -1
     (nil))
(debug_insn 174 173 175 2 (var_location:SI GPIOx (const_int 1207961600 [0x48000800])) "../Core/Src/main.c":823:2 -1
     (nil))
(debug_insn 175 174 176 2 (var_location:SI PinMask (const_int 2 [0x2])) "../Core/Src/main.c":823:2 -1
     (nil))
(debug_insn 176 175 177 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":923:22 -1
     (nil))
(debug_insn 177 176 180 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":925:3 -1
     (nil))
(insn 180 177 181 2 (set (mem/v:SI (plus:SI (reg/f:SI 6 r6 [276])
                (const_int 40 [0x28])) [1 MEM[(struct GPIO_TypeDef *)1207961600B].BRR+0 S4 A64])
        (reg:SI 1 r1 [279])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":925:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 181 180 182 2 (var_location:SI GPIOx (clobber (const_int 0 [0]))) "../Core/Src/main.c":823:2 -1
     (nil))
(debug_insn 182 181 183 2 (var_location:SI PinMask (clobber (const_int 0 [0]))) "../Core/Src/main.c":823:2 -1
     (nil))
(debug_insn 183 182 184 2 (debug_marker) "../Core/Src/main.c":826:2 -1
     (nil))
(debug_insn 184 183 185 2 (var_location:SI GPIOx (const_int 1207961600 [0x48000800])) "../Core/Src/main.c":826:2 -1
     (nil))
(debug_insn 185 184 186 2 (var_location:SI PinMask (const_int 4 [0x4])) "../Core/Src/main.c":826:2 -1
     (nil))
(debug_insn 186 185 187 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":923:22 -1
     (nil))
(debug_insn 187 186 190 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":925:3 -1
     (nil))
(insn 190 187 191 2 (set (mem/v:SI (plus:SI (reg/f:SI 6 r6 [276])
                (const_int 40 [0x28])) [1 MEM[(struct GPIO_TypeDef *)1207961600B].BRR+0 S4 A64])
        (reg:SI 9 r9 [281])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":925:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 191 190 192 2 (var_location:SI GPIOx (clobber (const_int 0 [0]))) "../Core/Src/main.c":826:2 -1
     (nil))
(debug_insn 192 191 193 2 (var_location:SI PinMask (clobber (const_int 0 [0]))) "../Core/Src/main.c":826:2 -1
     (nil))
(debug_insn 193 192 194 2 (debug_marker) "../Core/Src/main.c":829:2 -1
     (nil))
(debug_insn 194 193 195 2 (var_location:SI GPIOx (const_int 1207961600 [0x48000800])) "../Core/Src/main.c":829:2 -1
     (nil))
(debug_insn 195 194 196 2 (var_location:SI PinMask (const_int 8 [0x8])) "../Core/Src/main.c":829:2 -1
     (nil))
(debug_insn 196 195 197 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":923:22 -1
     (nil))
(debug_insn 197 196 200 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":925:3 -1
     (nil))
(insn 200 197 201 2 (set (mem/v:SI (plus:SI (reg/f:SI 6 r6 [276])
                (const_int 40 [0x28])) [1 MEM[(struct GPIO_TypeDef *)1207961600B].BRR+0 S4 A64])
        (reg:SI 2 r2 [271])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":925:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 201 200 202 2 (var_location:SI GPIOx (clobber (const_int 0 [0]))) "../Core/Src/main.c":829:2 -1
     (nil))
(debug_insn 202 201 203 2 (var_location:SI PinMask (clobber (const_int 0 [0]))) "../Core/Src/main.c":829:2 -1
     (nil))
(debug_insn 203 202 204 2 (debug_marker) "../Core/Src/main.c":832:2 -1
     (nil))
(debug_insn 204 203 205 2 (var_location:SI GPIOx (const_int 1207964672 [0x48001400])) "../Core/Src/main.c":832:2 -1
     (nil))
(debug_insn 205 204 206 2 (var_location:SI PinMask (const_int 4 [0x4])) "../Core/Src/main.c":832:2 -1
     (nil))
(debug_insn 206 205 207 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":923:22 -1
     (nil))
(debug_insn 207 206 210 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":925:3 -1
     (nil))
(insn 210 207 211 2 (set (mem/v:SI (plus:SI (reg/f:SI 8 r8 [270])
                (const_int 40 [0x28])) [1 MEM[(struct GPIO_TypeDef *)1207964672B].BRR+0 S4 A64])
        (reg:SI 9 r9 [281])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":925:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 211 210 212 2 (var_location:SI GPIOx (clobber (const_int 0 [0]))) "../Core/Src/main.c":832:2 -1
     (nil))
(debug_insn 212 211 213 2 (var_location:SI PinMask (clobber (const_int 0 [0]))) "../Core/Src/main.c":832:2 -1
     (nil))
(debug_insn 213 212 214 2 (debug_marker) "../Core/Src/main.c":835:2 -1
     (nil))
(debug_insn 214 213 215 2 (var_location:SI GPIOx (const_int 1207962624 [0x48000c00])) "../Core/Src/main.c":835:2 -1
     (nil))
(debug_insn 215 214 216 2 (var_location:SI PinMask (const_int 8 [0x8])) "../Core/Src/main.c":835:2 -1
     (nil))
(debug_insn 216 215 217 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":923:22 -1
     (nil))
(debug_insn 217 216 220 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":925:3 -1
     (nil))
(insn 220 217 221 2 (set (mem/v:SI (plus:SI (reg/f:SI 10 r10 [286])
                (const_int 40 [0x28])) [1 MEM[(struct GPIO_TypeDef *)1207962624B].BRR+0 S4 A64])
        (reg:SI 2 r2 [271])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":925:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 221 220 222 2 (var_location:SI GPIOx (clobber (const_int 0 [0]))) "../Core/Src/main.c":835:2 -1
     (nil))
(debug_insn 222 221 223 2 (var_location:SI PinMask (clobber (const_int 0 [0]))) "../Core/Src/main.c":835:2 -1
     (nil))
(debug_insn 223 222 224 2 (debug_marker) "../Core/Src/main.c":838:2 -1
     (nil))
(debug_insn 224 223 225 2 (var_location:SI GPIOx (const_int 1207963648 [0x48001000])) "../Core/Src/main.c":838:2 -1
     (nil))
(debug_insn 225 224 226 2 (var_location:SI PinMask (const_int 2 [0x2])) "../Core/Src/main.c":838:2 -1
     (nil))
(debug_insn 226 225 227 2 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":923:22 -1
     (nil))
(debug_insn 227 226 230 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":925:3 -1
     (nil))
(insn 230 227 2485 2 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [288])
                (const_int 40 [0x28])) [1 MEM[(struct GPIO_TypeDef *)1207963648B].BRR+0 S4 A64])
        (reg:SI 1 r1 [279])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h":925:3 728 {*thumb2_movsi_vfp}
     (nil))
(note 2485 230 231 2 NOTE_INSN_DELETED)
(debug_insn 231 2485 232 2 (var_location:SI GPIOx (clobber (const_int 0 [0]))) "../Core/Src/main.c":838:2 -1
     (nil))
(debug_insn 232 231 233 2 (var_location:SI PinMask (clobber (const_int 0 [0]))) "../Core/Src/main.c":838:2 -1
     (nil))
(debug_insn 233 232 239 2 (debug_marker) "../Core/Src/main.c":841:2 -1
     (nil))
(insn 239 233 2441 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [1 MEM[(struct  *)_600].Pull+0 S4 A64])
        (reg:SI 7 r7 [277])) "../Core/Src/main.c":843:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2441 239 234 2 (set (reg:SI 1 r1 [794])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/main.c":844:2 7 {*arm_addsi3}
     (nil))
(insn 234 2441 235 2 (set (reg:SI 2 r2 [290])
        (const_int 8192 [0x2000])) "../Core/Src/main.c":841:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 8192 [0x2000])
        (nil)))
(insn 235 234 236 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [1 MEM[(struct  *)_600].Pin+0 S4 A64])
        (reg:SI 2 r2 [290])) "../Core/Src/main.c":841:22 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 236 235 237 2 (debug_marker) "../Core/Src/main.c":842:2 -1
     (nil))
(debug_insn 237 236 240 2 (debug_marker) "../Core/Src/main.c":843:2 -1
     (nil))
(debug_insn 240 237 244 2 (debug_marker) "../Core/Src/main.c":844:2 -1
     (nil))
(insn 244 240 245 2 (set (reg:SI 0 r0)
        (reg/f:SI 6 r6 [276])) "../Core/Src/main.c":844:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1207961600 [0x48000800])
        (nil)))
(call_insn 245 244 246 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>) [0 LL_GPIO_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":844:2 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 246 245 247 2 (debug_marker) "../Core/Src/main.c":847:2 -1
     (nil))
(debug_insn 247 246 252 2 (debug_marker) "../Core/Src/main.c":848:2 -1
     (nil))
(insn 252 247 2442 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [1 MEM[(struct  *)_600].Pull+0 S4 A64])
        (reg:SI 7 r7 [277])) "../Core/Src/main.c":849:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2442 252 257 2 (set (reg:SI 1 r1 [795])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/main.c":850:2 7 {*arm_addsi3}
     (nil))
(insn 257 2442 516 2 (set (reg:SI 0 r0)
        (reg/f:SI 6 r6 [276])) "../Core/Src/main.c":850:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1207961600 [0x48000800])
        (nil)))
(note 516 257 524 2 NOTE_INSN_DELETED)
(note 524 516 248 2 NOTE_INSN_DELETED)
(insn 248 524 249 2 (set (reg:DI 30 s14 [294])
        (const_int 16384 [0x4000])) "../Core/Src/main.c":847:22 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 16384 [0x4000])
        (nil)))
(insn 249 248 250 2 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 30 s14 [294])) "../Core/Src/main.c":847:22 729 {*movdi_vfp}
     (nil))
(debug_insn 250 249 253 2 (debug_marker) "../Core/Src/main.c":849:2 -1
     (nil))
(debug_insn 253 250 258 2 (debug_marker) "../Core/Src/main.c":850:2 -1
     (nil))
(call_insn 258 253 259 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>) [0 LL_GPIO_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":850:2 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 259 258 260 2 (debug_marker) "../Core/Src/main.c":853:2 -1
     (nil))
(debug_insn 260 259 265 2 (debug_marker) "../Core/Src/main.c":854:2 -1
     (nil))
(insn 265 260 2443 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [1 MEM[(struct  *)_600].Pull+0 S4 A64])
        (reg:SI 7 r7 [277])) "../Core/Src/main.c":855:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2443 265 270 2 (set (reg:SI 1 r1 [796])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/main.c":856:2 7 {*arm_addsi3}
     (nil))
(insn 270 2443 261 2 (set (reg:SI 0 r0)
        (reg/f:SI 6 r6 [276])) "../Core/Src/main.c":856:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1207961600 [0x48000800])
        (nil)))
(insn 261 270 262 2 (set (reg:DI 30 s14 [298])
        (const_int 32768 [0x8000])) "../Core/Src/main.c":853:22 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 32768 [0x8000])
        (nil)))
(insn 262 261 263 2 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 30 s14 [298])) "../Core/Src/main.c":853:22 729 {*movdi_vfp}
     (nil))
(debug_insn 263 262 266 2 (debug_marker) "../Core/Src/main.c":855:2 -1
     (nil))
(debug_insn 266 263 271 2 (debug_marker) "../Core/Src/main.c":856:2 -1
     (nil))
(call_insn 271 266 272 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>) [0 LL_GPIO_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":856:2 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 272 271 273 2 (debug_marker) "../Core/Src/main.c":859:2 -1
     (nil))
(debug_insn 273 272 274 2 (debug_marker) "../Core/Src/main.c":860:2 -1
     (nil))
(debug_insn 274 273 275 2 (debug_marker) "../Core/Src/main.c":861:2 -1
     (nil))
(debug_insn 275 274 282 2 (debug_marker) "../Core/Src/main.c":862:2 -1
     (nil))
(insn 282 275 2444 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [1 MEM[(struct  *)_600].Pull+0 S4 A64])
        (reg:SI 4 r4 [251])) "../Core/Src/main.c":863:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2444 282 287 2 (set (reg:SI 1 r1 [797])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/main.c":864:2 7 {*arm_addsi3}
     (nil))
(insn 287 2444 278 2 (set (reg:SI 0 r0)
        (reg/f:SI 8 r8 [270])) "../Core/Src/main.c":864:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1207964672 [0x48001400])
        (nil)))
(insn 278 287 279 2 (set (reg:DI 32 s16 [303])
        (const_int 0 [0])) "../Core/Src/main.c":859:22 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 279 278 280 2 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 120 [0x78])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 32 s16 [303])) "../Core/Src/main.c":859:22 729 {*movdi_vfp}
     (nil))
(debug_insn 280 279 283 2 (debug_marker) "../Core/Src/main.c":863:2 -1
     (nil))
(debug_insn 283 280 276 2 (debug_marker) "../Core/Src/main.c":864:2 -1
     (nil))
(insn 276 283 277 2 (set (reg:DI 38 s22 [302])
        (const_int 4294967304 [0x100000008])) "../Core/Src/main.c":859:22 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 4294967304 [0x100000008])
        (nil)))
(insn 277 276 288 2 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 38 s22 [302])) "../Core/Src/main.c":859:22 729 {*movdi_vfp}
     (nil))
(call_insn 288 277 289 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>) [0 LL_GPIO_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":864:2 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 289 288 290 2 (debug_marker) "../Core/Src/main.c":867:2 -1
     (nil))
(debug_insn 290 289 291 2 (debug_marker) "../Core/Src/main.c":868:2 -1
     (nil))
(debug_insn 291 290 292 2 (debug_marker) "../Core/Src/main.c":869:2 -1
     (nil))
(debug_insn 292 291 296 2 (debug_marker) "../Core/Src/main.c":870:2 -1
     (nil))
(insn 296 292 297 2 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 120 [0x78])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 32 s16 [303])) "../Core/Src/main.c":867:22 729 {*movdi_vfp}
     (nil))
(debug_insn 297 296 299 2 (debug_marker) "../Core/Src/main.c":871:2 -1
     (nil))
(insn 299 297 300 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [1 MEM[(struct  *)_600].Pull+0 S4 A64])
        (reg:SI 4 r4 [251])) "../Core/Src/main.c":871:23 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 300 299 2445 2 (debug_marker) "../Core/Src/main.c":872:2 -1
     (nil))
(insn 2445 300 304 2 (set (reg:SI 1 r1 [798])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/main.c":872:2 7 {*arm_addsi3}
     (nil))
(insn 304 2445 293 2 (set (reg:SI 0 r0)
        (reg/f:SI 8 r8 [270])) "../Core/Src/main.c":872:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1207964672 [0x48001400])
        (nil)))
(insn 293 304 294 2 (set (reg:DI 30 s14 [307])
        (const_int 4294967312 [0x100000010])) "../Core/Src/main.c":867:22 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 4294967312 [0x100000010])
        (nil)))
(insn 294 293 305 2 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 30 s14 [307])) "../Core/Src/main.c":867:22 729 {*movdi_vfp}
     (nil))
(call_insn 305 294 306 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>) [0 LL_GPIO_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":872:2 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 306 305 307 2 (debug_marker) "../Core/Src/main.c":875:2 -1
     (nil))
(debug_insn 307 306 308 2 (debug_marker) "../Core/Src/main.c":876:2 -1
     (nil))
(debug_insn 308 307 309 2 (debug_marker) "../Core/Src/main.c":877:2 -1
     (nil))
(debug_insn 309 308 313 2 (debug_marker) "../Core/Src/main.c":878:2 -1
     (nil))
(insn 313 309 314 2 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 120 [0x78])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 32 s16 [303])) "../Core/Src/main.c":875:22 729 {*movdi_vfp}
     (nil))
(debug_insn 314 313 316 2 (debug_marker) "../Core/Src/main.c":879:2 -1
     (nil))
(insn 316 314 317 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [1 MEM[(struct  *)_600].Pull+0 S4 A64])
        (reg:SI 4 r4 [251])) "../Core/Src/main.c":879:23 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 317 316 2446 2 (debug_marker) "../Core/Src/main.c":880:2 -1
     (nil))
(insn 2446 317 321 2 (set (reg:SI 1 r1 [799])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/main.c":880:2 7 {*arm_addsi3}
     (nil))
(insn 321 2446 310 2 (set (reg:SI 0 r0)
        (reg/f:SI 8 r8 [270])) "../Core/Src/main.c":880:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1207964672 [0x48001400])
        (nil)))
(insn 310 321 311 2 (set (reg:DI 30 s14 [312])
        (const_int 4294967328 [0x100000020])) "../Core/Src/main.c":875:22 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 4294967328 [0x100000020])
        (nil)))
(insn 311 310 322 2 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 30 s14 [312])) "../Core/Src/main.c":875:22 729 {*movdi_vfp}
     (nil))
(call_insn 322 311 323 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>) [0 LL_GPIO_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":880:2 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 323 322 324 2 (debug_marker) "../Core/Src/main.c":883:2 -1
     (nil))
(debug_insn 324 323 325 2 (debug_marker) "../Core/Src/main.c":884:2 -1
     (nil))
(debug_insn 325 324 326 2 (debug_marker) "../Core/Src/main.c":885:2 -1
     (nil))
(debug_insn 326 325 330 2 (debug_marker) "../Core/Src/main.c":886:2 -1
     (nil))
(insn 330 326 331 2 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 120 [0x78])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 32 s16 [303])) "../Core/Src/main.c":883:22 729 {*movdi_vfp}
     (nil))
(debug_insn 331 330 333 2 (debug_marker) "../Core/Src/main.c":887:2 -1
     (nil))
(insn 333 331 334 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [1 MEM[(struct  *)_600].Pull+0 S4 A64])
        (reg:SI 4 r4 [251])) "../Core/Src/main.c":887:23 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 334 333 2447 2 (debug_marker) "../Core/Src/main.c":888:2 -1
     (nil))
(insn 2447 334 338 2 (set (reg:SI 1 r1 [800])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/main.c":888:2 7 {*arm_addsi3}
     (nil))
(insn 338 2447 327 2 (set (reg:SI 0 r0)
        (reg/f:SI 6 r6 [276])) "../Core/Src/main.c":888:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1207961600 [0x48000800])
        (nil)))
(insn 327 338 328 2 (set (reg:DI 30 s14 [317])
        (const_int 4294967297 [0x100000001])) "../Core/Src/main.c":883:22 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 4294967297 [0x100000001])
        (nil)))
(insn 328 327 339 2 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 30 s14 [317])) "../Core/Src/main.c":883:22 729 {*movdi_vfp}
     (nil))
(call_insn 339 328 340 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>) [0 LL_GPIO_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":888:2 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 340 339 341 2 (debug_marker) "../Core/Src/main.c":891:2 -1
     (nil))
(debug_insn 341 340 342 2 (debug_marker) "../Core/Src/main.c":892:2 -1
     (nil))
(debug_insn 342 341 343 2 (debug_marker) "../Core/Src/main.c":893:2 -1
     (nil))
(debug_insn 343 342 347 2 (debug_marker) "../Core/Src/main.c":894:2 -1
     (nil))
(insn 347 343 348 2 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 120 [0x78])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 32 s16 [303])) "../Core/Src/main.c":891:22 729 {*movdi_vfp}
     (nil))
(debug_insn 348 347 350 2 (debug_marker) "../Core/Src/main.c":895:2 -1
     (nil))
(insn 350 348 351 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [1 MEM[(struct  *)_600].Pull+0 S4 A64])
        (reg:SI 4 r4 [251])) "../Core/Src/main.c":895:23 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 351 350 2448 2 (debug_marker) "../Core/Src/main.c":896:2 -1
     (nil))
(insn 2448 351 355 2 (set (reg:SI 1 r1 [801])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/main.c":896:2 7 {*arm_addsi3}
     (nil))
(insn 355 2448 344 2 (set (reg:SI 0 r0)
        (reg/f:SI 6 r6 [276])) "../Core/Src/main.c":896:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1207961600 [0x48000800])
        (nil)))
(insn 344 355 345 2 (set (reg:DI 34 s18 [322])
        (const_int 4294967298 [0x100000002])) "../Core/Src/main.c":891:22 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 4294967298 [0x100000002])
        (nil)))
(insn 345 344 356 2 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 34 s18 [322])) "../Core/Src/main.c":891:22 729 {*movdi_vfp}
     (nil))
(call_insn 356 345 357 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>) [0 LL_GPIO_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":896:2 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 357 356 358 2 (debug_marker) "../Core/Src/main.c":899:2 -1
     (nil))
(debug_insn 358 357 359 2 (debug_marker) "../Core/Src/main.c":900:2 -1
     (nil))
(debug_insn 359 358 360 2 (debug_marker) "../Core/Src/main.c":901:2 -1
     (nil))
(debug_insn 360 359 364 2 (debug_marker) "../Core/Src/main.c":902:2 -1
     (nil))
(insn 364 360 365 2 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 120 [0x78])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 32 s16 [303])) "../Core/Src/main.c":899:22 729 {*movdi_vfp}
     (nil))
(debug_insn 365 364 367 2 (debug_marker) "../Core/Src/main.c":903:2 -1
     (nil))
(insn 367 365 368 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [1 MEM[(struct  *)_600].Pull+0 S4 A64])
        (reg:SI 4 r4 [251])) "../Core/Src/main.c":903:23 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 368 367 2449 2 (debug_marker) "../Core/Src/main.c":904:2 -1
     (nil))
(insn 2449 368 372 2 (set (reg:SI 1 r1 [802])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/main.c":904:2 7 {*arm_addsi3}
     (nil))
(insn 372 2449 361 2 (set (reg:SI 0 r0)
        (reg/f:SI 6 r6 [276])) "../Core/Src/main.c":904:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1207961600 [0x48000800])
        (nil)))
(insn 361 372 362 2 (set (reg:DI 36 s20 [327])
        (const_int 4294967300 [0x100000004])) "../Core/Src/main.c":899:22 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 4294967300 [0x100000004])
        (nil)))
(insn 362 361 373 2 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 36 s20 [327])) "../Core/Src/main.c":899:22 729 {*movdi_vfp}
     (nil))
(call_insn 373 362 374 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>) [0 LL_GPIO_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":904:2 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 374 373 375 2 (debug_marker) "../Core/Src/main.c":907:2 -1
     (nil))
(debug_insn 375 374 376 2 (debug_marker) "../Core/Src/main.c":908:2 -1
     (nil))
(debug_insn 376 375 377 2 (debug_marker) "../Core/Src/main.c":909:2 -1
     (nil))
(debug_insn 377 376 389 2 (debug_marker) "../Core/Src/main.c":910:2 -1
     (nil))
(insn 389 377 379 2 (set (reg:SI 0 r0)
        (reg/f:SI 6 r6 [276])) "../Core/Src/main.c":912:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1207961600 [0x48000800])
        (nil)))
(insn 379 389 381 2 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 38 s22 [302])) "../Core/Src/main.c":907:22 729 {*movdi_vfp}
     (nil))
(insn 381 379 382 2 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 120 [0x78])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 32 s16 [303])) "../Core/Src/main.c":907:22 729 {*movdi_vfp}
     (nil))
(debug_insn 382 381 384 2 (debug_marker) "../Core/Src/main.c":911:2 -1
     (nil))
(insn 384 382 385 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [1 MEM[(struct  *)_600].Pull+0 S4 A64])
        (reg:SI 7 r7 [277])) "../Core/Src/main.c":911:23 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 385 384 2450 2 (debug_marker) "../Core/Src/main.c":912:2 -1
     (nil))
(insn 2450 385 390 2 (set (reg:SI 1 r1 [803])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/main.c":912:2 7 {*arm_addsi3}
     (nil))
(call_insn 390 2450 391 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>) [0 LL_GPIO_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":912:2 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 391 390 392 2 (debug_marker) "../Core/Src/main.c":915:2 -1
     (nil))
(debug_insn 392 391 393 2 (debug_marker) "../Core/Src/main.c":916:2 -1
     (nil))
(debug_insn 393 392 394 2 (debug_marker) "../Core/Src/main.c":917:2 -1
     (nil))
(debug_insn 394 393 396 2 (debug_marker) "../Core/Src/main.c":918:2 -1
     (nil))
(insn 396 394 406 2 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 36 s20 [327])) "../Core/Src/main.c":915:22 729 {*movdi_vfp}
     (nil))
(insn 406 396 398 2 (set (reg:SI 0 r0)
        (reg/f:SI 8 r8 [270])) "../Core/Src/main.c":920:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1207964672 [0x48001400])
        (nil)))
(insn 398 406 399 2 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 120 [0x78])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 32 s16 [303])) "../Core/Src/main.c":915:22 729 {*movdi_vfp}
     (nil))
(debug_insn 399 398 401 2 (debug_marker) "../Core/Src/main.c":919:2 -1
     (nil))
(insn 401 399 402 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [1 MEM[(struct  *)_600].Pull+0 S4 A64])
        (reg:SI 4 r4 [251])) "../Core/Src/main.c":919:23 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 402 401 2451 2 (debug_marker) "../Core/Src/main.c":920:2 -1
     (nil))
(insn 2451 402 407 2 (set (reg:SI 1 r1 [804])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/main.c":920:2 7 {*arm_addsi3}
     (nil))
(call_insn 407 2451 408 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>) [0 LL_GPIO_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":920:2 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 408 407 409 2 (debug_marker) "../Core/Src/main.c":923:2 -1
     (nil))
(debug_insn 409 408 414 2 (debug_marker) "../Core/Src/main.c":924:2 -1
     (nil))
(insn 414 409 2452 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [1 MEM[(struct  *)_600].Pull+0 S4 A64])
        (reg:SI 7 r7 [277])) "../Core/Src/main.c":925:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2452 414 419 2 (set (reg:SI 1 r1 [805])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/main.c":926:2 7 {*arm_addsi3}
     (nil))
(insn 419 2452 410 2 (set (reg:SI 0 r0)
        (const_int 1207965696 [0x48001800])) "../Core/Src/main.c":926:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 410 419 411 2 (set (reg:DI 30 s14 [342])
        (const_int 1 [0x1])) "../Core/Src/main.c":923:22 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 411 410 412 2 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 30 s14 [342])) "../Core/Src/main.c":923:22 729 {*movdi_vfp}
     (nil))
(debug_insn 412 411 415 2 (debug_marker) "../Core/Src/main.c":925:2 -1
     (nil))
(debug_insn 415 412 420 2 (debug_marker) "../Core/Src/main.c":926:2 -1
     (nil))
(call_insn 420 415 421 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>) [0 LL_GPIO_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":926:2 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 421 420 422 2 (debug_marker) "../Core/Src/main.c":929:2 -1
     (nil))
(debug_insn 422 421 427 2 (debug_marker) "../Core/Src/main.c":930:2 -1
     (nil))
(insn 427 422 2453 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [1 MEM[(struct  *)_600].Pull+0 S4 A64])
        (reg:SI 7 r7 [277])) "../Core/Src/main.c":931:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2453 427 432 2 (set (reg:SI 1 r1 [806])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/main.c":932:2 7 {*arm_addsi3}
     (nil))
(insn 432 2453 423 2 (set (reg:SI 0 r0)
        (const_int 1207965696 [0x48001800])) "../Core/Src/main.c":932:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 423 432 424 2 (set (reg:DI 30 s14 [346])
        (const_int 2 [0x2])) "../Core/Src/main.c":929:22 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 424 423 425 2 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 30 s14 [346])) "../Core/Src/main.c":929:22 729 {*movdi_vfp}
     (nil))
(debug_insn 425 424 428 2 (debug_marker) "../Core/Src/main.c":931:2 -1
     (nil))
(debug_insn 428 425 433 2 (debug_marker) "../Core/Src/main.c":932:2 -1
     (nil))
(call_insn 433 428 434 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>) [0 LL_GPIO_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":932:2 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 434 433 435 2 (debug_marker) "../Core/Src/main.c":935:2 -1
     (nil))
(debug_insn 435 434 440 2 (debug_marker) "../Core/Src/main.c":936:2 -1
     (nil))
(insn 440 435 2454 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [1 MEM[(struct  *)_600].Pull+0 S4 A64])
        (reg:SI 7 r7 [277])) "../Core/Src/main.c":937:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2454 440 445 2 (set (reg:SI 1 r1 [807])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/main.c":938:2 7 {*arm_addsi3}
     (nil))
(insn 445 2454 436 2 (set (reg:SI 0 r0)
        (const_int 1207965696 [0x48001800])) "../Core/Src/main.c":938:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 436 445 437 2 (set (reg:DI 36 s20 [350])
        (const_int 64 [0x40])) "../Core/Src/main.c":935:22 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 64 [0x40])
        (nil)))
(insn 437 436 438 2 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 36 s20 [350])) "../Core/Src/main.c":935:22 729 {*movdi_vfp}
     (nil))
(debug_insn 438 437 441 2 (debug_marker) "../Core/Src/main.c":937:2 -1
     (nil))
(debug_insn 441 438 446 2 (debug_marker) "../Core/Src/main.c":938:2 -1
     (nil))
(call_insn 446 441 447 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>) [0 LL_GPIO_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":938:2 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 447 446 448 2 (debug_marker) "../Core/Src/main.c":941:2 -1
     (nil))
(debug_insn 448 447 453 2 (debug_marker) "../Core/Src/main.c":942:2 -1
     (nil))
(insn 453 448 2455 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [1 MEM[(struct  *)_600].Pull+0 S4 A64])
        (reg:SI 7 r7 [277])) "../Core/Src/main.c":943:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2455 453 458 2 (set (reg:SI 1 r1 [808])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/main.c":944:2 7 {*arm_addsi3}
     (nil))
(insn 458 2455 449 2 (set (reg:SI 0 r0)
        (const_int 1207965696 [0x48001800])) "../Core/Src/main.c":944:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 449 458 450 2 (set (reg:DI 6 r6 [354])
        (const_int 256 [0x100])) "../Core/Src/main.c":941:22 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 256 [0x100])
        (nil)))
(insn 450 449 451 2 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 6 r6 [354])) "../Core/Src/main.c":941:22 729 {*movdi_vfp}
     (nil))
(debug_insn 451 450 454 2 (debug_marker) "../Core/Src/main.c":943:2 -1
     (nil))
(debug_insn 454 451 459 2 (debug_marker) "../Core/Src/main.c":944:2 -1
     (nil))
(call_insn 459 454 460 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>) [0 LL_GPIO_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":944:2 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 460 459 461 2 (debug_marker) "../Core/Src/main.c":947:2 -1
     (nil))
(debug_insn 461 460 462 2 (debug_marker) "../Core/Src/main.c":948:2 -1
     (nil))
(debug_insn 462 461 463 2 (debug_marker) "../Core/Src/main.c":949:2 -1
     (nil))
(debug_insn 463 462 465 2 (debug_marker) "../Core/Src/main.c":950:2 -1
     (nil))
(insn 465 463 467 2 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 38 s22 [302])) "../Core/Src/main.c":947:22 729 {*movdi_vfp}
     (nil))
(insn 467 465 468 2 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 120 [0x78])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 32 s16 [303])) "../Core/Src/main.c":947:22 729 {*movdi_vfp}
     (nil))
(debug_insn 468 467 470 2 (debug_marker) "../Core/Src/main.c":951:2 -1
     (nil))
(insn 470 468 471 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [1 MEM[(struct  *)_600].Pull+0 S4 A64])
        (reg:SI 4 r4 [251])) "../Core/Src/main.c":951:23 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 471 470 2456 2 (debug_marker) "../Core/Src/main.c":952:2 -1
     (nil))
(insn 2456 471 475 2 (set (reg:SI 1 r1 [809])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/main.c":952:2 7 {*arm_addsi3}
     (nil))
(insn 475 2456 476 2 (set (reg:SI 0 r0)
        (reg/f:SI 10 r10 [286])) "../Core/Src/main.c":952:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1207962624 [0x48000c00])
        (nil)))
(call_insn 476 475 477 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>) [0 LL_GPIO_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":952:2 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 477 476 478 2 (debug_marker) "../Core/Src/main.c":955:2 -1
     (nil))
(debug_insn 478 477 480 2 (debug_marker) "../Core/Src/main.c":956:2 -1
     (nil))
(insn 480 478 481 2 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 36 s20 [350])) "../Core/Src/main.c":955:22 729 {*movdi_vfp}
     (nil))
(debug_insn 481 480 488 2 (debug_marker) "../Core/Src/main.c":957:2 -1
     (nil))
(insn 488 481 483 2 (set (reg:SI 0 r0)
        (reg/f:SI 10 r10 [286])) "../Core/Src/main.c":958:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1207962624 [0x48000c00])
        (nil)))
(insn 483 488 484 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [1 MEM[(struct  *)_600].Pull+0 S4 A64])
        (reg:SI 4 r4 [251])) "../Core/Src/main.c":957:23 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 484 483 2457 2 (debug_marker) "../Core/Src/main.c":958:2 -1
     (nil))
(insn 2457 484 489 2 (set (reg:SI 1 r1 [810])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/main.c":958:2 7 {*arm_addsi3}
     (nil))
(call_insn 489 2457 490 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>) [0 LL_GPIO_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":958:2 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 490 489 491 2 (debug_marker) "../Core/Src/main.c":961:2 -1
     (nil))
(debug_insn 491 490 492 2 (debug_marker) "../Core/Src/main.c":962:2 -1
     (nil))
(debug_insn 492 491 493 2 (debug_marker) "../Core/Src/main.c":963:2 -1
     (nil))
(debug_insn 493 492 495 2 (debug_marker) "../Core/Src/main.c":964:2 -1
     (nil))
(insn 495 493 2486 2 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 34 s18 [322])) "../Core/Src/main.c":961:22 729 {*movdi_vfp}
     (nil))
(insn 2486 495 505 2 (set (reg/f:SI 3 r3 [288])
        (const_int 1207963648 [0x48001000])) "../Core/Src/main.c":966:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 505 2486 497 2 (set (reg:SI 0 r0)
        (reg/f:SI 3 r3 [288])) "../Core/Src/main.c":966:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1207963648 [0x48001000])
        (nil)))
(insn 497 505 498 2 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 120 [0x78])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 32 s16 [303])) "../Core/Src/main.c":961:22 729 {*movdi_vfp}
     (nil))
(debug_insn 498 497 500 2 (debug_marker) "../Core/Src/main.c":965:2 -1
     (nil))
(insn 500 498 501 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [1 MEM[(struct  *)_600].Pull+0 S4 A64])
        (reg:SI 4 r4 [251])) "../Core/Src/main.c":965:23 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 501 500 2458 2 (debug_marker) "../Core/Src/main.c":966:2 -1
     (nil))
(insn 2458 501 506 2 (set (reg:SI 1 r1 [811])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/main.c":966:2 7 {*arm_addsi3}
     (nil))
(call_insn 506 2458 507 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>) [0 LL_GPIO_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":966:2 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 507 506 508 2 (var_location:SI tmpreg (clobber (const_int 0 [0]))) "../Core/Src/main.c":125:2 -1
     (nil))
(debug_insn 508 507 509 2 (var_location:SI tmpreg (clobber (const_int 0 [0]))) "../Core/Src/main.c":125:2 -1
     (nil))
(debug_insn 509 508 510 2 (var_location:SI tmpreg (clobber (const_int 0 [0]))) "../Core/Src/main.c":125:2 -1
     (nil))
(debug_insn 510 509 511 2 (var_location:SI tmpreg (clobber (const_int 0 [0]))) "../Core/Src/main.c":125:2 -1
     (nil))
(debug_insn 511 510 512 2 (var_location:SI tmpreg (clobber (const_int 0 [0]))) "../Core/Src/main.c":125:2 -1
     (nil))
(debug_insn 512 511 513 2 (var_location:SI tmpreg (clobber (const_int 0 [0]))) "../Core/Src/main.c":125:2 -1
     (nil))
(debug_insn 513 512 514 2 (debug_marker) "../Core/Src/main.c":126:2 -1
     (nil))
(debug_insn 514 513 515 2 (debug_marker:BLK) "../Core/Src/main.c":621:13 -1
     (nil))
(debug_insn 515 514 518 2 (debug_marker) "../Core/Src/main.c":627:2 -1
     (nil))
(insn 518 515 519 2 (set (reg:SI 2 r2)
        (reg:SI 11 fp [275])) "../Core/Src/main.c":627:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 32 [0x20])
        (nil)))
(insn 519 518 2459 2 (set (reg:SI 1 r1)
        (reg:SI 4 r4 [251])) "../Core/Src/main.c":627:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 2459 519 521 2 (set (reg:SI 0 r0 [812])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 80 [0x50]))) "../Core/Src/main.c":627:23 7 {*arm_addsi3}
     (nil))
(call_insn 521 2459 523 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000004f0e800 __builtin_memset>) [0 __builtin_memset S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":627:23 291 {*call_value_symbol}
     (expr_list:REG_RETURNED (reg/f:SI 765)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000004f0e800 __builtin_memset>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(debug_insn 523 521 2460 2 (debug_marker) "../Core/Src/main.c":629:2 -1
     (nil))
(insn 2460 523 526 2 (set (reg:SI 0 r0 [813])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 116 [0x74]))) "../Core/Src/main.c":630:27 7 {*arm_addsi3}
     (nil))
(insn 526 2460 527 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 56 [0x38])) [4 MEM[(struct  *)_604]+0 S4 A64])
        (reg:SI 4 r4 [251])) "../Core/Src/main.c":629:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 527 526 528 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [4 MEM[(struct  *)_604]+4 S4 A32])
        (reg:SI 4 r4 [251])) "../Core/Src/main.c":629:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 528 527 529 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 64 [0x40])) [4 MEM[(struct  *)_604]+8 S4 A64])
        (reg:SI 4 r4 [251])) "../Core/Src/main.c":629:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 529 528 530 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 68 [0x44])) [4 MEM[(struct  *)_604]+12 S4 A32])
        (reg:SI 4 r4 [251])) "../Core/Src/main.c":629:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 530 529 531 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 72 [0x48])) [4 MEM[(struct  *)_604]+16 S4 A64])
        (reg:SI 4 r4 [251])) "../Core/Src/main.c":629:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 531 530 532 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 76 [0x4c])) [4 MEM[(struct  *)_604]+20 S4 A32])
        (reg:SI 4 r4 [251])) "../Core/Src/main.c":629:22 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 532 531 536 2 (debug_marker) "../Core/Src/main.c":630:2 -1
     (nil))
(insn 536 532 535 2 (set (reg:SI 1 r1)
        (reg:SI 4 r4 [251])) "../Core/Src/main.c":630:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 535 536 538 2 (set (reg:SI 2 r2)
        (const_int 80 [0x50])) "../Core/Src/main.c":630:27 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 538 535 540 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000004f0e800 __builtin_memset>) [0 __builtin_memset S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":630:27 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000004f0e800 __builtin_memset>)
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(debug_insn 540 538 542 2 (debug_marker) "../Core/Src/main.c":634:2 -1
     (nil))
(insn 542 540 543 2 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [1 MEM[(struct  *)_600].PeriphClockSelection+0 S4 A64])
        (reg:SI 9 r9 [281])) "../Core/Src/main.c":634:37 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 543 542 544 2 (debug_marker) "../Core/Src/main.c":635:2 -1
     (nil))
(debug_insn 544 543 2461 2 (debug_marker) "../Core/Src/main.c":636:2 -1
     (nil))
(insn 2461 544 547 2 (set (reg:SI 0 r0 [814])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/main.c":636:6 7 {*arm_addsi3}
     (nil))
(call_insn 547 2461 550 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_RCCEx_PeriphCLKConfig") [flags 0x41]  <function_decl 00000000068e3a00 HAL_RCCEx_PeriphCLKConfig>) [0 HAL_RCCEx_PeriphCLKConfig S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":636:6 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_RCCEx_PeriphCLKConfig") [flags 0x41]  <function_decl 00000000068e3a00 HAL_RCCEx_PeriphCLKConfig>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 550 547 551 2 (set (reg:SI 4 r4 [382])
        (reg:SI 0 r0 [771])) "../Core/Src/main.c":636:5 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 551 550 552 2 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 4 r4 [382])
                        (const_int 0 [0]))
                    (label_ref 566)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/main.c":636:5 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 354334804 (nil))
 -> 566)
(note 552 551 553 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 553 552 554 3 (debug_marker) "../Core/Src/main.c":637:3 -1
     (nil))
(debug_insn 554 553 555 3 (debug_marker:BLK) "../Core/Src/main.c":993:6 -1
     (nil))
(debug_insn 555 554 556 3 (debug_marker) "../Core/Src/main.c":996:2 -1
     (nil))
(debug_insn 556 555 557 3 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":207:27 -1
     (nil))
(debug_insn 557 556 558 3 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(insn 558 557 563 3 (parallel [
            (asm_operands/v ("cpsid i") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:209)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(code_label 563 558 559 4 12 (nil) [1 uses])
(note 559 563 560 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 560 559 561 4 (debug_marker) "../Core/Src/main.c":997:2 -1
     (nil))
(debug_insn 561 560 562 4 (debug_marker) "../Core/Src/main.c":998:2 -1
     (nil))
(debug_insn 562 561 2362 4 (debug_marker) "../Core/Src/main.c":997:8 -1
     (nil))
(jump_insn 2362 562 2363 4 (set (pc)
        (label_ref 563)) 284 {*arm_jump}
     (nil)
 -> 563)
(barrier 2363 2362 566)
(code_label 566 2363 567 5 11 (nil) [1 uses])
(note 567 566 568 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 568 567 569 5 (debug_marker) "../Core/Src/main.c":641:2 -1
     (nil))
(debug_insn 569 568 570 5 (var_location:SI Periphs (const_int 262144 [0x40000])) "../Core/Src/main.c":641:2 -1
     (nil))
(debug_insn 570 569 571 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":913:22 -1
     (nil))
(debug_insn 571 570 572 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":915:3 -1
     (nil))
(debug_insn 572 571 574 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":916:3 -1
     (nil))
(insn 574 572 575 5 (set (reg:SI 3 r3 [orig:174 _104 ] [174])
        (mem/v:SI (plus:SI (reg/f:SI 5 r5 [252])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":916:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 575 574 577 5 (set (reg:SI 3 r3 [orig:175 _105 ] [175])
        (ior:SI (reg:SI 3 r3 [orig:174 _104 ] [174])
            (const_int 262144 [0x40000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":916:3 106 {*iorsi3_insn}
     (nil))
(insn 577 575 578 5 (set (mem/v:SI (plus:SI (reg/f:SI 5 r5 [252])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 3 r3 [orig:175 _105 ] [175])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":916:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 578 577 580 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":918:3 -1
     (nil))
(insn 580 578 581 5 (set (reg:SI 3 r3 [orig:176 _106 ] [176])
        (mem/v:SI (plus:SI (reg/f:SI 5 r5 [252])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":918:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 581 580 582 5 (set (reg:SI 3 r3 [orig:177 _107 ] [177])
        (and:SI (reg:SI 3 r3 [orig:176 _106 ] [176])
            (const_int 262144 [0x40000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":918:12 90 {*arm_andsi3_insn}
     (nil))
(insn 582 581 583 5 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 24 [0x18])) [1 tmpreg+0 S4 A64])
        (reg:SI 3 r3 [orig:177 _107 ] [177])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":918:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 583 582 584 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":919:3 -1
     (nil))
(insn 584 583 585 5 (set (reg:SI 3 r3 [orig:178 vol.1_108 ] [178])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 24 [0x18])) [1 tmpreg+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":919:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 585 584 586 5 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Core/Src/main.c":641:2 -1
     (nil))
(debug_insn 586 585 587 5 (var_location:SI tmpreg (clobber (const_int 0 [0]))) "../Core/Src/main.c":641:2 -1
     (nil))
(debug_insn 587 586 588 5 (debug_marker) "../Core/Src/main.c":643:2 -1
     (nil))
(debug_insn 588 587 589 5 (var_location:SI Periphs (const_int 2 [0x2])) "../Core/Src/main.c":643:2 -1
     (nil))
(debug_insn 589 588 590 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":451:22 -1
     (nil))
(debug_insn 590 589 591 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":453:3 -1
     (nil))
(debug_insn 591 590 593 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":454:3 -1
     (nil))
(insn 593 591 594 5 (set (reg:SI 3 r3 [orig:179 _109 ] [179])
        (mem/v:SI (plus:SI (reg/f:SI 5 r5 [252])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":454:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 594 593 596 5 (set (reg:SI 3 r3 [orig:180 _110 ] [180])
        (ior:SI (reg:SI 3 r3 [orig:179 _109 ] [179])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":454:3 106 {*iorsi3_insn}
     (nil))
(insn 596 594 597 5 (set (mem/v:SI (plus:SI (reg/f:SI 5 r5 [252])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 3 r3 [orig:180 _110 ] [180])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":454:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 597 596 599 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":456:3 -1
     (nil))
(insn 599 597 615 5 (set (reg:SI 3 r3 [orig:181 _111 ] [181])
        (mem/v:SI (plus:SI (reg/f:SI 5 r5 [252])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":456:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 615 599 600 5 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 64 [0x40])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_604]+0 S8 A64])
        (reg:DI 32 s16 [303])) "../Core/Src/main.c":648:22 729 {*movdi_vfp}
     (nil))
(insn 600 615 601 5 (set (reg:SI 3 r3 [orig:182 _112 ] [182])
        (and:SI (reg:SI 3 r3 [orig:181 _111 ] [181])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":456:12 90 {*arm_andsi3_insn}
     (nil))
(insn 601 600 602 5 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 28 [0x1c])) [1 tmpreg+0 S4 A32])
        (reg:SI 3 r3 [orig:182 _112 ] [182])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":456:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 602 601 603 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":457:3 -1
     (nil))
(insn 603 602 604 5 (set (reg:SI 3 r3 [orig:183 vol.0_113 ] [183])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 28 [0x1c])) [1 tmpreg+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":457:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 604 603 605 5 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Core/Src/main.c":643:2 -1
     (nil))
(debug_insn 605 604 606 5 (var_location:SI tmpreg (clobber (const_int 0 [0]))) "../Core/Src/main.c":643:2 -1
     (nil))
(debug_insn 606 605 607 5 (debug_marker) "../Core/Src/main.c":648:2 -1
     (nil))
(debug_insn 607 606 608 5 (debug_marker) "../Core/Src/main.c":649:2 -1
     (nil))
(debug_insn 608 607 609 5 (debug_marker) "../Core/Src/main.c":650:2 -1
     (nil))
(debug_insn 609 608 610 5 (debug_marker) "../Core/Src/main.c":651:2 -1
     (nil))
(debug_insn 610 609 611 5 (debug_marker) "../Core/Src/main.c":652:2 -1
     (nil))
(debug_insn 611 610 2462 5 (debug_marker) "../Core/Src/main.c":653:2 -1
     (nil))
(insn 2462 611 622 5 (set (reg:SI 1 r1 [815])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 56 [0x38]))) "../Core/Src/main.c":654:2 7 {*arm_addsi3}
     (nil))
(insn 622 2462 616 5 (set (reg:SI 0 r0)
        (const_int 1207960576 [0x48000400])) "../Core/Src/main.c":654:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 616 622 617 5 (set (reg:DI 6 r6 [391])
        (const_int 30064771072 [0x700000000])) "../Core/Src/main.c":648:22 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 30064771072 [0x700000000])
        (nil)))
(insn 617 616 618 5 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 72 [0x48])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_604]+0 S8 A64])
        (reg:DI 6 r6 [391])) "../Core/Src/main.c":648:22 729 {*movdi_vfp}
     (nil))
(debug_insn 618 617 612 5 (debug_marker) "../Core/Src/main.c":654:2 -1
     (nil))
(insn 612 618 613 5 (set (reg:DI 2 r2 [389])
        (const_int 8589934848 [0x200000100])) "../Core/Src/main.c":648:22 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 8589934848 [0x200000100])
        (nil)))
(insn 613 612 623 5 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 56 [0x38])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_604]+0 S8 A64])
        (reg:DI 2 r2 [389])) "../Core/Src/main.c":648:22 729 {*movdi_vfp}
     (nil))
(call_insn 623 613 624 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>) [0 LL_GPIO_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":654:2 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 624 623 625 5 (debug_marker) "../Core/Src/main.c":656:2 -1
     (nil))
(debug_insn 625 624 626 5 (debug_marker) "../Core/Src/main.c":657:2 -1
     (nil))
(debug_insn 626 625 627 5 (debug_marker) "../Core/Src/main.c":658:2 -1
     (nil))
(debug_insn 627 626 628 5 (debug_marker) "../Core/Src/main.c":659:2 -1
     (nil))
(debug_insn 628 627 629 5 (debug_marker) "../Core/Src/main.c":660:2 -1
     (nil))
(debug_insn 629 628 635 5 (debug_marker) "../Core/Src/main.c":661:2 -1
     (nil))
(insn 635 629 636 5 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 72 [0x48])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_604]+0 S8 A64])
        (reg:DI 6 r6 [391])) "../Core/Src/main.c":656:22 729 {*movdi_vfp}
     (nil))
(debug_insn 636 635 633 5 (debug_marker) "../Core/Src/main.c":662:2 -1
     (nil))
(insn 633 636 2463 5 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 64 [0x40])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_604]+0 S8 A64])
        (reg:DI 32 s16 [303])) "../Core/Src/main.c":656:22 729 {*movdi_vfp}
     (nil))
(insn 2463 633 640 5 (set (reg:SI 1 r1 [816])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 56 [0x38]))) "../Core/Src/main.c":662:2 7 {*arm_addsi3}
     (nil))
(insn 640 2463 630 5 (set (reg:SI 0 r0)
        (const_int 1207960576 [0x48000400])) "../Core/Src/main.c":662:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 630 640 631 5 (set (reg:DI 2 r2 [394])
        (const_int 8589935104 [0x200000200])) "../Core/Src/main.c":656:22 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 8589935104 [0x200000200])
        (nil)))
(insn 631 630 641 5 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 56 [0x38])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_604]+0 S8 A64])
        (reg:DI 2 r2 [394])) "../Core/Src/main.c":656:22 729 {*movdi_vfp}
     (nil))
(call_insn 641 631 642 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>) [0 LL_GPIO_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":662:2 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 642 641 643 5 (debug_marker) "../Core/Src/main.c":665:2 -1
     (nil))
(debug_insn 643 642 644 5 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1667:26 -1
     (nil))
(debug_insn 644 643 645 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1669:3 -1
     (nil))
(insn 645 644 646 5 (set (reg/f:SI 3 r3 [399])
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/CMSIS/Include/core_cm4.h":1669:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536810240 [0xffffffffe000ed00])
        (nil)))
(insn 646 645 647 5 (set (reg:SI 3 r3 [orig:184 _114 ] [184])
        (mem/v:SI (plus:SI (reg/f:SI 3 r3 [399])
                (const_int 12 [0xc])) [1 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])) "../Drivers/CMSIS/Include/core_cm4.h":1669:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 647 646 648 5 (var_location:SI D#4 (clobber (const_int 0 [0]))) "../Drivers/CMSIS/Include/core_cm4.h":1669:11 -1
     (nil))
(debug_insn 648 647 649 5 (var_location:SI D#3 (and:SI (debug_expr:SI D#4)
        (const_int 7 [0x7]))) "../Drivers/CMSIS/Include/core_cm4.h":1669:11 -1
     (nil))
(debug_insn 649 648 650 5 (var_location:SI PriorityGroup (debug_expr:SI D#3)) "../Core/Src/main.c":665:2 -1
     (nil))
(debug_insn 650 649 651 5 (var_location:SI PreemptPriority (const_int 0 [0])) "../Core/Src/main.c":665:2 -1
     (nil))
(debug_insn 651 650 652 5 (var_location:SI SubPriority (const_int 0 [0])) "../Core/Src/main.c":665:2 -1
     (nil))
(debug_insn 652 651 653 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1858:3 -1
     (nil))
(debug_insn 653 652 654 5 (var_location:SI PriorityGroupTmp (debug_expr:SI D#3)) "../Drivers/CMSIS/Include/core_cm4.h":1858:12 -1
     (nil))
(debug_insn 654 653 655 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1859:3 -1
     (nil))
(debug_insn 655 654 656 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1860:3 -1
     (nil))
(debug_insn 656 655 657 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1862:3 -1
     (nil))
(debug_insn 657 656 658 5 (var_location:SI D#2 (minus:SI (const_int 7 [0x7])
        (debug_expr:SI D#3))) "../Drivers/CMSIS/Include/core_cm4.h":1862:31 -1
     (nil))
(debug_insn 658 657 659 5 (var_location:SI PreemptPriorityBits (umin:SI (debug_expr:SI D#2)
        (const_int 4 [0x4]))) "../Drivers/CMSIS/Include/core_cm4.h":1862:23 -1
     (nil))
(debug_insn 659 658 660 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1863:3 -1
     (nil))
(debug_insn 660 659 661 5 (var_location:SI SubPriorityBits (clobber (const_int 0 [0]))) "../Drivers/CMSIS/Include/core_cm4.h":1863:23 -1
     (nil))
(debug_insn 661 660 662 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1865:3 -1
     (nil))
(debug_insn 662 661 663 5 (var_location:SI PriorityGroup (clobber (const_int 0 [0]))) "../Core/Src/main.c":665:2 -1
     (nil))
(debug_insn 663 662 664 5 (var_location:SI PreemptPriority (clobber (const_int 0 [0]))) "../Core/Src/main.c":665:2 -1
     (nil))
(debug_insn 664 663 665 5 (var_location:SI SubPriority (clobber (const_int 0 [0]))) "../Core/Src/main.c":665:2 -1
     (nil))
(debug_insn 665 664 666 5 (var_location:SI PreemptPriorityBits (clobber (const_int 0 [0]))) "../Core/Src/main.c":665:2 -1
     (nil))
(debug_insn 666 665 667 5 (var_location:SI PriorityGroupTmp (clobber (const_int 0 [0]))) "../Core/Src/main.c":665:2 -1
     (nil))
(debug_insn 667 666 668 5 (var_location:QI IRQn (const_int 39 [0x27])) "../Core/Src/main.c":665:2 -1
     (nil))
(debug_insn 668 667 669 5 (var_location:SI priority (const_int 0 [0])) "../Core/Src/main.c":665:2 -1
     (nil))
(debug_insn 669 668 670 5 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1809:22 -1
     (nil))
(debug_insn 670 669 671 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1811:3 -1
     (nil))
(debug_insn 671 670 672 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1813:5 -1
     (nil))
(insn 672 671 675 5 (set (reg/f:SI 3 r3 [400])
        (const_int -536813312 [0xffffffffe000e100])) "../Drivers/CMSIS/Include/core_cm4.h":1813:46 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536813312 [0xffffffffe000e100])
        (nil)))
(insn 675 672 676 5 (set (mem/v:QI (plus:SI (reg/f:SI 3 r3 [400])
                (const_int 807 [0x327])) [0 MEM[(struct NVIC_Type *)3758153984B].IP[39]+0 S1 A8])
        (reg:QI 4 r4 [382])) "../Drivers/CMSIS/Include/core_cm4.h":1813:46 263 {*arm_movqi_insn}
     (nil))
(debug_insn 676 675 677 5 (var_location:QI IRQn (clobber (const_int 0 [0]))) "../Core/Src/main.c":665:2 -1
     (nil))
(debug_insn 677 676 678 5 (var_location:SI priority (clobber (const_int 0 [0]))) "../Core/Src/main.c":665:2 -1
     (nil))
(debug_insn 678 677 679 5 (debug_marker) "../Core/Src/main.c":667:2 -1
     (nil))
(debug_insn 679 678 680 5 (var_location:QI IRQn (const_int 39 [0x27])) "../Core/Src/main.c":667:2 -1
     (nil))
(debug_insn 680 679 681 5 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1679:22 -1
     (nil))
(debug_insn 681 680 682 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1681:3 -1
     (nil))
(debug_insn 682 681 683 5 (var_location:QI IRQn (const_int 39 [0x27])) "../Drivers/CMSIS/Include/core_cm4.h":1681:3 -1
     (nil))
(debug_insn 683 682 684 5 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1679:22 -1
     (nil))
(debug_insn 684 683 685 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1683:5 -1
     (nil))
(insn 685 684 686 5 (parallel [
            (asm_operands/v ("") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/core_cm4.h:1683)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1683:5 -1
     (nil))
(debug_insn 686 685 688 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1684:5 -1
     (nil))
(insn 688 686 689 5 (set (reg:SI 2 r2 [404])
        (const_int 128 [0x80])) "../Drivers/CMSIS/Include/core_cm4.h":1684:43 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 128 [0x80])
        (nil)))
(insn 689 688 690 5 (set (mem/v:SI (plus:SI (reg/f:SI 3 r3 [400])
                (const_int 4 [0x4])) [1 MEM[(struct NVIC_Type *)3758153984B].ISER[1]+0 S4 A32])
        (reg:SI 2 r2 [404])) "../Drivers/CMSIS/Include/core_cm4.h":1684:43 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 690 689 691 5 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1685:5 -1
     (nil))
(insn 691 690 692 5 (parallel [
            (asm_operands/v ("") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/core_cm4.h:1685)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1685:5 -1
     (nil))
(debug_insn 692 691 693 5 (var_location:QI IRQn (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 693 692 694 5 (var_location:QI IRQn (clobber (const_int 0 [0]))) "../Core/Src/main.c":667:2 -1
     (nil))
(debug_insn 694 693 695 5 (debug_marker) "../Core/Src/main.c":672:2 -1
     (nil))
(debug_insn 695 694 696 5 (debug_marker) "../Core/Src/main.c":673:2 -1
     (nil))
(debug_insn 696 695 697 5 (debug_marker) "../Core/Src/main.c":674:2 -1
     (nil))
(debug_insn 697 696 698 5 (debug_marker) "../Core/Src/main.c":675:2 -1
     (nil))
(debug_insn 698 697 699 5 (debug_marker) "../Core/Src/main.c":676:2 -1
     (nil))
(debug_insn 699 698 700 5 (debug_marker) "../Core/Src/main.c":677:2 -1
     (nil))
(debug_insn 700 699 701 5 (debug_marker) "../Core/Src/main.c":678:2 -1
     (nil))
(debug_insn 701 700 705 5 (debug_marker) "../Core/Src/main.c":679:2 -1
     (nil))
(insn 705 701 709 5 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 88 [0x58])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_606]+0 S8 A64])
        (reg:DI 32 s16 [303])) "../Core/Src/main.c":672:34 729 {*movdi_vfp}
     (nil))
(insn 709 705 710 5 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 104 [0x68])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_606]+0 S8 A64])
        (reg:DI 32 s16 [303])) "../Core/Src/main.c":672:34 729 {*movdi_vfp}
     (nil))
(debug_insn 710 709 714 5 (debug_marker) "../Core/Src/main.c":680:2 -1
     (nil))
(insn 714 710 2464 5 (set (reg:SI 0 r0)
        (const_int 1073760256 [0x40004800])) "../Core/Src/main.c":680:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2464 714 702 5 (set (reg:SI 1 r1 [817])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 80 [0x50]))) "../Core/Src/main.c":680:2 7 {*arm_addsi3}
     (nil))
(insn 702 2464 703 5 (set (reg:DI 2 r2 [405])
        (const_int 494780232499200 [0x1c20000000000])) "../Core/Src/main.c":672:34 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 494780232499200 [0x1c20000000000])
        (nil)))
(insn 703 702 706 5 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 80 [0x50])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_606]+0 S8 A64])
        (reg:DI 2 r2 [405])) "../Core/Src/main.c":672:34 729 {*movdi_vfp}
     (nil))
(insn 706 703 707 5 (set (reg:DI 2 r2 [407])
        (const_int 51539607552 [0xc00000000])) "../Core/Src/main.c":672:34 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 51539607552 [0xc00000000])
        (nil)))
(insn 707 706 715 5 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 96 [0x60])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_606]+0 S8 A64])
        (reg:DI 2 r2 [407])) "../Core/Src/main.c":672:34 729 {*movdi_vfp}
     (nil))
(call_insn 715 707 716 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_USART_Init") [flags 0x41]  <function_decl 0000000006fcf900 LL_USART_Init>) [0 LL_USART_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":680:2 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_USART_Init") [flags 0x41]  <function_decl 0000000006fcf900 LL_USART_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 716 715 717 5 (debug_marker) "../Core/Src/main.c":681:2 -1
     (nil))
(debug_insn 717 716 718 5 (var_location:SI USARTx (const_int 1073760256 [0x40004800])) "../Core/Src/main.c":681:2 -1
     (nil))
(debug_insn 718 717 719 5 (var_location:SI Threshold (const_int 0 [0])) "../Core/Src/main.c":681:2 -1
     (nil))
(debug_insn 719 718 720 5 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":712:22 -1
     (nil))
(insn 720 719 752 5 (set (reg/f:SI 2 r2 [orig:234 pretmp_170 ] [234])
        (const_int 1073760264 [0x40004808])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":714:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073760264 [0x40004808])
        (nil)))
(code_label 752 720 721 6 13 (nil) [1 uses])
(note 721 752 753 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(note 753 721 722 6 NOTE_INSN_DELETED)
(debug_insn 722 753 723 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":714:3 -1
     (nil))
(debug_insn 723 722 724 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":714:3 -1
     (nil))
(debug_insn 724 723 725 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":714:3 -1
     (nil))
(debug_insn 725 724 726 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":714:3 -1
     (nil))
(debug_insn 726 725 727 6 (var_location:SI D#5 (const_int 1073760264 [0x40004808])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":714:3 -1
     (nil))
(debug_insn 727 726 728 6 (var_location:SI addr (debug_expr:SI D#5)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":714:3 -1
     (nil))
(debug_insn 728 727 729 6 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1151:31 -1
     (nil))
(debug_insn 729 728 730 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1153:5 -1
     (nil))
(debug_insn 730 729 732 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(insn 732 730 733 6 (set (reg:SI 3 r3 [orig:411 result ] [411])
        (asm_operands/v:SI ("ldrex %0, %1") ("=r") 0 [
                (mem/v:SI (reg/f:SI 2 r2 [orig:234 pretmp_170 ] [234]) [1 *pretmp_170+0 S4 A32])
            ]
             [
                (asm_input:SI ("Q") ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)
            ]
             [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 733 732 734 6 (var_location:SI result (reg:SI 3 r3 [orig:411 result ] [411])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 734 733 735 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1156:4 -1
     (nil))
(debug_insn 735 734 736 6 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":714:3 -1
     (nil))
(debug_insn 736 735 737 6 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":714:3 -1
     (nil))
(insn 737 736 738 6 (set (reg:SI 3 r3 [orig:186 _117 ] [186])
        (and:SI (reg:SI 3 r3 [orig:411 result ] [411])
            (const_int 536870911 [0x1fffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":714:3 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 738 737 739 6 (var_location:SI val (reg:SI 3 r3 [orig:186 _117 ] [186])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":714:3 -1
     (nil))
(debug_insn 739 738 740 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":714:3 -1
     (nil))
(debug_insn 740 739 741 6 (var_location:SI value (reg:SI 3 r3 [orig:186 _117 ] [186])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":714:3 -1
     (nil))
(debug_insn 741 740 742 6 (var_location:SI addr (debug_expr:SI D#5)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":714:3 -1
     (nil))
(debug_insn 742 741 743 6 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1202:31 -1
     (nil))
(debug_insn 743 742 744 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1204:4 -1
     (nil))
(debug_insn 744 743 746 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(insn 746 744 747 6 (parallel [
            (set (reg:SI 1 r1 [orig:412 result ] [412])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=&r") 0 [
                        (reg:SI 3 r3 [orig:186 _117 ] [186])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
            (set (mem/v:SI (reg/f:SI 2 r2 [orig:234 pretmp_170 ] [234]) [1 *pretmp_170+0 S4 A32])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=Q") 1 [
                        (reg:SI 3 r3 [orig:186 _117 ] [186])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(debug_insn 747 746 748 6 (var_location:SI result (reg:SI 1 r1 [orig:412 result ] [412])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(debug_insn 748 747 749 6 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1207:4 -1
     (nil))
(debug_insn 749 748 750 6 (var_location:SI value (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":714:3 -1
     (nil))
(debug_insn 750 749 751 6 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":714:3 -1
     (nil))
(debug_insn 751 750 754 6 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":714:3 -1
     (nil))
(jump_insn 754 751 792 6 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 1 r1 [orig:412 result ] [412])
                        (const_int 0 [0]))
                    (label_ref:SI 752)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":714:3 1025 {*thumb2_cbnz}
     (int_list:REG_BR_PROB 955630228 (nil))
 -> 752)
(code_label 792 754 755 7 14 (nil) [1 uses])
(note 755 792 785 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(note 785 755 756 7 NOTE_INSN_DELETED)
(debug_insn 756 785 757 7 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../Core/Src/main.c":681:2 -1
     (nil))
(debug_insn 757 756 758 7 (var_location:SI Threshold (clobber (const_int 0 [0]))) "../Core/Src/main.c":681:2 -1
     (nil))
(debug_insn 758 757 759 7 (var_location:SI result (clobber (const_int 0 [0]))) "../Core/Src/main.c":681:2 -1
     (nil))
(debug_insn 759 758 760 7 (var_location:SI result (clobber (const_int 0 [0]))) "../Core/Src/main.c":681:2 -1
     (nil))
(debug_insn 760 759 761 7 (var_location:SI val (clobber (const_int 0 [0]))) "../Core/Src/main.c":681:2 -1
     (nil))
(debug_insn 761 760 762 7 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../Core/Src/main.c":682:2 -1
     (nil))
(debug_insn 762 761 763 7 (var_location:SI Threshold (clobber (const_int 0 [0]))) "../Core/Src/main.c":682:2 -1
     (nil))
(debug_insn 763 762 764 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":753:3 -1
     (nil))
(debug_insn 764 763 765 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":753:3 -1
     (nil))
(debug_insn 765 764 766 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":753:3 -1
     (nil))
(debug_insn 766 765 767 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":753:3 -1
     (nil))
(debug_insn 767 766 768 7 (var_location:SI addr (debug_expr:SI D#5)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":753:3 -1
     (nil))
(debug_insn 768 767 769 7 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1151:31 -1
     (nil))
(debug_insn 769 768 770 7 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1153:5 -1
     (nil))
(debug_insn 770 769 772 7 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(insn 772 770 773 7 (set (reg:SI 1 r1 [orig:413 result ] [413])
        (asm_operands/v:SI ("ldrex %0, %1") ("=r") 0 [
                (mem/v:SI (reg/f:SI 2 r2 [orig:234 pretmp_170 ] [234]) [1 *pretmp_170+0 S4 A32])
            ]
             [
                (asm_input:SI ("Q") ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)
            ]
             [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1155)) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 773 772 774 7 (var_location:SI result (reg:SI 1 r1 [orig:413 result ] [413])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1155:4 -1
     (nil))
(debug_insn 774 773 775 7 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1156:4 -1
     (nil))
(debug_insn 775 774 776 7 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":753:3 -1
     (nil))
(debug_insn 776 775 777 7 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":753:3 -1
     (nil))
(insn 777 776 778 7 (set (reg:SI 1 r1 [orig:189 _121 ] [189])
        (and:SI (reg:SI 1 r1 [orig:413 result ] [413])
            (const_int -234881025 [0xfffffffff1ffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":753:3 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 778 777 779 7 (var_location:SI val (reg:SI 1 r1 [orig:189 _121 ] [189])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":753:3 -1
     (nil))
(debug_insn 779 778 780 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":753:3 -1
     (nil))
(debug_insn 780 779 781 7 (var_location:SI value (reg:SI 1 r1 [orig:189 _121 ] [189])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":753:3 -1
     (nil))
(debug_insn 781 780 782 7 (var_location:SI addr (debug_expr:SI D#5)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":753:3 -1
     (nil))
(debug_insn 782 781 783 7 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":1202:31 -1
     (nil))
(debug_insn 783 782 784 7 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1204:4 -1
     (nil))
(debug_insn 784 783 786 7 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(insn 786 784 787 7 (parallel [
            (set (reg:SI 3 r3 [orig:414 result ] [414])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=&r") 0 [
                        (reg:SI 1 r1 [orig:189 _121 ] [189])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
            (set (mem/v:SI (reg/f:SI 2 r2 [orig:234 pretmp_170 ] [234]) [1 *pretmp_170+0 S4 A32])
                (asm_operands/v:SI ("strex %0, %2, %1") ("=Q") 1 [
                        (reg:SI 1 r1 [orig:189 _121 ] [189])
                    ]
                     [
                        (asm_input:SI ("r") ../Drivers/CMSIS/Include/cmsis_gcc.h:1206)
                    ]
                     [] ../Drivers/CMSIS/Include/cmsis_gcc.h:1206))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(debug_insn 787 786 788 7 (var_location:SI result (reg:SI 3 r3 [orig:414 result ] [414])) "../Drivers/CMSIS/Include/cmsis_gcc.h":1206:4 -1
     (nil))
(debug_insn 788 787 789 7 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":1207:4 -1
     (nil))
(debug_insn 789 788 790 7 (var_location:SI value (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":753:3 -1
     (nil))
(debug_insn 790 789 791 7 (var_location:SI addr (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":753:3 -1
     (nil))
(debug_insn 791 790 794 7 (var_location:SI result (clobber (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":753:3 -1
     (nil))
(jump_insn 794 791 795 7 (parallel [
            (set (pc)
                (if_then_else (ne (reg/v:SI 3 r3 [orig:163 result ] [163])
                        (const_int 0 [0]))
                    (label_ref:SI 792)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":753:3 1025 {*thumb2_cbnz}
     (int_list:REG_BR_PROB 955630228 (nil))
 -> 792)
(note 795 794 796 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 796 795 797 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":753:3 -1
     (nil))
(debug_insn 797 796 798 8 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../Core/Src/main.c":682:2 -1
     (nil))
(debug_insn 798 797 799 8 (var_location:SI Threshold (clobber (const_int 0 [0]))) "../Core/Src/main.c":682:2 -1
     (nil))
(debug_insn 799 798 800 8 (var_location:SI result (clobber (const_int 0 [0]))) "../Core/Src/main.c":682:2 -1
     (nil))
(debug_insn 800 799 801 8 (var_location:SI result (clobber (const_int 0 [0]))) "../Core/Src/main.c":682:2 -1
     (nil))
(debug_insn 801 800 802 8 (var_location:SI val (clobber (const_int 0 [0]))) "../Core/Src/main.c":682:2 -1
     (nil))
(debug_insn 802 801 803 8 (debug_marker) "../Core/Src/main.c":683:2 -1
     (nil))
(debug_insn 803 802 804 8 (var_location:SI USARTx (const_int 1073760256 [0x40004800])) "../Core/Src/main.c":683:2 -1
     (nil))
(debug_insn 804 803 805 8 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":679:22 -1
     (nil))
(debug_insn 805 804 806 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":681:3 -1
     (nil))
(insn 806 805 807 8 (set (reg/f:SI 2 r2 [415])
        (const_int 1073760256 [0x40004800])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":681:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073760256 [0x40004800])
        (nil)))
(insn 807 806 808 8 (set (reg:SI 1 r1 [orig:190 _123 ] [190])
        (mem/v:SI (reg/f:SI 2 r2 [415]) [1 MEM[(struct USART_TypeDef *)1073760256B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":681:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 808 807 810 8 (set (reg:SI 1 r1 [orig:191 _124 ] [191])
        (and:SI (reg:SI 1 r1 [orig:190 _123 ] [190])
            (const_int -536870913 [0xffffffffdfffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":681:3 90 {*arm_andsi3_insn}
     (nil))
(insn 810 808 811 8 (set (mem/v:SI (reg/f:SI 2 r2 [415]) [1 MEM[(struct USART_TypeDef *)1073760256B].CR1+0 S4 A64])
        (reg:SI 1 r1 [orig:191 _124 ] [191])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":681:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 811 810 812 8 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../Core/Src/main.c":683:2 -1
     (nil))
(debug_insn 812 811 813 8 (debug_marker) "../Core/Src/main.c":684:2 -1
     (nil))
(debug_insn 813 812 814 8 (var_location:SI USARTx (const_int 1073760256 [0x40004800])) "../Core/Src/main.c":684:2 -1
     (nil))
(debug_insn 814 813 815 8 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1797:22 -1
     (nil))
(debug_insn 815 814 817 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1799:3 -1
     (nil))
(insn 817 815 818 8 (set (reg:SI 1 r1 [orig:192 _125 ] [192])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [415])
                (const_int 8 [0x8])) [1 MEM[(struct USART_TypeDef *)1073760256B].CR3+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1799:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 818 817 820 8 (set (reg:SI 1 r1 [orig:193 _126 ] [193])
        (ior:SI (reg:SI 1 r1 [orig:192 _125 ] [192])
            (const_int 4096 [0x1000]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1799:3 106 {*iorsi3_insn}
     (nil))
(insn 820 818 821 8 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [415])
                (const_int 8 [0x8])) [1 MEM[(struct USART_TypeDef *)1073760256B].CR3+0 S4 A64])
        (reg:SI 1 r1 [orig:193 _126 ] [193])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":1799:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 821 820 822 8 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../Core/Src/main.c":684:2 -1
     (nil))
(debug_insn 822 821 823 8 (debug_marker) "../Core/Src/main.c":685:2 -1
     (nil))
(debug_insn 823 822 824 8 (var_location:SI USARTx (const_int 1073760256 [0x40004800])) "../Core/Src/main.c":685:2 -1
     (nil))
(debug_insn 824 823 825 8 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2667:22 -1
     (nil))
(debug_insn 825 824 827 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2673:3 -1
     (nil))
(insn 827 825 828 8 (set (reg:SI 1 r1 [orig:194 _127 ] [194])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [415])
                (const_int 4 [0x4])) [1 MEM[(struct USART_TypeDef *)1073760256B].CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2673:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 828 827 830 8 (set (reg:SI 1 r1 [orig:195 _128 ] [195])
        (and:SI (reg:SI 1 r1 [orig:194 _127 ] [194])
            (const_int -18433 [0xffffffffffffb7ff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2673:3 90 {*arm_andsi3_insn}
     (nil))
(insn 830 828 831 8 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [415])
                (const_int 4 [0x4])) [1 MEM[(struct USART_TypeDef *)1073760256B].CR2+0 S4 A32])
        (reg:SI 1 r1 [orig:195 _128 ] [195])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2673:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 831 830 833 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2674:3 -1
     (nil))
(insn 833 831 834 8 (set (reg:SI 1 r1 [orig:196 _129 ] [196])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [415])
                (const_int 8 [0x8])) [1 MEM[(struct USART_TypeDef *)1073760256B].CR3+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2674:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 834 833 836 8 (set (reg:SI 1 r1 [orig:197 _130 ] [197])
        (and:SI (reg:SI 1 r1 [orig:196 _129 ] [196])
            (const_int -43 [0xffffffffffffffd5]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2674:3 90 {*arm_andsi3_insn}
     (nil))
(insn 836 834 837 8 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [415])
                (const_int 8 [0x8])) [1 MEM[(struct USART_TypeDef *)1073760256B].CR3+0 S4 A64])
        (reg:SI 1 r1 [orig:197 _130 ] [197])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":2674:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 837 836 838 8 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../Core/Src/main.c":685:2 -1
     (nil))
(debug_insn 838 837 839 8 (debug_marker) "../Core/Src/main.c":691:2 -1
     (nil))
(debug_insn 839 838 840 8 (var_location:SI USARTx (const_int 1073760256 [0x40004800])) "../Core/Src/main.c":691:2 -1
     (nil))
(debug_insn 840 839 841 8 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":628:22 -1
     (nil))
(debug_insn 841 840 843 8 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":630:3 -1
     (nil))
(insn 843 841 844 8 (set (reg:SI 1 r1 [orig:198 _131 ] [198])
        (mem/v:SI (reg/f:SI 2 r2 [415]) [1 MEM[(struct USART_TypeDef *)1073760256B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":630:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 844 843 846 8 (set (reg:SI 1 r1 [orig:199 _132 ] [199])
        (ior:SI (reg:SI 1 r1 [orig:198 _131 ] [198])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":630:3 106 {*iorsi3_insn}
     (nil))
(insn 846 844 859 8 (set (mem/v:SI (reg/f:SI 2 r2 [415]) [1 MEM[(struct USART_TypeDef *)1073760256B].CR1+0 S4 A64])
        (reg:SI 1 r1 [orig:199 _132 ] [199])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":630:3 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 859 846 848 9 15 (nil) [2 uses])
(note 848 859 860 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(note 860 848 849 9 NOTE_INSN_DELETED)
(debug_insn 849 860 850 9 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../Core/Src/main.c":695:10 -1
     (nil))
(debug_insn 850 849 851 9 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../Core/Src/main.c":694:12 -1
     (nil))
(debug_insn 851 850 852 9 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../Core/Src/main.c":691:2 -1
     (nil))
(debug_insn 852 851 853 9 (debug_marker) "../Core/Src/main.c":696:2 -1
     (nil))
(debug_insn 853 852 854 9 (debug_marker) "../Core/Src/main.c":694:8 -1
     (nil))
(debug_insn 854 853 855 9 (var_location:SI USARTx (const_int 1073760256 [0x40004800])) "../Core/Src/main.c":694:8 -1
     (nil))
(debug_insn 855 854 856 9 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3189:26 -1
     (nil))
(debug_insn 856 855 864 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3191:3 -1
     (nil))
(debug_insn 864 856 865 9 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../Core/Src/main.c":694:12 -1
     (nil))
(debug_insn 865 864 866 9 (var_location:SI USARTx (const_int 1073760256 [0x40004800])) -1
     (nil))
(debug_insn 866 865 867 9 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3200:26 -1
     (nil))
(debug_insn 867 866 858 9 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3202:3 -1
     (nil))
(insn 858 867 861 9 (set (reg:SI 1 r1 [orig:200 _133 ] [200])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [415])
                (const_int 28 [0x1c])) [1 MEM[(struct USART_TypeDef *)1073760256B].ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3191:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 861 858 862 9 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 1 r1 [orig:200 _133 ] [200])
                (const_int 1 [0x1])
                (const_int 21 [0x15]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3191:79 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 862 861 863 9 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 859)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3191:79 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 859)
(note 863 862 871 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(note 871 863 869 10 NOTE_INSN_DELETED)
(insn 869 871 872 10 (set (reg:SI 1 r1 [orig:202 _135 ] [202])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [415])
                (const_int 28 [0x1c])) [1 MEM[(struct USART_TypeDef *)1073760256B].ISR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3202:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 872 869 873 10 (set (reg:CC_NZ 100 cc)
        (compare:CC_NZ (zero_extract:SI (reg:SI 1 r1 [orig:202 _135 ] [202])
                (const_int 1 [0x1])
                (const_int 22 [0x16]))
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3202:79 93 {*zeroextractsi_compare0_scratch}
     (nil))
(jump_insn 873 872 874 10 (set (pc)
        (if_then_else (eq (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 859)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h":3202:79 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 859)
(note 874 873 916 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(note 916 874 875 11 NOTE_INSN_DELETED)
(debug_insn 875 916 876 11 (var_location:SI USARTx (clobber (const_int 0 [0]))) "../Core/Src/main.c":695:10 -1
     (nil))
(debug_insn 876 875 877 11 (var_location:SI tmpreg (clobber (const_int 0 [0]))) "../Core/Src/main.c":126:2 -1
     (nil))
(debug_insn 877 876 878 11 (var_location:SI tmpreg (clobber (const_int 0 [0]))) "../Core/Src/main.c":126:2 -1
     (nil))
(debug_insn 878 877 879 11 (var_location:SI result (clobber (const_int 0 [0]))) "../Core/Src/main.c":126:2 -1
     (nil))
(debug_insn 879 878 880 11 (var_location:SI result (clobber (const_int 0 [0]))) "../Core/Src/main.c":126:2 -1
     (nil))
(debug_insn 880 879 881 11 (var_location:SI result (clobber (const_int 0 [0]))) "../Core/Src/main.c":126:2 -1
     (nil))
(debug_insn 881 880 882 11 (var_location:SI result (clobber (const_int 0 [0]))) "../Core/Src/main.c":126:2 -1
     (nil))
(debug_insn 882 881 883 11 (debug_marker) "../Core/Src/main.c":127:2 -1
     (nil))
(debug_insn 883 882 884 11 (debug_marker:BLK) "../Core/Src/main.c":584:13 -1
     (nil))
(debug_insn 884 883 886 11 (debug_marker) "../Core/Src/main.c":590:2 -1
     (nil))
(insn 886 884 887 11 (set (reg:SI 2 r2 [430])
        (const_int 0 [0])) "../Core/Src/main.c":590:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 887 886 888 11 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [7 MEM[(struct  *)_600]+0 S4 A64])
        (reg:SI 2 r2 [430])) "../Core/Src/main.c":590:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 888 887 889 11 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 116 [0x74])) [7 MEM[(struct  *)_600]+4 S4 A32])
        (reg:SI 2 r2 [430])) "../Core/Src/main.c":590:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 889 888 890 11 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 120 [0x78])) [7 MEM[(struct  *)_600]+8 S4 A64])
        (reg:SI 2 r2 [430])) "../Core/Src/main.c":590:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 890 889 891 11 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 124 [0x7c])) [7 MEM[(struct  *)_600]+12 S4 A32])
        (reg:SI 2 r2 [430])) "../Core/Src/main.c":590:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 891 890 892 11 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [7 MEM[(struct  *)_600]+16 S4 A64])
        (reg:SI 2 r2 [430])) "../Core/Src/main.c":590:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 892 891 893 11 (debug_marker) "../Core/Src/main.c":593:2 -1
     (nil))
(debug_insn 893 892 894 11 (var_location:SI Periphs (const_int 16 [0x10])) "../Core/Src/main.c":593:2 -1
     (nil))
(debug_insn 894 893 895 11 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":913:22 -1
     (nil))
(debug_insn 895 894 896 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":915:3 -1
     (nil))
(debug_insn 896 895 897 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":916:3 -1
     (nil))
(insn 897 896 914 11 (set (reg/f:SI 2 r2 [431])
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":916:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 914 897 898 11 (set (reg/f:SI 0 r0 [434])
        (const_int -536810240 [0xffffffffe000ed00])) "../Drivers/CMSIS/Include/core_cm4.h":1669:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536810240 [0xffffffffe000ed00])
        (nil)))
(insn 898 914 899 11 (set (reg:SI 1 r1 [orig:150 _79 ] [150])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [431])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":916:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 899 898 901 11 (set (reg:SI 1 r1 [orig:151 _80 ] [151])
        (ior:SI (reg:SI 1 r1 [orig:150 _79 ] [150])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":916:3 106 {*iorsi3_insn}
     (nil))
(insn 901 899 902 11 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [431])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 1 r1 [orig:151 _80 ] [151])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":916:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 902 901 904 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":918:3 -1
     (nil))
(insn 904 902 905 11 (set (reg:SI 2 r2 [orig:152 _81 ] [152])
        (mem/v:SI (plus:SI (reg/f:SI 2 r2 [431])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":918:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 905 904 906 11 (set (reg:SI 2 r2 [orig:153 _82 ] [153])
        (and:SI (reg:SI 2 r2 [orig:152 _81 ] [152])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":918:12 90 {*arm_andsi3_insn}
     (nil))
(insn 906 905 907 11 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [1 tmpreg+0 S4 A32])
        (reg:SI 2 r2 [orig:153 _82 ] [153])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":918:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 907 906 908 11 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":919:3 -1
     (nil))
(insn 908 907 909 11 (set (reg:SI 2 r2 [orig:154 vol.1_83 ] [154])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 20 [0x14])) [1 tmpreg+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":919:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 909 908 910 11 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Core/Src/main.c":593:2 -1
     (nil))
(debug_insn 910 909 911 11 (var_location:SI tmpreg (clobber (const_int 0 [0]))) "../Core/Src/main.c":593:2 -1
     (nil))
(debug_insn 911 910 912 11 (debug_marker) "../Core/Src/main.c":596:2 -1
     (nil))
(debug_insn 912 911 913 11 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1667:26 -1
     (nil))
(debug_insn 913 912 915 11 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1669:3 -1
     (nil))
(insn 915 913 917 11 (set (reg:SI 2 r2 [orig:155 _84 ] [155])
        (mem/v:SI (plus:SI (reg/f:SI 0 r0 [434])
                (const_int 12 [0xc])) [1 MEM[(struct SCB_Type *)3758157056B].AIRCR+0 S4 A32])) "../Drivers/CMSIS/Include/core_cm4.h":1669:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 917 915 918 11 (set (reg:SI 2 r2 [orig:157 _86 ] [157])
        (zero_extract:SI (reg:SI 2 r2 [orig:155 _84 ] [155])
            (const_int 3 [0x3])
            (const_int 8 [0x8]))) "../Drivers/CMSIS/Include/core_cm4.h":1669:11 161 {extzv_t2}
     (nil))
(debug_insn 918 917 919 11 (var_location:SI PriorityGroup (reg:SI 2 r2 [orig:157 _86 ] [157])) "../Core/Src/main.c":596:2 -1
     (nil))
(debug_insn 919 918 920 11 (var_location:SI PreemptPriority (const_int 15 [0xf])) "../Core/Src/main.c":596:2 -1
     (nil))
(debug_insn 920 919 921 11 (var_location:SI SubPriority (const_int 0 [0])) "../Core/Src/main.c":596:2 -1
     (nil))
(debug_insn 921 920 922 11 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1856:26 -1
     (nil))
(debug_insn 922 921 923 11 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1858:3 -1
     (nil))
(debug_insn 923 922 924 11 (var_location:SI PriorityGroupTmp (reg:SI 2 r2 [orig:157 _86 ] [157])) "../Drivers/CMSIS/Include/core_cm4.h":1858:12 -1
     (nil))
(debug_insn 924 923 925 11 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1859:3 -1
     (nil))
(debug_insn 925 924 926 11 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1860:3 -1
     (nil))
(debug_insn 926 925 927 11 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1862:3 -1
     (nil))
(insn 927 926 928 11 (set (reg/v:SI 1 r1 [orig:159 PreemptPriorityBits ] [159])
        (minus:SI (const_int 7 [0x7])
            (reg:SI 2 r2 [orig:157 _86 ] [157]))) "../Drivers/CMSIS/Include/core_cm4.h":1862:31 45 {*arm_subsi3_insn}
     (nil))
(insn 928 927 929 11 (parallel [
            (set (reg/v:SI 1 r1 [orig:159 PreemptPriorityBits ] [159])
                (umin:SI (reg/v:SI 1 r1 [orig:159 PreemptPriorityBits ] [159])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 100 cc))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1862:23 973 {*thumb2_uminsi3}
     (nil))
(debug_insn 929 928 930 11 (var_location:SI PreemptPriorityBits (reg/v:SI 1 r1 [orig:159 PreemptPriorityBits ] [159])) "../Drivers/CMSIS/Include/core_cm4.h":1862:23 -1
     (nil))
(debug_insn 930 929 931 11 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1863:3 -1
     (nil))
(insn 931 930 934 11 (set (reg:SI 0 r0 [436])
        (plus:SI (reg:SI 2 r2 [orig:157 _86 ] [157])
            (const_int 4 [0x4]))) "../Drivers/CMSIS/Include/core_cm4.h":1863:44 7 {*arm_addsi3}
     (nil))
(insn 934 931 935 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 0 r0 [436])
            (const_int 6 [0x6]))) "../Drivers/CMSIS/Include/core_cm4.h":1863:109 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 935 934 936 11 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 938)
            (pc))) "../Drivers/CMSIS/Include/core_cm4.h":1863:109 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 938)
(note 936 935 937 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 937 936 938 12 (set (reg/v:SI 3 r3 [orig:163 result ] [163])
        (plus:SI (reg:SI 2 r2 [orig:157 _86 ] [157])
            (const_int -3 [0xfffffffffffffffd]))) "../Drivers/CMSIS/Include/core_cm4.h":1863:109 7 {*arm_addsi3}
     (nil))
(code_label 938 937 939 13 17 (nil) [1 uses])
(note 939 938 1109 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 1109 939 1338 13 NOTE_INSN_DELETED)
(note 1338 1109 940 13 NOTE_INSN_DELETED)
(debug_insn 940 1338 941 13 (var_location:SI SubPriorityBits (reg/v:SI 3 r3 [orig:163 result ] [163])) "../Drivers/CMSIS/Include/core_cm4.h":1863:23 -1
     (nil))
(debug_insn 941 940 942 13 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1865:3 -1
     (nil))
(debug_insn 942 941 943 13 (var_location:SI PriorityGroup (clobber (const_int 0 [0]))) "../Core/Src/main.c":596:2 -1
     (nil))
(debug_insn 943 942 944 13 (var_location:SI PreemptPriority (clobber (const_int 0 [0]))) "../Core/Src/main.c":596:2 -1
     (nil))
(debug_insn 944 943 945 13 (var_location:SI SubPriority (clobber (const_int 0 [0]))) "../Core/Src/main.c":596:2 -1
     (nil))
(debug_insn 945 944 946 13 (var_location:SI PreemptPriorityBits (clobber (const_int 0 [0]))) "../Core/Src/main.c":596:2 -1
     (nil))
(debug_insn 946 945 947 13 (var_location:SI PriorityGroupTmp (clobber (const_int 0 [0]))) "../Core/Src/main.c":596:2 -1
     (nil))
(debug_insn 947 946 948 13 (var_location:QI IRQn (const_int 54 [0x36])) "../Core/Src/main.c":596:2 -1
     (nil))
(debug_insn 948 947 949 13 (var_location:SI priority (ashift:SI (not:SI (ashift:SI (const_int -1 [0xffffffffffffffff])
                (reg/v:SI 1 r1 [orig:159 PreemptPriorityBits ] [159])))
        (reg/v:SI 3 r3 [orig:163 result ] [163]))) "../Core/Src/main.c":596:2 -1
     (nil))
(debug_insn 949 948 950 13 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1809:22 -1
     (nil))
(debug_insn 950 949 951 13 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1811:3 -1
     (nil))
(debug_insn 951 950 952 13 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1813:5 -1
     (nil))
(insn 952 951 953 13 (set (reg:SI 2 r2 [438])
        (const_int -1 [0xffffffffffffffff])) "../Drivers/CMSIS/Include/core_cm4.h":1866:30 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -1 [0xffffffffffffffff])
        (nil)))
(insn 953 952 954 13 (set (reg:SI 2 r2 [437])
        (ashift:SI (reg:SI 2 r2 [438])
            (reg/v:SI 1 r1 [orig:159 PreemptPriorityBits ] [159]))) "../Drivers/CMSIS/Include/core_cm4.h":1866:30 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int -1 [0xffffffffffffffff])
            (reg/v:SI 1 r1 [orig:159 PreemptPriorityBits ] [159]))
        (nil)))
(insn 954 953 955 13 (set (reg:SI 2 r2 [439])
        (not:SI (reg:SI 2 r2 [437]))) "../Drivers/CMSIS/Include/core_cm4.h":1866:30 169 {*arm_one_cmplsi2}
     (nil))
(insn 955 954 957 13 (set (reg:SI 3 r3 [440])
        (ashift:SI (reg:SI 2 r2 [439])
            (reg/v:SI 3 r3 [orig:163 result ] [163]))) "../Drivers/CMSIS/Include/core_cm4.h":1866:82 147 {*arm_shiftsi3}
     (nil))
(insn 957 955 959 13 (set (reg:SI 3 r3 [442])
        (ashift:SI (reg:SI 3 r3 [440])
            (const_int 4 [0x4]))) "../Drivers/CMSIS/Include/core_cm4.h":1813:48 147 {*arm_shiftsi3}
     (nil))
(insn 959 957 958 13 (set (reg/f:SI 2 r2 [443])
        (const_int -536813312 [0xffffffffe000e100])) "../Drivers/CMSIS/Include/core_cm4.h":1813:46 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -536813312 [0xffffffffe000e100])
        (nil)))
(insn 958 959 961 13 (set (reg:SI 3 r3 [orig:166 _96 ] [166])
        (zero_extend:SI (reg:QI 3 r3 [442]))) "../Drivers/CMSIS/Include/core_cm4.h":1813:48 1006 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 961 958 962 13 (set (mem/v:QI (plus:SI (reg/f:SI 2 r2 [443])
                (const_int 822 [0x336])) [0 MEM[(struct NVIC_Type *)3758153984B].IP[54]+0 S1 A16])
        (reg:QI 3 r3 [orig:166 _96 ] [166])) "../Drivers/CMSIS/Include/core_cm4.h":1813:46 263 {*arm_movqi_insn}
     (nil))
(debug_insn 962 961 963 13 (var_location:QI IRQn (clobber (const_int 0 [0]))) "../Core/Src/main.c":596:2 -1
     (nil))
(debug_insn 963 962 964 13 (var_location:SI priority (clobber (const_int 0 [0]))) "../Core/Src/main.c":596:2 -1
     (nil))
(debug_insn 964 963 965 13 (debug_marker) "../Core/Src/main.c":598:2 -1
     (nil))
(debug_insn 965 964 966 13 (var_location:QI IRQn (const_int 54 [0x36])) "../Core/Src/main.c":598:2 -1
     (nil))
(debug_insn 966 965 967 13 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1679:22 -1
     (nil))
(debug_insn 967 966 968 13 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1681:3 -1
     (nil))
(debug_insn 968 967 969 13 (var_location:QI IRQn (const_int 54 [0x36])) "../Drivers/CMSIS/Include/core_cm4.h":1681:3 -1
     (nil))
(debug_insn 969 968 970 13 (debug_marker:BLK) "../Drivers/CMSIS/Include/core_cm4.h":1679:22 -1
     (nil))
(debug_insn 970 969 971 13 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1683:5 -1
     (nil))
(insn 971 970 972 13 (parallel [
            (asm_operands/v ("") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/core_cm4.h:1683)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1683:5 -1
     (nil))
(debug_insn 972 971 974 13 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1684:5 -1
     (nil))
(insn 974 972 975 13 (set (reg:SI 3 r3 [446])
        (const_int 4194304 [0x400000])) "../Drivers/CMSIS/Include/core_cm4.h":1684:43 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4194304 [0x400000])
        (nil)))
(insn 975 974 976 13 (set (mem/v:SI (plus:SI (reg/f:SI 2 r2 [443])
                (const_int 4 [0x4])) [1 MEM[(struct NVIC_Type *)3758153984B].ISER[1]+0 S4 A32])
        (reg:SI 3 r3 [446])) "../Drivers/CMSIS/Include/core_cm4.h":1684:43 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 976 975 977 13 (debug_marker) "../Drivers/CMSIS/Include/core_cm4.h":1685:5 -1
     (nil))
(insn 977 976 978 13 (parallel [
            (asm_operands/v ("") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/core_cm4.h:1685)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/core_cm4.h":1685:5 -1
     (nil))
(debug_insn 978 977 979 13 (var_location:QI IRQn (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 979 978 980 13 (var_location:QI IRQn (clobber (const_int 0 [0]))) "../Core/Src/main.c":598:2 -1
     (nil))
(debug_insn 980 979 985 13 (debug_marker) "../Core/Src/main.c":603:2 -1
     (nil))
(insn 985 980 981 13 (set (reg:SI 4 r4 [449])
        (const_int 0 [0])) "../Core/Src/main.c":604:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 981 985 983 13 (set (reg:SI 3 r3 [448])
        (const_int 144 [0x90])) "../Core/Src/main.c":603:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 144 [0x90])
        (nil)))
(insn 983 981 984 13 (set (mem/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [8 MEM[(struct  *)_600].Prescaler+0 S2 A64])
        (reg:HI 3 r3 [448])) "../Core/Src/main.c":603:27 724 {*thumb2_movhi_vfp}
     (nil))
(debug_insn 984 983 988 13 (debug_marker) "../Core/Src/main.c":604:2 -1
     (nil))
(insn 988 984 986 13 (set (reg:SI 3 r3 [450])
        (const_int 49999 [0xc34f])) "../Core/Src/main.c":605:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 49999 [0xc34f])
        (nil)))
(insn 986 988 987 13 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 116 [0x74])) [1 MEM[(struct  *)_600].CounterMode+0 S4 A32])
        (reg:SI 4 r4 [449])) "../Core/Src/main.c":604:29 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 987 986 989 13 (debug_marker) "../Core/Src/main.c":605:2 -1
     (nil))
(insn 989 987 990 13 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 120 [0x78])) [1 MEM[(struct  *)_600].Autoreload+0 S4 A64])
        (reg:SI 3 r3 [450])) "../Core/Src/main.c":605:28 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 990 989 992 13 (debug_marker) "../Core/Src/main.c":606:2 -1
     (nil))
(insn 992 990 2465 13 (set (reg:SI 5 r5 [452])
        (const_int 1073745920 [0x40001000])) "../Core/Src/main.c":606:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073745920 [0x40001000])
        (nil)))
(insn 2465 992 994 13 (set (reg:SI 1 r1 [818])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/main.c":606:2 7 {*arm_addsi3}
     (nil))
(insn 994 2465 995 13 (set (reg:SI 0 r0)
        (reg:SI 5 r5 [452])) "../Core/Src/main.c":606:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1073745920 [0x40001000])
        (nil)))
(call_insn 995 994 996 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_TIM_Init") [flags 0x41]  <function_decl 0000000006e90700 LL_TIM_Init>) [0 LL_TIM_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":606:2 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_TIM_Init") [flags 0x41]  <function_decl 0000000006e90700 LL_TIM_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 996 995 997 13 (debug_marker) "../Core/Src/main.c":607:2 -1
     (nil))
(debug_insn 997 996 998 13 (var_location:SI TIMx (const_int 1073745920 [0x40001000])) "../Core/Src/main.c":607:2 -1
     (nil))
(debug_insn 998 997 999 13 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2204:22 -1
     (nil))
(debug_insn 999 998 1001 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2206:3 -1
     (nil))
(insn 1001 999 1002 13 (set (reg:SI 3 r3 [orig:167 _97 ] [167])
        (mem/v:SI (reg:SI 5 r5 [452]) [1 MEM[(struct TIM_TypeDef *)1073745920B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2206:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1002 1001 1004 13 (set (reg:SI 3 r3 [orig:168 _98 ] [168])
        (and:SI (reg:SI 3 r3 [orig:167 _97 ] [167])
            (const_int -129 [0xffffffffffffff7f]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2206:3 90 {*arm_andsi3_insn}
     (nil))
(insn 1004 1002 1005 13 (set (mem/v:SI (reg:SI 5 r5 [452]) [1 MEM[(struct TIM_TypeDef *)1073745920B].CR1+0 S4 A64])
        (reg:SI 3 r3 [orig:168 _98 ] [168])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2206:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1005 1004 1006 13 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Core/Src/main.c":607:2 -1
     (nil))
(debug_insn 1006 1005 1007 13 (debug_marker) "../Core/Src/main.c":608:2 -1
     (nil))
(debug_insn 1007 1006 1008 13 (var_location:SI TIMx (const_int 1073745920 [0x40001000])) "../Core/Src/main.c":608:2 -1
     (nil))
(debug_insn 1008 1007 1009 13 (var_location:SI TimerSynchronization (const_int 0 [0])) "../Core/Src/main.c":608:2 -1
     (nil))
(debug_insn 1009 1008 1010 13 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3986:22 -1
     (nil))
(debug_insn 1010 1009 1012 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3988:3 -1
     (nil))
(insn 1012 1010 1013 13 (set (reg:SI 3 r3 [orig:169 _99 ] [169])
        (mem/v:SI (plus:SI (reg:SI 5 r5 [452])
                (const_int 4 [0x4])) [1 MEM[(struct TIM_TypeDef *)1073745920B].CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3988:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1013 1012 1014 13 (set (reg:SI 9 r9 [456])
        (const_int -33554545 [0xfffffffffdffff8f])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3988:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int -33554545 [0xfffffffffdffff8f])
        (nil)))
(insn 1014 1013 1016 13 (set (reg:SI 3 r3 [orig:170 _100 ] [170])
        (and:SI (reg:SI 3 r3 [orig:169 _99 ] [169])
            (reg:SI 9 r9 [456]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3988:3 90 {*arm_andsi3_insn}
     (expr_list:REG_EQUAL (and:SI (reg:SI 3 r3 [orig:169 _99 ] [169])
            (const_int -33554545 [0xfffffffffdffff8f]))
        (nil)))
(insn 1016 1014 1017 13 (set (mem/v:SI (plus:SI (reg:SI 5 r5 [452])
                (const_int 4 [0x4])) [1 MEM[(struct TIM_TypeDef *)1073745920B].CR2+0 S4 A32])
        (reg:SI 3 r3 [orig:170 _100 ] [170])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3988:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1017 1016 1018 13 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Core/Src/main.c":608:2 -1
     (nil))
(debug_insn 1018 1017 1019 13 (var_location:SI TimerSynchronization (clobber (const_int 0 [0]))) "../Core/Src/main.c":608:2 -1
     (nil))
(debug_insn 1019 1018 1020 13 (debug_marker) "../Core/Src/main.c":609:2 -1
     (nil))
(debug_insn 1020 1019 1021 13 (var_location:SI TIMx (const_int 1073745920 [0x40001000])) "../Core/Src/main.c":609:2 -1
     (nil))
(debug_insn 1021 1020 1022 13 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":4092:22 -1
     (nil))
(debug_insn 1022 1021 1024 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":4094:3 -1
     (nil))
(insn 1024 1022 1025 13 (set (reg:SI 3 r3 [orig:171 _101 ] [171])
        (mem/v:SI (plus:SI (reg:SI 5 r5 [452])
                (const_int 8 [0x8])) [1 MEM[(struct TIM_TypeDef *)1073745920B].SMCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":4094:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1025 1024 1027 13 (set (reg:SI 3 r3 [orig:172 _102 ] [172])
        (and:SI (reg:SI 3 r3 [orig:171 _101 ] [171])
            (const_int -129 [0xffffffffffffff7f]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":4094:3 90 {*arm_andsi3_insn}
     (nil))
(insn 1027 1025 1028 13 (set (mem/v:SI (plus:SI (reg:SI 5 r5 [452])
                (const_int 8 [0x8])) [1 MEM[(struct TIM_TypeDef *)1073745920B].SMCR+0 S4 A64])
        (reg:SI 3 r3 [orig:172 _102 ] [172])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":4094:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1028 1027 1029 13 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Core/Src/main.c":609:2 -1
     (nil))
(debug_insn 1029 1028 1030 13 (var_location:SI tmpreg (clobber (const_int 0 [0]))) "../Core/Src/main.c":127:2 -1
     (nil))
(debug_insn 1030 1029 1031 13 (var_location:SI PreemptPriorityBits (clobber (const_int 0 [0]))) "../Core/Src/main.c":127:2 -1
     (nil))
(debug_insn 1031 1030 1032 13 (debug_marker) "../Core/Src/main.c":128:2 -1
     (nil))
(debug_insn 1032 1031 1033 13 (debug_marker:BLK) "../Core/Src/main.c":473:13 -1
     (nil))
(debug_insn 1033 1032 1036 13 (debug_marker) "../Core/Src/main.c":479:2 -1
     (nil))
(insn 1036 1033 1037 13 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 56 [0x38])) [7 MEM[(struct  *)_604]+0 S4 A64])
        (reg:SI 4 r4 [449])) "../Core/Src/main.c":479:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1037 1036 1038 13 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [7 MEM[(struct  *)_604]+4 S4 A32])
        (reg:SI 4 r4 [449])) "../Core/Src/main.c":479:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1038 1037 1039 13 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 64 [0x40])) [7 MEM[(struct  *)_604]+8 S4 A64])
        (reg:SI 4 r4 [449])) "../Core/Src/main.c":479:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1039 1038 1040 13 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 68 [0x44])) [7 MEM[(struct  *)_604]+12 S4 A32])
        (reg:SI 4 r4 [449])) "../Core/Src/main.c":479:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1040 1039 1041 13 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 72 [0x48])) [7 MEM[(struct  *)_604]+16 S4 A64])
        (reg:SI 4 r4 [449])) "../Core/Src/main.c":479:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1041 1040 1063 13 (debug_marker) "../Core/Src/main.c":480:2 -1
     (nil))
(insn 1063 1041 1044 13 (set (reg/f:SI 6 r6 [467])
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":916:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073876992 [0x40021000])
        (nil)))
(insn 1044 1063 1045 13 (set (reg:SI 2 r2)
        (const_int 32 [0x20])) "../Core/Src/main.c":480:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1045 1044 2466 13 (set (reg:SI 1 r1)
        (reg:SI 4 r4 [449])) "../Core/Src/main.c":480:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 2466 1045 1047 13 (set (reg:SI 0 r0 [819])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/main.c":480:24 7 {*arm_addsi3}
     (nil))
(call_insn 1047 2466 1049 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000004f0e800 __builtin_memset>) [0 __builtin_memset S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":480:24 291 {*call_value_symbol}
     (expr_list:REG_RETURNED (reg/f:SI 766)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000004f0e800 __builtin_memset>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(debug_insn 1049 1047 1052 13 (debug_marker) "../Core/Src/main.c":482:2 -1
     (nil))
(insn 1052 1049 1053 13 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 80 [0x50])) [4 MEM[(struct  *)_606]+0 S4 A64])
        (reg:SI 4 r4 [449])) "../Core/Src/main.c":482:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1053 1052 1054 13 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 84 [0x54])) [4 MEM[(struct  *)_606]+4 S4 A32])
        (reg:SI 4 r4 [449])) "../Core/Src/main.c":482:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1054 1053 1055 13 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 88 [0x58])) [4 MEM[(struct  *)_606]+8 S4 A64])
        (reg:SI 4 r4 [449])) "../Core/Src/main.c":482:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1055 1054 1056 13 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 92 [0x5c])) [4 MEM[(struct  *)_606]+12 S4 A32])
        (reg:SI 4 r4 [449])) "../Core/Src/main.c":482:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1056 1055 1057 13 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 96 [0x60])) [4 MEM[(struct  *)_606]+16 S4 A64])
        (reg:SI 4 r4 [449])) "../Core/Src/main.c":482:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1057 1056 1058 13 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 100 [0x64])) [4 MEM[(struct  *)_606]+20 S4 A32])
        (reg:SI 4 r4 [449])) "../Core/Src/main.c":482:22 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1058 1057 1059 13 (debug_marker) "../Core/Src/main.c":485:2 -1
     (nil))
(debug_insn 1059 1058 1060 13 (var_location:SI Periphs (const_int 4 [0x4])) "../Core/Src/main.c":485:2 -1
     (nil))
(debug_insn 1060 1059 1061 13 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":913:22 -1
     (nil))
(debug_insn 1061 1060 1062 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":915:3 -1
     (nil))
(debug_insn 1062 1061 1064 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":916:3 -1
     (nil))
(insn 1064 1062 1065 13 (set (reg:SI 3 r3 [orig:128 _57 ] [128])
        (mem/v:SI (plus:SI (reg/f:SI 6 r6 [467])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":916:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1065 1064 1067 13 (set (reg:SI 3 r3 [orig:129 _58 ] [129])
        (ior:SI (reg:SI 3 r3 [orig:128 _57 ] [128])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":916:3 106 {*iorsi3_insn}
     (nil))
(insn 1067 1065 1068 13 (set (mem/v:SI (plus:SI (reg/f:SI 6 r6 [467])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])
        (reg:SI 3 r3 [orig:129 _58 ] [129])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":916:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1068 1067 1070 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":918:3 -1
     (nil))
(insn 1070 1068 1071 13 (set (reg:SI 3 r3 [orig:130 _59 ] [130])
        (mem/v:SI (plus:SI (reg/f:SI 6 r6 [467])
                (const_int 88 [0x58])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB1ENR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":918:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1071 1070 1072 13 (set (reg:SI 3 r3 [orig:131 _60 ] [131])
        (and:SI (reg:SI 3 r3 [orig:130 _59 ] [130])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":918:12 90 {*arm_andsi3_insn}
     (nil))
(insn 1072 1071 1073 13 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [1 tmpreg+0 S4 A32])
        (reg:SI 3 r3 [orig:131 _60 ] [131])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":918:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1073 1072 1074 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":919:3 -1
     (nil))
(insn 1074 1073 1075 13 (set (reg:SI 3 r3 [orig:132 vol.1_61 ] [132])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 12 [0xc])) [1 tmpreg+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":919:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1075 1074 1076 13 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Core/Src/main.c":485:2 -1
     (nil))
(debug_insn 1076 1075 1077 13 (var_location:SI tmpreg (clobber (const_int 0 [0]))) "../Core/Src/main.c":485:2 -1
     (nil))
(debug_insn 1077 1076 1088 13 (debug_marker) "../Core/Src/main.c":490:2 -1
     (nil))
(insn 1088 1077 2467 13 (set (reg:SI 5 r5 [474])
        (const_int 1073743872 [0x40000800])) "../Core/Src/main.c":494:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073743872 [0x40000800])
        (nil)))
(insn 2467 1088 1078 13 (set (reg:SI 1 r1 [820])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 56 [0x38]))) "../Core/Src/main.c":494:2 7 {*arm_addsi3}
     (nil))
(insn 1078 2467 1080 13 (set (reg:SI 3 r3 [471])
        (const_int 1440 [0x5a0])) "../Core/Src/main.c":490:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1440 [0x5a0])
        (nil)))
(insn 1080 1078 1081 13 (set (mem/c:HI (plus:SI (reg/f:SI 13 sp)
                (const_int 56 [0x38])) [8 MEM[(struct  *)_604].Prescaler+0 S2 A64])
        (reg:HI 3 r3 [471])) "../Core/Src/main.c":490:27 724 {*thumb2_movhi_vfp}
     (nil))
(debug_insn 1081 1080 1082 13 (debug_marker) "../Core/Src/main.c":491:2 -1
     (nil))
(debug_insn 1082 1081 1083 13 (debug_marker) "../Core/Src/main.c":492:2 -1
     (nil))
(insn 1083 1082 1084 13 (set (reg:SI 3 r3 [472])
        (const_int 99 [0x63])) "../Core/Src/main.c":492:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 99 [0x63])
        (nil)))
(insn 1084 1083 1085 13 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 64 [0x40])) [1 MEM[(struct  *)_604].Autoreload+0 S4 A64])
        (reg:SI 3 r3 [472])) "../Core/Src/main.c":492:28 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1085 1084 1086 13 (debug_marker) "../Core/Src/main.c":493:2 -1
     (nil))
(debug_insn 1086 1085 1090 13 (debug_marker) "../Core/Src/main.c":494:2 -1
     (nil))
(insn 1090 1086 1091 13 (set (reg:SI 0 r0)
        (reg:SI 5 r5 [474])) "../Core/Src/main.c":494:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1073743872 [0x40000800])
        (nil)))
(call_insn 1091 1090 1092 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_TIM_Init") [flags 0x41]  <function_decl 0000000006e90700 LL_TIM_Init>) [0 LL_TIM_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":494:2 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_TIM_Init") [flags 0x41]  <function_decl 0000000006e90700 LL_TIM_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 1092 1091 1093 13 (debug_marker) "../Core/Src/main.c":495:2 -1
     (nil))
(debug_insn 1093 1092 1094 13 (var_location:SI TIMx (const_int 1073743872 [0x40000800])) "../Core/Src/main.c":495:2 -1
     (nil))
(debug_insn 1094 1093 1095 13 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2204:22 -1
     (nil))
(debug_insn 1095 1094 1097 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2206:3 -1
     (nil))
(insn 1097 1095 1098 13 (set (reg:SI 3 r3 [orig:133 _62 ] [133])
        (mem/v:SI (reg:SI 5 r5 [474]) [1 MEM[(struct TIM_TypeDef *)1073743872B].CR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2206:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1098 1097 1100 13 (set (reg:SI 3 r3 [orig:134 _63 ] [134])
        (and:SI (reg:SI 3 r3 [orig:133 _62 ] [133])
            (const_int -129 [0xffffffffffffff7f]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2206:3 90 {*arm_andsi3_insn}
     (nil))
(insn 1100 1098 1101 13 (set (mem/v:SI (reg:SI 5 r5 [474]) [1 MEM[(struct TIM_TypeDef *)1073743872B].CR1+0 S4 A64])
        (reg:SI 3 r3 [orig:134 _63 ] [134])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2206:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1101 1100 1102 13 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Core/Src/main.c":495:2 -1
     (nil))
(debug_insn 1102 1101 1103 13 (debug_marker) "../Core/Src/main.c":496:2 -1
     (nil))
(debug_insn 1103 1102 1104 13 (var_location:SI TIMx (const_int 1073743872 [0x40000800])) "../Core/Src/main.c":496:2 -1
     (nil))
(debug_insn 1104 1103 1105 13 (var_location:SI ClockSource (const_int 0 [0])) "../Core/Src/main.c":496:2 -1
     (nil))
(debug_insn 1105 1104 1106 13 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3933:22 -1
     (nil))
(debug_insn 1106 1105 1108 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3935:3 -1
     (nil))
(insn 1108 1106 2416 13 (set (reg:SI 3 r3 [orig:135 _64 ] [135])
        (mem/v:SI (plus:SI (reg:SI 5 r5 [474])
                (const_int 8 [0x8])) [1 MEM[(struct TIM_TypeDef *)1073743872B].SMCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3935:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2416 1108 2417 13 (set (reg:SI 3 r3 [orig:136 _65 ] [136])
        (and:SI (reg:SI 3 r3 [orig:135 _64 ] [135])
            (const_int -81921 [0xfffffffffffebfff]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3935:3 90 {*arm_andsi3_insn}
     (nil))
(insn 2417 2416 1112 13 (set (reg:SI 3 r3 [orig:136 _65 ] [136])
        (and:SI (reg:SI 3 r3 [orig:136 _65 ] [136])
            (const_int -8 [0xfffffffffffffff8]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3935:3 90 {*arm_andsi3_insn}
     (nil))
(insn 1112 2417 1113 13 (set (mem/v:SI (plus:SI (reg:SI 5 r5 [474])
                (const_int 8 [0x8])) [1 MEM[(struct TIM_TypeDef *)1073743872B].SMCR+0 S4 A64])
        (reg:SI 3 r3 [orig:136 _65 ] [136])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3935:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1113 1112 1114 13 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Core/Src/main.c":496:2 -1
     (nil))
(debug_insn 1114 1113 1115 13 (var_location:SI ClockSource (clobber (const_int 0 [0]))) "../Core/Src/main.c":496:2 -1
     (nil))
(debug_insn 1115 1114 1116 13 (debug_marker) "../Core/Src/main.c":497:2 -1
     (nil))
(debug_insn 1116 1115 1117 13 (var_location:SI TIMx (const_int 1073743872 [0x40000800])) "../Core/Src/main.c":497:2 -1
     (nil))
(debug_insn 1117 1116 1118 13 (var_location:SI Channel (const_int 1 [0x1])) "../Core/Src/main.c":497:2 -1
     (nil))
(debug_insn 1118 1117 1119 13 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3024:22 -1
     (nil))
(debug_insn 1119 1118 1120 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3026:3 -1
     (nil))
(debug_insn 1120 1119 1121 13 (var_location:QI iChannel (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3026:11 -1
     (nil))
(debug_insn 1121 1120 1122 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3027:3 -1
     (nil))
(debug_insn 1122 1121 1123 13 (var_location:SI D#1 (const_int 1073743896 [0x40000818])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3027:18 -1
     (nil))
(debug_insn 1123 1122 1124 13 (var_location:SI pReg (debug_expr:SI D#1)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3027:18 -1
     (nil))
(debug_insn 1124 1123 1125 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3028:3 -1
     (nil))
(insn 1125 1124 2468 13 (set (reg/f:SI 10 r10 [480])
        (const_int 1073741824 [0x40000000])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3028:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073741824 [0x40000000])
        (nil)))
(insn 2468 1125 1126 13 (set (reg:SI 2 r2 [821])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/main.c":503:2 7 {*arm_addsi3}
     (nil))
(insn 1126 2468 1127 13 (set (reg:SI 3 r3 [orig:137 _66 ] [137])
        (mem/v:SI (plus:SI (reg/f:SI 10 r10 [480])
                (const_int 2072 [0x818])) [1 MEM[(volatile uint32_t *)1073743872B + 24B]+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3028:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1127 1126 1129 13 (set (reg:SI 3 r3 [orig:138 _67 ] [138])
        (ior:SI (reg:SI 3 r3 [orig:137 _66 ] [137])
            (const_int 8 [0x8]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3028:3 106 {*iorsi3_insn}
     (nil))
(insn 1129 1127 1130 13 (set (mem/v:SI (plus:SI (reg/f:SI 10 r10 [480])
                (const_int 2072 [0x818])) [1 MEM[(volatile uint32_t *)1073743872B + 24B]+0 S4 A64])
        (reg:SI 3 r3 [orig:138 _67 ] [138])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3028:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1130 1129 1131 13 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Core/Src/main.c":497:2 -1
     (nil))
(debug_insn 1131 1130 1132 13 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Core/Src/main.c":497:2 -1
     (nil))
(debug_insn 1132 1131 1133 13 (var_location:SI pReg (clobber (const_int 0 [0]))) "../Core/Src/main.c":497:2 -1
     (nil))
(debug_insn 1133 1132 1134 13 (debug_marker) "../Core/Src/main.c":498:2 -1
     (nil))
(debug_insn 1134 1133 1135 13 (debug_marker) "../Core/Src/main.c":499:2 -1
     (nil))
(debug_insn 1135 1134 1136 13 (debug_marker) "../Core/Src/main.c":500:2 -1
     (nil))
(debug_insn 1136 1135 1143 13 (debug_marker) "../Core/Src/main.c":501:2 -1
     (nil))
(insn 1143 1136 1148 13 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [1 MEM[(struct  *)_600].OCPolarity+0 S4 A64])
        (reg:SI 4 r4 [449])) "../Core/Src/main.c":502:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1148 1143 1149 13 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) "../Core/Src/main.c":503:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1149 1148 1310 13 (set (reg:SI 0 r0)
        (reg:SI 5 r5 [474])) "../Core/Src/main.c":503:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1073743872 [0x40000800])
        (nil)))
(insn 1310 1149 1270 13 (set (reg:SI 7 r7 [540])
        (const_int 1 [0x1])) "../Core/Src/main.c":775:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 1270 1310 1139 13 (set (reg:SI 8 r8 [520])
        (const_int 4096 [0x1000])) "../Core/Src/main.c":764:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4096 [0x1000])
        (nil)))
(insn 1139 1270 1140 13 (set (reg:DI 32 s16 [483])
        (const_int 0 [0])) "../Core/Src/main.c":498:27 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 1140 1139 1141 13 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 120 [0x78])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 32 s16 [483])) "../Core/Src/main.c":498:27 729 {*movdi_vfp}
     (nil))
(debug_insn 1141 1140 1144 13 (debug_marker) "../Core/Src/main.c":502:2 -1
     (nil))
(debug_insn 1144 1141 1137 13 (debug_marker) "../Core/Src/main.c":503:2 -1
     (nil))
(insn 1137 1144 1138 13 (set (reg:DI 30 s14 [482])
        (const_int 96 [0x60])) "../Core/Src/main.c":498:27 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 96 [0x60])
        (nil)))
(insn 1138 1137 1150 13 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 30 s14 [482])) "../Core/Src/main.c":498:27 729 {*movdi_vfp}
     (nil))
(call_insn 1150 1138 1151 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_TIM_OC_Init") [flags 0x41]  <function_decl 0000000006e90900 LL_TIM_OC_Init>) [0 LL_TIM_OC_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":503:2 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_TIM_OC_Init") [flags 0x41]  <function_decl 0000000006e90900 LL_TIM_OC_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 1151 1150 1152 13 (debug_marker) "../Core/Src/main.c":504:2 -1
     (nil))
(debug_insn 1152 1151 1153 13 (var_location:SI TIMx (const_int 1073743872 [0x40000800])) "../Core/Src/main.c":504:2 -1
     (nil))
(debug_insn 1153 1152 1154 13 (var_location:SI Channel (const_int 1 [0x1])) "../Core/Src/main.c":504:2 -1
     (nil))
(debug_insn 1154 1153 1155 13 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2972:22 -1
     (nil))
(debug_insn 1155 1154 1156 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2974:3 -1
     (nil))
(debug_insn 1156 1155 1157 13 (var_location:QI iChannel (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2974:11 -1
     (nil))
(debug_insn 1157 1156 1158 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2975:3 -1
     (nil))
(debug_insn 1158 1157 1159 13 (var_location:SI pReg (debug_expr:SI D#1)) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2975:18 -1
     (nil))
(debug_insn 1159 1158 1161 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2976:3 -1
     (nil))
(insn 1161 1159 1162 13 (set (reg:SI 3 r3 [orig:139 _68 ] [139])
        (mem/v:SI (plus:SI (reg/f:SI 10 r10 [480])
                (const_int 2072 [0x818])) [1 MEM[(volatile uint32_t *)1073743872B + 24B]+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2976:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1162 1161 1164 13 (set (reg:SI 3 r3 [orig:140 _69 ] [140])
        (and:SI (reg:SI 3 r3 [orig:139 _68 ] [139])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2976:3 90 {*arm_andsi3_insn}
     (nil))
(insn 1164 1162 1165 13 (set (mem/v:SI (plus:SI (reg/f:SI 10 r10 [480])
                (const_int 2072 [0x818])) [1 MEM[(volatile uint32_t *)1073743872B + 24B]+0 S4 A64])
        (reg:SI 3 r3 [orig:140 _69 ] [140])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":2976:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1165 1164 1166 13 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Core/Src/main.c":504:2 -1
     (nil))
(debug_insn 1166 1165 1167 13 (var_location:SI Channel (clobber (const_int 0 [0]))) "../Core/Src/main.c":504:2 -1
     (nil))
(debug_insn 1167 1166 1168 13 (var_location:SI pReg (clobber (const_int 0 [0]))) "../Core/Src/main.c":504:2 -1
     (nil))
(debug_insn 1168 1167 1169 13 (debug_marker) "../Core/Src/main.c":505:2 -1
     (nil))
(debug_insn 1169 1168 1170 13 (var_location:SI TIMx (const_int 1073743872 [0x40000800])) "../Core/Src/main.c":505:2 -1
     (nil))
(debug_insn 1170 1169 1171 13 (var_location:SI TimerSynchronization (const_int 0 [0])) "../Core/Src/main.c":505:2 -1
     (nil))
(debug_insn 1171 1170 1172 13 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3986:22 -1
     (nil))
(debug_insn 1172 1171 1174 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3988:3 -1
     (nil))
(insn 1174 1172 1176 13 (set (reg:SI 3 r3 [orig:141 _70 ] [141])
        (mem/v:SI (plus:SI (reg:SI 5 r5 [474])
                (const_int 4 [0x4])) [1 MEM[(struct TIM_TypeDef *)1073743872B].CR2+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3988:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1176 1174 1178 13 (set (reg:SI 3 r3 [orig:142 _71 ] [142])
        (and:SI (reg:SI 3 r3 [orig:141 _70 ] [141])
            (reg:SI 9 r9 [456]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3988:3 90 {*arm_andsi3_insn}
     (expr_list:REG_EQUAL (and:SI (reg:SI 3 r3 [orig:141 _70 ] [141])
            (const_int -33554545 [0xfffffffffdffff8f]))
        (nil)))
(insn 1178 1176 1179 13 (set (mem/v:SI (plus:SI (reg:SI 5 r5 [474])
                (const_int 4 [0x4])) [1 MEM[(struct TIM_TypeDef *)1073743872B].CR2+0 S4 A32])
        (reg:SI 3 r3 [orig:142 _71 ] [142])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":3988:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1179 1178 1180 13 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Core/Src/main.c":505:2 -1
     (nil))
(debug_insn 1180 1179 1181 13 (var_location:SI TimerSynchronization (clobber (const_int 0 [0]))) "../Core/Src/main.c":505:2 -1
     (nil))
(debug_insn 1181 1180 1182 13 (debug_marker) "../Core/Src/main.c":506:2 -1
     (nil))
(debug_insn 1182 1181 1183 13 (var_location:SI TIMx (const_int 1073743872 [0x40000800])) "../Core/Src/main.c":506:2 -1
     (nil))
(debug_insn 1183 1182 1184 13 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":4092:22 -1
     (nil))
(debug_insn 1184 1183 1186 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":4094:3 -1
     (nil))
(insn 1186 1184 1187 13 (set (reg:SI 3 r3 [orig:143 _72 ] [143])
        (mem/v:SI (plus:SI (reg:SI 5 r5 [474])
                (const_int 8 [0x8])) [1 MEM[(struct TIM_TypeDef *)1073743872B].SMCR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":4094:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1187 1186 1189 13 (set (reg:SI 3 r3 [orig:144 _73 ] [144])
        (and:SI (reg:SI 3 r3 [orig:143 _72 ] [143])
            (const_int -129 [0xffffffffffffff7f]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":4094:3 90 {*arm_andsi3_insn}
     (nil))
(insn 1189 1187 1190 13 (set (mem/v:SI (plus:SI (reg:SI 5 r5 [474])
                (const_int 8 [0x8])) [1 MEM[(struct TIM_TypeDef *)1073743872B].SMCR+0 S4 A64])
        (reg:SI 3 r3 [orig:144 _73 ] [144])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h":4094:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1190 1189 1191 13 (var_location:SI TIMx (clobber (const_int 0 [0]))) "../Core/Src/main.c":506:2 -1
     (nil))
(debug_insn 1191 1190 1192 13 (debug_marker) "../Core/Src/main.c":510:2 -1
     (nil))
(debug_insn 1192 1191 1193 13 (var_location:SI Periphs (const_int 2 [0x2])) "../Core/Src/main.c":510:2 -1
     (nil))
(debug_insn 1193 1192 1194 13 (debug_marker:BLK) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":451:22 -1
     (nil))
(debug_insn 1194 1193 1195 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":453:3 -1
     (nil))
(debug_insn 1195 1194 1197 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":454:3 -1
     (nil))
(insn 1197 1195 1198 13 (set (reg:SI 3 r3 [orig:145 _74 ] [145])
        (mem/v:SI (plus:SI (reg/f:SI 6 r6 [467])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":454:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1198 1197 1200 13 (set (reg:SI 3 r3 [orig:146 _75 ] [146])
        (ior:SI (reg:SI 3 r3 [orig:145 _74 ] [145])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":454:3 106 {*iorsi3_insn}
     (nil))
(insn 1200 1198 1201 13 (set (mem/v:SI (plus:SI (reg/f:SI 6 r6 [467])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])
        (reg:SI 3 r3 [orig:146 _75 ] [146])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":454:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1201 1200 1203 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":456:3 -1
     (nil))
(insn 1203 1201 1219 13 (set (reg:SI 3 r3 [orig:147 _76 ] [147])
        (mem/v:SI (plus:SI (reg/f:SI 6 r6 [467])
                (const_int 76 [0x4c])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB2ENR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":456:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1219 1203 1204 13 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 88 [0x58])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_606]+0 S8 A64])
        (reg:DI 32 s16 [483])) "../Core/Src/main.c":514:22 729 {*movdi_vfp}
     (nil))
(insn 1204 1219 1205 13 (set (reg:SI 3 r3 [orig:148 _77 ] [148])
        (and:SI (reg:SI 3 r3 [orig:147 _76 ] [147])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":456:12 90 {*arm_andsi3_insn}
     (nil))
(insn 1205 1204 1206 13 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [1 tmpreg+0 S4 A64])
        (reg:SI 3 r3 [orig:148 _77 ] [148])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":456:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1206 1205 1207 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":457:3 -1
     (nil))
(insn 1207 1206 1208 13 (set (reg:SI 3 r3 [orig:149 vol.0_78 ] [149])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 16 [0x10])) [1 tmpreg+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_bus.h":457:3 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1208 1207 1209 13 (var_location:SI Periphs (clobber (const_int 0 [0]))) "../Core/Src/main.c":510:2 -1
     (nil))
(debug_insn 1209 1208 1210 13 (var_location:SI tmpreg (clobber (const_int 0 [0]))) "../Core/Src/main.c":510:2 -1
     (nil))
(debug_insn 1210 1209 1211 13 (debug_marker) "../Core/Src/main.c":514:2 -1
     (nil))
(debug_insn 1211 1210 1212 13 (debug_marker) "../Core/Src/main.c":515:2 -1
     (nil))
(debug_insn 1212 1211 1213 13 (debug_marker) "../Core/Src/main.c":516:2 -1
     (nil))
(debug_insn 1213 1212 1214 13 (debug_marker) "../Core/Src/main.c":517:2 -1
     (nil))
(debug_insn 1214 1213 1215 13 (debug_marker) "../Core/Src/main.c":518:2 -1
     (nil))
(debug_insn 1215 1214 2469 13 (debug_marker) "../Core/Src/main.c":519:2 -1
     (nil))
(insn 2469 1215 1226 13 (set (reg:SI 1 r1 [822])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 80 [0x50]))) "../Core/Src/main.c":520:2 7 {*arm_addsi3}
     (nil))
(insn 1226 2469 1216 13 (set (reg:SI 0 r0)
        (const_int 1207960576 [0x48000400])) "../Core/Src/main.c":520:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1216 1226 1217 13 (set (reg:DI 2 r2 [497])
        (const_int 8589934656 [0x200000040])) "../Core/Src/main.c":514:22 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 8589934656 [0x200000040])
        (nil)))
(insn 1217 1216 1220 13 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 80 [0x50])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_606]+0 S8 A64])
        (reg:DI 2 r2 [497])) "../Core/Src/main.c":514:22 729 {*movdi_vfp}
     (nil))
(insn 1220 1217 1221 13 (set (reg:DI 2 r2 [499])
        (const_int 8589934592 [0x200000000])) "../Core/Src/main.c":514:22 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 8589934592 [0x200000000])
        (nil)))
(insn 1221 1220 1222 13 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 96 [0x60])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_606]+0 S8 A64])
        (reg:DI 2 r2 [499])) "../Core/Src/main.c":514:22 729 {*movdi_vfp}
     (nil))
(debug_insn 1222 1221 1227 13 (debug_marker) "../Core/Src/main.c":520:2 -1
     (nil))
(call_insn 1227 1222 1228 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>) [0 LL_GPIO_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":520:2 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LL_GPIO_Init") [flags 0x41]  <function_decl 00000000071af500 LL_GPIO_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 1228 1227 1229 13 (var_location:SI tmpreg (clobber (const_int 0 [0]))) "../Core/Src/main.c":128:2 -1
     (nil))
(debug_insn 1229 1228 1230 13 (var_location:SI tmpreg (clobber (const_int 0 [0]))) "../Core/Src/main.c":128:2 -1
     (nil))
(debug_insn 1230 1229 1231 13 (debug_marker) "../Core/Src/main.c":129:2 -1
     (nil))
(debug_insn 1231 1230 1232 13 (debug_marker:BLK) "../Core/Src/main.c":740:13 -1
     (nil))
(debug_insn 1232 1231 1234 13 (debug_marker) "../Core/Src/main.c":746:2 -1
     (nil))
(insn 1234 1232 1235 13 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 140 [0x8c])) [14 MEM <char[4]> [(struct  *)_600]+0 S4 A32])
        (reg:SI 4 r4 [449])) "../Core/Src/main.c":746:28 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1235 1234 1236 13 (debug_marker) "../Core/Src/main.c":754:2 -1
     (nil))
(debug_insn 1236 1235 1311 13 (debug_marker) "../Core/Src/main.c":755:2 -1
     (nil))
(insn 1311 1236 1317 13 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [1 MEM[(struct  *)_600].AddressSetupTime+0 S4 A64])
        (reg:SI 7 r7 [540])) "../Core/Src/main.c":775:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1317 1311 1320 13 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 120 [0x78])) [1 MEM[(struct  *)_600].DataSetupTime+0 S4 A64])
        (reg:SI 7 r7 [540])) "../Core/Src/main.c":777:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1320 1317 1323 13 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 124 [0x7c])) [1 MEM[(struct  *)_600].DataHoldTime+0 S4 A32])
        (reg:SI 7 r7 [540])) "../Core/Src/main.c":778:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1323 1320 1237 13 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [1 MEM[(struct  *)_600].BusTurnAroundDuration+0 S4 A64])
        (reg:SI 7 r7 [540])) "../Core/Src/main.c":779:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1237 1323 1243 13 (set (reg/f:SI 0 r0 [503])
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../Core/Src/main.c":754:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
        (nil)))
(insn 1243 1237 1247 13 (set (mem/c:SI (plus:SI (reg/f:SI 0 r0 [503])
                (const_int 8 [0x8])) [1 hsram1.Init.NSBank+0 S4 A64])
        (reg:SI 4 r4 [449])) "../Core/Src/main.c":757:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1247 1243 1251 13 (set (mem/c:SI (plus:SI (reg/f:SI 0 r0 [503])
                (const_int 12 [0xc])) [1 hsram1.Init.DataAddressMux+0 S4 A32])
        (reg:SI 4 r4 [449])) "../Core/Src/main.c":758:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1251 1247 1259 13 (set (mem/c:SI (plus:SI (reg/f:SI 0 r0 [503])
                (const_int 16 [0x10])) [1 hsram1.Init.MemoryType+0 S4 A64])
        (reg:SI 4 r4 [449])) "../Core/Src/main.c":759:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1259 1251 1263 13 (set (mem/c:SI (plus:SI (reg/f:SI 0 r0 [503])
                (const_int 24 [0x18])) [1 hsram1.Init.BurstAccessMode+0 S4 A64])
        (reg:SI 4 r4 [449])) "../Core/Src/main.c":761:30 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1263 1259 1267 13 (set (mem/c:SI (plus:SI (reg/f:SI 0 r0 [503])
                (const_int 28 [0x1c])) [1 hsram1.Init.WaitSignalPolarity+0 S4 A32])
        (reg:SI 4 r4 [449])) "../Core/Src/main.c":762:33 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1267 1263 1271 13 (set (mem/c:SI (plus:SI (reg/f:SI 0 r0 [503])
                (const_int 32 [0x20])) [1 hsram1.Init.WaitSignalActive+0 S4 A64])
        (reg:SI 4 r4 [449])) "../Core/Src/main.c":763:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1271 1267 1275 13 (set (mem/c:SI (plus:SI (reg/f:SI 0 r0 [503])
                (const_int 36 [0x24])) [1 hsram1.Init.WriteOperation+0 S4 A32])
        (reg:SI 8 r8 [520])) "../Core/Src/main.c":764:29 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1275 1271 1279 13 (set (mem/c:SI (plus:SI (reg/f:SI 0 r0 [503])
                (const_int 40 [0x28])) [1 hsram1.Init.WaitSignal+0 S4 A64])
        (reg:SI 4 r4 [449])) "../Core/Src/main.c":765:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1279 1275 1283 13 (set (mem/c:SI (plus:SI (reg/f:SI 0 r0 [503])
                (const_int 44 [0x2c])) [1 hsram1.Init.ExtendedMode+0 S4 A32])
        (reg:SI 4 r4 [449])) "../Core/Src/main.c":766:27 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1283 1279 1287 13 (set (mem/c:SI (plus:SI (reg/f:SI 0 r0 [503])
                (const_int 48 [0x30])) [1 hsram1.Init.AsynchronousWait+0 S4 A64])
        (reg:SI 4 r4 [449])) "../Core/Src/main.c":767:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1287 1283 1291 13 (set (mem/c:SI (plus:SI (reg/f:SI 0 r0 [503])
                (const_int 52 [0x34])) [1 hsram1.Init.WriteBurst+0 S4 A32])
        (reg:SI 4 r4 [449])) "../Core/Src/main.c":768:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1291 1287 1295 13 (set (mem/c:SI (plus:SI (reg/f:SI 0 r0 [503])
                (const_int 56 [0x38])) [1 hsram1.Init.ContinuousClock+0 S4 A64])
        (reg:SI 4 r4 [449])) "../Core/Src/main.c":769:30 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1295 1291 1299 13 (set (mem/c:SI (plus:SI (reg/f:SI 0 r0 [503])
                (const_int 60 [0x3c])) [1 hsram1.Init.WriteFifo+0 S4 A32])
        (reg:SI 4 r4 [449])) "../Core/Src/main.c":770:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1299 1295 1303 13 (set (mem/c:SI (plus:SI (reg/f:SI 0 r0 [503])
                (const_int 68 [0x44])) [1 hsram1.Init.NBLSetupTime+0 S4 A32])
        (reg:SI 4 r4 [449])) "../Core/Src/main.c":771:27 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1303 1299 1308 13 (set (mem/c:SI (plus:SI (reg/f:SI 0 r0 [503])
                (const_int 64 [0x40])) [1 hsram1.Init.PageSize+0 S4 A64])
        (reg:SI 4 r4 [449])) "../Core/Src/main.c":772:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1308 1303 1334 13 (set (mem/c:QI (plus:SI (reg/f:SI 0 r0 [503])
                (const_int 72 [0x48])) [0 hsram1.Init.MaxChipSelectPulse+0 S1 A64])
        (reg:QI 4 r4 [449])) "../Core/Src/main.c":773:33 263 {*arm_movqi_insn}
     (nil))
(insn 1334 1308 1254 13 (set (reg:SI 2 r2)
        (reg:SI 4 r4 [449])) "../Core/Src/main.c":785:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 1254 1334 1255 13 (set (reg:SI 3 r3 [512])
        (const_int 16 [0x10])) "../Core/Src/main.c":760:30 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 16 [0x10])
        (nil)))
(insn 1255 1254 1326 13 (set (mem/c:SI (plus:SI (reg/f:SI 0 r0 [503])
                (const_int 20 [0x14])) [1 hsram1.Init.MemoryDataWidth+0 S4 A32])
        (reg:SI 3 r3 [512])) "../Core/Src/main.c":760:30 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1326 1255 1313 13 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 132 [0x84])) [1 MEM[(struct  *)_600].CLKDivision+0 S4 A32])
        (reg:SI 3 r3 [512])) "../Core/Src/main.c":780:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1313 1326 1314 13 (set (reg:SI 3 r3 [541])
        (const_int 15 [0xf])) "../Core/Src/main.c":776:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 15 [0xf])
        (nil)))
(insn 1314 1313 1328 13 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 116 [0x74])) [1 MEM[(struct  *)_600].AddressHoldTime+0 S4 A32])
        (reg:SI 3 r3 [541])) "../Core/Src/main.c":776:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1328 1314 1329 13 (set (reg:SI 3 r3 [546])
        (const_int 17 [0x11])) "../Core/Src/main.c":781:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 17 [0x11])
        (nil)))
(insn 1329 1328 2470 13 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 136 [0x88])) [1 MEM[(struct  *)_600].DataLatency+0 S4 A64])
        (reg:SI 3 r3 [546])) "../Core/Src/main.c":781:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2470 1329 1238 13 (set (reg:SI 1 r1 [823])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/main.c":785:6 7 {*arm_addsi3}
     (nil))
(insn 1238 2470 1239 13 (set (reg:DI 4 r4 [504])
        (const_int -6917527908265230336 [0xa0000104a0000000])) "../Core/Src/main.c":754:18 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int -6917527908265230336 [0xa0000104a0000000])
        (nil)))
(insn 1239 1238 1240 13 (set (mem/c:DI (reg/f:SI 0 r0 [503]) [0 MEM <vector(2) unsigned int> [(void *)&hsram1]+0 S8 A64])
        (reg:DI 4 r4 [504])) "../Core/Src/main.c":754:18 729 {*movdi_vfp}
     (nil))
(debug_insn 1240 1239 1244 13 (debug_marker) "../Core/Src/main.c":757:2 -1
     (nil))
(debug_insn 1244 1240 1248 13 (debug_marker) "../Core/Src/main.c":758:2 -1
     (nil))
(debug_insn 1248 1244 1252 13 (debug_marker) "../Core/Src/main.c":759:2 -1
     (nil))
(debug_insn 1252 1248 1256 13 (debug_marker) "../Core/Src/main.c":760:2 -1
     (nil))
(debug_insn 1256 1252 1260 13 (debug_marker) "../Core/Src/main.c":761:2 -1
     (nil))
(debug_insn 1260 1256 1264 13 (debug_marker) "../Core/Src/main.c":762:2 -1
     (nil))
(debug_insn 1264 1260 1268 13 (debug_marker) "../Core/Src/main.c":763:2 -1
     (nil))
(debug_insn 1268 1264 1272 13 (debug_marker) "../Core/Src/main.c":764:2 -1
     (nil))
(debug_insn 1272 1268 1276 13 (debug_marker) "../Core/Src/main.c":765:2 -1
     (nil))
(debug_insn 1276 1272 1280 13 (debug_marker) "../Core/Src/main.c":766:2 -1
     (nil))
(debug_insn 1280 1276 1284 13 (debug_marker) "../Core/Src/main.c":767:2 -1
     (nil))
(debug_insn 1284 1280 1288 13 (debug_marker) "../Core/Src/main.c":768:2 -1
     (nil))
(debug_insn 1288 1284 1292 13 (debug_marker) "../Core/Src/main.c":769:2 -1
     (nil))
(debug_insn 1292 1288 1296 13 (debug_marker) "../Core/Src/main.c":770:2 -1
     (nil))
(debug_insn 1296 1292 1300 13 (debug_marker) "../Core/Src/main.c":771:2 -1
     (nil))
(debug_insn 1300 1296 1304 13 (debug_marker) "../Core/Src/main.c":772:2 -1
     (nil))
(debug_insn 1304 1300 1309 13 (debug_marker) "../Core/Src/main.c":773:2 -1
     (nil))
(debug_insn 1309 1304 1312 13 (debug_marker) "../Core/Src/main.c":775:2 -1
     (nil))
(debug_insn 1312 1309 1315 13 (debug_marker) "../Core/Src/main.c":776:2 -1
     (nil))
(debug_insn 1315 1312 1318 13 (debug_marker) "../Core/Src/main.c":777:2 -1
     (nil))
(debug_insn 1318 1315 1321 13 (debug_marker) "../Core/Src/main.c":778:2 -1
     (nil))
(debug_insn 1321 1318 1324 13 (debug_marker) "../Core/Src/main.c":779:2 -1
     (nil))
(debug_insn 1324 1321 1327 13 (debug_marker) "../Core/Src/main.c":780:2 -1
     (nil))
(debug_insn 1327 1324 1330 13 (debug_marker) "../Core/Src/main.c":781:2 -1
     (nil))
(debug_insn 1330 1327 1331 13 (debug_marker) "../Core/Src/main.c":782:2 -1
     (nil))
(debug_insn 1331 1330 1337 13 (debug_marker) "../Core/Src/main.c":785:2 -1
     (nil))
(call_insn 1337 1331 1341 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_SRAM_Init") [flags 0x41]  <function_decl 0000000006bb7300 HAL_SRAM_Init>) [0 HAL_SRAM_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":785:6 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_SRAM_Init") [flags 0x41]  <function_decl 0000000006bb7300 HAL_SRAM_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(jump_insn 1341 1337 1342 13 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 0 r0 [549])
                        (const_int 0 [0]))
                    (label_ref 1356)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/main.c":785:5 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 1356)
(note 1342 1341 1343 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1343 1342 1344 14 (debug_marker) "../Core/Src/main.c":786:3 -1
     (nil))
(debug_insn 1344 1343 1345 14 (debug_marker:BLK) "../Core/Src/main.c":993:6 -1
     (nil))
(debug_insn 1345 1344 1346 14 (debug_marker) "../Core/Src/main.c":996:2 -1
     (nil))
(debug_insn 1346 1345 1347 14 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":207:27 -1
     (nil))
(debug_insn 1347 1346 1348 14 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(insn 1348 1347 1353 14 (parallel [
            (asm_operands/v ("cpsid i") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:209)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(code_label 1353 1348 1349 15 19 (nil) [1 uses])
(note 1349 1353 1350 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1350 1349 1351 15 (debug_marker) "../Core/Src/main.c":997:2 -1
     (nil))
(debug_insn 1351 1350 1352 15 (debug_marker) "../Core/Src/main.c":998:2 -1
     (nil))
(debug_insn 1352 1351 2364 15 (debug_marker) "../Core/Src/main.c":997:8 -1
     (nil))
(jump_insn 2364 1352 2365 15 (set (pc)
        (label_ref 1353)) 284 {*arm_jump}
     (nil)
 -> 1353)
(barrier 2365 2364 1356)
(code_label 1356 2365 1357 16 18 (nil) [1 uses])
(note 1357 1356 1432 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(note 1432 1357 1358 16 NOTE_INSN_DELETED)
(debug_insn 1358 1432 1359 16 (debug_marker) "../Core/Src/main.c":130:2 -1
     (nil))
(debug_insn 1359 1358 1360 16 (debug_marker:BLK) "../Core/Src/main.c":708:13 -1
     (nil))
(debug_insn 1360 1359 1361 16 (debug_marker) "../Core/Src/main.c":711:2 -1
     (nil))
(debug_insn 1361 1360 1362 16 (debug_marker) "../Core/Src/main.c":711:2 -1
     (nil))
(debug_insn 1362 1361 1364 16 (debug_marker) "../Core/Src/main.c":711:2 -1
     (nil))
(insn 1364 1362 1365 16 (set (reg:SI 3 r3 [orig:116 _45 ] [116])
        (mem/v:SI (plus:SI (reg/f:SI 6 r6 [467])
                (const_int 72 [0x48])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1ENR+0 S4 A64])) "../Core/Src/main.c":711:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1365 1364 1367 16 (set (reg:SI 3 r3 [orig:117 _46 ] [117])
        (ior:SI (reg:SI 3 r3 [orig:116 _45 ] [116])
            (const_int 4 [0x4]))) "../Core/Src/main.c":711:2 106 {*iorsi3_insn}
     (nil))
(insn 1367 1365 1368 16 (set (mem/v:SI (plus:SI (reg/f:SI 6 r6 [467])
                (const_int 72 [0x48])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1ENR+0 S4 A64])
        (reg:SI 3 r3 [orig:117 _46 ] [117])) "../Core/Src/main.c":711:2 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1368 1367 1370 16 (debug_marker) "../Core/Src/main.c":711:2 -1
     (nil))
(insn 1370 1368 1371 16 (set (reg:SI 3 r3 [orig:118 _47 ] [118])
        (mem/v:SI (plus:SI (reg/f:SI 6 r6 [467])
                (const_int 72 [0x48])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1ENR+0 S4 A64])) "../Core/Src/main.c":711:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1371 1370 1372 16 (set (reg:SI 3 r3 [orig:119 _48 ] [119])
        (and:SI (reg:SI 3 r3 [orig:118 _47 ] [118])
            (const_int 4 [0x4]))) "../Core/Src/main.c":711:2 90 {*arm_andsi3_insn}
     (nil))
(insn 1372 1371 1373 16 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmpreg+0 S4 A32])
        (reg:SI 3 r3 [orig:119 _48 ] [119])) "../Core/Src/main.c":711:2 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1373 1372 1374 16 (debug_marker) "../Core/Src/main.c":711:2 -1
     (nil))
(insn 1374 1373 1375 16 (set (reg:SI 3 r3 [orig:120 vol.25_49 ] [120])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [1 tmpreg+0 S4 A32])) "../Core/Src/main.c":711:2 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1375 1374 1376 16 (debug_marker) "../Core/Src/main.c":711:2 -1
     (nil))
(debug_insn 1376 1375 1377 16 (debug_marker) "../Core/Src/main.c":712:2 -1
     (nil))
(debug_insn 1377 1376 1378 16 (debug_marker) "../Core/Src/main.c":712:2 -1
     (nil))
(debug_insn 1378 1377 1380 16 (debug_marker) "../Core/Src/main.c":712:2 -1
     (nil))
(insn 1380 1378 1381 16 (set (reg:SI 3 r3 [orig:121 _50 ] [121])
        (mem/v:SI (plus:SI (reg/f:SI 6 r6 [467])
                (const_int 72 [0x48])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1ENR+0 S4 A64])) "../Core/Src/main.c":712:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1381 1380 1383 16 (set (reg:SI 3 r3 [orig:122 _51 ] [122])
        (ior:SI (reg:SI 3 r3 [orig:121 _50 ] [121])
            (const_int 1 [0x1]))) "../Core/Src/main.c":712:2 106 {*iorsi3_insn}
     (nil))
(insn 1383 1381 1384 16 (set (mem/v:SI (plus:SI (reg/f:SI 6 r6 [467])
                (const_int 72 [0x48])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1ENR+0 S4 A64])
        (reg:SI 3 r3 [orig:122 _51 ] [122])) "../Core/Src/main.c":712:2 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1384 1383 1386 16 (debug_marker) "../Core/Src/main.c":712:2 -1
     (nil))
(insn 1386 1384 1387 16 (set (reg:SI 3 r3 [orig:123 _52 ] [123])
        (mem/v:SI (plus:SI (reg/f:SI 6 r6 [467])
                (const_int 72 [0x48])) [1 MEM[(struct RCC_TypeDef *)1073876992B].AHB1ENR+0 S4 A64])) "../Core/Src/main.c":712:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1387 1386 1388 16 (set (reg:SI 3 r3 [orig:124 _53 ] [124])
        (and:SI (reg:SI 3 r3 [orig:123 _52 ] [123])
            (const_int 1 [0x1]))) "../Core/Src/main.c":712:2 90 {*arm_andsi3_insn}
     (nil))
(insn 1388 1387 1389 16 (set (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [1 tmpreg+0 S4 A64])
        (reg:SI 3 r3 [orig:124 _53 ] [124])) "../Core/Src/main.c":712:2 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1389 1388 1390 16 (debug_marker) "../Core/Src/main.c":712:2 -1
     (nil))
(insn 1390 1389 1391 16 (set (reg:SI 3 r3 [orig:125 vol.26_54 ] [125])
        (mem/v/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 8 [0x8])) [1 tmpreg+0 S4 A64])) "../Core/Src/main.c":712:2 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1391 1390 1392 16 (debug_marker) "../Core/Src/main.c":712:2 -1
     (nil))
(debug_insn 1392 1391 1393 16 (debug_marker) "../Core/Src/main.c":715:2 -1
     (nil))
(insn 1393 1392 1399 16 (set (reg/f:SI 3 r3 [556])
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) "../Core/Src/main.c":715:39 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))
(insn 1399 1393 1411 16 (set (mem/c:SI (plus:SI (reg/f:SI 3 r3 [556])
                (const_int 4 [0x4])) [1 hdma_memtomem_dma1_channel2.Init.Request+0 S4 A32])
        (reg:SI 0 r0 [549])) "../Core/Src/main.c":716:43 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1411 1399 1423 16 (set (mem/c:SI (plus:SI (reg/f:SI 3 r3 [556])
                (const_int 16 [0x10])) [1 hdma_memtomem_dma1_channel2.Init.MemInc+0 S4 A32])
        (reg:SI 0 r0 [549])) "../Core/Src/main.c":719:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1423 1411 1427 16 (set (mem/c:SI (plus:SI (reg/f:SI 3 r3 [556])
                (const_int 28 [0x1c])) [1 hdma_memtomem_dma1_channel2.Init.Mode+0 S4 A32])
        (reg:SI 0 r0 [549])) "../Core/Src/main.c":723:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1427 1423 1394 16 (set (mem/c:SI (plus:SI (reg/f:SI 3 r3 [556])
                (const_int 32 [0x20])) [1 hdma_memtomem_dma1_channel2.Init.Priority+0 S4 A32])
        (reg:SI 0 r0 [549])) "../Core/Src/main.c":724:44 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1394 1427 1395 16 (set (reg:SI 2 r2 [557])
        (const_int 1073872924 [0x4002001c])) "../Core/Src/main.c":715:39 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073872924 [0x4002001c])
        (nil)))
(insn 1395 1394 1396 16 (set (mem/f/c:SI (reg/f:SI 3 r3 [556]) [20 hdma_memtomem_dma1_channel2.Instance+0 S4 A32])
        (reg:SI 2 r2 [557])) "../Core/Src/main.c":715:39 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1396 1395 1400 16 (debug_marker) "../Core/Src/main.c":716:2 -1
     (nil))
(debug_insn 1400 1396 1402 16 (debug_marker) "../Core/Src/main.c":717:2 -1
     (nil))
(insn 1402 1400 1403 16 (set (reg:SI 2 r2 [561])
        (const_int 16384 [0x4000])) "../Core/Src/main.c":717:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 16384 [0x4000])
        (nil)))
(insn 1403 1402 1404 16 (set (mem/c:SI (plus:SI (reg/f:SI 3 r3 [556])
                (const_int 8 [0x8])) [1 hdma_memtomem_dma1_channel2.Init.Direction+0 S4 A32])
        (reg:SI 2 r2 [561])) "../Core/Src/main.c":717:45 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1404 1403 1406 16 (debug_marker) "../Core/Src/main.c":718:2 -1
     (nil))
(insn 1406 1404 1407 16 (set (reg:SI 2 r2 [563])
        (const_int 64 [0x40])) "../Core/Src/main.c":718:45 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 64 [0x40])
        (nil)))
(insn 1407 1406 1408 16 (set (mem/c:SI (plus:SI (reg/f:SI 3 r3 [556])
                (const_int 12 [0xc])) [1 hdma_memtomem_dma1_channel2.Init.PeriphInc+0 S4 A32])
        (reg:SI 2 r2 [563])) "../Core/Src/main.c":718:45 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1408 1407 1412 16 (debug_marker) "../Core/Src/main.c":719:2 -1
     (nil))
(debug_insn 1412 1408 1414 16 (debug_marker) "../Core/Src/main.c":720:2 -1
     (nil))
(insn 1414 1412 1415 16 (set (reg:SI 2 r2 [567])
        (const_int 256 [0x100])) "../Core/Src/main.c":720:55 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 256 [0x100])
        (nil)))
(insn 1415 1414 1416 16 (set (mem/c:SI (plus:SI (reg/f:SI 3 r3 [556])
                (const_int 20 [0x14])) [1 hdma_memtomem_dma1_channel2.Init.PeriphDataAlignment+0 S4 A32])
        (reg:SI 2 r2 [567])) "../Core/Src/main.c":720:55 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1416 1415 1418 16 (debug_marker) "../Core/Src/main.c":722:2 -1
     (nil))
(insn 1418 1416 1419 16 (set (reg:SI 2 r2 [569])
        (const_int 1024 [0x400])) "../Core/Src/main.c":722:52 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1024 [0x400])
        (nil)))
(insn 1419 1418 1420 16 (set (mem/c:SI (plus:SI (reg/f:SI 3 r3 [556])
                (const_int 24 [0x18])) [1 hdma_memtomem_dma1_channel2.Init.MemDataAlignment+0 S4 A32])
        (reg:SI 2 r2 [569])) "../Core/Src/main.c":722:52 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1420 1419 1424 16 (debug_marker) "../Core/Src/main.c":723:2 -1
     (nil))
(debug_insn 1424 1420 1428 16 (debug_marker) "../Core/Src/main.c":724:2 -1
     (nil))
(debug_insn 1428 1424 1430 16 (debug_marker) "../Core/Src/main.c":725:2 -1
     (nil))
(insn 1430 1428 1431 16 (set (reg:SI 0 r0)
        (reg/f:SI 3 r3 [556])) "../Core/Src/main.c":725:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))
(call_insn 1431 1430 1434 16 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_DMA_Init") [flags 0x41]  <function_decl 00000000068fe800 HAL_DMA_Init>) [0 HAL_DMA_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":725:6 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_DMA_Init") [flags 0x41]  <function_decl 00000000068fe800 HAL_DMA_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 1434 1431 1435 16 (set (reg:SI 4 r4 [575])
        (reg:SI 0 r0 [773])) "../Core/Src/main.c":725:5 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1435 1434 1436 16 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 4 r4 [575])
                        (const_int 0 [0]))
                    (label_ref 1450)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/main.c":725:5 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 354334804 (nil))
 -> 1450)
(note 1436 1435 1437 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1437 1436 1438 17 (debug_marker) "../Core/Src/main.c":726:3 -1
     (nil))
(debug_insn 1438 1437 1439 17 (debug_marker:BLK) "../Core/Src/main.c":993:6 -1
     (nil))
(debug_insn 1439 1438 1440 17 (debug_marker) "../Core/Src/main.c":996:2 -1
     (nil))
(debug_insn 1440 1439 1441 17 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":207:27 -1
     (nil))
(debug_insn 1441 1440 1442 17 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(insn 1442 1441 1447 17 (parallel [
            (asm_operands/v ("cpsid i") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:209)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(code_label 1447 1442 1443 18 21 (nil) [1 uses])
(note 1443 1447 1444 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1444 1443 1445 18 (debug_marker) "../Core/Src/main.c":997:2 -1
     (nil))
(debug_insn 1445 1444 1446 18 (debug_marker) "../Core/Src/main.c":998:2 -1
     (nil))
(debug_insn 1446 1445 2366 18 (debug_marker) "../Core/Src/main.c":997:8 -1
     (nil))
(jump_insn 2366 1446 2367 18 (set (pc)
        (label_ref 1447)) 284 {*arm_jump}
     (nil)
 -> 1447)
(barrier 2367 2366 1450)
(code_label 1450 2367 1451 19 20 (nil) [1 uses])
(note 1451 1450 1532 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(note 1532 1451 1534 19 NOTE_INSN_DELETED)
(note 1534 1532 1452 19 NOTE_INSN_DELETED)
(debug_insn 1452 1534 1453 19 (debug_marker) "../Core/Src/main.c":731:2 -1
     (nil))
(insn 1453 1452 1454 19 (set (reg:SI 2 r2)
        (reg:SI 4 r4 [575])) "../Core/Src/main.c":731:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 1454 1453 1455 19 (set (reg:SI 1 r1)
        (reg:SI 4 r4 [575])) "../Core/Src/main.c":731:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 1455 1454 1456 19 (set (reg:SI 0 r0)
        (const_int 11 [0xb])) "../Core/Src/main.c":731:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 1456 1455 1457 19 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_NVIC_SetPriority") [flags 0x41]  <function_decl 0000000006904600 HAL_NVIC_SetPriority>) [0 HAL_NVIC_SetPriority S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":731:2 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_NVIC_SetPriority") [flags 0x41]  <function_decl 0000000006904600 HAL_NVIC_SetPriority>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 1457 1456 1458 19 (debug_marker) "../Core/Src/main.c":732:2 -1
     (nil))
(insn 1458 1457 1459 19 (set (reg:SI 0 r0)
        (const_int 11 [0xb])) "../Core/Src/main.c":732:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 1459 1458 1460 19 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_NVIC_EnableIRQ") [flags 0x41]  <function_decl 0000000006904700 HAL_NVIC_EnableIRQ>) [0 HAL_NVIC_EnableIRQ S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":732:2 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_NVIC_EnableIRQ") [flags 0x41]  <function_decl 0000000006904700 HAL_NVIC_EnableIRQ>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 1460 1459 1461 19 (debug_marker) "../Core/Src/main.c":734:2 -1
     (nil))
(insn 1461 1460 1462 19 (set (reg:SI 2 r2)
        (reg:SI 4 r4 [575])) "../Core/Src/main.c":734:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 1462 1461 1463 19 (set (reg:SI 1 r1)
        (reg:SI 4 r4 [575])) "../Core/Src/main.c":734:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 1463 1462 1464 19 (set (reg:SI 0 r0)
        (const_int 12 [0xc])) "../Core/Src/main.c":734:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 1464 1463 1465 19 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_NVIC_SetPriority") [flags 0x41]  <function_decl 0000000006904600 HAL_NVIC_SetPriority>) [0 HAL_NVIC_SetPriority S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":734:2 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_NVIC_SetPriority") [flags 0x41]  <function_decl 0000000006904600 HAL_NVIC_SetPriority>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 1465 1464 1466 19 (debug_marker) "../Core/Src/main.c":735:2 -1
     (nil))
(insn 1466 1465 1467 19 (set (reg:SI 0 r0)
        (const_int 12 [0xc])) "../Core/Src/main.c":735:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 1467 1466 1468 19 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_NVIC_EnableIRQ") [flags 0x41]  <function_decl 0000000006904700 HAL_NVIC_EnableIRQ>) [0 HAL_NVIC_EnableIRQ S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":735:2 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_NVIC_EnableIRQ") [flags 0x41]  <function_decl 0000000006904700 HAL_NVIC_EnableIRQ>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 1468 1467 1469 19 (var_location:SI tmpreg (clobber (const_int 0 [0]))) "../Core/Src/main.c":130:2 -1
     (nil))
(debug_insn 1469 1468 1470 19 (var_location:SI tmpreg (clobber (const_int 0 [0]))) "../Core/Src/main.c":130:2 -1
     (nil))
(debug_insn 1470 1469 1471 19 (debug_marker) "../Core/Src/main.c":131:2 -1
     (nil))
(debug_insn 1471 1470 1472 19 (debug_marker:BLK) "../Core/Src/main.c":349:13 -1
     (nil))
(debug_insn 1472 1471 1473 19 (debug_marker) "../Core/Src/main.c":359:2 -1
     (nil))
(insn 1473 1472 1483 19 (set (reg/f:SI 0 r0 [576])
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) "../Core/Src/main.c":359:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])
        (nil)))
(insn 1483 1473 1491 19 (set (mem/c:SI (plus:SI (reg/f:SI 0 r0 [576])
                (const_int 8 [0x8])) [1 hspi1.Init.Direction+0 S4 A32])
        (reg:SI 4 r4 [575])) "../Core/Src/main.c":361:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1491 1483 1495 19 (set (mem/c:SI (plus:SI (reg/f:SI 0 r0 [576])
                (const_int 16 [0x10])) [1 hspi1.Init.CLKPolarity+0 S4 A32])
        (reg:SI 4 r4 [575])) "../Core/Src/main.c":363:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1495 1491 1507 19 (set (mem/c:SI (plus:SI (reg/f:SI 0 r0 [576])
                (const_int 20 [0x14])) [1 hspi1.Init.CLKPhase+0 S4 A32])
        (reg:SI 4 r4 [575])) "../Core/Src/main.c":364:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1507 1495 1511 19 (set (mem/c:SI (plus:SI (reg/f:SI 0 r0 [576])
                (const_int 32 [0x20])) [1 hspi1.Init.FirstBit+0 S4 A32])
        (reg:SI 4 r4 [575])) "../Core/Src/main.c":367:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1511 1507 1515 19 (set (mem/c:SI (plus:SI (reg/f:SI 0 r0 [576])
                (const_int 36 [0x24])) [1 hspi1.Init.TIMode+0 S4 A32])
        (reg:SI 4 r4 [575])) "../Core/Src/main.c":368:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1515 1511 1523 19 (set (mem/c:SI (plus:SI (reg/f:SI 0 r0 [576])
                (const_int 40 [0x28])) [1 hspi1.Init.CRCCalculation+0 S4 A32])
        (reg:SI 4 r4 [575])) "../Core/Src/main.c":369:28 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1523 1515 1527 19 (set (mem/c:SI (plus:SI (reg/f:SI 0 r0 [576])
                (const_int 48 [0x30])) [1 hspi1.Init.CRCLength+0 S4 A32])
        (reg:SI 4 r4 [575])) "../Core/Src/main.c":371:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1527 1523 1474 19 (set (mem/c:SI (plus:SI (reg/f:SI 0 r0 [576])
                (const_int 52 [0x34])) [1 hspi1.Init.NSSPMode+0 S4 A32])
        (reg:SI 4 r4 [575])) "../Core/Src/main.c":372:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1474 1527 1475 19 (set (reg:SI 3 r3 [577])
        (const_int 1073819648 [0x40013000])) "../Core/Src/main.c":359:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073819648 [0x40013000])
        (nil)))
(insn 1475 1474 1476 19 (set (mem/f/c:SI (reg/f:SI 0 r0 [576]) [30 hspi1.Instance+0 S4 A32])
        (reg:SI 3 r3 [577])) "../Core/Src/main.c":359:17 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1476 1475 1478 19 (debug_marker) "../Core/Src/main.c":360:2 -1
     (nil))
(insn 1478 1476 1479 19 (set (reg:SI 3 r3 [579])
        (const_int 260 [0x104])) "../Core/Src/main.c":360:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 260 [0x104])
        (nil)))
(insn 1479 1478 1480 19 (set (mem/c:SI (plus:SI (reg/f:SI 0 r0 [576])
                (const_int 4 [0x4])) [1 hspi1.Init.Mode+0 S4 A32])
        (reg:SI 3 r3 [579])) "../Core/Src/main.c":360:18 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1480 1479 1484 19 (debug_marker) "../Core/Src/main.c":361:2 -1
     (nil))
(debug_insn 1484 1480 1486 19 (debug_marker) "../Core/Src/main.c":362:2 -1
     (nil))
(insn 1486 1484 1487 19 (set (reg:SI 3 r3 [583])
        (const_int 1792 [0x700])) "../Core/Src/main.c":362:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1792 [0x700])
        (nil)))
(insn 1487 1486 1488 19 (set (mem/c:SI (plus:SI (reg/f:SI 0 r0 [576])
                (const_int 12 [0xc])) [1 hspi1.Init.DataSize+0 S4 A32])
        (reg:SI 3 r3 [583])) "../Core/Src/main.c":362:22 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1488 1487 1492 19 (debug_marker) "../Core/Src/main.c":363:2 -1
     (nil))
(debug_insn 1492 1488 1496 19 (debug_marker) "../Core/Src/main.c":364:2 -1
     (nil))
(debug_insn 1496 1492 1498 19 (debug_marker) "../Core/Src/main.c":365:2 -1
     (nil))
(insn 1498 1496 1499 19 (set (reg:SI 3 r3 [589])
        (const_int 512 [0x200])) "../Core/Src/main.c":365:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 512 [0x200])
        (nil)))
(insn 1499 1498 1500 19 (set (mem/c:SI (plus:SI (reg/f:SI 0 r0 [576])
                (const_int 24 [0x18])) [1 hspi1.Init.NSS+0 S4 A32])
        (reg:SI 3 r3 [589])) "../Core/Src/main.c":365:17 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1500 1499 1502 19 (debug_marker) "../Core/Src/main.c":366:2 -1
     (nil))
(insn 1502 1500 1503 19 (set (reg:SI 3 r3 [591])
        (const_int 40 [0x28])) "../Core/Src/main.c":366:31 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 40 [0x28])
        (nil)))
(insn 1503 1502 1504 19 (set (mem/c:SI (plus:SI (reg/f:SI 0 r0 [576])
                (const_int 28 [0x1c])) [1 hspi1.Init.BaudRatePrescaler+0 S4 A32])
        (reg:SI 3 r3 [591])) "../Core/Src/main.c":366:31 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1504 1503 1508 19 (debug_marker) "../Core/Src/main.c":367:2 -1
     (nil))
(debug_insn 1508 1504 1512 19 (debug_marker) "../Core/Src/main.c":368:2 -1
     (nil))
(debug_insn 1512 1508 1516 19 (debug_marker) "../Core/Src/main.c":369:2 -1
     (nil))
(debug_insn 1516 1512 1518 19 (debug_marker) "../Core/Src/main.c":370:2 -1
     (nil))
(insn 1518 1516 1519 19 (set (reg:SI 3 r3 [599])
        (const_int 7 [0x7])) "../Core/Src/main.c":370:27 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 7 [0x7])
        (nil)))
(insn 1519 1518 1520 19 (set (mem/c:SI (plus:SI (reg/f:SI 0 r0 [576])
                (const_int 44 [0x2c])) [1 hspi1.Init.CRCPolynomial+0 S4 A32])
        (reg:SI 3 r3 [599])) "../Core/Src/main.c":370:27 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1520 1519 1524 19 (debug_marker) "../Core/Src/main.c":371:2 -1
     (nil))
(debug_insn 1524 1520 1528 19 (debug_marker) "../Core/Src/main.c":372:2 -1
     (nil))
(debug_insn 1528 1524 1531 19 (debug_marker) "../Core/Src/main.c":373:2 -1
     (nil))
(call_insn 1531 1528 1535 19 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_SPI_Init") [flags 0x41]  <function_decl 0000000006b79900 HAL_SPI_Init>) [0 HAL_SPI_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":373:6 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_SPI_Init") [flags 0x41]  <function_decl 0000000006b79900 HAL_SPI_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(jump_insn 1535 1531 1536 19 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 0 r0 [774])
                        (const_int 0 [0]))
                    (label_ref 1550)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/main.c":373:5 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 1550)
(note 1536 1535 1537 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1537 1536 1538 20 (debug_marker) "../Core/Src/main.c":374:3 -1
     (nil))
(debug_insn 1538 1537 1539 20 (debug_marker:BLK) "../Core/Src/main.c":993:6 -1
     (nil))
(debug_insn 1539 1538 1540 20 (debug_marker) "../Core/Src/main.c":996:2 -1
     (nil))
(debug_insn 1540 1539 1541 20 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":207:27 -1
     (nil))
(debug_insn 1541 1540 1542 20 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(insn 1542 1541 1547 20 (parallel [
            (asm_operands/v ("cpsid i") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:209)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(code_label 1547 1542 1543 21 23 (nil) [1 uses])
(note 1543 1547 1544 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1544 1543 1545 21 (debug_marker) "../Core/Src/main.c":997:2 -1
     (nil))
(debug_insn 1545 1544 1546 21 (debug_marker) "../Core/Src/main.c":998:2 -1
     (nil))
(debug_insn 1546 1545 2368 21 (debug_marker) "../Core/Src/main.c":997:8 -1
     (nil))
(jump_insn 2368 1546 2369 21 (set (pc)
        (label_ref 1547)) 284 {*arm_jump}
     (nil)
 -> 1547)
(barrier 2369 2368 1550)
(code_label 1550 2369 1551 22 22 (nil) [1 uses])
(note 1551 1550 1562 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(note 1562 1551 1552 22 NOTE_INSN_DELETED)
(debug_insn 1552 1562 1553 22 (debug_marker) "../Core/Src/main.c":132:2 -1
     (nil))
(debug_insn 1553 1552 1554 22 (debug_marker:BLK) "../Core/Src/main.c":325:13 -1
     (nil))
(debug_insn 1554 1553 1555 22 (debug_marker) "../Core/Src/main.c":334:2 -1
     (nil))
(insn 1555 1554 1556 22 (set (reg/f:SI 0 r0 [606])
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) "../Core/Src/main.c":334:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
        (nil)))
(insn 1556 1555 1557 22 (set (reg:SI 3 r3 [607])
        (const_int 1073875968 [0x40020c00])) "../Core/Src/main.c":334:19 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073875968 [0x40020c00])
        (nil)))
(insn 1557 1556 1558 22 (set (mem/f/c:SI (reg/f:SI 0 r0 [606]) [35 hcordic.Instance+0 S4 A32])
        (reg:SI 3 r3 [607])) "../Core/Src/main.c":334:19 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1558 1557 1561 22 (debug_marker) "../Core/Src/main.c":335:2 -1
     (nil))
(call_insn 1561 1558 1565 22 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_CORDIC_Init") [flags 0x41]  <function_decl 0000000006979500 HAL_CORDIC_Init>) [0 HAL_CORDIC_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":335:6 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_CORDIC_Init") [flags 0x41]  <function_decl 0000000006979500 HAL_CORDIC_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(jump_insn 1565 1561 1566 22 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 0 r0 [609])
                        (const_int 0 [0]))
                    (label_ref 1580)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/main.c":335:5 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 1580)
(note 1566 1565 1567 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1567 1566 1568 23 (debug_marker) "../Core/Src/main.c":336:3 -1
     (nil))
(debug_insn 1568 1567 1569 23 (debug_marker:BLK) "../Core/Src/main.c":993:6 -1
     (nil))
(debug_insn 1569 1568 1570 23 (debug_marker) "../Core/Src/main.c":996:2 -1
     (nil))
(debug_insn 1570 1569 1571 23 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":207:27 -1
     (nil))
(debug_insn 1571 1570 1572 23 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(insn 1572 1571 1577 23 (parallel [
            (asm_operands/v ("cpsid i") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:209)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(code_label 1577 1572 1573 24 25 (nil) [1 uses])
(note 1573 1577 1574 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1574 1573 1575 24 (debug_marker) "../Core/Src/main.c":997:2 -1
     (nil))
(debug_insn 1575 1574 1576 24 (debug_marker) "../Core/Src/main.c":998:2 -1
     (nil))
(debug_insn 1576 1575 2370 24 (debug_marker) "../Core/Src/main.c":997:8 -1
     (nil))
(jump_insn 2370 1576 2371 24 (set (pc)
        (label_ref 1577)) 284 {*arm_jump}
     (nil)
 -> 1577)
(barrier 2371 2370 1580)
(code_label 1580 2371 1581 25 24 (nil) [1 uses])
(note 1581 1580 1629 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(note 1629 1581 1631 25 NOTE_INSN_DELETED)
(note 1631 1629 1582 25 NOTE_INSN_DELETED)
(debug_insn 1582 1631 1583 25 (debug_marker) "../Core/Src/main.c":133:2 -1
     (nil))
(debug_insn 1583 1582 1584 25 (debug_marker:BLK) "../Core/Src/main.c":387:13 -1
     (nil))
(debug_insn 1584 1583 1587 25 (debug_marker) "../Core/Src/main.c":393:2 -1
     (nil))
(insn 1587 1584 1588 25 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [38 MEM[(struct  *)_600]+0 S4 A64])
        (reg:SI 0 r0 [609])) "../Core/Src/main.c":393:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1588 1587 1589 25 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 116 [0x74])) [38 MEM[(struct  *)_600]+4 S4 A32])
        (reg:SI 0 r0 [609])) "../Core/Src/main.c":393:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1589 1588 1590 25 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 120 [0x78])) [38 MEM[(struct  *)_600]+8 S4 A64])
        (reg:SI 0 r0 [609])) "../Core/Src/main.c":393:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1590 1589 1591 25 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 124 [0x7c])) [38 MEM[(struct  *)_600]+12 S4 A32])
        (reg:SI 0 r0 [609])) "../Core/Src/main.c":393:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1591 1590 1594 25 (debug_marker) "../Core/Src/main.c":394:2 -1
     (nil))
(insn 1594 1591 1595 25 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 80 [0x50])) [39 MEM[(struct  *)_606]+0 S4 A64])
        (reg:SI 0 r0 [609])) "../Core/Src/main.c":394:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1595 1594 1596 25 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 84 [0x54])) [39 MEM[(struct  *)_606]+4 S4 A32])
        (reg:SI 0 r0 [609])) "../Core/Src/main.c":394:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1596 1595 1597 25 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 88 [0x58])) [39 MEM[(struct  *)_606]+8 S4 A64])
        (reg:SI 0 r0 [609])) "../Core/Src/main.c":394:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1597 1596 1598 25 (debug_marker) "../Core/Src/main.c":399:2 -1
     (nil))
(insn 1598 1597 1604 25 (set (reg/f:SI 4 r4 [614])
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) "../Core/Src/main.c":399:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])
        (nil)))
(insn 1604 1598 1608 25 (set (mem/c:SI (plus:SI (reg/f:SI 4 r4 [614])
                (const_int 4 [0x4])) [1 htim1.Init.Prescaler+0 S4 A32])
        (reg:SI 0 r0 [609])) "../Core/Src/main.c":400:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1608 1604 1616 25 (set (mem/c:SI (plus:SI (reg/f:SI 4 r4 [614])
                (const_int 8 [0x8])) [1 htim1.Init.CounterMode+0 S4 A32])
        (reg:SI 0 r0 [609])) "../Core/Src/main.c":401:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1616 1608 1620 25 (set (mem/c:SI (plus:SI (reg/f:SI 4 r4 [614])
                (const_int 16 [0x10])) [1 htim1.Init.ClockDivision+0 S4 A32])
        (reg:SI 0 r0 [609])) "../Core/Src/main.c":403:27 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1620 1616 1624 25 (set (mem/c:SI (plus:SI (reg/f:SI 4 r4 [614])
                (const_int 20 [0x14])) [1 htim1.Init.RepetitionCounter+0 S4 A32])
        (reg:SI 0 r0 [609])) "../Core/Src/main.c":404:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1624 1620 1599 25 (set (mem/c:SI (plus:SI (reg/f:SI 4 r4 [614])
                (const_int 24 [0x18])) [1 htim1.Init.AutoReloadPreload+0 S4 A32])
        (reg:SI 0 r0 [609])) "../Core/Src/main.c":405:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1599 1624 1600 25 (set (reg:SI 3 r3 [615])
        (const_int 1073818624 [0x40012c00])) "../Core/Src/main.c":399:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073818624 [0x40012c00])
        (nil)))
(insn 1600 1599 1601 25 (set (mem/f/c:SI (reg/f:SI 4 r4 [614]) [40 htim1.Instance+0 S4 A32])
        (reg:SI 3 r3 [615])) "../Core/Src/main.c":399:17 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1601 1600 1605 25 (debug_marker) "../Core/Src/main.c":400:2 -1
     (nil))
(debug_insn 1605 1601 1609 25 (debug_marker) "../Core/Src/main.c":401:2 -1
     (nil))
(debug_insn 1609 1605 1611 25 (debug_marker) "../Core/Src/main.c":402:2 -1
     (nil))
(insn 1611 1609 1612 25 (set (reg:SI 3 r3 [621])
        (const_int 9999 [0x270f])) "../Core/Src/main.c":402:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 9999 [0x270f])
        (nil)))
(insn 1612 1611 1613 25 (set (mem/c:SI (plus:SI (reg/f:SI 4 r4 [614])
                (const_int 12 [0xc])) [1 htim1.Init.Period+0 S4 A32])
        (reg:SI 3 r3 [621])) "../Core/Src/main.c":402:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1613 1612 1617 25 (debug_marker) "../Core/Src/main.c":403:2 -1
     (nil))
(debug_insn 1617 1613 1621 25 (debug_marker) "../Core/Src/main.c":404:2 -1
     (nil))
(debug_insn 1621 1617 1625 25 (debug_marker) "../Core/Src/main.c":405:2 -1
     (nil))
(debug_insn 1625 1621 1627 25 (debug_marker) "../Core/Src/main.c":406:2 -1
     (nil))
(insn 1627 1625 1628 25 (set (reg:SI 0 r0)
        (reg/f:SI 4 r4 [614])) "../Core/Src/main.c":406:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])
        (nil)))
(call_insn 1628 1627 1632 25 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_TIM_Base_Init") [flags 0x41]  <function_decl 0000000006c90b00 HAL_TIM_Base_Init>) [0 HAL_TIM_Base_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":406:6 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_TIM_Base_Init") [flags 0x41]  <function_decl 0000000006c90b00 HAL_TIM_Base_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(jump_insn 1632 1628 1633 25 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 0 r0 [776])
                        (const_int 0 [0]))
                    (label_ref 1647)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/main.c":406:5 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 354334804 (nil))
 -> 1647)
(note 1633 1632 1634 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1634 1633 1635 26 (debug_marker) "../Core/Src/main.c":407:3 -1
     (nil))
(debug_insn 1635 1634 1636 26 (debug_marker:BLK) "../Core/Src/main.c":993:6 -1
     (nil))
(debug_insn 1636 1635 1637 26 (debug_marker) "../Core/Src/main.c":996:2 -1
     (nil))
(debug_insn 1637 1636 1638 26 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":207:27 -1
     (nil))
(debug_insn 1638 1637 1639 26 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(insn 1639 1638 1644 26 (parallel [
            (asm_operands/v ("cpsid i") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:209)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(code_label 1644 1639 1640 27 27 (nil) [1 uses])
(note 1640 1644 1641 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1641 1640 1642 27 (debug_marker) "../Core/Src/main.c":997:2 -1
     (nil))
(debug_insn 1642 1641 1643 27 (debug_marker) "../Core/Src/main.c":998:2 -1
     (nil))
(debug_insn 1643 1642 2372 27 (debug_marker) "../Core/Src/main.c":997:8 -1
     (nil))
(jump_insn 2372 1643 2373 27 (set (pc)
        (label_ref 1644)) 284 {*arm_jump}
     (nil)
 -> 1644)
(barrier 2373 2372 1647)
(code_label 1647 2373 1648 28 26 (nil) [1 uses])
(note 1648 1647 1658 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(note 1658 1648 1649 28 NOTE_INSN_DELETED)
(debug_insn 1649 1658 1651 28 (debug_marker) "../Core/Src/main.c":409:2 -1
     (nil))
(insn 1651 1649 1652 28 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [1 MEM[(struct  *)_600].ClockSource+0 S4 A64])
        (reg:SI 8 r8 [520])) "../Core/Src/main.c":409:33 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1652 1651 2471 28 (debug_marker) "../Core/Src/main.c":410:2 -1
     (nil))
(insn 2471 1652 1656 28 (set (reg:SI 1 r1 [824])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/main.c":410:6 7 {*arm_addsi3}
     (nil))
(insn 1656 2471 1657 28 (set (reg:SI 0 r0)
        (reg/f:SI 4 r4 [614])) "../Core/Src/main.c":410:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])
        (nil)))
(call_insn 1657 1656 1661 28 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_TIM_ConfigClockSource") [flags 0x41]  <function_decl 0000000006c4eb00 HAL_TIM_ConfigClockSource>) [0 HAL_TIM_ConfigClockSource S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":410:6 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_TIM_ConfigClockSource") [flags 0x41]  <function_decl 0000000006c4eb00 HAL_TIM_ConfigClockSource>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(jump_insn 1661 1657 1662 28 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 0 r0 [633])
                        (const_int 0 [0]))
                    (label_ref 1676)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/main.c":410:5 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 354334804 (nil))
 -> 1676)
(note 1662 1661 1663 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1663 1662 1664 29 (debug_marker) "../Core/Src/main.c":411:3 -1
     (nil))
(debug_insn 1664 1663 1665 29 (debug_marker:BLK) "../Core/Src/main.c":993:6 -1
     (nil))
(debug_insn 1665 1664 1666 29 (debug_marker) "../Core/Src/main.c":996:2 -1
     (nil))
(debug_insn 1666 1665 1667 29 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":207:27 -1
     (nil))
(debug_insn 1667 1666 1668 29 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(insn 1668 1667 1673 29 (parallel [
            (asm_operands/v ("cpsid i") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:209)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(code_label 1673 1668 1669 30 29 (nil) [1 uses])
(note 1669 1673 1670 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1670 1669 1671 30 (debug_marker) "../Core/Src/main.c":997:2 -1
     (nil))
(debug_insn 1671 1670 1672 30 (debug_marker) "../Core/Src/main.c":998:2 -1
     (nil))
(debug_insn 1672 1671 2374 30 (debug_marker) "../Core/Src/main.c":997:8 -1
     (nil))
(jump_insn 2374 1672 2375 30 (set (pc)
        (label_ref 1673)) 284 {*arm_jump}
     (nil)
 -> 1673)
(barrier 2375 2374 1676)
(code_label 1676 2375 1677 31 28 (nil) [1 uses])
(note 1677 1676 1691 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(note 1691 1677 1678 31 NOTE_INSN_DELETED)
(debug_insn 1678 1691 1679 31 (debug_marker) "../Core/Src/main.c":413:2 -1
     (nil))
(debug_insn 1679 1678 1684 31 (debug_marker) "../Core/Src/main.c":414:2 -1
     (nil))
(insn 1684 1679 1689 31 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 88 [0x58])) [1 MEM[(struct  *)_606].MasterSlaveMode+0 S4 A64])
        (reg:SI 0 r0 [633])) "../Core/Src/main.c":415:32 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1689 1684 2472 31 (set (reg:SI 0 r0)
        (reg/f:SI 4 r4 [614])) "../Core/Src/main.c":416:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])
        (nil)))
(insn 2472 1689 1680 31 (set (reg:SI 1 r1 [825])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 80 [0x50]))) "../Core/Src/main.c":416:6 7 {*arm_addsi3}
     (nil))
(insn 1680 2472 1681 31 (set (reg:DI 2 r2 [634])
        (const_int 32 [0x20])) "../Core/Src/main.c":413:36 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 32 [0x20])
        (nil)))
(insn 1681 1680 1682 31 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 80 [0x50])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_606]+0 S8 A64])
        (reg:DI 2 r2 [634])) "../Core/Src/main.c":413:36 729 {*movdi_vfp}
     (nil))
(debug_insn 1682 1681 1685 31 (debug_marker) "../Core/Src/main.c":415:2 -1
     (nil))
(debug_insn 1685 1682 1690 31 (debug_marker) "../Core/Src/main.c":416:2 -1
     (nil))
(call_insn 1690 1685 1694 31 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_TIMEx_MasterConfigSynchronization") [flags 0x41]  <function_decl 0000000006c87600 HAL_TIMEx_MasterConfigSynchronization>) [0 HAL_TIMEx_MasterConfigSynchronization S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":416:6 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_TIMEx_MasterConfigSynchronization") [flags 0x41]  <function_decl 0000000006c87600 HAL_TIMEx_MasterConfigSynchronization>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(jump_insn 1694 1690 1695 31 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 0 r0 [638])
                        (const_int 0 [0]))
                    (label_ref 1709)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/main.c":416:5 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 1709)
(note 1695 1694 1696 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1696 1695 1697 32 (debug_marker) "../Core/Src/main.c":418:3 -1
     (nil))
(debug_insn 1697 1696 1698 32 (debug_marker:BLK) "../Core/Src/main.c":993:6 -1
     (nil))
(debug_insn 1698 1697 1699 32 (debug_marker) "../Core/Src/main.c":996:2 -1
     (nil))
(debug_insn 1699 1698 1700 32 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":207:27 -1
     (nil))
(debug_insn 1700 1699 1701 32 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(insn 1701 1700 1706 32 (parallel [
            (asm_operands/v ("cpsid i") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:209)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(code_label 1706 1701 1702 33 31 (nil) [1 uses])
(note 1702 1706 1703 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1703 1702 1704 33 (debug_marker) "../Core/Src/main.c":997:2 -1
     (nil))
(debug_insn 1704 1703 1705 33 (debug_marker) "../Core/Src/main.c":998:2 -1
     (nil))
(debug_insn 1705 1704 2376 33 (debug_marker) "../Core/Src/main.c":997:8 -1
     (nil))
(jump_insn 2376 1705 2377 33 (set (pc)
        (label_ref 1706)) 284 {*arm_jump}
     (nil)
 -> 1706)
(barrier 2377 2376 1709)
(code_label 1709 2377 1710 34 30 (nil) [1 uses])
(note 1710 1709 1764 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(note 1764 1710 1766 34 NOTE_INSN_DELETED)
(note 1766 1764 1711 34 NOTE_INSN_DELETED)
(debug_insn 1711 1766 1712 34 (debug_marker) "../Core/Src/main.c":134:2 -1
     (nil))
(debug_insn 1712 1711 1713 34 (debug_marker:BLK) "../Core/Src/main.c":529:13 -1
     (nil))
(debug_insn 1713 1712 1716 34 (debug_marker) "../Core/Src/main.c":535:2 -1
     (nil))
(insn 1716 1713 1717 34 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 80 [0x50])) [38 MEM[(struct  *)_606]+0 S4 A64])
        (reg:SI 0 r0 [638])) "../Core/Src/main.c":535:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1717 1716 1718 34 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 84 [0x54])) [38 MEM[(struct  *)_606]+4 S4 A32])
        (reg:SI 0 r0 [638])) "../Core/Src/main.c":535:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1718 1717 1719 34 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 88 [0x58])) [38 MEM[(struct  *)_606]+8 S4 A64])
        (reg:SI 0 r0 [638])) "../Core/Src/main.c":535:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1719 1718 1720 34 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 92 [0x5c])) [38 MEM[(struct  *)_606]+12 S4 A32])
        (reg:SI 0 r0 [638])) "../Core/Src/main.c":535:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1720 1719 1723 34 (debug_marker) "../Core/Src/main.c":536:2 -1
     (nil))
(insn 1723 1720 1724 34 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 56 [0x38])) [39 MEM[(struct  *)_604]+0 S4 A64])
        (reg:SI 0 r0 [638])) "../Core/Src/main.c":536:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1724 1723 1725 34 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 60 [0x3c])) [39 MEM[(struct  *)_604]+4 S4 A32])
        (reg:SI 0 r0 [638])) "../Core/Src/main.c":536:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1725 1724 1726 34 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 64 [0x40])) [39 MEM[(struct  *)_604]+8 S4 A64])
        (reg:SI 0 r0 [638])) "../Core/Src/main.c":536:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1726 1725 1729 34 (debug_marker) "../Core/Src/main.c":537:2 -1
     (nil))
(insn 1729 1726 1730 34 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [43 MEM[(struct  *)_600]+0 S4 A64])
        (reg:SI 0 r0 [638])) "../Core/Src/main.c":537:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1730 1729 1731 34 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 116 [0x74])) [43 MEM[(struct  *)_600]+4 S4 A32])
        (reg:SI 0 r0 [638])) "../Core/Src/main.c":537:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1731 1730 1732 34 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 120 [0x78])) [43 MEM[(struct  *)_600]+8 S4 A64])
        (reg:SI 0 r0 [638])) "../Core/Src/main.c":537:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1732 1731 1733 34 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 124 [0x7c])) [43 MEM[(struct  *)_600]+12 S4 A32])
        (reg:SI 0 r0 [638])) "../Core/Src/main.c":537:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1733 1732 1734 34 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [43 MEM[(struct  *)_600]+16 S4 A64])
        (reg:SI 0 r0 [638])) "../Core/Src/main.c":537:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1734 1733 1735 34 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 132 [0x84])) [43 MEM[(struct  *)_600]+20 S4 A32])
        (reg:SI 0 r0 [638])) "../Core/Src/main.c":537:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1735 1734 1736 34 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 136 [0x88])) [43 MEM[(struct  *)_600]+24 S4 A64])
        (reg:SI 0 r0 [638])) "../Core/Src/main.c":537:21 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1736 1735 1737 34 (debug_marker) "../Core/Src/main.c":542:2 -1
     (nil))
(insn 1737 1736 1743 34 (set (reg/f:SI 4 r4 [767])
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) "../Core/Src/main.c":542:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
        (nil)))
(insn 1743 1737 1747 34 (set (mem/c:SI (plus:SI (reg/f:SI 4 r4 [767])
                (const_int 4 [0x4])) [1 htim5.Init.Prescaler+0 S4 A32])
        (reg:SI 7 r7 [540])) "../Core/Src/main.c":543:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1747 1743 1755 34 (set (mem/c:SI (plus:SI (reg/f:SI 4 r4 [767])
                (const_int 8 [0x8])) [1 htim5.Init.CounterMode+0 S4 A32])
        (reg:SI 0 r0 [638])) "../Core/Src/main.c":544:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1755 1747 1759 34 (set (mem/c:SI (plus:SI (reg/f:SI 4 r4 [767])
                (const_int 16 [0x10])) [1 htim5.Init.ClockDivision+0 S4 A32])
        (reg:SI 0 r0 [638])) "../Core/Src/main.c":546:27 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1759 1755 1738 34 (set (mem/c:SI (plus:SI (reg/f:SI 4 r4 [767])
                (const_int 24 [0x18])) [1 htim5.Init.AutoReloadPreload+0 S4 A32])
        (reg:SI 0 r0 [638])) "../Core/Src/main.c":547:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1738 1759 1739 34 (set (reg:SI 3 r3 [646])
        (const_int 1073744896 [0x40000c00])) "../Core/Src/main.c":542:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 1739 1738 1740 34 (set (mem/f/c:SI (reg/f:SI 4 r4 [767]) [40 htim5.Instance+0 S4 A32])
        (reg:SI 3 r3 [646])) "../Core/Src/main.c":542:17 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1740 1739 1744 34 (debug_marker) "../Core/Src/main.c":543:2 -1
     (nil))
(debug_insn 1744 1740 1748 34 (debug_marker) "../Core/Src/main.c":544:2 -1
     (nil))
(debug_insn 1748 1744 1750 34 (debug_marker) "../Core/Src/main.c":545:2 -1
     (nil))
(insn 1750 1748 1751 34 (set (reg:SI 3 r3 [652])
        (const_int 255 [0xff])) "../Core/Src/main.c":545:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 255 [0xff])
        (nil)))
(insn 1751 1750 1752 34 (set (mem/c:SI (plus:SI (reg/f:SI 4 r4 [767])
                (const_int 12 [0xc])) [1 htim5.Init.Period+0 S4 A32])
        (reg:SI 3 r3 [652])) "../Core/Src/main.c":545:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1752 1751 1756 34 (debug_marker) "../Core/Src/main.c":546:2 -1
     (nil))
(debug_insn 1756 1752 1760 34 (debug_marker) "../Core/Src/main.c":547:2 -1
     (nil))
(debug_insn 1760 1756 1762 34 (debug_marker) "../Core/Src/main.c":548:2 -1
     (nil))
(insn 1762 1760 1763 34 (set (reg:SI 0 r0)
        (reg/f:SI 4 r4 [767])) "../Core/Src/main.c":548:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
        (nil)))
(call_insn 1763 1762 1767 34 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_TIM_Base_Init") [flags 0x41]  <function_decl 0000000006c90b00 HAL_TIM_Base_Init>) [0 HAL_TIM_Base_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":548:6 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_TIM_Base_Init") [flags 0x41]  <function_decl 0000000006c90b00 HAL_TIM_Base_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(jump_insn 1767 1763 1768 34 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 0 r0 [779])
                        (const_int 0 [0]))
                    (label_ref 1782)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/main.c":548:5 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 354334804 (nil))
 -> 1782)
(note 1768 1767 1769 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1769 1768 1770 35 (debug_marker) "../Core/Src/main.c":549:3 -1
     (nil))
(debug_insn 1770 1769 1771 35 (debug_marker:BLK) "../Core/Src/main.c":993:6 -1
     (nil))
(debug_insn 1771 1770 1772 35 (debug_marker) "../Core/Src/main.c":996:2 -1
     (nil))
(debug_insn 1772 1771 1773 35 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":207:27 -1
     (nil))
(debug_insn 1773 1772 1774 35 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(insn 1774 1773 1779 35 (parallel [
            (asm_operands/v ("cpsid i") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:209)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(code_label 1779 1774 1775 36 33 (nil) [1 uses])
(note 1775 1779 1776 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1776 1775 1777 36 (debug_marker) "../Core/Src/main.c":997:2 -1
     (nil))
(debug_insn 1777 1776 1778 36 (debug_marker) "../Core/Src/main.c":998:2 -1
     (nil))
(debug_insn 1778 1777 2378 36 (debug_marker) "../Core/Src/main.c":997:8 -1
     (nil))
(jump_insn 2378 1778 2379 36 (set (pc)
        (label_ref 1779)) 284 {*arm_jump}
     (nil)
 -> 1779)
(barrier 2379 2378 1782)
(code_label 1782 2379 1783 37 32 (nil) [1 uses])
(note 1783 1782 1793 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(note 1793 1783 1795 37 NOTE_INSN_DELETED)
(note 1795 1793 1784 37 NOTE_INSN_DELETED)
(debug_insn 1784 1795 1786 37 (debug_marker) "../Core/Src/main.c":551:2 -1
     (nil))
(insn 1786 1784 1787 37 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 80 [0x50])) [1 MEM[(struct  *)_606].ClockSource+0 S4 A64])
        (reg:SI 8 r8 [520])) "../Core/Src/main.c":551:33 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1787 1786 2473 37 (debug_marker) "../Core/Src/main.c":552:2 -1
     (nil))
(insn 2473 1787 1791 37 (set (reg:SI 1 r1 [826])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 80 [0x50]))) "../Core/Src/main.c":552:6 7 {*arm_addsi3}
     (nil))
(insn 1791 2473 1792 37 (set (reg:SI 0 r0)
        (reg/f:SI 4 r4 [767])) "../Core/Src/main.c":552:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
        (nil)))
(call_insn 1792 1791 1796 37 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_TIM_ConfigClockSource") [flags 0x41]  <function_decl 0000000006c4eb00 HAL_TIM_ConfigClockSource>) [0 HAL_TIM_ConfigClockSource S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":552:6 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_TIM_ConfigClockSource") [flags 0x41]  <function_decl 0000000006c4eb00 HAL_TIM_ConfigClockSource>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(jump_insn 1796 1792 1797 37 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 0 r0 [780])
                        (const_int 0 [0]))
                    (label_ref 1811)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/main.c":552:5 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 354334804 (nil))
 -> 1811)
(note 1797 1796 1798 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1798 1797 1799 38 (debug_marker) "../Core/Src/main.c":553:3 -1
     (nil))
(debug_insn 1799 1798 1800 38 (debug_marker:BLK) "../Core/Src/main.c":993:6 -1
     (nil))
(debug_insn 1800 1799 1801 38 (debug_marker) "../Core/Src/main.c":996:2 -1
     (nil))
(debug_insn 1801 1800 1802 38 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":207:27 -1
     (nil))
(debug_insn 1802 1801 1803 38 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(insn 1803 1802 1808 38 (parallel [
            (asm_operands/v ("cpsid i") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:209)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(code_label 1808 1803 1804 39 35 (nil) [1 uses])
(note 1804 1808 1805 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1805 1804 1806 39 (debug_marker) "../Core/Src/main.c":997:2 -1
     (nil))
(debug_insn 1806 1805 1807 39 (debug_marker) "../Core/Src/main.c":998:2 -1
     (nil))
(debug_insn 1807 1806 2380 39 (debug_marker) "../Core/Src/main.c":997:8 -1
     (nil))
(jump_insn 2380 1807 2381 39 (set (pc)
        (label_ref 1808)) 284 {*arm_jump}
     (nil)
 -> 1808)
(barrier 2381 2380 1811)
(code_label 1811 2381 1812 40 34 (nil) [1 uses])
(note 1812 1811 1817 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(note 1817 1812 1819 40 NOTE_INSN_DELETED)
(note 1819 1817 1813 40 NOTE_INSN_DELETED)
(debug_insn 1813 1819 1815 40 (debug_marker) "../Core/Src/main.c":555:2 -1
     (nil))
(insn 1815 1813 1816 40 (set (reg:SI 0 r0)
        (reg/f:SI 4 r4 [767])) "../Core/Src/main.c":555:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])
        (nil)))
(call_insn 1816 1815 1820 40 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_TIM_PWM_Init") [flags 0x41]  <function_decl 0000000006c92f00 HAL_TIM_PWM_Init>) [0 HAL_TIM_PWM_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":555:6 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_TIM_PWM_Init") [flags 0x41]  <function_decl 0000000006c92f00 HAL_TIM_PWM_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(jump_insn 1820 1816 1821 40 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 0 r0 [781])
                        (const_int 0 [0]))
                    (label_ref 1835)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/main.c":555:5 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 354334804 (nil))
 -> 1835)
(note 1821 1820 1822 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1822 1821 1823 41 (debug_marker) "../Core/Src/main.c":556:3 -1
     (nil))
(debug_insn 1823 1822 1824 41 (debug_marker:BLK) "../Core/Src/main.c":993:6 -1
     (nil))
(debug_insn 1824 1823 1825 41 (debug_marker) "../Core/Src/main.c":996:2 -1
     (nil))
(debug_insn 1825 1824 1826 41 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":207:27 -1
     (nil))
(debug_insn 1826 1825 1827 41 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(insn 1827 1826 1832 41 (parallel [
            (asm_operands/v ("cpsid i") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:209)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(code_label 1832 1827 1828 42 37 (nil) [1 uses])
(note 1828 1832 1829 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1829 1828 1830 42 (debug_marker) "../Core/Src/main.c":997:2 -1
     (nil))
(debug_insn 1830 1829 1831 42 (debug_marker) "../Core/Src/main.c":998:2 -1
     (nil))
(debug_insn 1831 1830 2382 42 (debug_marker) "../Core/Src/main.c":997:8 -1
     (nil))
(jump_insn 2382 1831 2383 42 (set (pc)
        (label_ref 1832)) 284 {*arm_jump}
     (nil)
 -> 1832)
(barrier 2383 2382 1835)
(code_label 1835 2383 1836 43 36 (nil) [1 uses])
(note 1836 1835 1849 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
(note 1849 1836 1837 43 NOTE_INSN_DELETED)
(debug_insn 1837 1849 1838 43 (debug_marker) "../Core/Src/main.c":558:2 -1
     (nil))
(insn 1838 1837 1847 43 (set (reg:SI 3 r3 [665])
        (const_int 0 [0])) "../Core/Src/main.c":558:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 0 [0])
        (nil)))
(insn 1847 1838 2474 43 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) "../Core/Src/main.c":560:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2474 1847 1839 43 (set (reg:SI 1 r1 [827])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 56 [0x38]))) "../Core/Src/main.c":560:6 7 {*arm_addsi3}
     (nil))
(insn 1839 2474 1840 43 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 56 [0x38])) [1 MEM[(struct  *)_604].MasterOutputTrigger+0 S4 A64])
        (reg:SI 3 r3 [665])) "../Core/Src/main.c":558:36 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1840 1839 1842 43 (debug_marker) "../Core/Src/main.c":559:2 -1
     (nil))
(insn 1842 1840 1843 43 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 64 [0x40])) [1 MEM[(struct  *)_604].MasterSlaveMode+0 S4 A64])
        (reg:SI 3 r3 [665])) "../Core/Src/main.c":559:32 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1843 1842 1848 43 (debug_marker) "../Core/Src/main.c":560:2 -1
     (nil))
(call_insn 1848 1843 1852 43 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_TIMEx_MasterConfigSynchronization") [flags 0x41]  <function_decl 0000000006c87600 HAL_TIMEx_MasterConfigSynchronization>) [0 HAL_TIMEx_MasterConfigSynchronization S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":560:6 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_TIMEx_MasterConfigSynchronization") [flags 0x41]  <function_decl 0000000006c87600 HAL_TIMEx_MasterConfigSynchronization>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(jump_insn 1852 1848 1853 43 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 0 r0 [669])
                        (const_int 0 [0]))
                    (label_ref 1867)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/main.c":560:5 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 354334804 (nil))
 -> 1867)
(note 1853 1852 1854 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1854 1853 1855 44 (debug_marker) "../Core/Src/main.c":562:3 -1
     (nil))
(debug_insn 1855 1854 1856 44 (debug_marker:BLK) "../Core/Src/main.c":993:6 -1
     (nil))
(debug_insn 1856 1855 1857 44 (debug_marker) "../Core/Src/main.c":996:2 -1
     (nil))
(debug_insn 1857 1856 1858 44 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":207:27 -1
     (nil))
(debug_insn 1858 1857 1859 44 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(insn 1859 1858 1864 44 (parallel [
            (asm_operands/v ("cpsid i") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:209)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(code_label 1864 1859 1860 45 39 (nil) [1 uses])
(note 1860 1864 1861 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1861 1860 1862 45 (debug_marker) "../Core/Src/main.c":997:2 -1
     (nil))
(debug_insn 1862 1861 1863 45 (debug_marker) "../Core/Src/main.c":998:2 -1
     (nil))
(debug_insn 1863 1862 2384 45 (debug_marker) "../Core/Src/main.c":997:8 -1
     (nil))
(jump_insn 2384 1863 2385 45 (set (pc)
        (label_ref 1864)) 284 {*arm_jump}
     (nil)
 -> 1864)
(barrier 2385 2384 1867)
(code_label 1867 2385 1868 46 38 (nil) [1 uses])
(note 1868 1867 1886 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(note 1886 1868 1869 46 NOTE_INSN_DELETED)
(debug_insn 1869 1886 1870 46 (debug_marker) "../Core/Src/main.c":564:2 -1
     (nil))
(debug_insn 1870 1869 1871 46 (debug_marker) "../Core/Src/main.c":565:2 -1
     (nil))
(insn 1871 1870 1872 46 (set (reg:DI 2 r2 [670])
        (const_int 96 [0x60])) "../Core/Src/main.c":564:19 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 96 [0x60])
        (nil)))
(insn 1872 1871 1873 46 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 2 r2 [670])) "../Core/Src/main.c":564:19 729 {*movdi_vfp}
     (nil))
(debug_insn 1873 1872 1882 46 (debug_marker) "../Core/Src/main.c":566:2 -1
     (nil))
(insn 1882 1873 2475 46 (set (reg:SI 2 r2)
        (const_int 4 [0x4])) "../Core/Src/main.c":568:6 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2475 1882 1875 46 (set (reg:SI 1 r1 [828])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/main.c":568:6 7 {*arm_addsi3}
     (nil))
(insn 1875 2475 1876 46 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 120 [0x78])) [1 MEM[(struct  *)_600].OCPolarity+0 S4 A64])
        (reg:SI 0 r0 [669])) "../Core/Src/main.c":566:23 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1876 1875 1878 46 (debug_marker) "../Core/Src/main.c":567:2 -1
     (nil))
(insn 1878 1876 1879 46 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [1 MEM[(struct  *)_600].OCFastMode+0 S4 A64])
        (reg:SI 0 r0 [669])) "../Core/Src/main.c":567:23 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1879 1878 1884 46 (debug_marker) "../Core/Src/main.c":568:2 -1
     (nil))
(insn 1884 1879 1885 46 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) "../Core/Src/main.c":568:6 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 1885 1884 1888 46 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_TIM_PWM_ConfigChannel") [flags 0x41]  <function_decl 0000000006c4e700 HAL_TIM_PWM_ConfigChannel>) [0 HAL_TIM_PWM_ConfigChannel S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":568:6 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_TIM_PWM_ConfigChannel") [flags 0x41]  <function_decl 0000000006c4e700 HAL_TIM_PWM_ConfigChannel>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 1888 1885 1889 46 (set (reg:SI 4 r4 [675])
        (reg:SI 0 r0 [783])) "../Core/Src/main.c":568:5 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 1889 1888 1890 46 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 4 r4 [675])
                        (const_int 0 [0]))
                    (label_ref 1904)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/main.c":568:5 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 354334804 (nil))
 -> 1904)
(note 1890 1889 1891 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1891 1890 1892 47 (debug_marker) "../Core/Src/main.c":570:3 -1
     (nil))
(debug_insn 1892 1891 1893 47 (debug_marker:BLK) "../Core/Src/main.c":993:6 -1
     (nil))
(debug_insn 1893 1892 1894 47 (debug_marker) "../Core/Src/main.c":996:2 -1
     (nil))
(debug_insn 1894 1893 1895 47 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":207:27 -1
     (nil))
(debug_insn 1895 1894 1896 47 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(insn 1896 1895 1901 47 (parallel [
            (asm_operands/v ("cpsid i") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:209)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(code_label 1901 1896 1897 48 41 (nil) [1 uses])
(note 1897 1901 1898 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1898 1897 1899 48 (debug_marker) "../Core/Src/main.c":997:2 -1
     (nil))
(debug_insn 1899 1898 1900 48 (debug_marker) "../Core/Src/main.c":998:2 -1
     (nil))
(debug_insn 1900 1899 2386 48 (debug_marker) "../Core/Src/main.c":997:8 -1
     (nil))
(jump_insn 2386 1900 2387 48 (set (pc)
        (label_ref 1901)) 284 {*arm_jump}
     (nil)
 -> 1901)
(barrier 2387 2386 1904)
(code_label 1904 2387 1905 49 40 (nil) [1 uses])
(note 1905 1904 1953 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(note 1953 1905 1955 49 NOTE_INSN_DELETED)
(note 1955 1953 1906 49 NOTE_INSN_DELETED)
(debug_insn 1906 1955 1926 49 (debug_marker) "../Core/Src/main.c":575:2 -1
     (nil))
(insn 1926 1906 1908 49 (set (reg/f:SI 6 r6 [681])
        (symbol_ref:SI ("*.LANCHOR6") [flags 0x182])) "../Core/Src/main.c":443:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR6") [flags 0x182])
        (nil)))
(insn 1908 1926 1909 49 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) "../Core/Src/main.c":575:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 1909 1908 1910 49 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_TIM_MspPostInit") [flags 0x41]  <function_decl 0000000007371e00 HAL_TIM_MspPostInit>) [0 HAL_TIM_MspPostInit S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":575:2 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_TIM_MspPostInit") [flags 0x41]  <function_decl 0000000007371e00 HAL_TIM_MspPostInit>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 1910 1909 1911 49 (debug_marker) "../Core/Src/main.c":135:2 -1
     (nil))
(debug_insn 1911 1910 1912 49 (debug_marker:BLK) "../Core/Src/main.c":431:13 -1
     (nil))
(debug_insn 1912 1911 1927 49 (debug_marker) "../Core/Src/main.c":437:2 -1
     (nil))
(insn 1927 1912 1915 49 (set (reg:SI 3 r3 [682])
        (const_int 1073741824 [0x40000000])) "../Core/Src/main.c":443:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073741824 [0x40000000])
        (nil)))
(insn 1915 1927 1916 49 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [38 MEM[(struct  *)_600]+0 S4 A64])
        (reg:SI 4 r4 [675])) "../Core/Src/main.c":437:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1916 1915 1917 49 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 116 [0x74])) [38 MEM[(struct  *)_600]+4 S4 A32])
        (reg:SI 4 r4 [675])) "../Core/Src/main.c":437:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1917 1916 1918 49 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 120 [0x78])) [38 MEM[(struct  *)_600]+8 S4 A64])
        (reg:SI 4 r4 [675])) "../Core/Src/main.c":437:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1918 1917 1919 49 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 124 [0x7c])) [38 MEM[(struct  *)_600]+12 S4 A32])
        (reg:SI 4 r4 [675])) "../Core/Src/main.c":437:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1919 1918 1922 49 (debug_marker) "../Core/Src/main.c":438:2 -1
     (nil))
(insn 1922 1919 1923 49 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 80 [0x50])) [39 MEM[(struct  *)_606]+0 S4 A64])
        (reg:SI 4 r4 [675])) "../Core/Src/main.c":438:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1923 1922 1924 49 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 84 [0x54])) [39 MEM[(struct  *)_606]+4 S4 A32])
        (reg:SI 4 r4 [675])) "../Core/Src/main.c":438:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1924 1923 1925 49 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 88 [0x58])) [39 MEM[(struct  *)_606]+8 S4 A64])
        (reg:SI 4 r4 [675])) "../Core/Src/main.c":438:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1925 1924 1928 49 (debug_marker) "../Core/Src/main.c":443:2 -1
     (nil))
(insn 1928 1925 1929 49 (set (mem/f/c:SI (reg/f:SI 6 r6 [681]) [40 htim2.Instance+0 S4 A32])
        (reg:SI 3 r3 [682])) "../Core/Src/main.c":443:17 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1929 1928 1931 49 (debug_marker) "../Core/Src/main.c":444:2 -1
     (nil))
(insn 1931 1929 1932 49 (set (reg:SI 7 r7 [684])
        (const_int 1 [0x1])) "../Core/Src/main.c":444:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1 [0x1])
        (nil)))
(insn 1932 1931 1933 49 (set (mem/c:SI (plus:SI (reg/f:SI 6 r6 [681])
                (const_int 4 [0x4])) [1 htim2.Init.Prescaler+0 S4 A32])
        (reg:SI 7 r7 [684])) "../Core/Src/main.c":444:23 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1933 1932 1936 49 (debug_marker) "../Core/Src/main.c":445:2 -1
     (nil))
(insn 1936 1933 1937 49 (set (mem/c:SI (plus:SI (reg/f:SI 6 r6 [681])
                (const_int 8 [0x8])) [1 htim2.Init.CounterMode+0 S4 A32])
        (reg:SI 4 r4 [675])) "../Core/Src/main.c":445:25 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1937 1936 1944 49 (debug_marker) "../Core/Src/main.c":446:2 -1
     (nil))
(insn 1944 1937 1948 49 (set (mem/c:SI (plus:SI (reg/f:SI 6 r6 [681])
                (const_int 16 [0x10])) [1 htim2.Init.ClockDivision+0 S4 A32])
        (reg:SI 4 r4 [675])) "../Core/Src/main.c":447:27 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1948 1944 1951 49 (set (mem/c:SI (plus:SI (reg/f:SI 6 r6 [681])
                (const_int 24 [0x18])) [1 htim2.Init.AutoReloadPreload+0 S4 A32])
        (reg:SI 4 r4 [675])) "../Core/Src/main.c":448:31 728 {*thumb2_movsi_vfp}
     (nil))
(insn 1951 1948 1939 49 (set (reg:SI 0 r0)
        (reg/f:SI 6 r6 [681])) "../Core/Src/main.c":449:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR6") [flags 0x182])
        (nil)))
(insn 1939 1951 1940 49 (set (reg:SI 3 r3 [688])
        (const_int 10652 [0x299c])) "../Core/Src/main.c":446:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 10652 [0x299c])
        (nil)))
(insn 1940 1939 1941 49 (set (mem/c:SI (plus:SI (reg/f:SI 6 r6 [681])
                (const_int 12 [0xc])) [1 htim2.Init.Period+0 S4 A32])
        (reg:SI 3 r3 [688])) "../Core/Src/main.c":446:20 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1941 1940 1945 49 (debug_marker) "../Core/Src/main.c":447:2 -1
     (nil))
(debug_insn 1945 1941 1949 49 (debug_marker) "../Core/Src/main.c":448:2 -1
     (nil))
(debug_insn 1949 1945 1952 49 (debug_marker) "../Core/Src/main.c":449:2 -1
     (nil))
(call_insn 1952 1949 1956 49 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_TIM_Base_Init") [flags 0x41]  <function_decl 0000000006c90b00 HAL_TIM_Base_Init>) [0 HAL_TIM_Base_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":449:6 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_TIM_Base_Init") [flags 0x41]  <function_decl 0000000006c90b00 HAL_TIM_Base_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(jump_insn 1956 1952 1957 49 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 0 r0 [784])
                        (const_int 0 [0]))
                    (label_ref 1971)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/main.c":449:5 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 354334804 (nil))
 -> 1971)
(note 1957 1956 1958 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1958 1957 1959 50 (debug_marker) "../Core/Src/main.c":450:3 -1
     (nil))
(debug_insn 1959 1958 1960 50 (debug_marker:BLK) "../Core/Src/main.c":993:6 -1
     (nil))
(debug_insn 1960 1959 1961 50 (debug_marker) "../Core/Src/main.c":996:2 -1
     (nil))
(debug_insn 1961 1960 1962 50 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":207:27 -1
     (nil))
(debug_insn 1962 1961 1963 50 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(insn 1963 1962 1968 50 (parallel [
            (asm_operands/v ("cpsid i") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:209)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(code_label 1968 1963 1964 51 43 (nil) [1 uses])
(note 1964 1968 1965 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1965 1964 1966 51 (debug_marker) "../Core/Src/main.c":997:2 -1
     (nil))
(debug_insn 1966 1965 1967 51 (debug_marker) "../Core/Src/main.c":998:2 -1
     (nil))
(debug_insn 1967 1966 2388 51 (debug_marker) "../Core/Src/main.c":997:8 -1
     (nil))
(jump_insn 2388 1967 2389 51 (set (pc)
        (label_ref 1968)) 284 {*arm_jump}
     (nil)
 -> 1968)
(barrier 2389 2388 1971)
(code_label 1971 2389 1972 52 42 (nil) [1 uses])
(note 1972 1971 1982 52 [bb 52] NOTE_INSN_BASIC_BLOCK)
(note 1982 1972 1973 52 NOTE_INSN_DELETED)
(debug_insn 1973 1982 1974 52 (debug_marker) "../Core/Src/main.c":452:2 -1
     (nil))
(insn 1974 1973 1975 52 (set (reg:SI 3 r3 [695])
        (const_int 4096 [0x1000])) "../Core/Src/main.c":452:33 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4096 [0x1000])
        (nil)))
(insn 1975 1974 1976 52 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [1 MEM[(struct  *)_600].ClockSource+0 S4 A64])
        (reg:SI 3 r3 [695])) "../Core/Src/main.c":452:33 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 1976 1975 2476 52 (debug_marker) "../Core/Src/main.c":453:2 -1
     (nil))
(insn 2476 1976 1980 52 (set (reg:SI 1 r1 [829])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/main.c":453:6 7 {*arm_addsi3}
     (nil))
(insn 1980 2476 1981 52 (set (reg:SI 0 r0)
        (reg/f:SI 6 r6 [681])) "../Core/Src/main.c":453:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR6") [flags 0x182])
        (nil)))
(call_insn 1981 1980 1985 52 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_TIM_ConfigClockSource") [flags 0x41]  <function_decl 0000000006c4eb00 HAL_TIM_ConfigClockSource>) [0 HAL_TIM_ConfigClockSource S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":453:6 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_TIM_ConfigClockSource") [flags 0x41]  <function_decl 0000000006c4eb00 HAL_TIM_ConfigClockSource>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(jump_insn 1985 1981 1986 52 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 0 r0 [698])
                        (const_int 0 [0]))
                    (label_ref 2000)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/main.c":453:5 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 354334804 (nil))
 -> 2000)
(note 1986 1985 1987 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1987 1986 1988 53 (debug_marker) "../Core/Src/main.c":454:3 -1
     (nil))
(debug_insn 1988 1987 1989 53 (debug_marker:BLK) "../Core/Src/main.c":993:6 -1
     (nil))
(debug_insn 1989 1988 1990 53 (debug_marker) "../Core/Src/main.c":996:2 -1
     (nil))
(debug_insn 1990 1989 1991 53 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":207:27 -1
     (nil))
(debug_insn 1991 1990 1992 53 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(insn 1992 1991 1997 53 (parallel [
            (asm_operands/v ("cpsid i") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:209)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(code_label 1997 1992 1993 54 45 (nil) [1 uses])
(note 1993 1997 1994 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(debug_insn 1994 1993 1995 54 (debug_marker) "../Core/Src/main.c":997:2 -1
     (nil))
(debug_insn 1995 1994 1996 54 (debug_marker) "../Core/Src/main.c":998:2 -1
     (nil))
(debug_insn 1996 1995 2390 54 (debug_marker) "../Core/Src/main.c":997:8 -1
     (nil))
(jump_insn 2390 1996 2391 54 (set (pc)
        (label_ref 1997)) 284 {*arm_jump}
     (nil)
 -> 1997)
(barrier 2391 2390 2000)
(code_label 2000 2391 2001 55 44 (nil) [1 uses])
(note 2001 2000 2014 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(note 2014 2001 2002 55 NOTE_INSN_DELETED)
(debug_insn 2002 2014 2477 55 (debug_marker) "../Core/Src/main.c":456:2 -1
     (nil))
(insn 2477 2002 2004 55 (set (reg:SI 1 r1 [830])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 80 [0x50]))) "../Core/Src/main.c":458:6 7 {*arm_addsi3}
     (nil))
(insn 2004 2477 2005 55 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 80 [0x50])) [1 MEM[(struct  *)_606].MasterOutputTrigger+0 S4 A64])
        (reg:SI 0 r0 [698])) "../Core/Src/main.c":456:36 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 2005 2004 2007 55 (debug_marker) "../Core/Src/main.c":457:2 -1
     (nil))
(insn 2007 2005 2008 55 (set (mem/c:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 88 [0x58])) [1 MEM[(struct  *)_606].MasterSlaveMode+0 S4 A64])
        (reg:SI 0 r0 [698])) "../Core/Src/main.c":457:32 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 2008 2007 2012 55 (debug_marker) "../Core/Src/main.c":458:2 -1
     (nil))
(insn 2012 2008 2013 55 (set (reg:SI 0 r0)
        (reg/f:SI 6 r6 [681])) "../Core/Src/main.c":458:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR6") [flags 0x182])
        (nil)))
(call_insn 2013 2012 2016 55 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_TIMEx_MasterConfigSynchronization") [flags 0x41]  <function_decl 0000000006c87600 HAL_TIMEx_MasterConfigSynchronization>) [0 HAL_TIMEx_MasterConfigSynchronization S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":458:6 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_TIMEx_MasterConfigSynchronization") [flags 0x41]  <function_decl 0000000006c87600 HAL_TIMEx_MasterConfigSynchronization>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(insn 2016 2013 2017 55 (set (reg:SI 4 r4 [703])
        (reg:SI 0 r0 [786])) "../Core/Src/main.c":458:5 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 2017 2016 2018 55 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 4 r4 [703])
                        (const_int 0 [0]))
                    (label_ref 2032)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/main.c":458:5 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 2032)
(note 2018 2017 2019 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(debug_insn 2019 2018 2020 56 (debug_marker) "../Core/Src/main.c":460:3 -1
     (nil))
(debug_insn 2020 2019 2021 56 (debug_marker:BLK) "../Core/Src/main.c":993:6 -1
     (nil))
(debug_insn 2021 2020 2022 56 (debug_marker) "../Core/Src/main.c":996:2 -1
     (nil))
(debug_insn 2022 2021 2023 56 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":207:27 -1
     (nil))
(debug_insn 2023 2022 2024 56 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(insn 2024 2023 2029 56 (parallel [
            (asm_operands/v ("cpsid i") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:209)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(code_label 2029 2024 2025 57 47 (nil) [1 uses])
(note 2025 2029 2026 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(debug_insn 2026 2025 2027 57 (debug_marker) "../Core/Src/main.c":997:2 -1
     (nil))
(debug_insn 2027 2026 2028 57 (debug_marker) "../Core/Src/main.c":998:2 -1
     (nil))
(debug_insn 2028 2027 2392 57 (debug_marker) "../Core/Src/main.c":997:8 -1
     (nil))
(jump_insn 2392 2028 2393 57 (set (pc)
        (label_ref 2029)) 284 {*arm_jump}
     (nil)
 -> 2029)
(barrier 2393 2392 2032)
(code_label 2032 2393 2033 58 46 (nil) [1 uses])
(note 2033 2032 2113 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(note 2113 2033 2115 58 NOTE_INSN_DELETED)
(note 2115 2113 2034 58 NOTE_INSN_DELETED)
(debug_insn 2034 2115 2035 58 (debug_marker) "../Core/Src/main.c":137:2 -1
     (nil))
(debug_insn 2035 2034 2036 58 (debug_marker:BLK) "../Core/Src/main.c":264:13 -1
     (nil))
(debug_insn 2036 2035 2039 58 (debug_marker) "../Core/Src/main.c":270:2 -1
     (nil))
(insn 2039 2036 2045 58 (set (reg:SI 2 r2)
        (const_int 32 [0x20])) "../Core/Src/main.c":270:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2045 2039 2040 58 (set (reg/f:SI 5 r5 [707])
        (symbol_ref:SI ("*.LANCHOR7") [flags 0x182])) "../Core/Src/main.c":277:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR7") [flags 0x182])
        (nil)))
(insn 2040 2045 2478 58 (set (reg:SI 1 r1)
        (reg:SI 4 r4 [703])) "../Core/Src/main.c":270:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 2478 2040 2042 58 (set (reg:SI 0 r0 [831])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/main.c":270:25 7 {*arm_addsi3}
     (nil))
(call_insn 2042 2478 2044 58 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000004f0e800 __builtin_memset>) [0 __builtin_memset S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":270:25 291 {*call_value_symbol}
     (expr_list:REG_RETURNED (reg/f:SI 766)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000004f0e800 __builtin_memset>)
            (expr_list:REG_EH_REGION (const_int 0 [0])
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(debug_insn 2044 2042 2055 58 (debug_marker) "../Core/Src/main.c":277:2 -1
     (nil))
(insn 2055 2044 2059 58 (set (mem/c:SI (plus:SI (reg/f:SI 5 r5 [707])
                (const_int 8 [0x8])) [1 hadc4.Init.Resolution+0 S4 A32])
        (reg:SI 4 r4 [703])) "../Core/Src/main.c":279:24 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2059 2055 2063 58 (set (mem/c:SI (plus:SI (reg/f:SI 5 r5 [707])
                (const_int 12 [0xc])) [1 hadc4.Init.DataAlign+0 S4 A32])
        (reg:SI 4 r4 [703])) "../Core/Src/main.c":280:23 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2063 2059 2067 58 (set (mem/c:SI (plus:SI (reg/f:SI 5 r5 [707])
                (const_int 16 [0x10])) [1 hadc4.Init.GainCompensation+0 S4 A32])
        (reg:SI 4 r4 [703])) "../Core/Src/main.c":281:30 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2067 2063 2099 58 (set (mem/c:SI (plus:SI (reg/f:SI 5 r5 [707])
                (const_int 20 [0x14])) [1 hadc4.Init.ScanConvMode+0 S4 A32])
        (reg:SI 7 r7 [684])) "../Core/Src/main.c":282:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2099 2067 2111 58 (set (mem/c:QI (plus:SI (reg/f:SI 5 r5 [707])
                (const_int 56 [0x38])) [0 hadc4.Init.DMAContinuousRequests+0 S1 A32])
        (reg:QI 7 r7 [684])) "../Core/Src/main.c":290:35 263 {*arm_movqi_insn}
     (nil))
(insn 2111 2099 2077 58 (set (reg:SI 0 r0)
        (reg/f:SI 5 r5 [707])) "../Core/Src/main.c":293:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR7") [flags 0x182])
        (nil)))
(insn 2077 2111 2086 58 (set (mem/c:HI (plus:SI (reg/f:SI 5 r5 [707])
                (const_int 28 [0x1c])) [0 MEM <vector(2) unsigned char> [(<unnamed type> *)&hadc4 + 28B]+0 S2 A32])
        (reg:HI 4 r4 [703])) "../Core/Src/main.c":284:30 724 {*thumb2_movhi_vfp}
     (nil))
(insn 2086 2077 2103 58 (set (mem/c:QI (plus:SI (reg/f:SI 5 r5 [707])
                (const_int 36 [0x24])) [0 hadc4.Init.DiscontinuousConvMode+0 S1 A32])
        (reg:QI 4 r4 [703])) "../Core/Src/main.c":287:35 263 {*arm_movqi_insn}
     (nil))
(insn 2103 2086 2108 58 (set (mem/c:SI (plus:SI (reg/f:SI 5 r5 [707])
                (const_int 60 [0x3c])) [1 hadc4.Init.Overrun+0 S4 A32])
        (reg:SI 4 r4 [703])) "../Core/Src/main.c":291:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2108 2103 2046 58 (set (mem/c:QI (plus:SI (reg/f:SI 5 r5 [707])
                (const_int 64 [0x40])) [0 hadc4.Init.OversamplingMode+0 S1 A32])
        (reg:QI 4 r4 [703])) "../Core/Src/main.c":292:30 263 {*arm_movqi_insn}
     (nil))
(insn 2046 2108 2047 58 (set (reg:SI 3 r3 [708])
        (const_int 1342178560 [0x50000500])) "../Core/Src/main.c":277:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1342178560 [0x50000500])
        (nil)))
(insn 2047 2046 2048 58 (set (mem/f/c:SI (reg/f:SI 5 r5 [707]) [45 hadc4.Instance+0 S4 A32])
        (reg:SI 3 r3 [708])) "../Core/Src/main.c":277:17 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 2048 2047 2050 58 (debug_marker) "../Core/Src/main.c":278:2 -1
     (nil))
(insn 2050 2048 2051 58 (set (reg:SI 3 r3 [710])
        (const_int 196608 [0x30000])) "../Core/Src/main.c":278:28 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 196608 [0x30000])
        (nil)))
(insn 2051 2050 2052 58 (set (mem/c:SI (plus:SI (reg/f:SI 5 r5 [707])
                (const_int 4 [0x4])) [1 hadc4.Init.ClockPrescaler+0 S4 A32])
        (reg:SI 3 r3 [710])) "../Core/Src/main.c":278:28 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 2052 2051 2056 58 (debug_marker) "../Core/Src/main.c":279:2 -1
     (nil))
(debug_insn 2056 2052 2060 58 (debug_marker) "../Core/Src/main.c":280:2 -1
     (nil))
(debug_insn 2060 2056 2064 58 (debug_marker) "../Core/Src/main.c":281:2 -1
     (nil))
(debug_insn 2064 2060 2068 58 (debug_marker) "../Core/Src/main.c":282:2 -1
     (nil))
(debug_insn 2068 2064 2070 58 (debug_marker) "../Core/Src/main.c":283:2 -1
     (nil))
(insn 2070 2068 2071 58 (set (reg:SI 4 r4 [720])
        (const_int 4 [0x4])) "../Core/Src/main.c":283:26 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 2071 2070 2072 58 (set (mem/c:SI (plus:SI (reg/f:SI 5 r5 [707])
                (const_int 24 [0x18])) [1 hadc4.Init.EOCSelection+0 S4 A32])
        (reg:SI 4 r4 [720])) "../Core/Src/main.c":283:26 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 2072 2071 2073 58 (debug_marker) "../Core/Src/main.c":284:2 -1
     (nil))
(debug_insn 2073 2072 2078 58 (debug_marker) "../Core/Src/main.c":285:2 -1
     (nil))
(debug_insn 2078 2073 2080 58 (debug_marker) "../Core/Src/main.c":286:2 -1
     (nil))
(insn 2080 2078 2081 58 (set (reg:SI 3 r3 [725])
        (const_int 2 [0x2])) "../Core/Src/main.c":286:29 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 2 [0x2])
        (nil)))
(insn 2081 2080 2082 58 (set (mem/c:SI (plus:SI (reg/f:SI 5 r5 [707])
                (const_int 32 [0x20])) [1 hadc4.Init.NbrOfConversion+0 S4 A32])
        (reg:SI 3 r3 [725])) "../Core/Src/main.c":286:29 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 2082 2081 2087 58 (debug_marker) "../Core/Src/main.c":287:2 -1
     (nil))
(debug_insn 2087 2082 2089 58 (debug_marker) "../Core/Src/main.c":288:2 -1
     (nil))
(insn 2089 2087 2090 58 (set (reg:SI 3 r3 [730])
        (const_int 1312 [0x520])) "../Core/Src/main.c":288:30 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1312 [0x520])
        (nil)))
(insn 2090 2089 2091 58 (set (mem/c:SI (plus:SI (reg/f:SI 5 r5 [707])
                (const_int 44 [0x2c])) [1 hadc4.Init.ExternalTrigConv+0 S4 A32])
        (reg:SI 3 r3 [730])) "../Core/Src/main.c":288:30 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 2091 2090 2093 58 (debug_marker) "../Core/Src/main.c":289:2 -1
     (nil))
(insn 2093 2091 2094 58 (set (reg:SI 3 r3 [732])
        (const_int 1024 [0x400])) "../Core/Src/main.c":289:34 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1024 [0x400])
        (nil)))
(insn 2094 2093 2095 58 (set (mem/c:SI (plus:SI (reg/f:SI 5 r5 [707])
                (const_int 48 [0x30])) [1 hadc4.Init.ExternalTrigConvEdge+0 S4 A32])
        (reg:SI 3 r3 [732])) "../Core/Src/main.c":289:34 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 2095 2094 2100 58 (debug_marker) "../Core/Src/main.c":290:2 -1
     (nil))
(debug_insn 2100 2095 2104 58 (debug_marker) "../Core/Src/main.c":291:2 -1
     (nil))
(debug_insn 2104 2100 2109 58 (debug_marker) "../Core/Src/main.c":292:2 -1
     (nil))
(debug_insn 2109 2104 2112 58 (debug_marker) "../Core/Src/main.c":293:2 -1
     (nil))
(call_insn 2112 2109 2116 58 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_ADC_Init") [flags 0x41]  <function_decl 00000000069a1b00 HAL_ADC_Init>) [0 HAL_ADC_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":293:6 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_ADC_Init") [flags 0x41]  <function_decl 00000000069a1b00 HAL_ADC_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(jump_insn 2116 2112 2117 58 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 0 r0 [787])
                        (const_int 0 [0]))
                    (label_ref 2131)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/main.c":293:5 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 354334804 (nil))
 -> 2131)
(note 2117 2116 2118 59 [bb 59] NOTE_INSN_BASIC_BLOCK)
(debug_insn 2118 2117 2119 59 (debug_marker) "../Core/Src/main.c":294:3 -1
     (nil))
(debug_insn 2119 2118 2120 59 (debug_marker:BLK) "../Core/Src/main.c":993:6 -1
     (nil))
(debug_insn 2120 2119 2121 59 (debug_marker) "../Core/Src/main.c":996:2 -1
     (nil))
(debug_insn 2121 2120 2122 59 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":207:27 -1
     (nil))
(debug_insn 2122 2121 2123 59 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(insn 2123 2122 2128 59 (parallel [
            (asm_operands/v ("cpsid i") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:209)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(code_label 2128 2123 2124 60 49 (nil) [1 uses])
(note 2124 2128 2125 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(debug_insn 2125 2124 2126 60 (debug_marker) "../Core/Src/main.c":997:2 -1
     (nil))
(debug_insn 2126 2125 2127 60 (debug_marker) "../Core/Src/main.c":998:2 -1
     (nil))
(debug_insn 2127 2126 2394 60 (debug_marker) "../Core/Src/main.c":997:8 -1
     (nil))
(jump_insn 2394 2127 2395 60 (set (pc)
        (label_ref 2128)) 284 {*arm_jump}
     (nil)
 -> 2128)
(barrier 2395 2394 2131)
(code_label 2131 2395 2132 61 48 (nil) [1 uses])
(note 2132 2131 2151 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(note 2151 2132 2153 61 NOTE_INSN_DELETED)
(note 2153 2151 2133 61 NOTE_INSN_DELETED)
(debug_insn 2133 2153 2134 61 (debug_marker) "../Core/Src/main.c":298:2 -1
     (nil))
(debug_insn 2134 2133 2135 61 (debug_marker) "../Core/Src/main.c":299:2 -1
     (nil))
(debug_insn 2135 2134 2136 61 (debug_marker) "../Core/Src/main.c":300:2 -1
     (nil))
(debug_insn 2136 2135 2137 61 (debug_marker) "../Core/Src/main.c":301:2 -1
     (nil))
(debug_insn 2137 2136 2138 61 (debug_marker) "../Core/Src/main.c":302:2 -1
     (nil))
(debug_insn 2138 2137 2139 61 (debug_marker) "../Core/Src/main.c":303:2 -1
     (nil))
(insn 2139 2138 2140 61 (set (reg:DI 2 r2 [743])
        (const_int 26050822160 [0x610c00010])) "../Core/Src/main.c":298:18 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 26050822160 [0x610c00010])
        (nil)))
(insn 2140 2139 2141 61 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 2 r2 [743])) "../Core/Src/main.c":298:18 729 {*movdi_vfp}
     (nil))
(insn 2141 2140 2142 61 (set (reg:DI 2 r2 [744])
        (const_int 545460846599 [0x7f00000007])) "../Core/Src/main.c":298:18 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 545460846599 [0x7f00000007])
        (nil)))
(insn 2142 2141 2143 61 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 120 [0x78])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 2 r2 [744])) "../Core/Src/main.c":298:18 729 {*movdi_vfp}
     (nil))
(insn 2143 2142 2144 61 (set (reg:DI 2 r2 [745])
        (const_int 4 [0x4])) "../Core/Src/main.c":298:18 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 4 [0x4])
        (nil)))
(insn 2144 2143 2145 61 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 128 [0x80])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 2 r2 [745])) "../Core/Src/main.c":298:18 729 {*movdi_vfp}
     (nil))
(debug_insn 2145 2144 2479 61 (debug_marker) "../Core/Src/main.c":304:2 -1
     (nil))
(insn 2479 2145 2149 61 (set (reg:SI 1 r1 [832])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/main.c":304:6 7 {*arm_addsi3}
     (nil))
(insn 2149 2479 2150 61 (set (reg:SI 0 r0)
        (reg/f:SI 5 r5 [707])) "../Core/Src/main.c":304:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR7") [flags 0x182])
        (nil)))
(call_insn 2150 2149 2154 61 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_ADC_ConfigChannel") [flags 0x41]  <function_decl 00000000069a5f00 HAL_ADC_ConfigChannel>) [0 HAL_ADC_ConfigChannel S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":304:6 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_ADC_ConfigChannel") [flags 0x41]  <function_decl 00000000069a5f00 HAL_ADC_ConfigChannel>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(jump_insn 2154 2150 2155 61 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 0 r0 [788])
                        (const_int 0 [0]))
                    (label_ref 2169)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/main.c":304:5 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 354334804 (nil))
 -> 2169)
(note 2155 2154 2156 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(debug_insn 2156 2155 2157 62 (debug_marker) "../Core/Src/main.c":305:3 -1
     (nil))
(debug_insn 2157 2156 2158 62 (debug_marker:BLK) "../Core/Src/main.c":993:6 -1
     (nil))
(debug_insn 2158 2157 2159 62 (debug_marker) "../Core/Src/main.c":996:2 -1
     (nil))
(debug_insn 2159 2158 2160 62 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":207:27 -1
     (nil))
(debug_insn 2160 2159 2161 62 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(insn 2161 2160 2166 62 (parallel [
            (asm_operands/v ("cpsid i") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:209)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(code_label 2166 2161 2162 63 51 (nil) [1 uses])
(note 2162 2166 2163 63 [bb 63] NOTE_INSN_BASIC_BLOCK)
(debug_insn 2163 2162 2164 63 (debug_marker) "../Core/Src/main.c":997:2 -1
     (nil))
(debug_insn 2164 2163 2165 63 (debug_marker) "../Core/Src/main.c":998:2 -1
     (nil))
(debug_insn 2165 2164 2396 63 (debug_marker) "../Core/Src/main.c":997:8 -1
     (nil))
(jump_insn 2396 2165 2397 63 (set (pc)
        (label_ref 2166)) 284 {*arm_jump}
     (nil)
 -> 2166)
(barrier 2397 2396 2169)
(code_label 2169 2397 2170 64 50 (nil) [1 uses])
(note 2170 2169 2181 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(note 2181 2170 2183 64 NOTE_INSN_DELETED)
(note 2183 2181 2171 64 NOTE_INSN_DELETED)
(debug_insn 2171 2183 2172 64 (debug_marker) "../Core/Src/main.c":309:2 -1
     (nil))
(debug_insn 2172 2171 2173 64 (debug_marker) "../Core/Src/main.c":310:2 -1
     (nil))
(insn 2173 2172 2174 64 (set (reg:DI 2 r2 [749])
        (const_int 51890880544 [0xc14f00020])) "../Core/Src/main.c":309:18 729 {*movdi_vfp}
     (expr_list:REG_EQUIV (const_int 51890880544 [0xc14f00020])
        (nil)))
(insn 2174 2173 2175 64 (set (mem/c:DI (plus:SI (reg/f:SI 13 sp)
                (const_int 112 [0x70])) [1 MEM <vector(2) long unsigned int> [(long unsigned int *)_600]+0 S8 A64])
        (reg:DI 2 r2 [749])) "../Core/Src/main.c":309:18 729 {*movdi_vfp}
     (nil))
(debug_insn 2175 2174 2480 64 (debug_marker) "../Core/Src/main.c":311:2 -1
     (nil))
(insn 2480 2175 2179 64 (set (reg:SI 1 r1 [833])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/main.c":311:6 7 {*arm_addsi3}
     (nil))
(insn 2179 2480 2180 64 (set (reg:SI 0 r0)
        (reg/f:SI 5 r5 [707])) "../Core/Src/main.c":311:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR7") [flags 0x182])
        (nil)))
(call_insn 2180 2179 2184 64 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_ADC_ConfigChannel") [flags 0x41]  <function_decl 00000000069a5f00 HAL_ADC_ConfigChannel>) [0 HAL_ADC_ConfigChannel S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":311:6 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_ADC_ConfigChannel") [flags 0x41]  <function_decl 00000000069a5f00 HAL_ADC_ConfigChannel>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(jump_insn 2184 2180 2185 64 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 0 r0 [789])
                        (const_int 0 [0]))
                    (label_ref 2199)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/main.c":311:5 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 2199)
(note 2185 2184 2186 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(debug_insn 2186 2185 2187 65 (debug_marker) "../Core/Src/main.c":312:3 -1
     (nil))
(debug_insn 2187 2186 2188 65 (debug_marker:BLK) "../Core/Src/main.c":993:6 -1
     (nil))
(debug_insn 2188 2187 2189 65 (debug_marker) "../Core/Src/main.c":996:2 -1
     (nil))
(debug_insn 2189 2188 2190 65 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":207:27 -1
     (nil))
(debug_insn 2190 2189 2191 65 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(insn 2191 2190 2196 65 (parallel [
            (asm_operands/v ("cpsid i") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:209)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(code_label 2196 2191 2192 66 53 (nil) [1 uses])
(note 2192 2196 2193 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(debug_insn 2193 2192 2194 66 (debug_marker) "../Core/Src/main.c":997:2 -1
     (nil))
(debug_insn 2194 2193 2195 66 (debug_marker) "../Core/Src/main.c":998:2 -1
     (nil))
(debug_insn 2195 2194 2398 66 (debug_marker) "../Core/Src/main.c":997:8 -1
     (nil))
(jump_insn 2398 2195 2399 66 (set (pc)
        (label_ref 2196)) 284 {*arm_jump}
     (nil)
 -> 2196)
(barrier 2399 2398 2199)
(code_label 2199 2399 2200 67 52 (nil) [1 uses])
(note 2200 2199 2201 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(debug_insn 2201 2200 2202 67 (debug_marker) "../Core/Src/main.c":138:2 -1
     (nil))
(call_insn 2202 2201 2203 67 (parallel [
            (call (mem:SI (symbol_ref:SI ("LED_init") [flags 0x41]  <function_decl 0000000007286000 LED_init>) [0 LED_init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":138:2 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LED_init") [flags 0x41]  <function_decl 0000000007286000 LED_init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 2203 2202 2204 67 (debug_marker) "../Core/Src/main.c":139:2 -1
     (nil))
(call_insn 2204 2203 2205 67 (parallel [
            (call (mem:SI (symbol_ref:SI ("KBD_init") [flags 0x41]  <function_decl 0000000007286b00 KBD_init>) [0 KBD_init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":139:2 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("KBD_init") [flags 0x41]  <function_decl 0000000007286b00 KBD_init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 2205 2204 2206 67 (debug_marker) "../Core/Src/main.c":140:2 -1
     (nil))
(call_insn 2206 2205 2207 67 (parallel [
            (call (mem:SI (symbol_ref:SI ("SCI_init") [flags 0x41]  <function_decl 000000000728d100 SCI_init>) [0 SCI_init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":140:2 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("SCI_init") [flags 0x41]  <function_decl 000000000728d100 SCI_init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 2207 2206 2208 67 (debug_marker) "../Core/Src/main.c":141:2 -1
     (nil))
(call_insn 2208 2207 2209 67 (parallel [
            (call (mem:SI (symbol_ref:SI ("PSERV_init") [flags 0x41]  <function_decl 0000000007290900 PSERV_init>) [0 PSERV_init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":141:2 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("PSERV_init") [flags 0x41]  <function_decl 0000000007290900 PSERV_init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 2209 2208 2210 67 (debug_marker) "../Core/Src/main.c":142:2 -1
     (nil))
(call_insn 2210 2209 2211 67 (parallel [
            (call (mem:SI (symbol_ref:SI ("PSERV_enable") [flags 0x41]  <function_decl 0000000007290a00 PSERV_enable>) [0 PSERV_enable S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":142:2 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("PSERV_enable") [flags 0x41]  <function_decl 0000000007290a00 PSERV_enable>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 2211 2210 2215 67 (debug_marker) "../Core/Src/main.c":143:2 -1
     (nil))
(insn 2215 2211 2214 67 (set (reg:SI 0 r0)
        (reg/f:SI 5 r5 [707])) "../Core/Src/main.c":143:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR7") [flags 0x182])
        (nil)))
(insn 2214 2215 2216 67 (set (reg:SI 1 r1)
        (symbol_ref:SI ("*.LANCHOR4") [flags 0x182])) "../Core/Src/main.c":143:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 2216 2214 2217 67 (parallel [
            (call (mem:SI (symbol_ref:SI ("JOY_init") [flags 0x41]  <function_decl 0000000007547300 JOY_init>) [0 JOY_init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":143:2 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("JOY_init") [flags 0x41]  <function_decl 0000000007547300 JOY_init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 2217 2216 2218 67 (debug_marker) "../Core/Src/main.c":144:2 -1
     (nil))
(call_insn 2218 2217 2219 67 (parallel [
            (call (mem:SI (symbol_ref:SI ("LCD_Init") [flags 0x41]  <function_decl 00000000073dff00 LCD_Init>) [0 LCD_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":144:2 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LCD_Init") [flags 0x41]  <function_decl 00000000073dff00 LCD_Init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 2219 2218 2220 67 (debug_marker) "../Core/Src/main.c":145:2 -1
     (nil))
(call_insn 2220 2219 2221 67 (parallel [
            (call (mem:SI (symbol_ref:SI ("LCD_uGUI_init") [flags 0x41]  <function_decl 00000000073e5300 LCD_uGUI_init>) [0 LCD_uGUI_init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":145:2 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LCD_uGUI_init") [flags 0x41]  <function_decl 00000000073e5300 LCD_uGUI_init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 2221 2220 2223 67 (debug_marker) "../Core/Src/main.c":146:2 -1
     (nil))
(insn 2223 2221 2224 67 (set (reg:SI 1 r1)
        (reg:SI 4 r4 [720])) "../Core/Src/main.c":146:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 4 [0x4])
        (nil)))
(insn 2224 2223 2225 67 (set (reg:SI 0 r0)
        (symbol_ref:SI ("*.LANCHOR5") [flags 0x182])) "../Core/Src/main.c":146:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 2225 2224 2226 67 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_TIM_PWM_Start") [flags 0x41]  <function_decl 0000000006c95300 HAL_TIM_PWM_Start>) [0 HAL_TIM_PWM_Start S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":146:2 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_TIM_PWM_Start") [flags 0x41]  <function_decl 0000000006c95300 HAL_TIM_PWM_Start>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 2226 2225 2228 67 (debug_marker) "../Core/Src/main.c":147:2 -1
     (nil))
(insn 2228 2226 2229 67 (set (reg:SI 0 r0)
        (reg/f:SI 6 r6 [681])) "../Core/Src/main.c":147:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR6") [flags 0x182])
        (nil)))
(call_insn 2229 2228 2230 67 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("HAL_TIM_Base_Start_IT") [flags 0x41]  <function_decl 0000000006c92100 HAL_TIM_Base_Start_IT>) [0 HAL_TIM_Base_Start_IT S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":147:2 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_TIM_Base_Start_IT") [flags 0x41]  <function_decl 0000000006c92100 HAL_TIM_Base_Start_IT>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 2230 2229 2231 67 (debug_marker) "../Core/Src/main.c":176:2 -1
     (nil))
(call_insn 2231 2230 2232 67 (parallel [
            (call (mem:SI (symbol_ref:SI ("init") [flags 0x41]  <function_decl 0000000007543700 init>) [0 init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":176:2 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("init") [flags 0x41]  <function_decl 0000000007543700 init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 2232 2231 2233 67 (debug_marker) "../Core/Src/main.c":191:2 -1
     (nil))
(debug_insn 2233 2232 2481 67 (debug_marker) "../Core/Src/main.c":192:2 -1
     (nil))
(insn 2481 2233 2236 67 (set (reg:SI 0 r0 [834])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/main.c":192:2 7 {*arm_addsi3}
     (nil))
(call_insn 2236 2481 2257 67 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIMUT_stopwatch_set_time_mark") [flags 0x41]  <function_decl 0000000007290300 TIMUT_stopwatch_set_time_mark>) [0 TIMUT_stopwatch_set_time_mark S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":192:2 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIMUT_stopwatch_set_time_mark") [flags 0x41]  <function_decl 0000000007290300 TIMUT_stopwatch_set_time_mark>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 2257 2236 2276 67 (set (reg/f:SI 5 r5 [769])
        (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])) "../Core/Src/main.c":198:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR3") [flags 0x182])
        (nil)))
(insn 2276 2257 2247 67 (set (reg/f:SI 4 r4 [770])
        (symbol_ref:SI ("pixels") [flags 0xc0]  <var_decl 00000000074a1b40 pixels>)) "../Core/Src/main.c":204:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("pixels") [flags 0xc0]  <var_decl 00000000074a1b40 pixels>)
        (nil)))
(code_label 2247 2276 2238 68 54 (nil) [2 uses])
(note 2238 2247 2245 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(note 2245 2238 2248 68 NOTE_INSN_DELETED)
(note 2248 2245 2239 68 NOTE_INSN_DELETED)
(debug_insn 2239 2248 2240 68 (debug_marker) "../Core/Src/main.c":193:2 -1
     (nil))
(debug_insn 2240 2239 2332 68 (debug_marker) "../Core/Src/main.c":196:3 -1
     (nil))
(insn 2332 2240 2482 68 (set (reg:SI 1 r1)
        (const_int 30 [0x1e])) "../Core/Src/main.c":196:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2482 2332 2244 68 (set (reg:SI 0 r0 [835])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/main.c":196:7 7 {*arm_addsi3}
     (nil))
(call_insn 2244 2482 2249 68 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("TIMUT_stopwatch_has_X_ms_passed") [flags 0x41]  <function_decl 0000000007290500 TIMUT_stopwatch_has_X_ms_passed>) [0 TIMUT_stopwatch_has_X_ms_passed S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":196:7 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIMUT_stopwatch_has_X_ms_passed") [flags 0x41]  <function_decl 0000000007290500 TIMUT_stopwatch_has_X_ms_passed>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(jump_insn 2249 2244 2250 68 (parallel [
            (set (pc)
                (if_then_else (eq (reg:SI 0 r0 [790])
                        (const_int 0 [0]))
                    (label_ref:SI 2247)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/main.c":196:6 1024 {*thumb2_cbz}
     (int_list:REG_BR_PROB 719407028 (nil))
 -> 2247)
(note 2250 2249 2251 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(debug_insn 2251 2250 2483 69 (debug_marker) "../Core/Src/main.c":197:3 -1
     (nil))
(insn 2483 2251 2254 69 (set (reg:SI 0 r0 [836])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/main.c":197:3 7 {*arm_addsi3}
     (nil))
(call_insn 2254 2483 2255 69 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIMUT_stopwatch_set_time_mark") [flags 0x41]  <function_decl 0000000007290300 TIMUT_stopwatch_set_time_mark>) [0 TIMUT_stopwatch_set_time_mark S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":197:3 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIMUT_stopwatch_set_time_mark") [flags 0x41]  <function_decl 0000000007290300 TIMUT_stopwatch_set_time_mark>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 2255 2254 2333 69 (debug_marker) "../Core/Src/main.c":198:4 -1
     (nil))
(insn 2333 2255 2258 69 (set (reg:SI 0 r0)
        (reg/f:SI 5 r5 [769])) "../Core/Src/main.c":198:4 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 2258 2333 2259 69 (parallel [
            (call (mem:SI (symbol_ref:SI ("drawMap") [flags 0x41]  <function_decl 0000000007547100 drawMap>) [0 drawMap S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":198:4 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("drawMap") [flags 0x41]  <function_decl 0000000007547100 drawMap>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 2259 2258 2260 69 (debug_marker) "../Core/Src/main.c":199:4 -1
     (nil))
(call_insn 2260 2259 2261 69 (parallel [
            (call (mem:SI (symbol_ref:SI ("shoot") [flags 0x41]  <function_decl 0000000007517700 shoot>) [0 shoot S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":199:4 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("shoot") [flags 0x41]  <function_decl 0000000007517700 shoot>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 2261 2260 2262 69 (debug_marker) "../Core/Src/main.c":200:4 -1
     (nil))
(call_insn 2262 2261 2263 69 (parallel [
            (call (mem:SI (symbol_ref:SI ("drawSprites") [flags 0x41]  <function_decl 0000000007547200 drawSprites>) [0 drawSprites S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":200:4 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("drawSprites") [flags 0x41]  <function_decl 0000000007547200 drawSprites>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 2263 2262 2264 69 (debug_marker) "../Core/Src/main.c":201:4 -1
     (nil))
(call_insn 2264 2263 2265 69 (parallel [
            (call (mem:SI (symbol_ref:SI ("drawGun") [flags 0x41]  <function_decl 0000000007547000 drawGun>) [0 drawGun S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":201:4 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("drawGun") [flags 0x41]  <function_decl 0000000007547000 drawGun>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 2265 2264 2266 69 (debug_marker) "../Core/Src/main.c":202:4 -1
     (nil))
(call_insn 2266 2265 2267 69 (parallel [
            (call (mem:SI (symbol_ref:SI ("drawMiniMap") [flags 0x41]  <function_decl 0000000007547d00 drawMiniMap>) [0 drawMiniMap S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":202:4 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("drawMiniMap") [flags 0x41]  <function_decl 0000000007547d00 drawMiniMap>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 2267 2266 2268 69 (debug_marker) "../Core/Src/main.c":203:4 -1
     (nil))
(insn 2268 2267 2269 69 (set (reg:SI 3 r3)
        (const_int 240 [0xf0])) "../Core/Src/main.c":203:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2269 2268 2270 69 (set (reg:SI 2 r2)
        (reg:SI 3 r3)) "../Core/Src/main.c":203:4 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 240 [0xf0])
        (nil)))
(insn 2270 2269 2271 69 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../Core/Src/main.c":203:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2271 2270 2272 69 (set (reg:SI 0 r0)
        (const_int 40 [0x28])) "../Core/Src/main.c":203:4 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 2272 2271 2273 69 (parallel [
            (call (mem:SI (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 000000000737e100 ILI9341_SetDisplayWindow>) [0 ILI9341_SetDisplayWindow S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":203:4 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 000000000737e100 ILI9341_SetDisplayWindow>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 2273 2272 2275 69 (debug_marker) "../Core/Src/main.c":204:4 -1
     (nil))
(insn 2275 2273 2334 69 (set (reg:SI 1 r1)
        (const_int 57600 [0xe100])) "../Core/Src/main.c":204:4 728 {*thumb2_movsi_vfp}
     (nil))
(insn 2334 2275 2277 69 (set (reg:SI 0 r0)
        (reg/f:SI 4 r4 [770])) "../Core/Src/main.c":204:4 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 2277 2334 2278 69 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x41]  <function_decl 0000000007290d00 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":204:4 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x41]  <function_decl 0000000007290d00 ILI9341_SendData>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 2278 2277 2484 69 (debug_marker) "../Core/Src/main.c":205:4 -1
     (nil))
(insn 2484 2278 2281 69 (set (reg:SI 0 r0 [837])
        (plus:SI (reg/f:SI 13 sp)
            (const_int 112 [0x70]))) "../Core/Src/main.c":205:4 7 {*arm_addsi3}
     (nil))
(call_insn 2281 2484 2400 69 (parallel [
            (call (mem:SI (symbol_ref:SI ("TIMUT_stopwatch_set_time_mark") [flags 0x41]  <function_decl 0000000007290300 TIMUT_stopwatch_set_time_mark>) [0 TIMUT_stopwatch_set_time_mark S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Core/Src/main.c":205:4 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("TIMUT_stopwatch_set_time_mark") [flags 0x41]  <function_decl 0000000007290300 TIMUT_stopwatch_set_time_mark>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(jump_insn 2400 2281 2401 69 (set (pc)
        (label_ref 2247)) 284 {*arm_jump}
     (nil)
 -> 2247)
(barrier 2401 2400 2440)
(note 2440 2401 0 NOTE_INSN_DELETED)

;; Function HAL_TIM_PeriodElapsedCallback (HAL_TIM_PeriodElapsedCallback, funcdef_no=1456, decl_uid=9848, cgraph_uid=1460, symbol_order=1476)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 7:  (0) l  (1) mi {*thumb2_movsi_vfp}
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 8:  (0) r  (1) r {*arm_cmpsi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 12:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 14:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 13:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 15:  (0) l  (1) mi {*thumb2_movsi_vfp}
            alt=0: Bad operand -- refuse
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 16:  (0) r  (1) r {*arm_cmpsi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 20:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 21:  (0) l  (1) mi {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 23:  (0) l {*thumb2_cbnz}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 26:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 28:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 27:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 29:  (0) m  (1) l {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 35:  (0) l  (1) Py {*arm_cmpsi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 39:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 41:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 40:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 42:  (0) m  (1) l {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 48:  (0) l  (1) Py {*arm_cmpsi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 52:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 54:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 53:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 55:  (0) m  (1) l {*thumb2_movsi_vfp}
          alt=0,overall=0,losers=0,rld_nregs=0
	 Choosing alt 0 in insn 61:  (0) l  (1) Py {*arm_cmpsi_insn}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 65:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            alt=1: Bad operand -- refuse
            alt=2: Bad operand -- refuse
            alt=3: Bad operand -- refuse
            alt=4: Bad operand -- refuse
          alt=5,overall=0,losers=0,rld_nregs=0
	 Choosing alt 5 in insn 67:  (0) l  (1) mi {*thumb2_movsi_vfp}
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
          alt=1,overall=0,losers=0,rld_nregs=0
	 Choosing alt 1 in insn 66:  (0) r  (1) m {thumb2_zero_extendqisi2_v6}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 68:  (0) m  (1) l {*thumb2_movsi_vfp}
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=0,overall=9,losers=1,rld_nregs=1
            2 Non-pseudo reload: reject+=2
            2 Non input pseudo reload: reject++
          alt=1,overall=9,losers=1,rld_nregs=1
          alt=2,overall=0,losers=0,rld_nregs=0
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=0,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=1,overall=9,losers=1 -- refuse
            1 Matching alt: reject+=2
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=2,overall=11,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=3,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=4,overall=9,losers=1 -- refuse
            alt=5: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=6,overall=9,losers=1 -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=8,overall=9,losers=1 -- refuse
            alt=9: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=10,overall=9,losers=1 -- refuse
            alt=11: Bad operand -- refuse
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=13,overall=9,losers=1 -- refuse
            alt=14: Bad operand -- refuse
            Staticly defined alt reject+=6
            1 Non-pseudo reload: reject+=2
            1 Non input pseudo reload: reject++
            alt=15,overall=15,losers=1 -- refuse
	 Choosing alt 2 in insn 73:  (0) l  (1) 0  (2) Py {*arm_addsi3}
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            Cycle danger: overall += LRA_MAX_REJECT
          alt=0,overall=609,losers=1,rld_nregs=1
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=1: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=2: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=3: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            alt=4: Bad operand -- refuse
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
          alt=5,overall=21,losers=2,rld_nregs=1
            0 Costly loser: reject++
            0 Non-pseudo reload: reject+=2
            0 Non input pseudo reload: reject++
            1 Spill pseudo into memory: reject+=3
            Using memory insn operand 1: reject+=3
            alt=6,overall=22,losers=2 -- refuse
          alt=7,overall=0,losers=0,rld_nregs=0
	 Choosing alt 7 in insn 74:  (0) m  (1) l {*thumb2_movsi_vfp}
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2
EBB 3 4 5
EBB 6
EBB 7
EBB 8
EBB 9
EBB 10
EBB 11
EBB 12
EBB 13

********** Pseudo live ranges #1: **********

  BB 13
  BB 12
   Insn 74: point = 0, n_alt = 7
   Insn 73: point = 1, n_alt = 2
  BB 9
   Insn 86: point = 4, n_alt = -1
   Insn 55: point = 4, n_alt = 7
   Insn 53: point = 5, n_alt = 1
   Insn 54: point = 7, n_alt = 5
   Insn 52: point = 8, n_alt = 5
  BB 11
   Insn 68: point = 10, n_alt = 7
   Insn 66: point = 11, n_alt = 1
   Insn 67: point = 13, n_alt = 5
   Insn 65: point = 14, n_alt = 5
  BB 7
   Insn 84: point = 16, n_alt = -1
   Insn 42: point = 16, n_alt = 7
   Insn 40: point = 17, n_alt = 1
   Insn 41: point = 19, n_alt = 5
   Insn 39: point = 20, n_alt = 5
  BB 5
   Insn 82: point = 22, n_alt = -1
   Insn 29: point = 22, n_alt = 7
   Insn 27: point = 23, n_alt = 1
   Insn 28: point = 25, n_alt = 5
   Insn 26: point = 26, n_alt = 5
  BB 10
   Insn 62: point = 28, n_alt = -1
   Insn 61: point = 28, n_alt = 0
  BB 8
   Insn 49: point = 30, n_alt = -1
   Insn 48: point = 30, n_alt = 0
  BB 6
   Insn 36: point = 31, n_alt = -1
   Insn 35: point = 31, n_alt = 0
  BB 4
   Insn 23: point = 32, n_alt = 0
   Insn 21: point = 32, n_alt = 5
   Insn 20: point = 34, n_alt = 5
  BB 3
   Insn 17: point = 36, n_alt = -1
   Insn 16: point = 36, n_alt = 1
   Insn 15: point = 37, n_alt = 5
   Insn 13: point = 39, n_alt = 5
   Insn 14: point = 40, n_alt = 5
   Insn 12: point = 41, n_alt = 5
  BB 2
   Insn 9: point = 42, n_alt = -1
   Insn 8: point = 42, n_alt = 1
   Insn 81: point = 43, n_alt = -2
   Insn 7: point = 44, n_alt = 5
 r113: [2..39]
 r115: [28..32]
 r117: [22..23]
 r119: [16..17]
 r121: [4..5]
 r123: [10..11]
 r126: [42..44]
 r128: [38..40]
 r129: [36..37]
 r130: [33..34]
 r131: [24..26]
 r132: [22..25]
 r133: [18..20]
 r134: [16..19]
 r135: [6..8]
 r136: [4..7]
 r137: [12..14]
 r138: [10..13]
 r140: [0..1]
 r141: [0..41]
 r142: [42..43]
Compressing live ranges: from 45 to 28 - 62%
Ranges after the compression:
 r113: [2..25]
 r115: [18..19]
 r117: [14..15]
 r119: [10..11]
 r121: [2..3]
 r123: [6..7]
 r126: [26..27]
 r128: [24..25]
 r129: [22..23]
 r130: [20..21]
 r131: [16..17]
 r132: [14..17]
 r133: [12..13]
 r134: [10..13]
 r135: [4..5]
 r136: [2..5]
 r137: [8..9]
 r138: [6..9]
 r140: [0..1]
 r141: [0..25]
 r142: [26..27]

********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=0, prev_offset=0)
Can't eliminate 103 to 102 (offset=0, prev_offset=0)
Can't eliminate 103 to 11 (offset=0, prev_offset=0)
Can eliminate 103 to 7 (offset=0, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)
changing reg in insn 13
changing reg in insn 73
changing reg in insn 66
changing reg in insn 53
changing reg in insn 40
changing reg in insn 27
changing reg in insn 16
changing reg in insn 66
changing reg in insn 53
changing reg in insn 40
changing reg in insn 27
changing reg in insn 21
changing reg in insn 23
changing reg in insn 61
changing reg in insn 48
changing reg in insn 35
changing reg in insn 27
changing reg in insn 29
changing reg in insn 40
changing reg in insn 42
changing reg in insn 53
changing reg in insn 55
changing reg in insn 66
changing reg in insn 68
changing reg in insn 7
changing reg in insn 8
changing reg in insn 14
changing reg in insn 15
changing reg in insn 15
changing reg in insn 16
changing reg in insn 20
changing reg in insn 21
changing reg in insn 26
changing reg in insn 27
changing reg in insn 28
changing reg in insn 29
changing reg in insn 39
changing reg in insn 40
changing reg in insn 41
changing reg in insn 42
changing reg in insn 52
changing reg in insn 53
changing reg in insn 54
changing reg in insn 55
changing reg in insn 65
changing reg in insn 66
changing reg in insn 67
changing reg in insn 68
changing reg in insn 73
changing reg in insn 74
changing reg in insn 12
changing reg in insn 74
changing reg in insn 13
changing reg in insn 73
changing reg in insn 81
changing reg in insn 8
deleting insn with uid = 81.


try_optimize_cfg iteration 1

starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 14 n_edges 19 count 14 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 14 n_edges 19 count 14 (    1)


HAL_TIM_PeriodElapsedCallback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 100 [cc]
;;  ref usage 	r0={9d,9u} r1={9d,11u} r2={2d,2u,1e} r3={4d,8u,4e} r13={1d,13u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={6d,5u} 
;;    total ref usage 101{48d,48u,5e} in 50{50 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 3 2 NOTE_INSN_DELETED)
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Core/Src/main.c":973:2 -1
     (nil))
(insn 7 6 8 2 (set (reg/f:SI 3 r3 [126])
        (symbol_ref:SI ("*.LANCHOR6") [flags 0x182])) "../Core/Src/main.c":973:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("*.LANCHOR6") [flags 0x182])
        (nil)))
(insn 8 7 9 2 (set (reg:CC 100 cc)
        (compare:CC (reg/f:SI 3 r3 [126])
            (reg:SI 0 r0 [142]))) "../Core/Src/main.c":973:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 77)
            (pc))) "../Core/Src/main.c":973:5 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 77)
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 11 10 12 3 (debug_marker) "../Core/Src/main.c":974:3 -1
     (nil))
(insn 12 11 14 3 (set (reg/f:SI 2 r2 [141])
        (symbol_ref:SI ("sound_counter") [flags 0xc0]  <var_decl 00000000074a1ea0 sound_counter>)) "../Core/Src/main.c":974:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("sound_counter") [flags 0xc0]  <var_decl 00000000074a1ea0 sound_counter>)
        (nil)))
(insn 14 12 13 3 (set (reg/f:SI 1 r1 [128])
        (symbol_ref:SI ("sound_limit") [flags 0xc0]  <var_decl 00000000074a1f30 sound_limit>)) "../Core/Src/main.c":974:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("sound_limit") [flags 0xc0]  <var_decl 00000000074a1f30 sound_limit>)
        (nil)))
(insn 13 14 15 3 (set (reg:SI 3 r3 [orig:113 sound_counter.27_1 ] [113])
        (mem/c:SI (reg/f:SI 2 r2 [141]) [2 sound_counter+0 S4 A32])) "../Core/Src/main.c":974:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("sound_counter") [flags 0xc0]  <var_decl 00000000074a1ea0 sound_counter>) [2 sound_counter+0 S4 A32])
        (nil)))
(insn 15 13 16 3 (set (reg:SI 1 r1 [orig:129 sound_limit ] [129])
        (mem/c:SI (reg/f:SI 1 r1 [128]) [2 sound_limit+0 S4 A32])) "../Core/Src/main.c":974:6 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("sound_limit") [flags 0xc0]  <var_decl 00000000074a1f30 sound_limit>) [2 sound_limit+0 S4 A32])
        (nil)))
(insn 16 15 17 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 3 r3 [orig:113 sound_counter.27_1 ] [113])
            (reg:SI 1 r1 [orig:129 sound_limit ] [129]))) "../Core/Src/main.c":974:6 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 17 16 18 3 (set (pc)
        (if_then_else (ge (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 77)
            (pc))) "../Core/Src/main.c":974:6 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 77)
(note 18 17 22 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(note 22 18 19 4 NOTE_INSN_DELETED)
(debug_insn 19 22 20 4 (debug_marker) "../Core/Src/main.c":975:4 -1
     (nil))
(insn 20 19 21 4 (set (reg/f:SI 1 r1 [130])
        (symbol_ref:SI ("sound_select") [flags 0xc0]  <var_decl 000000000753b000 sound_select>)) "../Core/Src/main.c":975:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("sound_select") [flags 0xc0]  <var_decl 000000000753b000 sound_select>)
        (nil)))
(insn 21 20 23 4 (set (reg:SI 1 r1 [orig:115 sound_select.29_3 ] [115])
        (mem/c:SI (reg/f:SI 1 r1 [130]) [2 sound_select+0 S4 A32])) "../Core/Src/main.c":975:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("sound_select") [flags 0xc0]  <var_decl 000000000753b000 sound_select>) [2 sound_select+0 S4 A32])
        (nil)))
(jump_insn 23 21 24 4 (parallel [
            (set (pc)
                (if_then_else (ne (reg:SI 1 r1 [orig:115 sound_select.29_3 ] [115])
                        (const_int 0 [0]))
                    (label_ref 32)
                    (pc)))
            (clobber (reg:CC 100 cc))
        ]) "../Core/Src/main.c":975:7 1025 {*thumb2_cbnz}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 32)
(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 5 (debug_marker) "../Core/Src/main.c":976:5 -1
     (nil))
(insn 26 25 28 5 (set (reg/f:SI 0 r0 [131])
        (symbol_ref:SI ("sample1") [flags 0xc0]  <var_decl 000000000753b090 sample1>)) "../Core/Src/main.c":976:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("sample1") [flags 0xc0]  <var_decl 000000000753b090 sample1>)
        (nil)))
(insn 28 26 27 5 (set (reg/f:SI 1 r1 [132])
        (const_int 1073744896 [0x40000c00])) "../Core/Src/main.c":976:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 27 28 29 5 (set (reg:SI 0 r0 [orig:117 _5 ] [117])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 0 r0 [131])
                    (reg:SI 3 r3 [orig:113 sound_counter.27_1 ] [113])) [0 sample1[sound_counter.27_1]+0 S1 A8]))) "../Core/Src/main.c":976:25 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/u:QI (plus:SI (reg:SI 3 r3 [orig:113 sound_counter.27_1 ] [113])
                    (symbol_ref:SI ("sample1") [flags 0xc0]  <var_decl 000000000753b090 sample1>)) [0 sample1[sound_counter.27_1]+0 S1 A8]))
        (nil)))
(insn 29 27 82 5 (set (mem/v:SI (plus:SI (reg/f:SI 1 r1 [132])
                (const_int 56 [0x38])) [1 MEM[(struct TIM_TypeDef *)1073744896B].CCR2+0 S4 A64])
        (reg:SI 0 r0 [orig:117 _5 ] [117])) "../Core/Src/main.c":976:16 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 82 29 83 5 (set (pc)
        (label_ref 69)) 284 {*arm_jump}
     (nil)
 -> 69)
(barrier 83 82 32)
(code_label 32 83 33 6 75 (nil) [1 uses])
(note 33 32 34 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 34 33 35 6 (debug_marker) "../Core/Src/main.c":977:9 -1
     (nil))
(insn 35 34 36 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 1 r1 [orig:115 sound_select.29_3 ] [115])
            (const_int 1 [0x1]))) "../Core/Src/main.c":977:12 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 36 35 37 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 45)
            (pc))) "../Core/Src/main.c":977:12 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 708669604 (nil))
 -> 45)
(note 37 36 38 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 38 37 39 7 (debug_marker) "../Core/Src/main.c":978:5 -1
     (nil))
(insn 39 38 41 7 (set (reg/f:SI 0 r0 [133])
        (symbol_ref:SI ("sample2") [flags 0xc0]  <var_decl 000000000753b120 sample2>)) "../Core/Src/main.c":978:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("sample2") [flags 0xc0]  <var_decl 000000000753b120 sample2>)
        (nil)))
(insn 41 39 40 7 (set (reg/f:SI 1 r1 [134])
        (const_int 1073744896 [0x40000c00])) "../Core/Src/main.c":978:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 40 41 42 7 (set (reg:SI 0 r0 [orig:119 _7 ] [119])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 0 r0 [133])
                    (reg:SI 3 r3 [orig:113 sound_counter.27_1 ] [113])) [0 sample2[sound_counter.27_1]+0 S1 A8]))) "../Core/Src/main.c":978:25 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/u:QI (plus:SI (reg:SI 3 r3 [orig:113 sound_counter.27_1 ] [113])
                    (symbol_ref:SI ("sample2") [flags 0xc0]  <var_decl 000000000753b120 sample2>)) [0 sample2[sound_counter.27_1]+0 S1 A8]))
        (nil)))
(insn 42 40 84 7 (set (mem/v:SI (plus:SI (reg/f:SI 1 r1 [134])
                (const_int 56 [0x38])) [1 MEM[(struct TIM_TypeDef *)1073744896B].CCR2+0 S4 A64])
        (reg:SI 0 r0 [orig:119 _7 ] [119])) "../Core/Src/main.c":978:16 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 84 42 85 7 (set (pc)
        (label_ref 69)) 284 {*arm_jump}
     (nil)
 -> 69)
(barrier 85 84 45)
(code_label 45 85 46 8 77 (nil) [1 uses])
(note 46 45 47 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 47 46 48 8 (debug_marker) "../Core/Src/main.c":979:9 -1
     (nil))
(insn 48 47 49 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 1 r1 [orig:115 sound_select.29_3 ] [115])
            (const_int 2 [0x2]))) "../Core/Src/main.c":979:12 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 49 48 50 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) "../Core/Src/main.c":979:12 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 708669604 (nil))
 -> 58)
(note 50 49 51 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 51 50 52 9 (debug_marker) "../Core/Src/main.c":980:5 -1
     (nil))
(insn 52 51 54 9 (set (reg/f:SI 0 r0 [135])
        (symbol_ref:SI ("sample3") [flags 0xc0]  <var_decl 000000000753b1b0 sample3>)) "../Core/Src/main.c":980:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("sample3") [flags 0xc0]  <var_decl 000000000753b1b0 sample3>)
        (nil)))
(insn 54 52 53 9 (set (reg/f:SI 1 r1 [136])
        (const_int 1073744896 [0x40000c00])) "../Core/Src/main.c":980:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 53 54 55 9 (set (reg:SI 0 r0 [orig:121 _9 ] [121])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 0 r0 [135])
                    (reg:SI 3 r3 [orig:113 sound_counter.27_1 ] [113])) [0 sample3[sound_counter.27_1]+0 S1 A8]))) "../Core/Src/main.c":980:25 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/u:QI (plus:SI (reg:SI 3 r3 [orig:113 sound_counter.27_1 ] [113])
                    (symbol_ref:SI ("sample3") [flags 0xc0]  <var_decl 000000000753b1b0 sample3>)) [0 sample3[sound_counter.27_1]+0 S1 A8]))
        (nil)))
(insn 55 53 86 9 (set (mem/v:SI (plus:SI (reg/f:SI 1 r1 [136])
                (const_int 56 [0x38])) [1 MEM[(struct TIM_TypeDef *)1073744896B].CCR2+0 S4 A64])
        (reg:SI 0 r0 [orig:121 _9 ] [121])) "../Core/Src/main.c":980:16 728 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 86 55 87 9 (set (pc)
        (label_ref 69)) 284 {*arm_jump}
     (nil)
 -> 69)
(barrier 87 86 58)
(code_label 58 87 59 10 78 (nil) [1 uses])
(note 59 58 60 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 60 59 61 10 (debug_marker) "../Core/Src/main.c":981:9 -1
     (nil))
(insn 61 60 62 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 1 r1 [orig:115 sound_select.29_3 ] [115])
            (const_int 3 [0x3]))) "../Core/Src/main.c":981:12 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 62 61 63 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 69)
            (pc))) "../Core/Src/main.c":981:12 273 {arm_cond_branch}
     (int_list:REG_BR_PROB 708669604 (nil))
 -> 69)
(note 63 62 64 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 64 63 65 11 (debug_marker) "../Core/Src/main.c":982:5 -1
     (nil))
(insn 65 64 67 11 (set (reg/f:SI 0 r0 [137])
        (symbol_ref:SI ("sample4") [flags 0xc0]  <var_decl 000000000753b240 sample4>)) "../Core/Src/main.c":982:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (symbol_ref:SI ("sample4") [flags 0xc0]  <var_decl 000000000753b240 sample4>)
        (nil)))
(insn 67 65 66 11 (set (reg/f:SI 1 r1 [138])
        (const_int 1073744896 [0x40000c00])) "../Core/Src/main.c":982:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (const_int 1073744896 [0x40000c00])
        (nil)))
(insn 66 67 68 11 (set (reg:SI 0 r0 [orig:123 _11 ] [123])
        (zero_extend:SI (mem/u:QI (plus:SI (reg/f:SI 0 r0 [137])
                    (reg:SI 3 r3 [orig:113 sound_counter.27_1 ] [113])) [0 sample4[sound_counter.27_1]+0 S1 A8]))) "../Core/Src/main.c":982:25 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_EQUAL (zero_extend:SI (mem/u:QI (plus:SI (reg:SI 3 r3 [orig:113 sound_counter.27_1 ] [113])
                    (symbol_ref:SI ("sample4") [flags 0xc0]  <var_decl 000000000753b240 sample4>)) [0 sample4[sound_counter.27_1]+0 S1 A8]))
        (nil)))
(insn 68 66 69 11 (set (mem/v:SI (plus:SI (reg/f:SI 1 r1 [138])
                (const_int 56 [0x38])) [1 MEM[(struct TIM_TypeDef *)1073744896B].CCR2+0 S4 A64])
        (reg:SI 0 r0 [orig:123 _11 ] [123])) "../Core/Src/main.c":982:16 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 69 68 70 12 76 (nil) [4 uses])
(note 70 69 71 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 71 70 73 12 (debug_marker) "../Core/Src/main.c":983:4 -1
     (nil))
(insn 73 71 74 12 (set (reg:SI 3 r3 [140])
        (plus:SI (reg:SI 3 r3 [orig:113 sound_counter.27_1 ] [113])
            (const_int 1 [0x1]))) "../Core/Src/main.c":983:17 7 {*arm_addsi3}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 2 r2 [141]) [2 sound_counter+0 S4 A32])
        (nil)))
(insn 74 73 77 12 (set (mem/c:SI (reg/f:SI 2 r2 [141]) [2 sound_counter+0 S4 A32])
        (reg:SI 3 r3 [140])) "../Core/Src/main.c":983:17 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 77 74 78 13 73 (nil) [2 uses])
(note 78 77 92 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(note 92 78 93 NOTE_INSN_DELETED)
(note 93 92 0 NOTE_INSN_DELETED)

;; Function Error_Handler (Error_Handler, funcdef_no=1457, decl_uid=14118, cgraph_uid=1461, symbol_order=1477) (executed once)


********** Local #1: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13

********** Inheritance #1: **********

EBB 2
EBB 3

********** Pseudo live ranges #1: **********


********** Assignment #1: **********


********** Undoing inheritance #1: **********


********** Local #2: **********

	   Spilling non-eliminable hard regs: 13
	   Spilling non-eliminable hard regs: 13
New elimination table:
Can eliminate 103 to 13 (offset=0, prev_offset=0)
Can't eliminate 103 to 102 (offset=0, prev_offset=0)
Can't eliminate 103 to 11 (offset=0, prev_offset=0)
Can eliminate 103 to 7 (offset=0, prev_offset=0)
Can eliminate 102 to 13 (offset=0, prev_offset=0)
Can't eliminate 102 to 11 (offset=0, prev_offset=0)
Can eliminate 102 to 7 (offset=0, prev_offset=0)


try_optimize_cfg iteration 1

Infinite loop in BB 3.
Infinite loop in BB 3.
starting the processing of deferred insns
ending the processing of deferred insns
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 4 n_edges 3 count 4 (    1)
df_worklist_dataflow_doublequeue: n_basic_blocks 4 n_edges 3 count 5 (  1.2)


Error_Handler

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp]
;;  regular block artificial uses 	 13 [sp]
;;  eh block artificial uses 	 13 [sp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15]
;;  exit block uses 	 13 [sp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r13={1d,3u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} 
;;    total ref usage 25{22d,3u,0e} in 8{8 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../Core/Src/main.c":996:2 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker:BLK) "../Drivers/CMSIS/Include/cmsis_gcc.h":207:27 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(insn 8 7 13 2 (parallel [
            (asm_operands/v ("cpsid i") ("") 0 []
                 []
                 [] ../Drivers/CMSIS/Include/cmsis_gcc.h:209)
            (clobber (mem:BLK (scratch) [0  A8]))
        ]) "../Drivers/CMSIS/Include/cmsis_gcc.h":209:3 -1
     (nil))
(code_label 13 8 9 3 85 (nil) [1 uses])
(note 9 13 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 10 9 11 3 (debug_marker) "../Core/Src/main.c":997:2 -1
     (nil))
(debug_insn 11 10 12 3 (debug_marker) "../Core/Src/main.c":998:2 -1
     (nil))
(debug_insn 12 11 19 3 (debug_marker) "../Core/Src/main.c":997:8 -1
     (nil))
(jump_insn 19 12 20 3 (set (pc)
        (label_ref 13)) 284 {*arm_jump}
     (nil)
 -> 13)
(barrier 20 19 21)
(note 21 20 0 NOTE_INSN_DELETED)
