"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[7002],{5622:(e,t,n)=>{n.r(t),n.d(t,{assets:()=>c,contentTitle:()=>l,default:()=>h,frontMatter:()=>o,metadata:()=>i,toc:()=>a});const i=JSON.parse('{"id":"Introduction/Netlist","title":"Generating the Netlist","description":"The netlist is a critical file that details all electrical connections within your circuit. It serves as the bridge between the schematic and PCB layout, guiding the routing of traces on the PCB.","source":"@site/docs/01_Introduction/10_Netlist.md","sourceDirName":"01_Introduction","slug":"/Introduction/Netlist","permalink":"/STM32-HW-Design-with-KiCAD/docs/Introduction/Netlist","draft":false,"unlisted":false,"editUrl":"https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/01_Introduction/10_Netlist.md","tags":[],"version":"current","sidebarPosition":10,"frontMatter":{},"sidebar":"IntroSidebar","previous":{"title":"Assigning Footprints to Components","permalink":"/STM32-HW-Design-with-KiCAD/docs/Introduction/Footprint"},"next":{"title":"PCB Layout and Routing","permalink":"/STM32-HW-Design-with-KiCAD/docs/Introduction/PCB-Layout"}}');var s=n(74848),r=n(28453);const o={},l="Generating the Netlist",c={},a=[{value:"Steps to Generate the Netlist",id:"steps-to-generate-the-netlist",level:2},{value:"Generate Netlist",id:"generate-netlist",level:3}];function d(e){const t={blockquote:"blockquote",code:"code",h1:"h1",h2:"h2",h3:"h3",header:"header",li:"li",p:"p",strong:"strong",ul:"ul",...(0,r.R)(),...e.components};return(0,s.jsxs)(s.Fragment,{children:[(0,s.jsx)(t.header,{children:(0,s.jsx)(t.h1,{id:"generating-the-netlist",children:"Generating the Netlist"})}),"\n",(0,s.jsx)(t.p,{children:"The netlist is a critical file that details all electrical connections within your circuit. It serves as the bridge between the schematic and PCB layout, guiding the routing of traces on the PCB."}),"\n",(0,s.jsx)(t.h2,{id:"steps-to-generate-the-netlist",children:"Steps to Generate the Netlist"}),"\n",(0,s.jsx)(t.h3,{id:"generate-netlist",children:"Generate Netlist"}),"\n",(0,s.jsxs)(t.ul,{children:["\n",(0,s.jsxs)(t.li,{children:[(0,s.jsx)(t.strong,{children:"Access Netlist Generation:"}),"\n",(0,s.jsxs)(t.ul,{children:["\n",(0,s.jsx)(t.li,{children:"In the Schematic Editor, navigate to Tools > Generate Netlist."}),"\n"]}),"\n"]}),"\n",(0,s.jsxs)(t.li,{children:[(0,s.jsx)(t.strong,{children:"Configure Netlist Options:"}),"\n",(0,s.jsxs)(t.ul,{children:["\n",(0,s.jsx)(t.li,{children:"Select the desired netlist format (typically the default format is suitable for KiCad)."}),"\n"]}),"\n"]}),"\n",(0,s.jsxs)(t.li,{children:[(0,s.jsx)(t.strong,{children:"Save the Netlist:"}),"\n",(0,s.jsxs)(t.ul,{children:["\n",(0,s.jsxs)(t.li,{children:["Choose a location within your project folder to save the netlist file, commonly named ",(0,s.jsx)(t.code,{children:"project.net"}),"."]}),"\n"]}),"\n"]}),"\n"]}),"\n",(0,s.jsxs)(t.blockquote,{children:["\n",(0,s.jsxs)(t.p,{children:[(0,s.jsx)(t.strong,{children:"Best Practice:"})," Regularly generate and save the netlist after significant schematic changes to keep the PCB layout updated."]}),"\n"]})]})}function h(e={}){const{wrapper:t}={...(0,r.R)(),...e.components};return t?(0,s.jsx)(t,{...e,children:(0,s.jsx)(d,{...e})}):d(e)}},28453:(e,t,n)=>{n.d(t,{R:()=>o,x:()=>l});var i=n(96540);const s={},r=i.createContext(s);function o(e){const t=i.useContext(r);return i.useMemo((function(){return"function"==typeof e?e(t):{...t,...e}}),[t,e])}function l(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(s):e.components||s:o(e.components),i.createElement(r.Provider,{value:t},e.children)}}}]);