Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /apps/xilinx/vivado_2023.2/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -d BENCH=1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SoC_tb_behav xil_defaultlib.SoC_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'SOC' does not have a parameter named CLOCK_DIVIDER [/home/jakaufmann/vivadoProjects/SoC/SoC.srcs/sim_1/new/SoC_tb.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Processor
Compiling module xil_defaultlib.Clockworks(SLOW=19)
Compiling module xil_defaultlib.SOC
Compiling module xil_defaultlib.SoC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SoC_tb_behav
