Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Aug 26 09:24:31 2022
| Host         : Andrey-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_contador_7seg_timing_summary_routed.rpt -pb top_module_contador_7seg_timing_summary_routed.pb -rpx top_module_contador_7seg_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module_contador_7seg
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     88.868        0.000                      0                  117        0.210        0.000                      0                  117        2.633        0.000                       0                    76  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk_100Mhz_pi       {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK    {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK     {0.000 25.000}       50.000          20.000          
  pllclk            {0.000 50.000}       100.000         10.000          
sys_clk_pin         {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK_1  {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK_1   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz_pi                                                                                                                                                         3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK                                                                                                                                                     60.000        0.000                       0                     2  
  clkfbout_WCLK                                                                                                                                                       2.633        0.000                       0                     3  
  pllclk                 88.868        0.000                      0                  117        0.210        0.000                      0                  117       49.500        0.000                       0                    70  
sys_clk_pin                                                                                                                                                           3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK_1                                                                                                                                                   60.000        0.000                       0                     2  
  clkfbout_WCLK_1                                                                                                                                                     2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_pi
  To Clock:  clk_100Mhz_pi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz_pi
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz_pi }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       60.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  instance_name/inst/clkout1_buf/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK
  To Clock:  clkfbout_WCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  instance_name/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pllclk
  To Clock:  pllclk

Setup :            0  Failing Endpoints,  Worst Slack       88.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             88.868ns  (required time - arrival time)
  Source:                 seg7_control/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            display_po[4]
                            (output port clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pllclk
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (pllclk rise@100.000ns - pllclk rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 4.584ns (49.945%)  route 4.594ns (50.055%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.539ns = ( 96.461 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.728    -2.319    seg7_control/CLK_10MHZ
    SLICE_X82Y90         FDRE                                         r  seg7_control/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.863 r  seg7_control/digit_select_reg[0]/Q
                         net (fo=46, routed)          1.670    -0.192    seg7_control/digit_select[0]
    SLICE_X87Y95         LUT2 (Prop_lut2_I0_O)        0.154    -0.038 f  seg7_control/display_po_OBUF[4]_inst_i_10/O
                         net (fo=2, routed)           0.655     0.617    digitos/display_po_OBUF[4]_inst_i_1_0
    SLICE_X86Y95         LUT6 (Prop_lut6_I1_O)        0.327     0.944 r  digitos/display_po_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.421     1.365    digitos/display_po_OBUF[4]_inst_i_3_n_0
    SLICE_X86Y93         LUT6 (Prop_lut6_I1_O)        0.124     1.489 r  digitos/display_po_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.848     3.336    display_po_OBUF[4]
    K3                   OBUF (Prop_obuf_I_O)         3.523     6.859 r  display_po_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.859    display_po[4]
    K3                                                                r  display_po[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pllclk rise edge)   100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         clock pessimism             -0.509    95.953    
                         clock uncertainty           -0.226    95.727    
                         output delay                -0.000    95.727    
  -------------------------------------------------------------------
                         required time                         95.727    
                         arrival time                          -6.859    
  -------------------------------------------------------------------
                         slack                                 88.868    

Slack (MET) :             88.996ns  (required time - arrival time)
  Source:                 digitos/centenas_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            display_po[2]
                            (output port clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pllclk
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (pllclk rise@100.000ns - pllclk rise@0.000ns)
  Data Path Delay:        9.047ns  (logic 4.706ns (52.018%)  route 4.341ns (47.982%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.539ns = ( 96.461 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.730    -2.317    digitos/CLK_10MHZ
    SLICE_X82Y93         FDRE                                         r  digitos/centenas_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y93         FDRE (Prop_fdre_C_Q)         0.419    -1.898 r  digitos/centenas_i_reg[3]/Q
                         net (fo=11, routed)          0.935    -0.963    digitos/centenas[3]
    SLICE_X83Y93         LUT4 (Prop_lut4_I0_O)        0.327    -0.636 r  digitos/display_po_OBUF[2]_inst_i_10/O
                         net (fo=1, routed)           0.662     0.026    digitos/display_po_OBUF[2]_inst_i_10_n_0
    SLICE_X84Y93         LUT6 (Prop_lut6_I5_O)        0.326     0.352 r  digitos/display_po_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.824     1.176    digitos/display_po_OBUF[2]_inst_i_4_n_0
    SLICE_X88Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.300 r  digitos/display_po_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.920     3.220    display_po_OBUF[2]
    L5                   OBUF (Prop_obuf_I_O)         3.510     6.731 r  display_po_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.731    display_po[2]
    L5                                                                r  display_po[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pllclk rise edge)   100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         clock pessimism             -0.509    95.953    
                         clock uncertainty           -0.226    95.727    
                         output delay                -0.000    95.727    
  -------------------------------------------------------------------
                         required time                         95.727    
                         arrival time                          -6.731    
  -------------------------------------------------------------------
                         slack                                 88.996    

Slack (MET) :             89.061ns  (required time - arrival time)
  Source:                 digitos/centenas_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            display_po[5]
                            (output port clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pllclk
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (pllclk rise@100.000ns - pllclk rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 4.592ns (51.114%)  route 4.391ns (48.886%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.539ns = ( 96.461 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.318ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.729    -2.318    digitos/CLK_10MHZ
    SLICE_X82Y92         FDRE                                         r  digitos/centenas_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y92         FDRE (Prop_fdre_C_Q)         0.456    -1.862 r  digitos/centenas_i_reg[2]/Q
                         net (fo=12, routed)          0.975    -0.887    digitos/centenas[2]
    SLICE_X83Y93         LUT4 (Prop_lut4_I1_O)        0.153    -0.734 r  digitos/display_po_OBUF[5]_inst_i_10/O
                         net (fo=1, routed)           0.802     0.068    digitos/display_po_OBUF[5]_inst_i_10_n_0
    SLICE_X83Y92         LUT6 (Prop_lut6_I5_O)        0.327     0.395 r  digitos/display_po_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.940     1.335    digitos/display_po_OBUF[5]_inst_i_4_n_0
    SLICE_X85Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.459 r  digitos/display_po_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.674     3.134    display_po_OBUF[5]
    M2                   OBUF (Prop_obuf_I_O)         3.532     6.665 r  display_po_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.665    display_po[5]
    M2                                                                r  display_po[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pllclk rise edge)   100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         clock pessimism             -0.509    95.953    
                         clock uncertainty           -0.226    95.727    
                         output delay                -0.000    95.727    
  -------------------------------------------------------------------
                         required time                         95.727    
                         arrival time                          -6.665    
  -------------------------------------------------------------------
                         slack                                 89.061    

Slack (MET) :             89.400ns  (required time - arrival time)
  Source:                 digitos/dec_millar_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            display_po[1]
                            (output port clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pllclk
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (pllclk rise@100.000ns - pllclk rise@0.000ns)
  Data Path Delay:        8.643ns  (logic 4.782ns (55.327%)  route 3.861ns (44.673%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.539ns = ( 96.461 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.730    -2.317    digitos/CLK_10MHZ
    SLICE_X84Y95         FDRE                                         r  digitos/dec_millar_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y95         FDRE (Prop_fdre_C_Q)         0.478    -1.839 r  digitos/dec_millar_i_reg[2]/Q
                         net (fo=11, routed)          0.934    -0.905    digitos/dec_millar[2]
    SLICE_X87Y94         LUT4 (Prop_lut4_I3_O)        0.321    -0.584 r  digitos/display_po_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.436    -0.147    digitos/display_po_OBUF[1]_inst_i_7_n_0
    SLICE_X87Y94         LUT6 (Prop_lut6_I5_O)        0.326     0.179 r  digitos/display_po_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.798     0.977    digitos/display_po_OBUF[1]_inst_i_3_n_0
    SLICE_X86Y94         LUT6 (Prop_lut6_I1_O)        0.124     1.101 r  digitos/display_po_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.693     2.794    display_po_OBUF[1]
    N1                   OBUF (Prop_obuf_I_O)         3.533     6.327 r  display_po_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.327    display_po[1]
    N1                                                                r  display_po[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pllclk rise edge)   100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         clock pessimism             -0.509    95.953    
                         clock uncertainty           -0.226    95.727    
                         output delay                -0.000    95.727    
  -------------------------------------------------------------------
                         required time                         95.727    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                 89.400    

Slack (MET) :             89.464ns  (required time - arrival time)
  Source:                 digitos/uni_millon_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            display_po[6]
                            (output port clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pllclk
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (pllclk rise@100.000ns - pllclk rise@0.000ns)
  Data Path Delay:        8.578ns  (logic 4.918ns (57.333%)  route 3.660ns (42.667%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.539ns = ( 96.461 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.732    -2.315    digitos/CLK_10MHZ
    SLICE_X88Y96         FDRE                                         r  digitos/uni_millon_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y96         FDRE (Prop_fdre_C_Q)         0.478    -1.837 r  digitos/uni_millon_i_reg[3]/Q
                         net (fo=10, routed)          1.158    -0.679    digitos/uni_millon[3]
    SLICE_X85Y95         LUT4 (Prop_lut4_I0_O)        0.295    -0.384 r  digitos/display_po_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000    -0.384    digitos/display_po_OBUF[6]_inst_i_11_n_0
    SLICE_X85Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.172 r  digitos/display_po_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000    -0.172    digitos/display_po_OBUF[6]_inst_i_8_n_0
    SLICE_X85Y95         MUXF8 (Prop_muxf8_I1_O)      0.094    -0.078 r  digitos/display_po_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.784     0.706    digitos/display_po_OBUF[6]_inst_i_2_n_0
    SLICE_X85Y92         LUT6 (Prop_lut6_I0_O)        0.316     1.022 r  digitos/display_po_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.718     2.740    display_po_OBUF[6]
    L6                   OBUF (Prop_obuf_I_O)         3.523     6.263 r  display_po_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.263    display_po[6]
    L6                                                                r  display_po[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pllclk rise edge)   100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         clock pessimism             -0.509    95.953    
                         clock uncertainty           -0.226    95.727    
                         output delay                -0.000    95.727    
  -------------------------------------------------------------------
                         required time                         95.727    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                 89.464    

Slack (MET) :             89.675ns  (required time - arrival time)
  Source:                 digitos/dec_millar_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            display_po[3]
                            (output port clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pllclk
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (pllclk rise@100.000ns - pllclk rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 4.787ns (57.206%)  route 3.581ns (42.794%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.539ns = ( 96.461 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.317ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.730    -2.317    digitos/CLK_10MHZ
    SLICE_X84Y95         FDRE                                         r  digitos/dec_millar_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y95         FDRE (Prop_fdre_C_Q)         0.478    -1.839 r  digitos/dec_millar_i_reg[3]/Q
                         net (fo=10, routed)          1.196    -0.642    digitos/dec_millar[3]
    SLICE_X87Y94         LUT4 (Prop_lut4_I2_O)        0.329    -0.313 r  digitos/display_po_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.505     0.192    digitos/display_po_OBUF[3]_inst_i_7_n_0
    SLICE_X86Y94         LUT6 (Prop_lut6_I5_O)        0.332     0.524 r  digitos/display_po_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.159     0.683    digitos/display_po_OBUF[3]_inst_i_3_n_0
    SLICE_X86Y94         LUT6 (Prop_lut6_I1_O)        0.124     0.807 r  digitos/display_po_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.721     2.527    display_po_OBUF[3]
    L4                   OBUF (Prop_obuf_I_O)         3.524     6.051 r  display_po_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.051    display_po[3]
    L4                                                                r  display_po[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pllclk rise edge)   100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         clock pessimism             -0.509    95.953    
                         clock uncertainty           -0.226    95.727    
                         output delay                -0.000    95.727    
  -------------------------------------------------------------------
                         required time                         95.727    
                         arrival time                          -6.051    
  -------------------------------------------------------------------
                         slack                                 89.675    

Slack (MET) :             89.682ns  (required time - arrival time)
  Source:                 digitos/uni_millon_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            display_po[0]
                            (output port clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pllclk
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (pllclk rise@100.000ns - pllclk rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 4.543ns (54.346%)  route 3.817ns (45.654%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.539ns = ( 96.461 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.315ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.732    -2.315    digitos/CLK_10MHZ
    SLICE_X88Y96         FDRE                                         r  digitos/uni_millon_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y96         FDRE (Prop_fdre_C_Q)         0.478    -1.837 r  digitos/uni_millon_i_reg[3]/Q
                         net (fo=10, routed)          0.856    -0.980    digitos/uni_millon[3]
    SLICE_X88Y95         LUT4 (Prop_lut4_I0_O)        0.295    -0.685 r  digitos/display_po_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.466    -0.220    digitos/display_po_OBUF[0]_inst_i_6_n_0
    SLICE_X88Y95         LUT6 (Prop_lut6_I5_O)        0.124    -0.096 r  digitos/display_po_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.821     0.726    digitos/display_po_OBUF[0]_inst_i_2_n_0
    SLICE_X88Y94         LUT6 (Prop_lut6_I0_O)        0.124     0.850 r  digitos/display_po_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.673     2.523    display_po_OBUF[0]
    L3                   OBUF (Prop_obuf_I_O)         3.522     6.045 r  display_po_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.045    display_po[0]
    L3                                                                r  display_po[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pllclk rise edge)   100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         clock pessimism             -0.509    95.953    
                         clock uncertainty           -0.226    95.727    
                         output delay                -0.000    95.727    
  -------------------------------------------------------------------
                         required time                         95.727    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                 89.682    

Slack (MET) :             89.944ns  (required time - arrival time)
  Source:                 seg7_control/digit_select_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            display_select_po[0]
                            (output port clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pllclk
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (pllclk rise@100.000ns - pllclk rise@0.000ns)
  Data Path Delay:        8.100ns  (logic 4.509ns (55.658%)  route 3.592ns (44.342%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.539ns = ( 96.461 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.318ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.729    -2.318    seg7_control/CLK_10MHZ
    SLICE_X85Y91         FDRE                                         r  seg7_control/digit_select_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDRE (Prop_fdre_C_Q)         0.419    -1.899 r  seg7_control/digit_select_reg[2]/Q
                         net (fo=16, routed)          0.872    -1.027    seg7_control/digit_select[2]
    SLICE_X88Y91         LUT3 (Prop_lut3_I0_O)        0.332    -0.695 r  seg7_control/display_select_po_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.720     2.025    display_select_po_OBUF[0]
    N6                   OBUF (Prop_obuf_I_O)         3.758     5.783 r  display_select_po_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.783    display_select_po[0]
    N6                                                                r  display_select_po[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pllclk rise edge)   100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         clock pessimism             -0.509    95.953    
                         clock uncertainty           -0.226    95.727    
                         output delay                -0.000    95.727    
  -------------------------------------------------------------------
                         required time                         95.727    
                         arrival time                          -5.783    
  -------------------------------------------------------------------
                         slack                                 89.944    

Slack (MET) :             90.120ns  (required time - arrival time)
  Source:                 seg7_control/digit_select_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            display_select_po[1]
                            (output port clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pllclk
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (pllclk rise@100.000ns - pllclk rise@0.000ns)
  Data Path Delay:        7.924ns  (logic 4.249ns (53.621%)  route 3.675ns (46.379%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.539ns = ( 96.461 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.318ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.729    -2.318    seg7_control/CLK_10MHZ
    SLICE_X85Y91         FDRE                                         r  seg7_control/digit_select_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDRE (Prop_fdre_C_Q)         0.419    -1.899 r  seg7_control/digit_select_reg[2]/Q
                         net (fo=16, routed)          1.112    -0.787    seg7_control/digit_select[2]
    SLICE_X88Y91         LUT3 (Prop_lut3_I0_O)        0.299    -0.488 r  seg7_control/display_select_po_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.563     2.075    display_select_po_OBUF[1]
    M6                   OBUF (Prop_obuf_I_O)         3.531     5.606 r  display_select_po_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.606    display_select_po[1]
    M6                                                                r  display_select_po[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pllclk rise edge)   100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         clock pessimism             -0.509    95.953    
                         clock uncertainty           -0.226    95.727    
                         output delay                -0.000    95.727    
  -------------------------------------------------------------------
                         required time                         95.727    
                         arrival time                          -5.606    
  -------------------------------------------------------------------
                         slack                                 90.120    

Slack (MET) :             90.340ns  (required time - arrival time)
  Source:                 seg7_control/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            display_select_po[7]
                            (output port clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pllclk
  Path Type:              Max at Slow Process Corner
  Requirement:            100.000ns  (pllclk rise@100.000ns - pllclk rise@0.000ns)
  Data Path Delay:        7.705ns  (logic 4.348ns (56.432%)  route 3.357ns (43.568%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.539ns = ( 96.461 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.319ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          1.728    -2.319    seg7_control/CLK_10MHZ
    SLICE_X82Y90         FDRE                                         r  seg7_control/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y90         FDRE (Prop_fdre_C_Q)         0.456    -1.863 f  seg7_control/digit_select_reg[0]/Q
                         net (fo=46, routed)          1.681    -0.182    seg7_control/digit_select[0]
    SLICE_X88Y96         LUT3 (Prop_lut3_I1_O)        0.153    -0.029 r  seg7_control/display_select_po_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.676     1.647    display_select_po_OBUF[7]
    M1                   OBUF (Prop_obuf_I_O)         3.739     5.387 r  display_select_po_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.387    display_select_po[7]
    M1                                                                r  display_select_po[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock pllclk rise edge)   100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  instance_name/inst/clkout1_buf/O
                         clock pessimism             -0.509    95.953    
                         clock uncertainty           -0.226    95.727    
                         output delay                -0.000    95.727    
  -------------------------------------------------------------------
                         required time                         95.727    
                         arrival time                          -5.387    
  -------------------------------------------------------------------
                         slack                                 90.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 digitos/uni_millar_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/uni_millar_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pllclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk rise@0.000ns - pllclk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.189ns (53.106%)  route 0.167ns (46.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.606    -0.506    digitos/CLK_10MHZ
    SLICE_X85Y93         FDRE                                         r  digitos/uni_millar_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  digitos/uni_millar_i_reg[0]/Q
                         net (fo=12, routed)          0.167    -0.198    digitos/uni_millar[0]
    SLICE_X84Y93         LUT4 (Prop_lut4_I2_O)        0.048    -0.150 r  digitos/uni_millar_i[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    digitos/uni_millar_i[1]_i_1_n_0
    SLICE_X84Y93         FDRE                                         r  digitos/uni_millar_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.878    -0.274    digitos/CLK_10MHZ
    SLICE_X84Y93         FDRE                                         r  digitos/uni_millar_i_reg[1]/C
                         clock pessimism             -0.219    -0.493    
    SLICE_X84Y93         FDRE (Hold_fdre_C_D)         0.133    -0.360    digitos/uni_millar_i_reg[1]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 digitos/uni_millar_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/uni_millar_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pllclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk rise@0.000ns - pllclk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.189ns (52.516%)  route 0.171ns (47.484%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.606    -0.506    digitos/CLK_10MHZ
    SLICE_X85Y93         FDRE                                         r  digitos/uni_millar_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  digitos/uni_millar_i_reg[0]/Q
                         net (fo=12, routed)          0.171    -0.194    digitos/uni_millar[0]
    SLICE_X84Y93         LUT4 (Prop_lut4_I1_O)        0.048    -0.146 r  digitos/uni_millar_i[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.146    digitos/uni_millar_i[3]_i_2_n_0
    SLICE_X84Y93         FDRE                                         r  digitos/uni_millar_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.878    -0.274    digitos/CLK_10MHZ
    SLICE_X84Y93         FDRE                                         r  digitos/uni_millar_i_reg[3]/C
                         clock pessimism             -0.219    -0.493    
    SLICE_X84Y93         FDRE (Hold_fdre_C_D)         0.131    -0.362    digitos/uni_millar_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 digitos/uni_millar_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/uni_millar_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pllclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk rise@0.000ns - pllclk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.116%)  route 0.171ns (47.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.606    -0.506    digitos/CLK_10MHZ
    SLICE_X85Y93         FDRE                                         r  digitos/uni_millar_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  digitos/uni_millar_i_reg[0]/Q
                         net (fo=12, routed)          0.171    -0.194    digitos/uni_millar[0]
    SLICE_X84Y93         LUT3 (Prop_lut3_I1_O)        0.045    -0.149 r  digitos/uni_millar_i[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    digitos/uni_millar_i[2]_i_1_n_0
    SLICE_X84Y93         FDRE                                         r  digitos/uni_millar_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.878    -0.274    digitos/CLK_10MHZ
    SLICE_X84Y93         FDRE                                         r  digitos/uni_millar_i_reg[2]/C
                         clock pessimism             -0.219    -0.493    
    SLICE_X84Y93         FDRE (Hold_fdre_C_D)         0.121    -0.372    digitos/uni_millar_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 digitos/decenas_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/decenas_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pllclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk rise@0.000ns - pllclk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.189ns (50.397%)  route 0.186ns (49.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.605    -0.507    digitos/CLK_10MHZ
    SLICE_X85Y92         FDRE                                         r  digitos/decenas_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  digitos/decenas_i_reg[1]/Q
                         net (fo=13, routed)          0.186    -0.180    digitos/decenas[1]
    SLICE_X87Y93         LUT3 (Prop_lut3_I2_O)        0.048    -0.132 r  digitos/decenas_i[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.132    digitos/decenas_i[2]_i_1_n_0
    SLICE_X87Y93         FDRE                                         r  digitos/decenas_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.879    -0.273    digitos/CLK_10MHZ
    SLICE_X87Y93         FDRE                                         r  digitos/decenas_i_reg[2]/C
                         clock pessimism             -0.194    -0.467    
    SLICE_X87Y93         FDRE (Hold_fdre_C_D)         0.107    -0.360    digitos/decenas_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 digitos/uni_millon_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/uni_millon_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pllclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk rise@0.000ns - pllclk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.607    -0.505    digitos/CLK_10MHZ
    SLICE_X88Y96         FDRE                                         r  digitos/uni_millon_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  digitos/uni_millon_i_reg[2]/Q
                         net (fo=11, routed)          0.187    -0.154    digitos/uni_millon[2]
    SLICE_X88Y96         LUT4 (Prop_lut4_I0_O)        0.043    -0.111 r  digitos/uni_millon_i[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.111    digitos/uni_millon_i[3]_i_2_n_0
    SLICE_X88Y96         FDRE                                         r  digitos/uni_millon_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.879    -0.273    digitos/CLK_10MHZ
    SLICE_X88Y96         FDRE                                         r  digitos/uni_millon_i_reg[3]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X88Y96         FDRE (Hold_fdre_C_D)         0.131    -0.374    digitos/uni_millon_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 digitos/decenas_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/decenas_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pllclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk rise@0.000ns - pllclk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.189ns (46.003%)  route 0.222ns (53.997%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.607    -0.505    digitos/CLK_10MHZ
    SLICE_X87Y93         FDRE                                         r  digitos/decenas_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  digitos/decenas_i_reg[0]/Q
                         net (fo=14, routed)          0.222    -0.142    digitos/decenas[0]
    SLICE_X85Y92         LUT4 (Prop_lut4_I1_O)        0.048    -0.094 r  digitos/decenas_i[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.094    digitos/decenas_i[3]_i_2_n_0
    SLICE_X85Y92         FDRE                                         r  digitos/decenas_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.877    -0.275    digitos/CLK_10MHZ
    SLICE_X85Y92         FDRE                                         r  digitos/decenas_i_reg[3]/C
                         clock pessimism             -0.194    -0.469    
    SLICE_X85Y92         FDRE (Hold_fdre_C_D)         0.107    -0.362    digitos/decenas_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 digitos/cen_millar_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/cen_millar_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pllclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk rise@0.000ns - pllclk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.406%)  route 0.182ns (46.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.606    -0.506    digitos/CLK_10MHZ
    SLICE_X84Y94         FDRE                                         r  digitos/cen_millar_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.342 f  digitos/cen_millar_i_reg[0]/Q
                         net (fo=12, routed)          0.182    -0.160    digitos/cen_millar[0]
    SLICE_X84Y94         LUT1 (Prop_lut1_I0_O)        0.045    -0.115 r  digitos/cen_millar_i[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.115    digitos/cen_millar_i[0]_i_1_n_0
    SLICE_X84Y94         FDRE                                         r  digitos/cen_millar_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.878    -0.274    digitos/CLK_10MHZ
    SLICE_X84Y94         FDRE                                         r  digitos/cen_millar_i_reg[0]/C
                         clock pessimism             -0.232    -0.506    
    SLICE_X84Y94         FDRE (Hold_fdre_C_D)         0.121    -0.385    digitos/cen_millar_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 digitos/centenas_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/centenas_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pllclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk rise@0.000ns - pllclk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.605    -0.507    digitos/CLK_10MHZ
    SLICE_X83Y92         FDRE                                         r  digitos/centenas_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.366 f  digitos/centenas_i_reg[0]/Q
                         net (fo=13, routed)          0.179    -0.187    digitos/centenas[0]
    SLICE_X83Y92         LUT1 (Prop_lut1_I0_O)        0.045    -0.142 r  digitos/centenas_i[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    digitos/centenas_i[0]_i_1_n_0
    SLICE_X83Y92         FDRE                                         r  digitos/centenas_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.877    -0.275    digitos/CLK_10MHZ
    SLICE_X83Y92         FDRE                                         r  digitos/centenas_i_reg[0]/C
                         clock pessimism             -0.232    -0.507    
    SLICE_X83Y92         FDRE (Hold_fdre_C_D)         0.091    -0.416    digitos/centenas_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 seg7_control/digit_timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg7_control/digit_timer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pllclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk rise@0.000ns - pllclk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.604    -0.508    seg7_control/CLK_10MHZ
    SLICE_X85Y89         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.367 f  seg7_control/digit_timer_reg[0]/Q
                         net (fo=3, routed)           0.179    -0.188    seg7_control/digit_timer[0]
    SLICE_X85Y89         LUT1 (Prop_lut1_I0_O)        0.045    -0.143 r  seg7_control/digit_timer[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.143    seg7_control/digit_timer_0[0]
    SLICE_X85Y89         FDRE                                         r  seg7_control/digit_timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.876    -0.276    seg7_control/CLK_10MHZ
    SLICE_X85Y89         FDRE                                         r  seg7_control/digit_timer_reg[0]/C
                         clock pessimism             -0.232    -0.508    
    SLICE_X85Y89         FDRE (Hold_fdre_C_D)         0.091    -0.417    seg7_control/digit_timer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 digitos/uni_millon_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            digitos/uni_millon_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pllclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             pllclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pllclk rise@0.000ns - pllclk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pllclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.607    -0.505    digitos/CLK_10MHZ
    SLICE_X88Y96         FDRE                                         r  digitos/uni_millon_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  digitos/uni_millon_i_reg[2]/Q
                         net (fo=11, routed)          0.187    -0.154    digitos/uni_millon[2]
    SLICE_X88Y96         LUT3 (Prop_lut3_I0_O)        0.045    -0.109 r  digitos/uni_millon_i[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.109    digitos/uni_millon_i[2]_i_1_n_0
    SLICE_X88Y96         FDRE                                         r  digitos/uni_millon_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pllclk rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    instance_name/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    instance_name/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  instance_name/inst/clkout1_buf/O
                         net (fo=70, routed)          0.879    -0.273    digitos/CLK_10MHZ
    SLICE_X88Y96         FDRE                                         r  digitos/uni_millon_i_reg[2]/C
                         clock pessimism             -0.232    -0.505    
    SLICE_X88Y96         FDRE (Hold_fdre_C_D)         0.120    -0.385    digitos/uni_millon_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pllclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { instance_name/CLK_10MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X84Y94  digitos/cen_millar_i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X85Y94  digitos/cen_millar_i_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X84Y94  digitos/cen_millar_i_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X84Y94  digitos/cen_millar_i_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X83Y92  digitos/centenas_i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X82Y93  digitos/centenas_i_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X82Y92  digitos/centenas_i_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X84Y95  digitos/dec_millar_i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X84Y95  digitos/dec_millar_i_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X84Y95  digitos/dec_millar_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X83Y92  digitos/centenas_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X82Y92  digitos/centenas_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X87Y95  digitos/dec_millon_i_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X87Y95  digitos/dec_millon_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X87Y95  digitos/dec_millon_i_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X87Y95  digitos/dec_millon_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X87Y95  digitos/dec_millon_i_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X87Y95  digitos/dec_millon_i_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X87Y95  digitos/dec_millon_i_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X87Y95  digitos/dec_millon_i_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X84Y94  digitos/cen_millar_i_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X84Y94  digitos/cen_millar_i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X85Y94  digitos/cen_millar_i_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X85Y94  digitos/cen_millar_i_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X84Y94  digitos/cen_millar_i_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X84Y94  digitos/cen_millar_i_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X84Y94  digitos/cen_millar_i_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X84Y94  digitos/cen_millar_i_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X83Y92  digitos/centenas_i_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X82Y93  digitos/centenas_i_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz_pi }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK_1
  To Clock:  CLK_10MHZ_WCLK_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       60.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  instance_name/inst/clkout1_buf/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK_1
  To Clock:  clkfbout_WCLK_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  instance_name/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  instance_name/inst/plle2_adv_inst/CLKFBOUT



