// Seed: 3893109925
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  tri1 id_6;
  tri  id_7;
  assign id_1 = id_7;
  if ({id_6 == id_5 + {1, 1}, 1, id_4}) begin : LABEL_0
    assign id_1 = 1'b0 & 1 & id_2;
  end else begin : LABEL_0
    assign id_2 = 1;
  end
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    output tri1 id_2,
    output tri1 id_3,
    input wand id_4,
    input supply1 id_5,
    output tri1 id_6,
    input wor id_7,
    input supply0 id_8,
    output tri0 id_9,
    input wor id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
  assign modCall_1.id_4 = 0;
  wire id_13;
endmodule
