{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558670812430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558670812430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 12:06:52 2019 " "Processing started: Fri May 24 12:06:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558670812430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558670812430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558670812430 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1558670812778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-bha " "Found design unit 1: top-bha" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558670813266 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558670813266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558670813266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-bev " "Found design unit 1: uart-bev" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558670813269 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558670813269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558670813269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgactsram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vgactsram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGActSRAM-beha " "Found design unit 1: VGActSRAM-beha" {  } { { "VGActSRAM.vhd" "" { Text "E:/alter13/project/atop/VGActSRAM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558670813271 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGActSRAM " "Found entity 1: VGActSRAM" {  } { { "VGActSRAM.vhd" "" { Text "E:/alter13/project/atop/VGActSRAM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558670813271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558670813271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Controller-behave " "Found design unit 1: VGA_Controller-behave" {  } { { "VGA_Controller.vhd" "" { Text "E:/alter13/project/atop/VGA_Controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558670813274 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.vhd" "" { Text "E:/alter13/project/atop/VGA_Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558670813274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558670813274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM-beh " "Found design unit 1: SRAM-beh" {  } { { "SRAM.vhd" "" { Text "E:/alter13/project/atop/SRAM.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558670813276 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.vhd" "" { Text "E:/alter13/project/atop/SRAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558670813276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558670813276 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1558670813316 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_clk top.vhd(35) " "Verilog HDL or VHDL warning at top.vhd(35): object \"uart_clk\" assigned a value but never read" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558670813319 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:v2 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:v2\"" {  } { { "top.vhd" "v2" { Text "E:/alter13/project/atop/top.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670813321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGActSRAM VGActSRAM:vtran " "Elaborating entity \"VGActSRAM\" for hierarchy \"VGActSRAM:vtran\"" {  } { { "top.vhd" "vtran" { Text "E:/alter13/project/atop/top.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670813324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u2 " "Elaborating entity \"uart\" for hierarchy \"uart:u2\"" {  } { { "top.vhd" "u2" { Text "E:/alter13/project/atop/top.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670813327 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tx uart.vhd(13) " "VHDL Signal Declaration warning at uart.vhd(13): used implicit default value for signal \"tx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558670813329 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "uart_clk uart.vhd(70) " "VHDL Process Statement warning at uart.vhd(70): signal \"uart_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558670813330 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "uart_clk uart.vhd(79) " "VHDL Process Statement warning at uart.vhd(79): signal \"uart_clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558670813330 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gesture uart.vhd(138) " "VHDL Process Statement warning at uart.vhd(138): signal \"gesture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558670813331 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gesture uart.vhd(143) " "VHDL Process Statement warning at uart.vhd(143): signal \"gesture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558670813331 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gesture uart.vhd(146) " "VHDL Process Statement warning at uart.vhd(146): signal \"gesture\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558670813331 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tempData uart.vhd(147) " "VHDL Process Statement warning at uart.vhd(147): signal \"tempData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558670813332 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yaxis uart.vhd(147) " "VHDL Process Statement warning at uart.vhd(147): signal \"yaxis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558670813332 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pre_yaxis uart.vhd(147) " "VHDL Process Statement warning at uart.vhd(147): signal \"pre_yaxis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558670813332 "|top|uart:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "draw uart.vhd(135) " "VHDL Process Statement warning at uart.vhd(135): inferring latch(es) for signal or variable \"draw\", which holds its previous value in one or more paths through the process" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558670813333 "|top|uart:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tempData uart.vhd(135) " "VHDL Process Statement warning at uart.vhd(135): inferring latch(es) for signal or variable \"tempData\", which holds its previous value in one or more paths through the process" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1558670813333 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yaxis uart.vhd(159) " "VHDL Process Statement warning at uart.vhd(159): signal \"yaxis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558670813333 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xaxis uart.vhd(161) " "VHDL Process Statement warning at uart.vhd(161): signal \"xaxis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558670813333 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "yaxis uart.vhd(161) " "VHDL Process Statement warning at uart.vhd(161): signal \"yaxis\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1558670813334 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[0\] uart.vhd(135) " "Inferred latch for \"tempData\[0\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558670813335 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[1\] uart.vhd(135) " "Inferred latch for \"tempData\[1\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558670813336 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[2\] uart.vhd(135) " "Inferred latch for \"tempData\[2\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558670813336 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[3\] uart.vhd(135) " "Inferred latch for \"tempData\[3\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558670813336 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[4\] uart.vhd(135) " "Inferred latch for \"tempData\[4\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558670813336 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[5\] uart.vhd(135) " "Inferred latch for \"tempData\[5\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558670813336 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[6\] uart.vhd(135) " "Inferred latch for \"tempData\[6\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558670813336 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[7\] uart.vhd(135) " "Inferred latch for \"tempData\[7\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558670813336 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[8\] uart.vhd(135) " "Inferred latch for \"tempData\[8\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558670813336 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[9\] uart.vhd(135) " "Inferred latch for \"tempData\[9\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558670813336 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[10\] uart.vhd(135) " "Inferred latch for \"tempData\[10\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558670813336 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[11\] uart.vhd(135) " "Inferred latch for \"tempData\[11\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558670813337 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[12\] uart.vhd(135) " "Inferred latch for \"tempData\[12\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558670813337 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[13\] uart.vhd(135) " "Inferred latch for \"tempData\[13\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558670813337 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[14\] uart.vhd(135) " "Inferred latch for \"tempData\[14\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558670813337 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[15\] uart.vhd(135) " "Inferred latch for \"tempData\[15\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558670813337 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[16\] uart.vhd(135) " "Inferred latch for \"tempData\[16\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558670813337 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[17\] uart.vhd(135) " "Inferred latch for \"tempData\[17\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558670813337 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[18\] uart.vhd(135) " "Inferred latch for \"tempData\[18\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558670813337 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[19\] uart.vhd(135) " "Inferred latch for \"tempData\[19\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558670813337 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[20\] uart.vhd(135) " "Inferred latch for \"tempData\[20\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558670813337 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[21\] uart.vhd(135) " "Inferred latch for \"tempData\[21\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558670813337 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[22\] uart.vhd(135) " "Inferred latch for \"tempData\[22\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558670813337 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[23\] uart.vhd(135) " "Inferred latch for \"tempData\[23\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558670813338 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[24\] uart.vhd(135) " "Inferred latch for \"tempData\[24\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558670813338 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[25\] uart.vhd(135) " "Inferred latch for \"tempData\[25\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558670813338 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[26\] uart.vhd(135) " "Inferred latch for \"tempData\[26\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558670813338 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[27\] uart.vhd(135) " "Inferred latch for \"tempData\[27\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558670813338 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[28\] uart.vhd(135) " "Inferred latch for \"tempData\[28\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558670813338 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[29\] uart.vhd(135) " "Inferred latch for \"tempData\[29\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558670813338 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[30\] uart.vhd(135) " "Inferred latch for \"tempData\[30\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558670813338 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempData\[31\] uart.vhd(135) " "Inferred latch for \"tempData\[31\]\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558670813338 "|top|uart:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "draw uart.vhd(135) " "Inferred latch for \"draw\" at uart.vhd(135)" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1558670813338 "|top|uart:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM SRAM:rm " "Elaborating entity \"SRAM\" for hierarchy \"SRAM:rm\"" {  } { { "top.vhd" "rm" { Text "E:/alter13/project/atop/top.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670813358 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[31\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[31\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670814005 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[30\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[30\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670814005 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[29\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[29\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670814005 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[28\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[28\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670814005 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[27\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[27\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670814005 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[26\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[26\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670814005 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[25\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[25\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670814005 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[24\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[24\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670814005 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[23\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[23\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670814005 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[22\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[22\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670814005 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[21\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[21\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670814005 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[20\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[20\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670814005 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[19\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[19\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670814005 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[18\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[18\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670814005 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[17\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[17\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670814005 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[16\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[16\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670814005 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[15\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[15\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670814005 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[14\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[14\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670814005 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[13\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[13\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670814005 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[12\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[12\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670814005 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[11\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[11\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670814005 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[10\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[10\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670814005 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[9\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[9\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670814005 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[8\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[8\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670814005 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[7\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[7\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670814005 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[6\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[6\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670814005 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[5\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[5\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670814005 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[4\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[4\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670814005 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[3\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[3\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670814005 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[2\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[2\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670814005 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "uart:u2\|tempData\[1\] uart:u2\|tempData\[0\] " "Duplicate LATCH primitive \"uart:u2\|tempData\[1\]\" merged with LATCH primitive \"uart:u2\|tempData\[0\]\"" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558670814005 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1558670814005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart:u2\|tempData\[0\] " "Latch uart:u2\|tempData\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:u2\|gesture\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:u2\|gesture\[1\]" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 77 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1558670814008 ""}  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 135 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1558670814008 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VGA_Controller.vhd" "" { Text "E:/alter13/project/atop/VGA_Controller.vhd" 27 -1 0 } } { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 77 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1558670814013 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1558670814013 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "tx GND " "Pin \"tx\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558670814097 "|top|tx"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDRX\[0\] VCC " "Pin \"LEDRX\[0\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558670814097 "|top|LEDRX[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDRX\[1\] VCC " "Pin \"LEDRX\[1\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558670814097 "|top|LEDRX[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDRX\[2\] VCC " "Pin \"LEDRX\[2\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558670814097 "|top|LEDRX[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDRX\[3\] VCC " "Pin \"LEDRX\[3\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558670814097 "|top|LEDRX[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDRX\[4\] VCC " "Pin \"LEDRX\[4\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558670814097 "|top|LEDRX[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDRX\[5\] VCC " "Pin \"LEDRX\[5\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558670814097 "|top|LEDRX[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDRX\[6\] VCC " "Pin \"LEDRX\[6\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558670814097 "|top|LEDRX[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDRX\[7\] VCC " "Pin \"LEDRX\[7\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558670814097 "|top|LEDRX[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1558670814097 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1558670814206 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1558670814335 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558670814335 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "380 " "Implemented 380 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1558670814406 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1558670814406 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1558670814406 ""} { "Info" "ICUT_CUT_TM_LCELLS" "301 " "Implemented 301 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1558670814406 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1558670814406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558670814444 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 12:06:54 2019 " "Processing ended: Fri May 24 12:06:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558670814444 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558670814444 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558670814444 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558670814444 ""}
