
first_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000003fc  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000594  0800059c  0000159c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000594  08000594  0000159c  2**0
                  CONTENTS
  4 .ARM          00000000  08000594  08000594  0000159c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000594  0800059c  0000159c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000594  08000594  00001594  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000598  08000598  00001598  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  0000159c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  20000000  0800059c  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  0800059c  00002024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000159c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000349d3  00000000  00000000  000015cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000009cc  00000000  00000000  00035f9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000120  00000000  00000000  00036970  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000000c0  00000000  00000000  00036a90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000113b  00000000  00000000  00036b50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001445  00000000  00000000  00037c8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00009f77  00000000  00000000  000390d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00043047  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000002b8  00000000  00000000  0004308c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  00043344  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800057c 	.word	0x0800057c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	0800057c 	.word	0x0800057c

080001d8 <EXTI15_10_IRQHandler>:

/**
  * @brief  The application entry point.
  * @retval int
  */
void EXTI15_10_IRQHandler(){
 80001d8:	b580      	push	{r7, lr}
 80001da:	af00      	add	r7, sp, #0
	if(EXTI->PR.B.PR13){
 80001dc:	4b07      	ldr	r3, [pc, #28]	@ (80001fc <EXTI15_10_IRQHandler+0x24>)
 80001de:	695b      	ldr	r3, [r3, #20]
 80001e0:	f3c3 3340 	ubfx	r3, r3, #13, #1
 80001e4:	b2db      	uxtb	r3, r3
 80001e6:	2b00      	cmp	r3, #0
 80001e8:	d006      	beq.n	80001f8 <EXTI15_10_IRQHandler+0x20>
		EXTI->PR.B.PR13 = 1;
 80001ea:	4a04      	ldr	r2, [pc, #16]	@ (80001fc <EXTI15_10_IRQHandler+0x24>)
 80001ec:	6953      	ldr	r3, [r2, #20]
 80001ee:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80001f2:	6153      	str	r3, [r2, #20]
		clearTicks();
 80001f4:	f000 f96a 	bl	80004cc <clearTicks>
	}
}
 80001f8:	bf00      	nop
 80001fa:	bd80      	pop	{r7, pc}
 80001fc:	40013c00 	.word	0x40013c00

08000200 <main>:

int main(void)
{
 8000200:	b580      	push	{r7, lr}
 8000202:	af00      	add	r7, sp, #0
    PISH_RCC_Int();
 8000204:	f000 f898 	bl	8000338 <PISH_RCC_Int>
	PISH_GPIO_Init();
 8000208:	f000 f802 	bl	8000210 <PISH_GPIO_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 800020c:	bf00      	nop
 800020e:	e7fd      	b.n	800020c <main+0xc>

08000210 <PISH_GPIO_Init>:
 *  Created on: Sep 6, 2025
 *      Author: andre
 */
#include "pish_gpio_dr.h"

void PISH_GPIO_Init(){
 8000210:	b480      	push	{r7}
 8000212:	af00      	add	r7, sp, #0
	RCC->AHB1ENR.B.GPIOAEN = 1;
 8000214:	4a17      	ldr	r2, [pc, #92]	@ (8000274 <PISH_GPIO_Init+0x64>)
 8000216:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8000218:	f043 0301 	orr.w	r3, r3, #1
 800021c:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC->AHB1ENR.B.GPIOCEN = 1;
 800021e:	4a15      	ldr	r2, [pc, #84]	@ (8000274 <PISH_GPIO_Init+0x64>)
 8000220:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8000222:	f043 0304 	orr.w	r3, r3, #4
 8000226:	6313      	str	r3, [r2, #48]	@ 0x30
	GPIOA->MODER.B.MODER5 = 1;
 8000228:	4a13      	ldr	r2, [pc, #76]	@ (8000278 <PISH_GPIO_Init+0x68>)
 800022a:	6813      	ldr	r3, [r2, #0]
 800022c:	2101      	movs	r1, #1
 800022e:	f361 238b 	bfi	r3, r1, #10, #2
 8000232:	6013      	str	r3, [r2, #0]

	EXTI->IMR.B.MR13 = ON;
 8000234:	4a11      	ldr	r2, [pc, #68]	@ (800027c <PISH_GPIO_Init+0x6c>)
 8000236:	6813      	ldr	r3, [r2, #0]
 8000238:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800023c:	6013      	str	r3, [r2, #0]

	EXTI->RTSR.B.TR13 = ON;
 800023e:	4a0f      	ldr	r2, [pc, #60]	@ (800027c <PISH_GPIO_Init+0x6c>)
 8000240:	6893      	ldr	r3, [r2, #8]
 8000242:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000246:	6093      	str	r3, [r2, #8]
	EXTI->FTSR.B.TR13 = ON;
 8000248:	4a0c      	ldr	r2, [pc, #48]	@ (800027c <PISH_GPIO_Init+0x6c>)
 800024a:	68d3      	ldr	r3, [r2, #12]
 800024c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000250:	60d3      	str	r3, [r2, #12]

	SYSCFG->EXTICR4.B.EXTI13 = 2;
 8000252:	4a0b      	ldr	r2, [pc, #44]	@ (8000280 <PISH_GPIO_Init+0x70>)
 8000254:	6953      	ldr	r3, [r2, #20]
 8000256:	2102      	movs	r1, #2
 8000258:	f361 1307 	bfi	r3, r1, #4, #4
 800025c:	6153      	str	r3, [r2, #20]

	NVIC->ISER1.R |= 1<<(40-32);
 800025e:	4b09      	ldr	r3, [pc, #36]	@ (8000284 <PISH_GPIO_Init+0x74>)
 8000260:	685b      	ldr	r3, [r3, #4]
 8000262:	4a08      	ldr	r2, [pc, #32]	@ (8000284 <PISH_GPIO_Init+0x74>)
 8000264:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000268:	6053      	str	r3, [r2, #4]

}
 800026a:	bf00      	nop
 800026c:	46bd      	mov	sp, r7
 800026e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000272:	4770      	bx	lr
 8000274:	40023800 	.word	0x40023800
 8000278:	40020000 	.word	0x40020000
 800027c:	40013c00 	.word	0x40013c00
 8000280:	40013800 	.word	0x40013800
 8000284:	e000e100 	.word	0xe000e100

08000288 <PISH_GPIO_Write>:


void PISH_GPIO_Write(GPIOx_t* port, uint8_t pin, uint8_t state){
 8000288:	b480      	push	{r7}
 800028a:	b083      	sub	sp, #12
 800028c:	af00      	add	r7, sp, #0
 800028e:	6078      	str	r0, [r7, #4]
 8000290:	460b      	mov	r3, r1
 8000292:	70fb      	strb	r3, [r7, #3]
 8000294:	4613      	mov	r3, r2
 8000296:	70bb      	strb	r3, [r7, #2]
	if(state)
 8000298:	78bb      	ldrb	r3, [r7, #2]
 800029a:	2b00      	cmp	r3, #0
 800029c:	d009      	beq.n	80002b2 <PISH_GPIO_Write+0x2a>
	{
		port-> ODR.R |= 1<<pin;
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	695b      	ldr	r3, [r3, #20]
 80002a2:	78fa      	ldrb	r2, [r7, #3]
 80002a4:	2101      	movs	r1, #1
 80002a6:	fa01 f202 	lsl.w	r2, r1, r2
 80002aa:	431a      	orrs	r2, r3
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	615a      	str	r2, [r3, #20]
	}
	else
	{
		port->ODR.R &= ~(1<<pin);
	}
}
 80002b0:	e009      	b.n	80002c6 <PISH_GPIO_Write+0x3e>
		port->ODR.R &= ~(1<<pin);
 80002b2:	687b      	ldr	r3, [r7, #4]
 80002b4:	695b      	ldr	r3, [r3, #20]
 80002b6:	78fa      	ldrb	r2, [r7, #3]
 80002b8:	2101      	movs	r1, #1
 80002ba:	fa01 f202 	lsl.w	r2, r1, r2
 80002be:	43d2      	mvns	r2, r2
 80002c0:	401a      	ands	r2, r3
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	615a      	str	r2, [r3, #20]
}
 80002c6:	bf00      	nop
 80002c8:	370c      	adds	r7, #12
 80002ca:	46bd      	mov	sp, r7
 80002cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d0:	4770      	bx	lr

080002d2 <PISH_GPIO_Read>:

uint8_t PISH_GPIO_Read(GPIOx_t* port, uint8_t pin){
 80002d2:	b480      	push	{r7}
 80002d4:	b083      	sub	sp, #12
 80002d6:	af00      	add	r7, sp, #0
 80002d8:	6078      	str	r0, [r7, #4]
 80002da:	460b      	mov	r3, r1
 80002dc:	70fb      	strb	r3, [r7, #3]
	return ((port-> IDR.R >> pin) & 0x01);
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	691a      	ldr	r2, [r3, #16]
 80002e2:	78fb      	ldrb	r3, [r7, #3]
 80002e4:	fa22 f303 	lsr.w	r3, r2, r3
 80002e8:	b2db      	uxtb	r3, r3
 80002ea:	f003 0301 	and.w	r3, r3, #1
 80002ee:	b2db      	uxtb	r3, r3
}
 80002f0:	4618      	mov	r0, r3
 80002f2:	370c      	adds	r7, #12
 80002f4:	46bd      	mov	sp, r7
 80002f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002fa:	4770      	bx	lr

080002fc <PISH_GPIO_Toggle>:

void PISH_GPIO_Toggle(GPIOx_t* port, uint8_t pin){
 80002fc:	b580      	push	{r7, lr}
 80002fe:	b084      	sub	sp, #16
 8000300:	af00      	add	r7, sp, #0
 8000302:	6078      	str	r0, [r7, #4]
 8000304:	460b      	mov	r3, r1
 8000306:	70fb      	strb	r3, [r7, #3]
	uint8_t state = PISH_GPIO_Read(port, pin);
 8000308:	78fb      	ldrb	r3, [r7, #3]
 800030a:	4619      	mov	r1, r3
 800030c:	6878      	ldr	r0, [r7, #4]
 800030e:	f7ff ffe0 	bl	80002d2 <PISH_GPIO_Read>
 8000312:	4603      	mov	r3, r0
 8000314:	73fb      	strb	r3, [r7, #15]
	PISH_GPIO_Write(port, pin, !state);
 8000316:	7bfb      	ldrb	r3, [r7, #15]
 8000318:	2b00      	cmp	r3, #0
 800031a:	bf0c      	ite	eq
 800031c:	2301      	moveq	r3, #1
 800031e:	2300      	movne	r3, #0
 8000320:	b2db      	uxtb	r3, r3
 8000322:	461a      	mov	r2, r3
 8000324:	78fb      	ldrb	r3, [r7, #3]
 8000326:	4619      	mov	r1, r3
 8000328:	6878      	ldr	r0, [r7, #4]
 800032a:	f7ff ffad 	bl	8000288 <PISH_GPIO_Write>
}
 800032e:	bf00      	nop
 8000330:	3710      	adds	r7, #16
 8000332:	46bd      	mov	sp, r7
 8000334:	bd80      	pop	{r7, pc}
	...

08000338 <PISH_RCC_Int>:
 *      Author: andre
 */
#include "pish_rcc_drv.h"
#include  "pish_f411_sfr.h"

void PISH_RCC_Int(){
 8000338:	b480      	push	{r7}
 800033a:	b083      	sub	sp, #12
 800033c:	af00      	add	r7, sp, #0
	RCC->CR.B.HSEON = ON;
 800033e:	4a3a      	ldr	r2, [pc, #232]	@ (8000428 <PISH_RCC_Int+0xf0>)
 8000340:	6813      	ldr	r3, [r2, #0]
 8000342:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000346:	6013      	str	r3, [r2, #0]

	uint32_t counter = 0;
 8000348:	2300      	movs	r3, #0
 800034a:	607b      	str	r3, [r7, #4]
	while(RCC->CR.B.HSERDY == OFF){
 800034c:	e002      	b.n	8000354 <PISH_RCC_Int+0x1c>
		counter++;
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	3301      	adds	r3, #1
 8000352:	607b      	str	r3, [r7, #4]
	while(RCC->CR.B.HSERDY == OFF){
 8000354:	4b34      	ldr	r3, [pc, #208]	@ (8000428 <PISH_RCC_Int+0xf0>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	f3c3 4340 	ubfx	r3, r3, #17, #1
 800035c:	b2db      	uxtb	r3, r3
 800035e:	2b00      	cmp	r3, #0
 8000360:	d0f5      	beq.n	800034e <PISH_RCC_Int+0x16>
	}

	RCC->PLLCFGR.R &= ~(0x3F); // SET M DIVIDDER
 8000362:	4b31      	ldr	r3, [pc, #196]	@ (8000428 <PISH_RCC_Int+0xf0>)
 8000364:	685b      	ldr	r3, [r3, #4]
 8000366:	4a30      	ldr	r2, [pc, #192]	@ (8000428 <PISH_RCC_Int+0xf0>)
 8000368:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800036c:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR.R |= (4<<0); // SET M DIVIDDER
 800036e:	4b2e      	ldr	r3, [pc, #184]	@ (8000428 <PISH_RCC_Int+0xf0>)
 8000370:	685b      	ldr	r3, [r3, #4]
 8000372:	4a2d      	ldr	r2, [pc, #180]	@ (8000428 <PISH_RCC_Int+0xf0>)
 8000374:	f043 0304 	orr.w	r3, r3, #4
 8000378:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR.R &= ~(0x1FF<<OFF_SET); // SET N MULTIOPLAY
 800037a:	4b2b      	ldr	r3, [pc, #172]	@ (8000428 <PISH_RCC_Int+0xf0>)
 800037c:	685b      	ldr	r3, [r3, #4]
 800037e:	4a2a      	ldr	r2, [pc, #168]	@ (8000428 <PISH_RCC_Int+0xf0>)
 8000380:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8000384:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000388:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR.R |= (100<<OFF_SET); // SET N MULTIOPLAY
 800038a:	4b27      	ldr	r3, [pc, #156]	@ (8000428 <PISH_RCC_Int+0xf0>)
 800038c:	685b      	ldr	r3, [r3, #4]
 800038e:	4a26      	ldr	r2, [pc, #152]	@ (8000428 <PISH_RCC_Int+0xf0>)
 8000390:	f443 53c8 	orr.w	r3, r3, #6400	@ 0x1900
 8000394:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR.R &= ~(3<<16); // SET P DRIVER
 8000396:	4b24      	ldr	r3, [pc, #144]	@ (8000428 <PISH_RCC_Int+0xf0>)
 8000398:	685b      	ldr	r3, [r3, #4]
 800039a:	4a23      	ldr	r2, [pc, #140]	@ (8000428 <PISH_RCC_Int+0xf0>)
 800039c:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80003a0:	6053      	str	r3, [r2, #4]
	RCC->PLLCFGR.B.PLLSRC = PPL_SRC_HSE; // SET hse
 80003a2:	4a21      	ldr	r2, [pc, #132]	@ (8000428 <PISH_RCC_Int+0xf0>)
 80003a4:	6853      	ldr	r3, [r2, #4]
 80003a6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80003aa:	6053      	str	r3, [r2, #4]

	RCC->CR.B.PLLON = ON;
 80003ac:	4a1e      	ldr	r2, [pc, #120]	@ (8000428 <PISH_RCC_Int+0xf0>)
 80003ae:	6813      	ldr	r3, [r2, #0]
 80003b0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80003b4:	6013      	str	r3, [r2, #0]
	counter = 0;
 80003b6:	2300      	movs	r3, #0
 80003b8:	607b      	str	r3, [r7, #4]
	while(RCC->CR.B.PLLON == OFF){
 80003ba:	e002      	b.n	80003c2 <PISH_RCC_Int+0x8a>
		counter++;
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	3301      	adds	r3, #1
 80003c0:	607b      	str	r3, [r7, #4]
	while(RCC->CR.B.PLLON == OFF){
 80003c2:	4b19      	ldr	r3, [pc, #100]	@ (8000428 <PISH_RCC_Int+0xf0>)
 80003c4:	681b      	ldr	r3, [r3, #0]
 80003c6:	f3c3 6300 	ubfx	r3, r3, #24, #1
 80003ca:	b2db      	uxtb	r3, r3
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d0f5      	beq.n	80003bc <PISH_RCC_Int+0x84>
	}

	FLASH->ACR.B.LATENCY = 3;
 80003d0:	4a16      	ldr	r2, [pc, #88]	@ (800042c <PISH_RCC_Int+0xf4>)
 80003d2:	6813      	ldr	r3, [r2, #0]
 80003d4:	2103      	movs	r1, #3
 80003d6:	f361 0302 	bfi	r3, r1, #0, #3
 80003da:	6013      	str	r3, [r2, #0]


	RCC->CFGR.R |= 2;
 80003dc:	4b12      	ldr	r3, [pc, #72]	@ (8000428 <PISH_RCC_Int+0xf0>)
 80003de:	689b      	ldr	r3, [r3, #8]
 80003e0:	4a11      	ldr	r2, [pc, #68]	@ (8000428 <PISH_RCC_Int+0xf0>)
 80003e2:	f043 0302 	orr.w	r3, r3, #2
 80003e6:	6093      	str	r3, [r2, #8]


	SysTick->LOAD.B.RELOAD = 100000 - 1;
 80003e8:	4a11      	ldr	r2, [pc, #68]	@ (8000430 <PISH_RCC_Int+0xf8>)
 80003ea:	6853      	ldr	r3, [r2, #4]
 80003ec:	4911      	ldr	r1, [pc, #68]	@ (8000434 <PISH_RCC_Int+0xfc>)
 80003ee:	f361 0317 	bfi	r3, r1, #0, #24
 80003f2:	6053      	str	r3, [r2, #4]
	SysTick->CTRL.B.CLKSOURCE = ON;
 80003f4:	4a0e      	ldr	r2, [pc, #56]	@ (8000430 <PISH_RCC_Int+0xf8>)
 80003f6:	6813      	ldr	r3, [r2, #0]
 80003f8:	f043 0304 	orr.w	r3, r3, #4
 80003fc:	6013      	str	r3, [r2, #0]
	SysTick->CTRL.B.TICKINT = ON;
 80003fe:	4a0c      	ldr	r2, [pc, #48]	@ (8000430 <PISH_RCC_Int+0xf8>)
 8000400:	6813      	ldr	r3, [r2, #0]
 8000402:	f043 0302 	orr.w	r3, r3, #2
 8000406:	6013      	str	r3, [r2, #0]
	SysTick->CTRL.B.ENABLE = ON;
 8000408:	4a09      	ldr	r2, [pc, #36]	@ (8000430 <PISH_RCC_Int+0xf8>)
 800040a:	6813      	ldr	r3, [r2, #0]
 800040c:	f043 0301 	orr.w	r3, r3, #1
 8000410:	6013      	str	r3, [r2, #0]


	RCC->APB2ENR.B.SYSCFGEN = ON;
 8000412:	4a05      	ldr	r2, [pc, #20]	@ (8000428 <PISH_RCC_Int+0xf0>)
 8000414:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 8000416:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800041a:	6453      	str	r3, [r2, #68]	@ 0x44

}
 800041c:	bf00      	nop
 800041e:	370c      	adds	r7, #12
 8000420:	46bd      	mov	sp, r7
 8000422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000426:	4770      	bx	lr
 8000428:	40023800 	.word	0x40023800
 800042c:	40023c00 	.word	0x40023c00
 8000430:	e000e010 	.word	0xe000e010
 8000434:	0001869f 	.word	0x0001869f

08000438 <NMI_Handler>:
  * @brief This function handles Non maskable interrupt.
  */
volatile uint32_t ticks = 0;

void NMI_Handler(void)
{
 8000438:	b480      	push	{r7}
 800043a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800043c:	bf00      	nop
 800043e:	e7fd      	b.n	800043c <NMI_Handler+0x4>

08000440 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000440:	b480      	push	{r7}
 8000442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000444:	bf00      	nop
 8000446:	e7fd      	b.n	8000444 <HardFault_Handler+0x4>

08000448 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000448:	b480      	push	{r7}
 800044a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800044c:	bf00      	nop
 800044e:	e7fd      	b.n	800044c <MemManage_Handler+0x4>

08000450 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000450:	b480      	push	{r7}
 8000452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000454:	bf00      	nop
 8000456:	e7fd      	b.n	8000454 <BusFault_Handler+0x4>

08000458 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000458:	b480      	push	{r7}
 800045a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800045c:	bf00      	nop
 800045e:	e7fd      	b.n	800045c <UsageFault_Handler+0x4>

08000460 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000460:	b480      	push	{r7}
 8000462:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000464:	bf00      	nop
 8000466:	46bd      	mov	sp, r7
 8000468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046c:	4770      	bx	lr

0800046e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800046e:	b480      	push	{r7}
 8000470:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000472:	bf00      	nop
 8000474:	46bd      	mov	sp, r7
 8000476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800047a:	4770      	bx	lr

0800047c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800047c:	b480      	push	{r7}
 800047e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000480:	bf00      	nop
 8000482:	46bd      	mov	sp, r7
 8000484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000488:	4770      	bx	lr
	...

0800048c <SysTick_Handler>:
  * @brief This function handles System tick timer.
  */

uint32_t prev_ticks = 0;
void SysTick_Handler(void)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	af00      	add	r7, sp, #0
	ticks++;
 8000490:	4b0b      	ldr	r3, [pc, #44]	@ (80004c0 <SysTick_Handler+0x34>)
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	3301      	adds	r3, #1
 8000496:	4a0a      	ldr	r2, [pc, #40]	@ (80004c0 <SysTick_Handler+0x34>)
 8000498:	6013      	str	r3, [r2, #0]
	if(ticks - prev_ticks > 1000){
 800049a:	4b09      	ldr	r3, [pc, #36]	@ (80004c0 <SysTick_Handler+0x34>)
 800049c:	681a      	ldr	r2, [r3, #0]
 800049e:	4b09      	ldr	r3, [pc, #36]	@ (80004c4 <SysTick_Handler+0x38>)
 80004a0:	681b      	ldr	r3, [r3, #0]
 80004a2:	1ad3      	subs	r3, r2, r3
 80004a4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80004a8:	d908      	bls.n	80004bc <SysTick_Handler+0x30>
		PISH_GPIO_Toggle(GPIOA, 5);
 80004aa:	4b07      	ldr	r3, [pc, #28]	@ (80004c8 <SysTick_Handler+0x3c>)
 80004ac:	2105      	movs	r1, #5
 80004ae:	4618      	mov	r0, r3
 80004b0:	f7ff ff24 	bl	80002fc <PISH_GPIO_Toggle>
		prev_ticks = ticks;
 80004b4:	4b02      	ldr	r3, [pc, #8]	@ (80004c0 <SysTick_Handler+0x34>)
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	4a02      	ldr	r2, [pc, #8]	@ (80004c4 <SysTick_Handler+0x38>)
 80004ba:	6013      	str	r3, [r2, #0]
	}
}
 80004bc:	bf00      	nop
 80004be:	bd80      	pop	{r7, pc}
 80004c0:	2000001c 	.word	0x2000001c
 80004c4:	20000020 	.word	0x20000020
 80004c8:	40020000 	.word	0x40020000

080004cc <clearTicks>:

uint32_t get_Ticks(){
	return ticks;
}

void clearTicks(){
 80004cc:	b480      	push	{r7}
 80004ce:	af00      	add	r7, sp, #0
	ticks = 0;
 80004d0:	4b03      	ldr	r3, [pc, #12]	@ (80004e0 <clearTicks+0x14>)
 80004d2:	2200      	movs	r2, #0
 80004d4:	601a      	str	r2, [r3, #0]
}
 80004d6:	bf00      	nop
 80004d8:	46bd      	mov	sp, r7
 80004da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004de:	4770      	bx	lr
 80004e0:	2000001c 	.word	0x2000001c

080004e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80004e4:	f8df d030 	ldr.w	sp, [pc, #48]	@ 8000518 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80004e8:	480c      	ldr	r0, [pc, #48]	@ (800051c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80004ea:	490d      	ldr	r1, [pc, #52]	@ (8000520 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80004ec:	4a0d      	ldr	r2, [pc, #52]	@ (8000524 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80004ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004f0:	e002      	b.n	80004f8 <LoopCopyDataInit>

080004f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004f6:	3304      	adds	r3, #4

080004f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004fc:	d3f9      	bcc.n	80004f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004fe:	4a0a      	ldr	r2, [pc, #40]	@ (8000528 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000500:	4c0a      	ldr	r4, [pc, #40]	@ (800052c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000502:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000504:	e001      	b.n	800050a <LoopFillZerobss>

08000506 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000506:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000508:	3204      	adds	r2, #4

0800050a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800050a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800050c:	d3fb      	bcc.n	8000506 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800050e:	f000 f811 	bl	8000534 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000512:	f7ff fe75 	bl	8000200 <main>
  bx  lr    
 8000516:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000518:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800051c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000520:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000524:	0800059c 	.word	0x0800059c
  ldr r2, =_sbss
 8000528:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 800052c:	20000024 	.word	0x20000024

08000530 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000530:	e7fe      	b.n	8000530 <ADC_IRQHandler>
	...

08000534 <__libc_init_array>:
 8000534:	b570      	push	{r4, r5, r6, lr}
 8000536:	4d0d      	ldr	r5, [pc, #52]	@ (800056c <__libc_init_array+0x38>)
 8000538:	4c0d      	ldr	r4, [pc, #52]	@ (8000570 <__libc_init_array+0x3c>)
 800053a:	1b64      	subs	r4, r4, r5
 800053c:	10a4      	asrs	r4, r4, #2
 800053e:	2600      	movs	r6, #0
 8000540:	42a6      	cmp	r6, r4
 8000542:	d109      	bne.n	8000558 <__libc_init_array+0x24>
 8000544:	4d0b      	ldr	r5, [pc, #44]	@ (8000574 <__libc_init_array+0x40>)
 8000546:	4c0c      	ldr	r4, [pc, #48]	@ (8000578 <__libc_init_array+0x44>)
 8000548:	f000 f818 	bl	800057c <_init>
 800054c:	1b64      	subs	r4, r4, r5
 800054e:	10a4      	asrs	r4, r4, #2
 8000550:	2600      	movs	r6, #0
 8000552:	42a6      	cmp	r6, r4
 8000554:	d105      	bne.n	8000562 <__libc_init_array+0x2e>
 8000556:	bd70      	pop	{r4, r5, r6, pc}
 8000558:	f855 3b04 	ldr.w	r3, [r5], #4
 800055c:	4798      	blx	r3
 800055e:	3601      	adds	r6, #1
 8000560:	e7ee      	b.n	8000540 <__libc_init_array+0xc>
 8000562:	f855 3b04 	ldr.w	r3, [r5], #4
 8000566:	4798      	blx	r3
 8000568:	3601      	adds	r6, #1
 800056a:	e7f2      	b.n	8000552 <__libc_init_array+0x1e>
 800056c:	08000594 	.word	0x08000594
 8000570:	08000594 	.word	0x08000594
 8000574:	08000594 	.word	0x08000594
 8000578:	08000598 	.word	0x08000598

0800057c <_init>:
 800057c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800057e:	bf00      	nop
 8000580:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000582:	bc08      	pop	{r3}
 8000584:	469e      	mov	lr, r3
 8000586:	4770      	bx	lr

08000588 <_fini>:
 8000588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800058a:	bf00      	nop
 800058c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800058e:	bc08      	pop	{r3}
 8000590:	469e      	mov	lr, r3
 8000592:	4770      	bx	lr
