{"top":"global.mobilenet_unrolled",
"namespaces":{
  "commonlib":{
    "generators":{
      "MAD":{
        "typegen":"coreir.ternary",
        "genparams":{"width":"Int"}
      },
      "abs":{
        "typegen":"coreir.unary",
        "genparams":{"width":"Int"}
      },
      "absd":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "accumulation_register":{
        "typegen":"commonlib.accumulation_register_type",
        "genparams":{"iterations":"Int", "width":"Int"}
      },
      "bitopn":{
        "typegen":"commonlib.bitopN_type",
        "genparams":{"N":"Int", "operator":"String"}
      },
      "const_array":{
        "typegen":"coreir.constArrayTG",
        "genparams":{"type":"CoreIRType", "value":"Int"},
        "defaultgenargs":{"value":["Int",0]}
      },
      "counter":{
        "typegen":"commonlib.counter_type",
        "genparams":{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"}
      },
      "deserializer":{
        "typegen":"commonlib.deserializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "div":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "lutN":{
        "typegen":"commonlib.lutNType",
        "genparams":{"N":"Int"},
        "modules":[
          [{"N":["Int",3]},{
            "type":["Record",[
              ["in",["Array",3,"BitIn"]],
              ["out","Bit"]
            ]],
            "modparams":{"init":["BitVector",8]},
            "instances":{
              "lut":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
                "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"Arg","init"]}
              }
            },
            "connections":[
              ["self.in","lut.bit.in"],
              ["self.out","lut.bit.out"]
            ]
          }]
        ],
        "metadata":{"verilog":{"definition":"  assign out = init[in];","interface":["input [N-1:0] in","output out"],"parameters":["init"]}}
      },
      "muxn":{
        "typegen":"commonlib.muxN_type",
        "genparams":{"N":"Int", "width":"Int"}
      },
      "opn":{
        "typegen":"commonlib.opN_type",
        "genparams":{"N":"Int", "operator":"String", "width":"Int"}
      },
      "reg_array":{
        "typegen":"coreir.regArrayTG",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "init":"Int", "type":"CoreIRType"},
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "init":["Int",0]}
      },
      "reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "sclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "serializer":{
        "typegen":"commonlib.serializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "smax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "smin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "transpose":{
        "typegen":"commonlib.transpose_type",
        "genparams":{"input_type":"CoreIRType"}
      },
      "transpose_reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "uclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "umax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "umin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      }
    },
    "typegens":{
      "accumulation_register_type":[{"iterations":"Int", "width":"Int"},"implicit"],
      "bitopN_type":[{"N":"Int", "operator":"String"},"implicit"],
      "counter_type":[{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"},"implicit"],
      "deserializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "lutNType":[{"N":"Int"},"sparse",[
        [{"N":["Int",3]},["Record",[["in",["Array",3,"BitIn"]],["out","Bit"]]]]
      ]],
      "muxN_type":[{"N":"Int", "width":"Int"},"implicit"],
      "opN_type":[{"N":"Int", "operator":"String", "width":"Int"},"implicit"],
      "reshape_type":[{"input_type":"CoreIRType", "output_type":"CoreIRType"},"implicit"],
      "serializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "transpose_type":[{"input_type":"CoreIRType"},"implicit"]
    }
  },
  "global":{
    "modules":{
      "cu_op_hcompute_dw_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__739":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_write.0","inner_compute$const_p0__739.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__742":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_1_write.0","inner_compute$const_p0__742.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__745":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_2_write.0","inner_compute$const_p0__745.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__748$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_3_write.0","inner_compute$const_p0__748$1.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read",["Array",9,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read",["Array",9,["Array",16,"BitIn"]]],
          ["dw_conv_stencil_op_hcompute_dw_conv_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_768_784_785$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_769_782_783$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_770_781_782$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_771_780_781$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_772_779_780$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_773_778_779$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_774_777_778$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_775_776_777$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_dw_conv_stencil_1_783_784$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_768$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_770$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_772$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_774$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_776$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_768$binop.data.out","inner_compute$add_768_784_785$binop.data.in.0"],
          ["inner_compute$add_dw_conv_stencil_1_783_784$binop.data.out","inner_compute$add_768_784_785$binop.data.in.1"],
          ["self.dw_conv_stencil_op_hcompute_dw_conv_stencil_4_write.0","inner_compute$add_768_784_785$binop.data.out"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769$binop.data.out","inner_compute$add_769_782_783$binop.data.in.0"],
          ["inner_compute$add_770_781_782$binop.data.out","inner_compute$add_769_782_783$binop.data.in.1"],
          ["inner_compute$add_dw_conv_stencil_1_783_784$binop.data.in.1","inner_compute$add_769_782_783$binop.data.out"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_770$binop.data.out","inner_compute$add_770_781_782$binop.data.in.0"],
          ["inner_compute$add_771_780_781$binop.data.out","inner_compute$add_770_781_782$binop.data.in.1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771$binop.data.out","inner_compute$add_771_780_781$binop.data.in.0"],
          ["inner_compute$add_772_779_780$binop.data.out","inner_compute$add_771_780_781$binop.data.in.1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_772$binop.data.out","inner_compute$add_772_779_780$binop.data.in.0"],
          ["inner_compute$add_773_778_779$binop.data.out","inner_compute$add_772_779_780$binop.data.in.1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773$binop.data.out","inner_compute$add_773_778_779$binop.data.in.0"],
          ["inner_compute$add_774_777_778$binop.data.out","inner_compute$add_773_778_779$binop.data.in.1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_774$binop.data.out","inner_compute$add_774_777_778$binop.data.in.0"],
          ["inner_compute$add_775_776_777$binop.data.out","inner_compute$add_774_777_778$binop.data.in.1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775$binop.data.out","inner_compute$add_775_776_777$binop.data.in.0"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_776$binop.data.out","inner_compute$add_775_776_777$binop.data.in.1"],
          ["self.dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_4_read.0","inner_compute$add_dw_conv_stencil_1_783_784$binop.data.in.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.0","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_768$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.0","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_768$binop.data.in.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.1","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.1","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769$binop.data.in.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.2","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_770$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.2","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_770$binop.data.in.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.3","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.3","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771$binop.data.in.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.4","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_772$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.4","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_772$binop.data.in.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.5","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.5","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773$binop.data.in.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.6","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_774$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.6","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_774$binop.data.in.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.7","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.7","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775$binop.data.in.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.8","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_776$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.8","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_776$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read",["Array",9,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read",["Array",9,["Array",16,"BitIn"]]],
          ["dw_conv_stencil_op_hcompute_dw_conv_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_845_861_862$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_846_859_860$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_847_858_859$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_848_857_858$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_849_856_857$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_850_855_856$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_851_854_855$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_852_853_854$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_dw_conv_stencil_2_860_861$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_845$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_847$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_849$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_851$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_845$binop.data.out","inner_compute$add_845_861_862$binop.data.in.0"],
          ["inner_compute$add_dw_conv_stencil_2_860_861$binop.data.out","inner_compute$add_845_861_862$binop.data.in.1"],
          ["self.dw_conv_stencil_op_hcompute_dw_conv_stencil_5_write.0","inner_compute$add_845_861_862$binop.data.out"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846$binop.data.out","inner_compute$add_846_859_860$binop.data.in.0"],
          ["inner_compute$add_847_858_859$binop.data.out","inner_compute$add_846_859_860$binop.data.in.1"],
          ["inner_compute$add_dw_conv_stencil_2_860_861$binop.data.in.1","inner_compute$add_846_859_860$binop.data.out"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_847$binop.data.out","inner_compute$add_847_858_859$binop.data.in.0"],
          ["inner_compute$add_848_857_858$binop.data.out","inner_compute$add_847_858_859$binop.data.in.1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848$binop.data.out","inner_compute$add_848_857_858$binop.data.in.0"],
          ["inner_compute$add_849_856_857$binop.data.out","inner_compute$add_848_857_858$binop.data.in.1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_849$binop.data.out","inner_compute$add_849_856_857$binop.data.in.0"],
          ["inner_compute$add_850_855_856$binop.data.out","inner_compute$add_849_856_857$binop.data.in.1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850$binop.data.out","inner_compute$add_850_855_856$binop.data.in.0"],
          ["inner_compute$add_851_854_855$binop.data.out","inner_compute$add_850_855_856$binop.data.in.1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_851$binop.data.out","inner_compute$add_851_854_855$binop.data.in.0"],
          ["inner_compute$add_852_853_854$binop.data.out","inner_compute$add_851_854_855$binop.data.in.1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852$binop.data.out","inner_compute$add_852_853_854$binop.data.in.0"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853$binop.data.out","inner_compute$add_852_853_854$binop.data.in.1"],
          ["self.dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_5_read.0","inner_compute$add_dw_conv_stencil_2_860_861$binop.data.in.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.0","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_845$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.0","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_845$binop.data.in.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.1","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.1","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846$binop.data.in.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.2","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_847$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.2","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_847$binop.data.in.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.3","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.3","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848$binop.data.in.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.4","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_849$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.4","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_849$binop.data.in.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.5","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.5","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850$binop.data.in.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.6","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_851$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.6","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_851$binop.data.in.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.7","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.7","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852$binop.data.in.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.8","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.8","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read",["Array",9,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read",["Array",9,["Array",16,"BitIn"]]],
          ["dw_conv_stencil_op_hcompute_dw_conv_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_922_938_939$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_923_936_937$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_924_935_936$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_925_934_935$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_926_933_934$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_927_932_933$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_928_931_932$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_929_930_931$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_dw_conv_stencil_3_937_938$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_922$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_924$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_926$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_928$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_930$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_922$binop.data.out","inner_compute$add_922_938_939$binop.data.in.0"],
          ["inner_compute$add_dw_conv_stencil_3_937_938$binop.data.out","inner_compute$add_922_938_939$binop.data.in.1"],
          ["self.dw_conv_stencil_op_hcompute_dw_conv_stencil_6_write.0","inner_compute$add_922_938_939$binop.data.out"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923$binop.data.out","inner_compute$add_923_936_937$binop.data.in.0"],
          ["inner_compute$add_924_935_936$binop.data.out","inner_compute$add_923_936_937$binop.data.in.1"],
          ["inner_compute$add_dw_conv_stencil_3_937_938$binop.data.in.1","inner_compute$add_923_936_937$binop.data.out"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_924$binop.data.out","inner_compute$add_924_935_936$binop.data.in.0"],
          ["inner_compute$add_925_934_935$binop.data.out","inner_compute$add_924_935_936$binop.data.in.1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925$binop.data.out","inner_compute$add_925_934_935$binop.data.in.0"],
          ["inner_compute$add_926_933_934$binop.data.out","inner_compute$add_925_934_935$binop.data.in.1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_926$binop.data.out","inner_compute$add_926_933_934$binop.data.in.0"],
          ["inner_compute$add_927_932_933$binop.data.out","inner_compute$add_926_933_934$binop.data.in.1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927$binop.data.out","inner_compute$add_927_932_933$binop.data.in.0"],
          ["inner_compute$add_928_931_932$binop.data.out","inner_compute$add_927_932_933$binop.data.in.1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_928$binop.data.out","inner_compute$add_928_931_932$binop.data.in.0"],
          ["inner_compute$add_929_930_931$binop.data.out","inner_compute$add_928_931_932$binop.data.in.1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929$binop.data.out","inner_compute$add_929_930_931$binop.data.in.0"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_930$binop.data.out","inner_compute$add_929_930_931$binop.data.in.1"],
          ["self.dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_6_read.0","inner_compute$add_dw_conv_stencil_3_937_938$binop.data.in.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.0","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_922$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.0","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_922$binop.data.in.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.1","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.1","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923$binop.data.in.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.2","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_924$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.2","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_924$binop.data.in.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.3","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.3","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925$binop.data.in.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.4","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_926$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.4","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_926$binop.data.in.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.5","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.5","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927$binop.data.in.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.6","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_928$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.6","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_928$binop.data.in.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.7","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.7","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929$binop.data.in.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.8","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_930$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.8","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_930$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read",["Array",9,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read",["Array",9,["Array",16,"BitIn"]]],
          ["dw_conv_stencil_op_hcompute_dw_conv_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1000_1013_1014$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1001_1012_1013$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1002_1011_1012$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1003_1010_1011$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1004_1009_1010$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1005_1008_1009$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1006_1007_1008$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_999_1015_1016$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_dw_conv_stencil_4_1014_1015$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_999$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_1001$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_1003$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_1005$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_dw_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_1007$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000$binop.data.out","inner_compute$add_1000_1013_1014$binop.data.in.0"],
          ["inner_compute$add_1001_1012_1013$binop.data.out","inner_compute$add_1000_1013_1014$binop.data.in.1"],
          ["inner_compute$add_dw_conv_stencil_4_1014_1015$binop.data.in.1","inner_compute$add_1000_1013_1014$binop.data.out"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_1001$binop.data.out","inner_compute$add_1001_1012_1013$binop.data.in.0"],
          ["inner_compute$add_1002_1011_1012$binop.data.out","inner_compute$add_1001_1012_1013$binop.data.in.1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002$binop.data.out","inner_compute$add_1002_1011_1012$binop.data.in.0"],
          ["inner_compute$add_1003_1010_1011$binop.data.out","inner_compute$add_1002_1011_1012$binop.data.in.1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_1003$binop.data.out","inner_compute$add_1003_1010_1011$binop.data.in.0"],
          ["inner_compute$add_1004_1009_1010$binop.data.out","inner_compute$add_1003_1010_1011$binop.data.in.1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004$binop.data.out","inner_compute$add_1004_1009_1010$binop.data.in.0"],
          ["inner_compute$add_1005_1008_1009$binop.data.out","inner_compute$add_1004_1009_1010$binop.data.in.1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_1005$binop.data.out","inner_compute$add_1005_1008_1009$binop.data.in.0"],
          ["inner_compute$add_1006_1007_1008$binop.data.out","inner_compute$add_1005_1008_1009$binop.data.in.1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006$binop.data.out","inner_compute$add_1006_1007_1008$binop.data.in.0"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_1007$binop.data.out","inner_compute$add_1006_1007_1008$binop.data.in.1"],
          ["inner_compute$mul_hw_filter_dw_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_999$binop.data.out","inner_compute$add_999_1015_1016$binop.data.in.0"],
          ["inner_compute$add_dw_conv_stencil_4_1014_1015$binop.data.out","inner_compute$add_999_1015_1016$binop.data.in.1"],
          ["self.dw_conv_stencil_op_hcompute_dw_conv_stencil_7_write.0","inner_compute$add_999_1015_1016$binop.data.out"],
          ["self.dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_7_read.0","inner_compute$add_dw_conv_stencil_4_1014_1015$binop.data.in.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.0","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_999$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.0","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_999$binop.data.in.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.1","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.1","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000$binop.data.in.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.2","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_1001$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.2","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_1001$binop.data.in.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.3","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.3","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002$binop.data.in.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.4","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_1003$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.4","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_1003$binop.data.in.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.5","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.5","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004$binop.data.in.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.6","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_1005$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.6","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_1005$binop.data.in.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.7","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.7","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006$binop.data.in.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.8","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_1007$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.8","inner_compute$mul_hw_filter_dw_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_1007$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_dw_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read.0","self.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_dw_global_wrapper_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read.0","self.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_dw_global_wrapper_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read.0","self.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_dw_global_wrapper_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read.0","self.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_pw_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_pw_stencil_clkwrk_4_op_hcompute_hw_filter_pw_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_filter_pw_stencil_clkwrk_4_op_hcompute_hw_filter_pw_global_wrapper_stencil_read.0","self.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_pw_global_wrapper_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_pw_stencil_clkwrk_5_op_hcompute_hw_filter_pw_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_filter_pw_stencil_clkwrk_5_op_hcompute_hw_filter_pw_global_wrapper_stencil_1_read.0","self.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_1_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_pw_global_wrapper_stencil_10":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_pw_stencil_clkwrk_14_op_hcompute_hw_filter_pw_global_wrapper_stencil_10_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_10_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_filter_pw_stencil_clkwrk_14_op_hcompute_hw_filter_pw_global_wrapper_stencil_10_read.0","self.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_10_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_pw_global_wrapper_stencil_11":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_pw_stencil_clkwrk_15_op_hcompute_hw_filter_pw_global_wrapper_stencil_11_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_11_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_filter_pw_stencil_clkwrk_15_op_hcompute_hw_filter_pw_global_wrapper_stencil_11_read.0","self.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_11_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_pw_global_wrapper_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_pw_stencil_clkwrk_6_op_hcompute_hw_filter_pw_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_filter_pw_stencil_clkwrk_6_op_hcompute_hw_filter_pw_global_wrapper_stencil_2_read.0","self.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_2_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_pw_global_wrapper_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_pw_stencil_clkwrk_7_op_hcompute_hw_filter_pw_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_filter_pw_stencil_clkwrk_7_op_hcompute_hw_filter_pw_global_wrapper_stencil_3_read.0","self.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_3_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_pw_global_wrapper_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_pw_stencil_clkwrk_8_op_hcompute_hw_filter_pw_global_wrapper_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_filter_pw_stencil_clkwrk_8_op_hcompute_hw_filter_pw_global_wrapper_stencil_4_read.0","self.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_4_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_pw_global_wrapper_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_pw_stencil_clkwrk_9_op_hcompute_hw_filter_pw_global_wrapper_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_filter_pw_stencil_clkwrk_9_op_hcompute_hw_filter_pw_global_wrapper_stencil_5_read.0","self.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_5_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_pw_global_wrapper_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_pw_stencil_clkwrk_10_op_hcompute_hw_filter_pw_global_wrapper_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_filter_pw_stencil_clkwrk_10_op_hcompute_hw_filter_pw_global_wrapper_stencil_6_read.0","self.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_6_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_pw_global_wrapper_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_pw_stencil_clkwrk_11_op_hcompute_hw_filter_pw_global_wrapper_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_filter_pw_stencil_clkwrk_11_op_hcompute_hw_filter_pw_global_wrapper_stencil_7_read.0","self.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_7_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_pw_global_wrapper_stencil_8":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_pw_stencil_clkwrk_12_op_hcompute_hw_filter_pw_global_wrapper_stencil_8_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_8_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_filter_pw_stencil_clkwrk_12_op_hcompute_hw_filter_pw_global_wrapper_stencil_8_read.0","self.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_8_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_pw_global_wrapper_stencil_9":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_pw_stencil_clkwrk_13_op_hcompute_hw_filter_pw_global_wrapper_stencil_9_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_9_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_filter_pw_stencil_clkwrk_13_op_hcompute_hw_filter_pw_global_wrapper_stencil_9_read.0","self.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_9_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_16_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_clkwrk_16_op_hcompute_hw_input_global_wrapper_stencil_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_17_op_hcompute_hw_input_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_clkwrk_17_op_hcompute_hw_input_global_wrapper_stencil_1_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_18_op_hcompute_hw_input_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_clkwrk_18_op_hcompute_hw_input_global_wrapper_stencil_2_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_19_op_hcompute_hw_input_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_clkwrk_19_op_hcompute_hw_input_global_wrapper_stencil_3_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_20_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_read.0","self.hw_output_stencil_clkwrk_20_op_hcompute_hw_output_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_21_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_1_read.0","self.hw_output_stencil_clkwrk_21_op_hcompute_hw_output_stencil_1_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_22_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_2_read.0","self.hw_output_stencil_clkwrk_22_op_hcompute_hw_output_stencil_2_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_pw_conv_reduction_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["pw_conv_reduction_stencil_clkwrk_dsa24_op_hcompute_pw_conv_reduction_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__1071":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.pw_conv_reduction_stencil_clkwrk_dsa24_op_hcompute_pw_conv_reduction_stencil_write.0","inner_compute$const_p0__1071.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_pw_conv_reduction_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["pw_conv_reduction_stencil_clkwrk_dsa24_op_hcompute_pw_conv_reduction_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__1074":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.pw_conv_reduction_stencil_clkwrk_dsa24_op_hcompute_pw_conv_reduction_stencil_1_write.0","inner_compute$const_p0__1074.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_pw_conv_reduction_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["pw_conv_reduction_stencil_clkwrk_dsa24_op_hcompute_pw_conv_reduction_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__1077":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.pw_conv_reduction_stencil_clkwrk_dsa24_op_hcompute_pw_conv_reduction_stencil_2_write.0","inner_compute$const_p0__1077.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_pw_conv_reduction_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_3_read",["Array",4,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_3_read",["Array",4,["Array",16,"BitIn"]]],
          ["pw_conv_reduction_stencil_clkwrk_dsa24_op_hcompute_pw_conv_reduction_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1087_1093_1094$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1088_1091_1092$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1089_1090_1091$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_pw_conv_reduction_stencil_1_1092_1093$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_pw_global_wrapper_stencil_1_dw_conv_stencil_5_1087$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1088$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_pw_global_wrapper_stencil_3_dw_conv_stencil_7_1089$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_pw_global_wrapper_stencil_4_dw_conv_stencil_8_1090$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_hw_filter_pw_global_wrapper_stencil_1_dw_conv_stencil_5_1087$binop.data.out","inner_compute$add_1087_1093_1094$binop.data.in.0"],
          ["inner_compute$add_pw_conv_reduction_stencil_1_1092_1093$binop.data.out","inner_compute$add_1087_1093_1094$binop.data.in.1"],
          ["self.pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_3_write.0","inner_compute$add_1087_1093_1094$binop.data.out"],
          ["inner_compute$mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1088$binop.data.out","inner_compute$add_1088_1091_1092$binop.data.in.0"],
          ["inner_compute$add_1089_1090_1091$binop.data.out","inner_compute$add_1088_1091_1092$binop.data.in.1"],
          ["inner_compute$add_pw_conv_reduction_stencil_1_1092_1093$binop.data.in.1","inner_compute$add_1088_1091_1092$binop.data.out"],
          ["inner_compute$mul_hw_filter_pw_global_wrapper_stencil_3_dw_conv_stencil_7_1089$binop.data.out","inner_compute$add_1089_1090_1091$binop.data.in.0"],
          ["inner_compute$mul_hw_filter_pw_global_wrapper_stencil_4_dw_conv_stencil_8_1090$binop.data.out","inner_compute$add_1089_1090_1091$binop.data.in.1"],
          ["self.pw_conv_reduction_stencil_clkwrk_dsa24_op_hcompute_pw_conv_reduction_stencil_3_read.0","inner_compute$add_pw_conv_reduction_stencil_1_1092_1093$binop.data.in.0"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.0","inner_compute$mul_hw_filter_pw_global_wrapper_stencil_1_dw_conv_stencil_5_1087$binop.data.in.0"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.0","inner_compute$mul_hw_filter_pw_global_wrapper_stencil_1_dw_conv_stencil_5_1087$binop.data.in.1"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.1","inner_compute$mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1088$binop.data.in.0"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.1","inner_compute$mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1088$binop.data.in.1"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.2","inner_compute$mul_hw_filter_pw_global_wrapper_stencil_3_dw_conv_stencil_7_1089$binop.data.in.0"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.2","inner_compute$mul_hw_filter_pw_global_wrapper_stencil_3_dw_conv_stencil_7_1089$binop.data.in.1"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.3","inner_compute$mul_hw_filter_pw_global_wrapper_stencil_4_dw_conv_stencil_8_1090$binop.data.in.0"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.3","inner_compute$mul_hw_filter_pw_global_wrapper_stencil_4_dw_conv_stencil_8_1090$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_pw_conv_reduction_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_4_read",["Array",4,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_4_read",["Array",4,["Array",16,"BitIn"]]],
          ["pw_conv_reduction_stencil_clkwrk_dsa24_op_hcompute_pw_conv_reduction_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1120_1126_1127$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1121_1124_1125$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1122_1123_1124$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_pw_conv_reduction_stencil_2_1125_1126$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_pw_global_wrapper_stencil_5_dw_conv_stencil_9_1120$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1121$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_pw_global_wrapper_stencil_7_dw_conv_stencil_11_1122$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_pw_global_wrapper_stencil_8_dw_conv_stencil_12_1123$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_hw_filter_pw_global_wrapper_stencil_5_dw_conv_stencil_9_1120$binop.data.out","inner_compute$add_1120_1126_1127$binop.data.in.0"],
          ["inner_compute$add_pw_conv_reduction_stencil_2_1125_1126$binop.data.out","inner_compute$add_1120_1126_1127$binop.data.in.1"],
          ["self.pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_4_write.0","inner_compute$add_1120_1126_1127$binop.data.out"],
          ["inner_compute$mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1121$binop.data.out","inner_compute$add_1121_1124_1125$binop.data.in.0"],
          ["inner_compute$add_1122_1123_1124$binop.data.out","inner_compute$add_1121_1124_1125$binop.data.in.1"],
          ["inner_compute$add_pw_conv_reduction_stencil_2_1125_1126$binop.data.in.1","inner_compute$add_1121_1124_1125$binop.data.out"],
          ["inner_compute$mul_hw_filter_pw_global_wrapper_stencil_7_dw_conv_stencil_11_1122$binop.data.out","inner_compute$add_1122_1123_1124$binop.data.in.0"],
          ["inner_compute$mul_hw_filter_pw_global_wrapper_stencil_8_dw_conv_stencil_12_1123$binop.data.out","inner_compute$add_1122_1123_1124$binop.data.in.1"],
          ["self.pw_conv_reduction_stencil_clkwrk_dsa24_op_hcompute_pw_conv_reduction_stencil_4_read.0","inner_compute$add_pw_conv_reduction_stencil_2_1125_1126$binop.data.in.0"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.0","inner_compute$mul_hw_filter_pw_global_wrapper_stencil_5_dw_conv_stencil_9_1120$binop.data.in.0"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.3","inner_compute$mul_hw_filter_pw_global_wrapper_stencil_5_dw_conv_stencil_9_1120$binop.data.in.1"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.1","inner_compute$mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1121$binop.data.in.0"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.0","inner_compute$mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1121$binop.data.in.1"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.2","inner_compute$mul_hw_filter_pw_global_wrapper_stencil_7_dw_conv_stencil_11_1122$binop.data.in.0"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.1","inner_compute$mul_hw_filter_pw_global_wrapper_stencil_7_dw_conv_stencil_11_1122$binop.data.in.1"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.3","inner_compute$mul_hw_filter_pw_global_wrapper_stencil_8_dw_conv_stencil_12_1123$binop.data.in.0"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.2","inner_compute$mul_hw_filter_pw_global_wrapper_stencil_8_dw_conv_stencil_12_1123$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_pw_conv_reduction_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_5_read",["Array",4,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_5_read",["Array",4,["Array",16,"BitIn"]]],
          ["pw_conv_reduction_stencil_clkwrk_dsa24_op_hcompute_pw_conv_reduction_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_1153_1159_1160$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1154_1157_1158$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_1155_1156_1157$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_pw_conv_reduction_stencil_3_1158_1159$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1154$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_pw_global_wrapper_stencil_11_dw_conv_stencil_15_1155$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_pw_global_wrapper_stencil_12_dw_conv_stencil_16_1156$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mul_hw_filter_pw_global_wrapper_stencil_9_dw_conv_stencil_13_1153$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$mul_hw_filter_pw_global_wrapper_stencil_9_dw_conv_stencil_13_1153$binop.data.out","inner_compute$add_1153_1159_1160$binop.data.in.0"],
          ["inner_compute$add_pw_conv_reduction_stencil_3_1158_1159$binop.data.out","inner_compute$add_1153_1159_1160$binop.data.in.1"],
          ["self.pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_5_write.0","inner_compute$add_1153_1159_1160$binop.data.out"],
          ["inner_compute$mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1154$binop.data.out","inner_compute$add_1154_1157_1158$binop.data.in.0"],
          ["inner_compute$add_1155_1156_1157$binop.data.out","inner_compute$add_1154_1157_1158$binop.data.in.1"],
          ["inner_compute$add_pw_conv_reduction_stencil_3_1158_1159$binop.data.in.1","inner_compute$add_1154_1157_1158$binop.data.out"],
          ["inner_compute$mul_hw_filter_pw_global_wrapper_stencil_11_dw_conv_stencil_15_1155$binop.data.out","inner_compute$add_1155_1156_1157$binop.data.in.0"],
          ["inner_compute$mul_hw_filter_pw_global_wrapper_stencil_12_dw_conv_stencil_16_1156$binop.data.out","inner_compute$add_1155_1156_1157$binop.data.in.1"],
          ["self.pw_conv_reduction_stencil_clkwrk_dsa24_op_hcompute_pw_conv_reduction_stencil_5_read.0","inner_compute$add_pw_conv_reduction_stencil_3_1158_1159$binop.data.in.0"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.0","inner_compute$mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1154$binop.data.in.0"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.1","inner_compute$mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1154$binop.data.in.1"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.1","inner_compute$mul_hw_filter_pw_global_wrapper_stencil_11_dw_conv_stencil_15_1155$binop.data.in.0"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.2","inner_compute$mul_hw_filter_pw_global_wrapper_stencil_11_dw_conv_stencil_15_1155$binop.data.in.1"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.2","inner_compute$mul_hw_filter_pw_global_wrapper_stencil_12_dw_conv_stencil_16_1156$binop.data.in.0"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.3","inner_compute$mul_hw_filter_pw_global_wrapper_stencil_12_dw_conv_stencil_16_1156$binop.data.in.1"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.3","inner_compute$mul_hw_filter_pw_global_wrapper_stencil_9_dw_conv_stencil_13_1153$binop.data.in.0"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.0","inner_compute$mul_hw_filter_pw_global_wrapper_stencil_9_dw_conv_stencil_13_1153$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "dw_conv_stencil_clkwrk_dsa23_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_dw_conv_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_dw_conv_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_dw_conv_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_dw_conv_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_6_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_6_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_7_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_7_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_dw_conv_stencil_5_read.0","self.op_hcompute_dw_conv_stencil_1_write.0"],
          ["self.op_hcompute_dw_conv_stencil_5_read_extra_ctrl","self.op_hcompute_dw_conv_stencil_1_write_extra_ctrl"],
          ["self.op_hcompute_dw_conv_stencil_6_read.0","self.op_hcompute_dw_conv_stencil_2_write.0"],
          ["self.op_hcompute_dw_conv_stencil_6_read_extra_ctrl","self.op_hcompute_dw_conv_stencil_2_write_extra_ctrl"],
          ["self.op_hcompute_dw_conv_stencil_7_read.0","self.op_hcompute_dw_conv_stencil_3_write.0"],
          ["self.op_hcompute_dw_conv_stencil_7_read_extra_ctrl","self.op_hcompute_dw_conv_stencil_3_write_extra_ctrl"],
          ["self.op_hcompute_dw_conv_stencil_write.0","self.op_hcompute_dw_conv_stencil_4_read.0"],
          ["self.op_hcompute_dw_conv_stencil_write_extra_ctrl","self.op_hcompute_dw_conv_stencil_4_read_extra_ctrl"]
        ]
      },
      "dw_conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_dw_conv_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_dw_conv_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_dw_conv_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_6_write_extra_ctrl","BitIn"],
          ["op_hcompute_dw_conv_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_7_write_extra_ctrl","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_3_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_4_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_5_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_5_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "and_all__U0$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U0$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U1$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U1$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U2$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U2$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U3$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U3$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U4$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U4$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U5$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U5$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U6$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U6$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U7$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U7$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "and_all__U8$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "and_all__U8$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          }
        },
        "connections":[
          ["and_all__U0$lut$lut.bit.in.2","and_all__U0$c0_lutcnst.bit.out"],
          ["self.op_hcompute_dw_conv_stencil_4_write_extra_ctrl","and_all__U0$lut$lut.bit.in.0"],
          ["self.op_hcompute_dw_conv_stencil_5_write_extra_ctrl","and_all__U0$lut$lut.bit.in.1"],
          ["and_all__U1$lut$lut.bit.in.0","and_all__U0$lut$lut.bit.out"],
          ["and_all__U1$lut$lut.bit.in.2","and_all__U1$c0_lutcnst.bit.out"],
          ["self.op_hcompute_dw_conv_stencil_6_write_extra_ctrl","and_all__U1$lut$lut.bit.in.1"],
          ["and_all__U2$lut$lut.bit.in.0","and_all__U1$lut$lut.bit.out"],
          ["and_all__U2$lut$lut.bit.in.2","and_all__U2$c0_lutcnst.bit.out"],
          ["self.op_hcompute_dw_conv_stencil_7_write_extra_ctrl","and_all__U2$lut$lut.bit.in.1"],
          ["self.op_hcompute_pw_conv_reduction_stencil_3_read_extra_ctrl","and_all__U2$lut$lut.bit.out"],
          ["and_all__U3$lut$lut.bit.in.2","and_all__U3$c0_lutcnst.bit.out"],
          ["self.op_hcompute_dw_conv_stencil_4_write_extra_ctrl","and_all__U3$lut$lut.bit.in.0"],
          ["self.op_hcompute_dw_conv_stencil_5_write_extra_ctrl","and_all__U3$lut$lut.bit.in.1"],
          ["and_all__U4$lut$lut.bit.in.0","and_all__U3$lut$lut.bit.out"],
          ["and_all__U4$lut$lut.bit.in.2","and_all__U4$c0_lutcnst.bit.out"],
          ["self.op_hcompute_dw_conv_stencil_6_write_extra_ctrl","and_all__U4$lut$lut.bit.in.1"],
          ["and_all__U5$lut$lut.bit.in.0","and_all__U4$lut$lut.bit.out"],
          ["and_all__U5$lut$lut.bit.in.2","and_all__U5$c0_lutcnst.bit.out"],
          ["self.op_hcompute_dw_conv_stencil_7_write_extra_ctrl","and_all__U5$lut$lut.bit.in.1"],
          ["self.op_hcompute_pw_conv_reduction_stencil_4_read_extra_ctrl","and_all__U5$lut$lut.bit.out"],
          ["and_all__U6$lut$lut.bit.in.2","and_all__U6$c0_lutcnst.bit.out"],
          ["self.op_hcompute_dw_conv_stencil_4_write_extra_ctrl","and_all__U6$lut$lut.bit.in.0"],
          ["self.op_hcompute_dw_conv_stencil_5_write_extra_ctrl","and_all__U6$lut$lut.bit.in.1"],
          ["and_all__U7$lut$lut.bit.in.0","and_all__U6$lut$lut.bit.out"],
          ["and_all__U7$lut$lut.bit.in.2","and_all__U7$c0_lutcnst.bit.out"],
          ["self.op_hcompute_dw_conv_stencil_6_write_extra_ctrl","and_all__U7$lut$lut.bit.in.1"],
          ["and_all__U8$lut$lut.bit.in.0","and_all__U7$lut$lut.bit.out"],
          ["and_all__U8$lut$lut.bit.in.2","and_all__U8$c0_lutcnst.bit.out"],
          ["self.op_hcompute_dw_conv_stencil_7_write_extra_ctrl","and_all__U8$lut$lut.bit.in.1"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_read_extra_ctrl","and_all__U8$lut$lut.bit.out"],
          ["self.op_hcompute_pw_conv_reduction_stencil_3_read.0","self.op_hcompute_dw_conv_stencil_4_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_4_read.3","self.op_hcompute_dw_conv_stencil_4_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_read.0","self.op_hcompute_dw_conv_stencil_4_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_3_read.1","self.op_hcompute_dw_conv_stencil_5_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_4_read.0","self.op_hcompute_dw_conv_stencil_5_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_read.1","self.op_hcompute_dw_conv_stencil_5_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_3_read.3","self.op_hcompute_dw_conv_stencil_6_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_4_read.2","self.op_hcompute_dw_conv_stencil_6_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_read.3","self.op_hcompute_dw_conv_stencil_6_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_3_read.2","self.op_hcompute_dw_conv_stencil_7_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_4_read.1","self.op_hcompute_dw_conv_stencil_7_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_read.2","self.op_hcompute_dw_conv_stencil_7_write.0"]
        ]
      },
      "hcompute_dw_conv_stencil":{
        "type":["Record",[
          ["out_dw_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__739":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_dw_conv_stencil","const_p0__739.out"]
        ]
      },
      "hcompute_dw_conv_stencil_1":{
        "type":["Record",[
          ["out_dw_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__742":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_dw_conv_stencil","const_p0__742.out"]
        ]
      },
      "hcompute_dw_conv_stencil_2":{
        "type":["Record",[
          ["out_dw_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__745":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_dw_conv_stencil","const_p0__745.out"]
        ]
      },
      "hcompute_dw_conv_stencil_3":{
        "type":["Record",[
          ["out_dw_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__748$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_dw_conv_stencil","const_p0__748$1.out"]
        ]
      },
      "hcompute_dw_conv_stencil_4":{
        "type":["Record",[
          ["out_dw_conv_stencil",["Array",16,"Bit"]],
          ["in0_dw_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_filter_dw_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["in2_hw_input_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_768_784_785$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_769_782_783$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_770_781_782$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_771_780_781$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_772_779_780$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_773_778_779$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_774_777_778$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_775_776_777$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_dw_conv_stencil_1_783_784$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_768$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_770$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_772$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_774$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_776$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_hw_filter_dw_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_768$binop.data.out","add_768_784_785$binop.data.in.0"],
          ["add_dw_conv_stencil_1_783_784$binop.data.out","add_768_784_785$binop.data.in.1"],
          ["self.out_dw_conv_stencil","add_768_784_785$binop.data.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769$binop.data.out","add_769_782_783$binop.data.in.0"],
          ["add_770_781_782$binop.data.out","add_769_782_783$binop.data.in.1"],
          ["add_dw_conv_stencil_1_783_784$binop.data.in.1","add_769_782_783$binop.data.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_770$binop.data.out","add_770_781_782$binop.data.in.0"],
          ["add_771_780_781$binop.data.out","add_770_781_782$binop.data.in.1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771$binop.data.out","add_771_780_781$binop.data.in.0"],
          ["add_772_779_780$binop.data.out","add_771_780_781$binop.data.in.1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_772$binop.data.out","add_772_779_780$binop.data.in.0"],
          ["add_773_778_779$binop.data.out","add_772_779_780$binop.data.in.1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773$binop.data.out","add_773_778_779$binop.data.in.0"],
          ["add_774_777_778$binop.data.out","add_773_778_779$binop.data.in.1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_774$binop.data.out","add_774_777_778$binop.data.in.0"],
          ["add_775_776_777$binop.data.out","add_774_777_778$binop.data.in.1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775$binop.data.out","add_775_776_777$binop.data.in.0"],
          ["mul_hw_filter_dw_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_776$binop.data.out","add_775_776_777$binop.data.in.1"],
          ["self.in0_dw_conv_stencil.0","add_dw_conv_stencil_1_783_784$binop.data.in.0"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.0","mul_hw_filter_dw_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_768$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.0","mul_hw_filter_dw_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_768$binop.data.in.1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769$binop.data.in.1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.2","mul_hw_filter_dw_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_770$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.2","mul_hw_filter_dw_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_770$binop.data.in.1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771$binop.data.in.1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.4","mul_hw_filter_dw_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_772$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.4","mul_hw_filter_dw_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_772$binop.data.in.1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773$binop.data.in.1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.6","mul_hw_filter_dw_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_774$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.6","mul_hw_filter_dw_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_774$binop.data.in.1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775$binop.data.in.1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.8","mul_hw_filter_dw_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_776$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.8","mul_hw_filter_dw_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_776$binop.data.in.1"]
        ]
      },
      "hcompute_dw_conv_stencil_5":{
        "type":["Record",[
          ["out_dw_conv_stencil",["Array",16,"Bit"]],
          ["in0_dw_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_filter_dw_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["in2_hw_input_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_845_861_862$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_846_859_860$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_847_858_859$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_848_857_858$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_849_856_857$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_850_855_856$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_851_854_855$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_852_853_854$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_dw_conv_stencil_2_860_861$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_845$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_847$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_849$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_851$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_hw_filter_dw_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_845$binop.data.out","add_845_861_862$binop.data.in.0"],
          ["add_dw_conv_stencil_2_860_861$binop.data.out","add_845_861_862$binop.data.in.1"],
          ["self.out_dw_conv_stencil","add_845_861_862$binop.data.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846$binop.data.out","add_846_859_860$binop.data.in.0"],
          ["add_847_858_859$binop.data.out","add_846_859_860$binop.data.in.1"],
          ["add_dw_conv_stencil_2_860_861$binop.data.in.1","add_846_859_860$binop.data.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_847$binop.data.out","add_847_858_859$binop.data.in.0"],
          ["add_848_857_858$binop.data.out","add_847_858_859$binop.data.in.1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848$binop.data.out","add_848_857_858$binop.data.in.0"],
          ["add_849_856_857$binop.data.out","add_848_857_858$binop.data.in.1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_849$binop.data.out","add_849_856_857$binop.data.in.0"],
          ["add_850_855_856$binop.data.out","add_849_856_857$binop.data.in.1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850$binop.data.out","add_850_855_856$binop.data.in.0"],
          ["add_851_854_855$binop.data.out","add_850_855_856$binop.data.in.1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_851$binop.data.out","add_851_854_855$binop.data.in.0"],
          ["add_852_853_854$binop.data.out","add_851_854_855$binop.data.in.1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852$binop.data.out","add_852_853_854$binop.data.in.0"],
          ["mul_hw_filter_dw_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853$binop.data.out","add_852_853_854$binop.data.in.1"],
          ["self.in0_dw_conv_stencil.0","add_dw_conv_stencil_2_860_861$binop.data.in.0"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.0","mul_hw_filter_dw_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_845$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.0","mul_hw_filter_dw_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_845$binop.data.in.1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846$binop.data.in.1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.2","mul_hw_filter_dw_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_847$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.2","mul_hw_filter_dw_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_847$binop.data.in.1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848$binop.data.in.1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.4","mul_hw_filter_dw_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_849$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.4","mul_hw_filter_dw_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_849$binop.data.in.1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850$binop.data.in.1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.6","mul_hw_filter_dw_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_851$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.6","mul_hw_filter_dw_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_851$binop.data.in.1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852$binop.data.in.1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.8","mul_hw_filter_dw_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.8","mul_hw_filter_dw_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853$binop.data.in.1"]
        ]
      },
      "hcompute_dw_conv_stencil_6":{
        "type":["Record",[
          ["out_dw_conv_stencil",["Array",16,"Bit"]],
          ["in0_dw_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_filter_dw_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["in2_hw_input_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_922_938_939$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_923_936_937$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_924_935_936$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_925_934_935$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_926_933_934$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_927_932_933$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_928_931_932$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_929_930_931$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_dw_conv_stencil_3_937_938$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_922$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_924$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_926$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_928$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_930$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_hw_filter_dw_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_922$binop.data.out","add_922_938_939$binop.data.in.0"],
          ["add_dw_conv_stencil_3_937_938$binop.data.out","add_922_938_939$binop.data.in.1"],
          ["self.out_dw_conv_stencil","add_922_938_939$binop.data.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923$binop.data.out","add_923_936_937$binop.data.in.0"],
          ["add_924_935_936$binop.data.out","add_923_936_937$binop.data.in.1"],
          ["add_dw_conv_stencil_3_937_938$binop.data.in.1","add_923_936_937$binop.data.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_924$binop.data.out","add_924_935_936$binop.data.in.0"],
          ["add_925_934_935$binop.data.out","add_924_935_936$binop.data.in.1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925$binop.data.out","add_925_934_935$binop.data.in.0"],
          ["add_926_933_934$binop.data.out","add_925_934_935$binop.data.in.1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_926$binop.data.out","add_926_933_934$binop.data.in.0"],
          ["add_927_932_933$binop.data.out","add_926_933_934$binop.data.in.1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927$binop.data.out","add_927_932_933$binop.data.in.0"],
          ["add_928_931_932$binop.data.out","add_927_932_933$binop.data.in.1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_928$binop.data.out","add_928_931_932$binop.data.in.0"],
          ["add_929_930_931$binop.data.out","add_928_931_932$binop.data.in.1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929$binop.data.out","add_929_930_931$binop.data.in.0"],
          ["mul_hw_filter_dw_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_930$binop.data.out","add_929_930_931$binop.data.in.1"],
          ["self.in0_dw_conv_stencil.0","add_dw_conv_stencil_3_937_938$binop.data.in.0"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.0","mul_hw_filter_dw_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_922$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.0","mul_hw_filter_dw_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_922$binop.data.in.1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923$binop.data.in.1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.2","mul_hw_filter_dw_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_924$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.2","mul_hw_filter_dw_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_924$binop.data.in.1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925$binop.data.in.1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.4","mul_hw_filter_dw_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_926$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.4","mul_hw_filter_dw_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_926$binop.data.in.1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927$binop.data.in.1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.6","mul_hw_filter_dw_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_928$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.6","mul_hw_filter_dw_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_928$binop.data.in.1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929$binop.data.in.1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.8","mul_hw_filter_dw_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_930$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.8","mul_hw_filter_dw_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_930$binop.data.in.1"]
        ]
      },
      "hcompute_dw_conv_stencil_7":{
        "type":["Record",[
          ["out_dw_conv_stencil",["Array",16,"Bit"]],
          ["in0_dw_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_filter_dw_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["in2_hw_input_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1000_1013_1014$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1001_1012_1013$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1002_1011_1012$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1003_1010_1011$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1004_1009_1010$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1005_1008_1009$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1006_1007_1008$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_999_1015_1016$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_dw_conv_stencil_4_1014_1015$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_999$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_1001$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_1003$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_1005$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_1007$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000$binop.data.out","add_1000_1013_1014$binop.data.in.0"],
          ["add_1001_1012_1013$binop.data.out","add_1000_1013_1014$binop.data.in.1"],
          ["add_dw_conv_stencil_4_1014_1015$binop.data.in.1","add_1000_1013_1014$binop.data.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_1001$binop.data.out","add_1001_1012_1013$binop.data.in.0"],
          ["add_1002_1011_1012$binop.data.out","add_1001_1012_1013$binop.data.in.1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002$binop.data.out","add_1002_1011_1012$binop.data.in.0"],
          ["add_1003_1010_1011$binop.data.out","add_1002_1011_1012$binop.data.in.1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_1003$binop.data.out","add_1003_1010_1011$binop.data.in.0"],
          ["add_1004_1009_1010$binop.data.out","add_1003_1010_1011$binop.data.in.1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004$binop.data.out","add_1004_1009_1010$binop.data.in.0"],
          ["add_1005_1008_1009$binop.data.out","add_1004_1009_1010$binop.data.in.1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_1005$binop.data.out","add_1005_1008_1009$binop.data.in.0"],
          ["add_1006_1007_1008$binop.data.out","add_1005_1008_1009$binop.data.in.1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006$binop.data.out","add_1006_1007_1008$binop.data.in.0"],
          ["mul_hw_filter_dw_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_1007$binop.data.out","add_1006_1007_1008$binop.data.in.1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_999$binop.data.out","add_999_1015_1016$binop.data.in.0"],
          ["add_dw_conv_stencil_4_1014_1015$binop.data.out","add_999_1015_1016$binop.data.in.1"],
          ["self.out_dw_conv_stencil","add_999_1015_1016$binop.data.out"],
          ["self.in0_dw_conv_stencil.0","add_dw_conv_stencil_4_1014_1015$binop.data.in.0"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.0","mul_hw_filter_dw_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_999$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.0","mul_hw_filter_dw_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_999$binop.data.in.1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000$binop.data.in.1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.2","mul_hw_filter_dw_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_1001$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.2","mul_hw_filter_dw_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_1001$binop.data.in.1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002$binop.data.in.1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.4","mul_hw_filter_dw_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_1003$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.4","mul_hw_filter_dw_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_1003$binop.data.in.1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004$binop.data.in.1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.6","mul_hw_filter_dw_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_1005$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.6","mul_hw_filter_dw_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_1005$binop.data.in.1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006$binop.data.in.1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.8","mul_hw_filter_dw_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_1007$binop.data.in.0"],
          ["self.in2_hw_input_global_wrapper_stencil.8","mul_hw_filter_dw_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_1007$binop.data.in.1"]
        ]
      },
      "hcompute_hw_filter_dw_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_filter_dw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_dw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_dw_global_wrapper_stencil","self.in0_hw_filter_dw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_dw_global_wrapper_stencil_1":{
        "type":["Record",[
          ["out_hw_filter_dw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_dw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_dw_global_wrapper_stencil","self.in0_hw_filter_dw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_dw_global_wrapper_stencil_2":{
        "type":["Record",[
          ["out_hw_filter_dw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_dw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_dw_global_wrapper_stencil","self.in0_hw_filter_dw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_dw_global_wrapper_stencil_3":{
        "type":["Record",[
          ["out_hw_filter_dw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_dw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_dw_global_wrapper_stencil","self.in0_hw_filter_dw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_pw_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_filter_pw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_pw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_pw_global_wrapper_stencil","self.in0_hw_filter_pw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_pw_global_wrapper_stencil_1":{
        "type":["Record",[
          ["out_hw_filter_pw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_pw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_pw_global_wrapper_stencil","self.in0_hw_filter_pw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_pw_global_wrapper_stencil_10":{
        "type":["Record",[
          ["out_hw_filter_pw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_pw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_pw_global_wrapper_stencil","self.in0_hw_filter_pw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_pw_global_wrapper_stencil_11":{
        "type":["Record",[
          ["out_hw_filter_pw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_pw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_pw_global_wrapper_stencil","self.in0_hw_filter_pw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_pw_global_wrapper_stencil_2":{
        "type":["Record",[
          ["out_hw_filter_pw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_pw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_pw_global_wrapper_stencil","self.in0_hw_filter_pw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_pw_global_wrapper_stencil_3":{
        "type":["Record",[
          ["out_hw_filter_pw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_pw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_pw_global_wrapper_stencil","self.in0_hw_filter_pw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_pw_global_wrapper_stencil_4":{
        "type":["Record",[
          ["out_hw_filter_pw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_pw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_pw_global_wrapper_stencil","self.in0_hw_filter_pw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_pw_global_wrapper_stencil_5":{
        "type":["Record",[
          ["out_hw_filter_pw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_pw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_pw_global_wrapper_stencil","self.in0_hw_filter_pw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_pw_global_wrapper_stencil_6":{
        "type":["Record",[
          ["out_hw_filter_pw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_pw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_pw_global_wrapper_stencil","self.in0_hw_filter_pw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_pw_global_wrapper_stencil_7":{
        "type":["Record",[
          ["out_hw_filter_pw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_pw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_pw_global_wrapper_stencil","self.in0_hw_filter_pw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_pw_global_wrapper_stencil_8":{
        "type":["Record",[
          ["out_hw_filter_pw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_pw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_pw_global_wrapper_stencil","self.in0_hw_filter_pw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_pw_global_wrapper_stencil_9":{
        "type":["Record",[
          ["out_hw_filter_pw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_pw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_pw_global_wrapper_stencil","self.in0_hw_filter_pw_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_1":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_2":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_3":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_pw_conv_reduction_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_pw_conv_reduction_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_pw_conv_reduction_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_pw_conv_reduction_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_pw_conv_reduction_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_pw_conv_reduction_stencil.0"]
        ]
      },
      "hcompute_pw_conv_reduction_stencil":{
        "type":["Record",[
          ["out_pw_conv_reduction_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__1071":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_pw_conv_reduction_stencil","const_p0__1071.out"]
        ]
      },
      "hcompute_pw_conv_reduction_stencil_1":{
        "type":["Record",[
          ["out_pw_conv_reduction_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__1074":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_pw_conv_reduction_stencil","const_p0__1074.out"]
        ]
      },
      "hcompute_pw_conv_reduction_stencil_2":{
        "type":["Record",[
          ["out_pw_conv_reduction_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__1077":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_pw_conv_reduction_stencil","const_p0__1077.out"]
        ]
      },
      "hcompute_pw_conv_reduction_stencil_3":{
        "type":["Record",[
          ["out_pw_conv_reduction_stencil",["Array",16,"Bit"]],
          ["in0_dw_conv_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_hw_filter_pw_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_pw_conv_reduction_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1087_1093_1094$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1088_1091_1092$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1089_1090_1091$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_pw_conv_reduction_stencil_1_1092_1093$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_1_dw_conv_stencil_5_1087$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1088$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_3_dw_conv_stencil_7_1089$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_4_dw_conv_stencil_8_1090$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_hw_filter_pw_global_wrapper_stencil_1_dw_conv_stencil_5_1087$binop.data.out","add_1087_1093_1094$binop.data.in.0"],
          ["add_pw_conv_reduction_stencil_1_1092_1093$binop.data.out","add_1087_1093_1094$binop.data.in.1"],
          ["self.out_pw_conv_reduction_stencil","add_1087_1093_1094$binop.data.out"],
          ["mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1088$binop.data.out","add_1088_1091_1092$binop.data.in.0"],
          ["add_1089_1090_1091$binop.data.out","add_1088_1091_1092$binop.data.in.1"],
          ["add_pw_conv_reduction_stencil_1_1092_1093$binop.data.in.1","add_1088_1091_1092$binop.data.out"],
          ["mul_hw_filter_pw_global_wrapper_stencil_3_dw_conv_stencil_7_1089$binop.data.out","add_1089_1090_1091$binop.data.in.0"],
          ["mul_hw_filter_pw_global_wrapper_stencil_4_dw_conv_stencil_8_1090$binop.data.out","add_1089_1090_1091$binop.data.in.1"],
          ["self.in2_pw_conv_reduction_stencil.0","add_pw_conv_reduction_stencil_1_1092_1093$binop.data.in.0"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.0","mul_hw_filter_pw_global_wrapper_stencil_1_dw_conv_stencil_5_1087$binop.data.in.0"],
          ["self.in0_dw_conv_stencil.0","mul_hw_filter_pw_global_wrapper_stencil_1_dw_conv_stencil_5_1087$binop.data.in.1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.1","mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1088$binop.data.in.0"],
          ["self.in0_dw_conv_stencil.1","mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1088$binop.data.in.1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.2","mul_hw_filter_pw_global_wrapper_stencil_3_dw_conv_stencil_7_1089$binop.data.in.0"],
          ["self.in0_dw_conv_stencil.2","mul_hw_filter_pw_global_wrapper_stencil_3_dw_conv_stencil_7_1089$binop.data.in.1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.3","mul_hw_filter_pw_global_wrapper_stencil_4_dw_conv_stencil_8_1090$binop.data.in.0"],
          ["self.in0_dw_conv_stencil.3","mul_hw_filter_pw_global_wrapper_stencil_4_dw_conv_stencil_8_1090$binop.data.in.1"]
        ]
      },
      "hcompute_pw_conv_reduction_stencil_4":{
        "type":["Record",[
          ["out_pw_conv_reduction_stencil",["Array",16,"Bit"]],
          ["in0_dw_conv_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_hw_filter_pw_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_pw_conv_reduction_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1120_1126_1127$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1121_1124_1125$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1122_1123_1124$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_pw_conv_reduction_stencil_2_1125_1126$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_5_dw_conv_stencil_9_1120$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1121$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_7_dw_conv_stencil_11_1122$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_8_dw_conv_stencil_12_1123$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_hw_filter_pw_global_wrapper_stencil_5_dw_conv_stencil_9_1120$binop.data.out","add_1120_1126_1127$binop.data.in.0"],
          ["add_pw_conv_reduction_stencil_2_1125_1126$binop.data.out","add_1120_1126_1127$binop.data.in.1"],
          ["self.out_pw_conv_reduction_stencil","add_1120_1126_1127$binop.data.out"],
          ["mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1121$binop.data.out","add_1121_1124_1125$binop.data.in.0"],
          ["add_1122_1123_1124$binop.data.out","add_1121_1124_1125$binop.data.in.1"],
          ["add_pw_conv_reduction_stencil_2_1125_1126$binop.data.in.1","add_1121_1124_1125$binop.data.out"],
          ["mul_hw_filter_pw_global_wrapper_stencil_7_dw_conv_stencil_11_1122$binop.data.out","add_1122_1123_1124$binop.data.in.0"],
          ["mul_hw_filter_pw_global_wrapper_stencil_8_dw_conv_stencil_12_1123$binop.data.out","add_1122_1123_1124$binop.data.in.1"],
          ["self.in2_pw_conv_reduction_stencil.0","add_pw_conv_reduction_stencil_2_1125_1126$binop.data.in.0"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.0","mul_hw_filter_pw_global_wrapper_stencil_5_dw_conv_stencil_9_1120$binop.data.in.0"],
          ["self.in0_dw_conv_stencil.3","mul_hw_filter_pw_global_wrapper_stencil_5_dw_conv_stencil_9_1120$binop.data.in.1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.1","mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1121$binop.data.in.0"],
          ["self.in0_dw_conv_stencil.0","mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1121$binop.data.in.1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.2","mul_hw_filter_pw_global_wrapper_stencil_7_dw_conv_stencil_11_1122$binop.data.in.0"],
          ["self.in0_dw_conv_stencil.1","mul_hw_filter_pw_global_wrapper_stencil_7_dw_conv_stencil_11_1122$binop.data.in.1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.3","mul_hw_filter_pw_global_wrapper_stencil_8_dw_conv_stencil_12_1123$binop.data.in.0"],
          ["self.in0_dw_conv_stencil.2","mul_hw_filter_pw_global_wrapper_stencil_8_dw_conv_stencil_12_1123$binop.data.in.1"]
        ]
      },
      "hcompute_pw_conv_reduction_stencil_5":{
        "type":["Record",[
          ["out_pw_conv_reduction_stencil",["Array",16,"Bit"]],
          ["in0_dw_conv_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_hw_filter_pw_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_pw_conv_reduction_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1153_1159_1160$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1154_1157_1158$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_1155_1156_1157$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_pw_conv_reduction_stencil_3_1158_1159$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1154$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_11_dw_conv_stencil_15_1155$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_12_dw_conv_stencil_16_1156$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_9_dw_conv_stencil_13_1153$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_hw_filter_pw_global_wrapper_stencil_9_dw_conv_stencil_13_1153$binop.data.out","add_1153_1159_1160$binop.data.in.0"],
          ["add_pw_conv_reduction_stencil_3_1158_1159$binop.data.out","add_1153_1159_1160$binop.data.in.1"],
          ["self.out_pw_conv_reduction_stencil","add_1153_1159_1160$binop.data.out"],
          ["mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1154$binop.data.out","add_1154_1157_1158$binop.data.in.0"],
          ["add_1155_1156_1157$binop.data.out","add_1154_1157_1158$binop.data.in.1"],
          ["add_pw_conv_reduction_stencil_3_1158_1159$binop.data.in.1","add_1154_1157_1158$binop.data.out"],
          ["mul_hw_filter_pw_global_wrapper_stencil_11_dw_conv_stencil_15_1155$binop.data.out","add_1155_1156_1157$binop.data.in.0"],
          ["mul_hw_filter_pw_global_wrapper_stencil_12_dw_conv_stencil_16_1156$binop.data.out","add_1155_1156_1157$binop.data.in.1"],
          ["self.in2_pw_conv_reduction_stencil.0","add_pw_conv_reduction_stencil_3_1158_1159$binop.data.in.0"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.0","mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1154$binop.data.in.0"],
          ["self.in0_dw_conv_stencil.1","mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1154$binop.data.in.1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.1","mul_hw_filter_pw_global_wrapper_stencil_11_dw_conv_stencil_15_1155$binop.data.in.0"],
          ["self.in0_dw_conv_stencil.2","mul_hw_filter_pw_global_wrapper_stencil_11_dw_conv_stencil_15_1155$binop.data.in.1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.2","mul_hw_filter_pw_global_wrapper_stencil_12_dw_conv_stencil_16_1156$binop.data.in.0"],
          ["self.in0_dw_conv_stencil.3","mul_hw_filter_pw_global_wrapper_stencil_12_dw_conv_stencil_16_1156$binop.data.in.1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.3","mul_hw_filter_pw_global_wrapper_stencil_9_dw_conv_stencil_13_1153$binop.data.in.0"],
          ["self.in0_dw_conv_stencil.0","mul_hw_filter_pw_global_wrapper_stencil_9_dw_conv_stencil_13_1153$binop.data.in.1"]
        ]
      },
      "hw_filter_dw_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_dw_conv_stencil_4_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_5_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_6_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_6_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_7_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_7_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "chain_disen_const_U4510_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U4511_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U4512_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U4513_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U4514_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U4515_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U4516_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U4517_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U4518_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U4519_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U451_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U4520_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U4521_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U4522_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U4523_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U4524_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U4525_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U4526_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U4527_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U4528_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U4529_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U452_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U4530_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U4531_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U4532_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U4533_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U4534_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U4535_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U453_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U454_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U455_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U456_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U457_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U458_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U459_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U45_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U10"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U9"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"stencil_valid":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U12"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_3_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U11"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U13"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U14"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U15"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_3_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U16"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U17"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[3],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U18"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[3],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U19"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[3],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_3_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U20"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[3],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U21"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U22"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U23"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_3_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U24"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U27"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U28"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U26"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_3_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U25"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U29"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[7],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U30"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[7],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U31"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[7],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_3_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U32"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[7],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U36"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[12],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U35"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[12],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U34"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[12],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_3_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U33"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[12],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U37"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[13],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U38"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[13],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U39"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[13],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_3_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U40"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[13],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U41"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[11],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[14],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U42"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[11],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[14],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U43"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[11],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[14],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_3_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U44"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[11],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[14],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_2_garnet.chain_chain_en","chain_disen_const_U4510_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_3_garnet.chain_chain_en","chain_disen_const_U4511_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_0_garnet.chain_chain_en","chain_disen_const_U4512_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_1_garnet.chain_chain_en","chain_disen_const_U4513_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_2_garnet.chain_chain_en","chain_disen_const_U4514_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_3_garnet.chain_chain_en","chain_disen_const_U4515_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_3_garnet.chain_chain_en","chain_disen_const_U4516_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_2_garnet.chain_chain_en","chain_disen_const_U4517_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_0_garnet.chain_chain_en","chain_disen_const_U4518_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_1_garnet.chain_chain_en","chain_disen_const_U4519_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_0_garnet.chain_chain_en","chain_disen_const_U451_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_0_garnet.chain_chain_en","chain_disen_const_U4520_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_1_garnet.chain_chain_en","chain_disen_const_U4521_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_2_garnet.chain_chain_en","chain_disen_const_U4522_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_3_garnet.chain_chain_en","chain_disen_const_U4523_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_3_garnet.chain_chain_en","chain_disen_const_U4524_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_2_garnet.chain_chain_en","chain_disen_const_U4525_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_1_garnet.chain_chain_en","chain_disen_const_U4526_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_0_garnet.chain_chain_en","chain_disen_const_U4527_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_0_garnet.chain_chain_en","chain_disen_const_U4528_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_1_garnet.chain_chain_en","chain_disen_const_U4529_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_3_garnet.chain_chain_en","chain_disen_const_U452_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_2_garnet.chain_chain_en","chain_disen_const_U4530_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_3_garnet.chain_chain_en","chain_disen_const_U4531_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_0_garnet.chain_chain_en","chain_disen_const_U4532_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_1_garnet.chain_chain_en","chain_disen_const_U4533_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_2_garnet.chain_chain_en","chain_disen_const_U4534_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_3_garnet.chain_chain_en","chain_disen_const_U4535_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_2_garnet.chain_chain_en","chain_disen_const_U453_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_0_garnet.chain_chain_en","chain_disen_const_U454_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_1_garnet.chain_chain_en","chain_disen_const_U455_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_2_garnet.chain_chain_en","chain_disen_const_U456_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_3_garnet.chain_chain_en","chain_disen_const_U457_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_0_garnet.chain_chain_en","chain_disen_const_U458_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_1_garnet.chain_chain_en","chain_disen_const_U459_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1_garnet.chain_chain_en","chain_disen_const_U45_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_0_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_2_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_3_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_0_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_1_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_2_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_3_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_0_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_1_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_2_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_3_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_0_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_1_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_2_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_3_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_0_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_1_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_2_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_3_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_0_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_1_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_2_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_3_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_0_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_1_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_2_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_3_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_0_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_1_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_2_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_3_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_0_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_1_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_2_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_3_garnet.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_0_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_0_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.1"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_0_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.2"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_0_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.3"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_0_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.4"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_0_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.5"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_0_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.6"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_0_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.7"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_0_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.8"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_1_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.1"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_1_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.2"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_1_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.3"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_1_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.4"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_1_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.5"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_1_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.6"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_1_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.7"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_1_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.8"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1_garnet.stencil_valid","self.op_hcompute_dw_conv_stencil_5_read_extra_ctrl"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_2_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_2_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.1"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_2_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.2"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_2_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.3"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_2_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.4"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_2_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.5"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_2_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.6"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_2_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.7"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_2_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.8"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_3_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_3_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.1"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_3_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.2"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_3_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.3"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_3_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.4"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_3_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.5"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_3_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.6"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_3_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.7"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_3_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.8"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_1_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_1_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_1_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_1_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_1_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_1_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_1_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_1_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_2_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_2_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_2_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_2_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_2_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_2_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_2_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_2_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_2_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_3_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_3_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_3_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_3_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_3_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_3_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_3_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_3_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_3_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_0_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_0_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_0_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_0_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_0_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_0_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_0_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_0_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_0_garnet.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_0_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_2_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_3_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_0_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_1_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_2_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_3_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_0_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_1_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_2_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_3_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_0_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_1_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_2_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_3_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_0_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_1_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_2_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_3_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_0_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_1_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_2_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_3_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_0_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_1_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_2_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_3_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_0_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_1_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_2_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_3_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_0_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_1_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_2_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_3_garnet.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_0_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_0_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_0_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_0_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_2_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_2_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_2_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_2_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_3_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_3_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_3_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_3_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_0_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_0_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_0_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_0_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_1_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_1_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_1_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_1_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_2_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_2_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_2_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_2_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_3_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_3_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_3_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_3_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_0_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_0_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_0_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_0_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_1_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_1_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_1_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_1_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_2_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_2_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_2_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_2_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_3_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_3_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_3_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_3_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_0_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_0_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_0_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_0_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_1_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_1_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_1_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_1_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_2_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_2_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_2_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_2_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_3_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_3_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_3_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_3_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_0_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_0_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_0_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_0_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_1_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_1_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_1_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_1_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_2_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_2_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_2_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_2_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_3_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_3_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_3_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_3_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_0_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_0_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_0_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_0_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_1_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_1_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_1_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_1_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_2_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_2_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_2_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_2_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_3_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_3_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_3_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_3_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_0_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_0_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_0_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_0_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_1_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_1_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_1_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_1_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_2_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_2_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_2_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_2_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_3_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_3_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_3_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_3_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_0_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_0_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_0_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_0_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_1_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_1_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_1_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_1_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_2_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_2_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_2_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_2_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_3_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_3_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_3_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_3_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_0_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_0_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_0_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_0_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_1_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_1_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_1_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_1_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_2_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_2_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_2_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_2_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_3_garnet.rst_n","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_3_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_3_garnet.clk_en","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_3_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "hw_filter_pw_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_10_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_10_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_11_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_11_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_6_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_7_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_8_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_8_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_9_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_9_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_3_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_4_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_5_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_5_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "chain_disen_const_U5810_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U5811_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U581_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U582_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U583_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U584_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U585_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U586_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U587_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U588_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U589_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U58_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U46"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"stencil_valid":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U50"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U54"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U47"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U51"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U55"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U48"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U52"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U56"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U49"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[3],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[3],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U53"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[3],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[3],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U57"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[3],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[3],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_2_garnet.chain_chain_en","chain_disen_const_U5810_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_2_garnet.chain_chain_en","chain_disen_const_U5811_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_0_garnet.chain_chain_en","chain_disen_const_U581_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_1_garnet.chain_chain_en","chain_disen_const_U582_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_1_garnet.chain_chain_en","chain_disen_const_U583_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_1_garnet.chain_chain_en","chain_disen_const_U584_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_1_garnet.chain_chain_en","chain_disen_const_U585_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0_garnet.chain_chain_en","chain_disen_const_U586_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_0_garnet.chain_chain_en","chain_disen_const_U587_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_2_garnet.chain_chain_en","chain_disen_const_U588_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_2_garnet.chain_chain_en","chain_disen_const_U589_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_0_garnet.chain_chain_en","chain_disen_const_U58_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0_garnet.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_1_garnet.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_2_garnet.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_0_garnet.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_1_garnet.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_2_garnet.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_0_garnet.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_1_garnet.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_2_garnet.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_0_garnet.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_1_garnet.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_2_garnet.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_1_garnet.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_10_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_2_garnet.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_11_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_1_garnet.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_2_garnet.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_0_garnet.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_1_garnet.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_4_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_2_garnet.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_5_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_0_garnet.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_6_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_1_garnet.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_7_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_2_garnet.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_8_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_0_garnet.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_9_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0_garnet.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0_garnet.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_3_read.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_0_garnet.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_3_read.1"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_0_garnet.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_3_read.2"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_0_garnet.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_3_read.3"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0_garnet.stencil_valid","self.op_hcompute_pw_conv_reduction_stencil_3_read_extra_ctrl"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_1_garnet.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_4_read.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_1_garnet.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_4_read.1"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_1_garnet.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_4_read.2"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_1_garnet.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_4_read.3"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_2_garnet.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_5_read.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_2_garnet.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_5_read.1"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_2_garnet.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_5_read.2"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_2_garnet.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_5_read.3"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0_garnet.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_1_garnet.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_2_garnet.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_0_garnet.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_1_garnet.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_2_garnet.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_0_garnet.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_1_garnet.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_2_garnet.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_0_garnet.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_1_garnet.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_2_garnet.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0_garnet.rst_n","ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0_garnet.clk_en","ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_1_garnet.rst_n","ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_1_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_1_garnet.clk_en","ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_1_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_2_garnet.rst_n","ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_2_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_2_garnet.clk_en","ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_2_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_0_garnet.rst_n","ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_0_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_0_garnet.clk_en","ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_0_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_1_garnet.rst_n","ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_1_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_1_garnet.clk_en","ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_1_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_2_garnet.rst_n","ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_2_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_2_garnet.clk_en","ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_2_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_0_garnet.rst_n","ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_0_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_0_garnet.clk_en","ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_0_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_1_garnet.rst_n","ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_1_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_1_garnet.clk_en","ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_1_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_2_garnet.rst_n","ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_2_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_2_garnet.clk_en","ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_2_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_0_garnet.rst_n","ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_0_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_0_garnet.clk_en","ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_0_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_1_garnet.rst_n","ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_1_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_1_garnet.clk_en","ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_1_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_2_garnet.rst_n","ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_2_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_2_garnet.clk_en","ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_2_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_dw_conv_stencil_4_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_5_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_6_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_6_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_7_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_7_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "chain_disen_const_U871_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U872_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U873_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "chain_disen_const_U87_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_reg__U63$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U64$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U65$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U66$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U67$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U68$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U69$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U70$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U71$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U72$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U73$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U74$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U75$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U76$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U77$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U78$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U79$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U80$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U81$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U82$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U83$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U84$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U85$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U86$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U59"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,32],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[59],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[61],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[8],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"stencil_valid":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30]},"tb2out_0":{"cycle_starting_addr":[64],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,30],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[64],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,30],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U61"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,32],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[59],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[61],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[8],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[64],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,30],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[64],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,30],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U62"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,32],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[59],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[61],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[8],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[64],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,30],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[64],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,30],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U60"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,32],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[59],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[61],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[8],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[64],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,30],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[64],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,30],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}}], "init":["Json",null], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152_garnet.chain_chain_en","chain_disen_const_U871_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112_garnet.chain_chain_en","chain_disen_const_U872_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92_garnet.chain_chain_en","chain_disen_const_U873_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132_garnet.chain_chain_en","chain_disen_const_U87_lutcnst.bit.out"],
          ["self.clk","d_reg__U63$reg0.clk"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_2_write.0","d_reg__U63$reg0.in"],
          ["d_reg__U74$reg0.in","d_reg__U63$reg0.out"],
          ["self.op_hcompute_dw_conv_stencil_6_read.8","d_reg__U63$reg0.out"],
          ["self.clk","d_reg__U64$reg0.clk"],
          ["d_reg__U65$reg0.out","d_reg__U64$reg0.in"],
          ["self.op_hcompute_dw_conv_stencil_5_read.0","d_reg__U64$reg0.out"],
          ["self.clk","d_reg__U65$reg0.clk"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132_garnet.data_out_0","d_reg__U65$reg0.in"],
          ["self.op_hcompute_dw_conv_stencil_5_read.1","d_reg__U65$reg0.out"],
          ["self.clk","d_reg__U66$reg0.clk"],
          ["d_reg__U67$reg0.out","d_reg__U66$reg0.in"],
          ["self.op_hcompute_dw_conv_stencil_5_read.3","d_reg__U66$reg0.out"],
          ["self.clk","d_reg__U67$reg0.clk"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132_garnet.data_out_1","d_reg__U67$reg0.in"],
          ["self.op_hcompute_dw_conv_stencil_5_read.4","d_reg__U67$reg0.out"],
          ["self.clk","d_reg__U68$reg0.clk"],
          ["d_reg__U69$reg0.out","d_reg__U68$reg0.in"],
          ["self.op_hcompute_dw_conv_stencil_5_read.6","d_reg__U68$reg0.out"],
          ["self.clk","d_reg__U69$reg0.clk"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_1_write.0","d_reg__U69$reg0.in"],
          ["self.op_hcompute_dw_conv_stencil_5_read.8","d_reg__U69$reg0.out"],
          ["self.clk","d_reg__U70$reg0.clk"],
          ["d_reg__U71$reg0.out","d_reg__U70$reg0.in"],
          ["self.op_hcompute_dw_conv_stencil_6_read.0","d_reg__U70$reg0.out"],
          ["self.clk","d_reg__U71$reg0.clk"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112_garnet.data_out_0","d_reg__U71$reg0.in"],
          ["self.op_hcompute_dw_conv_stencil_6_read.1","d_reg__U71$reg0.out"],
          ["self.clk","d_reg__U72$reg0.clk"],
          ["d_reg__U73$reg0.out","d_reg__U72$reg0.in"],
          ["self.op_hcompute_dw_conv_stencil_6_read.3","d_reg__U72$reg0.out"],
          ["self.clk","d_reg__U73$reg0.clk"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112_garnet.data_out_1","d_reg__U73$reg0.in"],
          ["self.op_hcompute_dw_conv_stencil_6_read.4","d_reg__U73$reg0.out"],
          ["self.clk","d_reg__U74$reg0.clk"],
          ["self.op_hcompute_dw_conv_stencil_6_read.6","d_reg__U74$reg0.out"],
          ["self.clk","d_reg__U75$reg0.clk"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","d_reg__U75$reg0.in"],
          ["d_reg__U86$reg0.in","d_reg__U75$reg0.out"],
          ["self.op_hcompute_dw_conv_stencil_4_read.8","d_reg__U75$reg0.out"],
          ["self.clk","d_reg__U76$reg0.clk"],
          ["d_reg__U77$reg0.out","d_reg__U76$reg0.in"],
          ["self.op_hcompute_dw_conv_stencil_7_read.0","d_reg__U76$reg0.out"],
          ["self.clk","d_reg__U77$reg0.clk"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92_garnet.data_out_0","d_reg__U77$reg0.in"],
          ["self.op_hcompute_dw_conv_stencil_7_read.1","d_reg__U77$reg0.out"],
          ["self.clk","d_reg__U78$reg0.clk"],
          ["d_reg__U79$reg0.out","d_reg__U78$reg0.in"],
          ["self.op_hcompute_dw_conv_stencil_7_read.3","d_reg__U78$reg0.out"],
          ["self.clk","d_reg__U79$reg0.clk"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92_garnet.data_out_1","d_reg__U79$reg0.in"],
          ["self.op_hcompute_dw_conv_stencil_7_read.4","d_reg__U79$reg0.out"],
          ["self.clk","d_reg__U80$reg0.clk"],
          ["d_reg__U81$reg0.out","d_reg__U80$reg0.in"],
          ["self.op_hcompute_dw_conv_stencil_7_read.6","d_reg__U80$reg0.out"],
          ["self.clk","d_reg__U81$reg0.clk"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_3_write.0","d_reg__U81$reg0.in"],
          ["self.op_hcompute_dw_conv_stencil_7_read.8","d_reg__U81$reg0.out"],
          ["self.clk","d_reg__U82$reg0.clk"],
          ["d_reg__U83$reg0.out","d_reg__U82$reg0.in"],
          ["self.op_hcompute_dw_conv_stencil_4_read.0","d_reg__U82$reg0.out"],
          ["self.clk","d_reg__U83$reg0.clk"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152_garnet.data_out_0","d_reg__U83$reg0.in"],
          ["self.op_hcompute_dw_conv_stencil_4_read.1","d_reg__U83$reg0.out"],
          ["self.clk","d_reg__U84$reg0.clk"],
          ["d_reg__U85$reg0.out","d_reg__U84$reg0.in"],
          ["self.op_hcompute_dw_conv_stencil_4_read.3","d_reg__U84$reg0.out"],
          ["self.clk","d_reg__U85$reg0.clk"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152_garnet.data_out_1","d_reg__U85$reg0.in"],
          ["self.op_hcompute_dw_conv_stencil_4_read.4","d_reg__U85$reg0.out"],
          ["self.clk","d_reg__U86$reg0.clk"],
          ["self.op_hcompute_dw_conv_stencil_4_read.6","d_reg__U86$reg0.out"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132_garnet.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112_garnet.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92_garnet.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152_garnet.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.2"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152_garnet.data_out_1","self.op_hcompute_dw_conv_stencil_4_read.5"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","self.op_hcompute_dw_conv_stencil_4_read.7"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.2"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132_garnet.data_out_1","self.op_hcompute_dw_conv_stencil_5_read.5"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_1_write.0","self.op_hcompute_dw_conv_stencil_5_read.7"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132_garnet.stencil_valid","self.op_hcompute_dw_conv_stencil_5_read_extra_ctrl"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.2"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112_garnet.data_out_1","self.op_hcompute_dw_conv_stencil_6_read.5"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_2_write.0","self.op_hcompute_dw_conv_stencil_6_read.7"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92_garnet.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.2"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92_garnet.data_out_1","self.op_hcompute_dw_conv_stencil_7_read.5"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_3_write.0","self.op_hcompute_dw_conv_stencil_7_read.7"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132_garnet.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_1_write.0"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112_garnet.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_2_write.0"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92_garnet.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_3_write.0"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152_garnet.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132_garnet.clk_en","ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132_garnet.rst_n","ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112_garnet.clk_en","ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112_garnet.rst_n","ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92_garnet.clk_en","ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92_garnet.rst_n","ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152_garnet.rst_n","ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152_garnet.clk_en","ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "mobilenet_unrolled":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read_en","Bit"],
          ["hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_en","Bit"],
          ["hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_en","Bit"],
          ["hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_en","Bit"],
          ["hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_stencil_clkwrk_10_op_hcompute_hw_filter_pw_global_wrapper_stencil_6_read_en","Bit"],
          ["hw_filter_pw_stencil_clkwrk_10_op_hcompute_hw_filter_pw_global_wrapper_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_stencil_clkwrk_11_op_hcompute_hw_filter_pw_global_wrapper_stencil_7_read_en","Bit"],
          ["hw_filter_pw_stencil_clkwrk_11_op_hcompute_hw_filter_pw_global_wrapper_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_stencil_clkwrk_12_op_hcompute_hw_filter_pw_global_wrapper_stencil_8_read_en","Bit"],
          ["hw_filter_pw_stencil_clkwrk_12_op_hcompute_hw_filter_pw_global_wrapper_stencil_8_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_stencil_clkwrk_13_op_hcompute_hw_filter_pw_global_wrapper_stencil_9_read_en","Bit"],
          ["hw_filter_pw_stencil_clkwrk_13_op_hcompute_hw_filter_pw_global_wrapper_stencil_9_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_stencil_clkwrk_14_op_hcompute_hw_filter_pw_global_wrapper_stencil_10_read_en","Bit"],
          ["hw_filter_pw_stencil_clkwrk_14_op_hcompute_hw_filter_pw_global_wrapper_stencil_10_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_stencil_clkwrk_15_op_hcompute_hw_filter_pw_global_wrapper_stencil_11_read_en","Bit"],
          ["hw_filter_pw_stencil_clkwrk_15_op_hcompute_hw_filter_pw_global_wrapper_stencil_11_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_stencil_clkwrk_4_op_hcompute_hw_filter_pw_global_wrapper_stencil_read_en","Bit"],
          ["hw_filter_pw_stencil_clkwrk_4_op_hcompute_hw_filter_pw_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_stencil_clkwrk_5_op_hcompute_hw_filter_pw_global_wrapper_stencil_1_read_en","Bit"],
          ["hw_filter_pw_stencil_clkwrk_5_op_hcompute_hw_filter_pw_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_stencil_clkwrk_6_op_hcompute_hw_filter_pw_global_wrapper_stencil_2_read_en","Bit"],
          ["hw_filter_pw_stencil_clkwrk_6_op_hcompute_hw_filter_pw_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_stencil_clkwrk_7_op_hcompute_hw_filter_pw_global_wrapper_stencil_3_read_en","Bit"],
          ["hw_filter_pw_stencil_clkwrk_7_op_hcompute_hw_filter_pw_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_stencil_clkwrk_8_op_hcompute_hw_filter_pw_global_wrapper_stencil_4_read_en","Bit"],
          ["hw_filter_pw_stencil_clkwrk_8_op_hcompute_hw_filter_pw_global_wrapper_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_stencil_clkwrk_9_op_hcompute_hw_filter_pw_global_wrapper_stencil_5_read_en","Bit"],
          ["hw_filter_pw_stencil_clkwrk_9_op_hcompute_hw_filter_pw_global_wrapper_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_16_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_clkwrk_16_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_17_op_hcompute_hw_input_global_wrapper_stencil_1_read_en","Bit"],
          ["hw_input_stencil_clkwrk_17_op_hcompute_hw_input_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_18_op_hcompute_hw_input_global_wrapper_stencil_2_read_en","Bit"],
          ["hw_input_stencil_clkwrk_18_op_hcompute_hw_input_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_19_op_hcompute_hw_input_global_wrapper_stencil_3_read_en","Bit"],
          ["hw_input_stencil_clkwrk_19_op_hcompute_hw_input_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_20_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_20_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_21_op_hcompute_hw_output_stencil_1_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_21_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_22_op_hcompute_hw_output_stencil_2_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_22_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "dw_conv_stencil$and_all__U0$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "dw_conv_stencil$and_all__U0$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "dw_conv_stencil$and_all__U1$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "dw_conv_stencil$and_all__U1$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "dw_conv_stencil$and_all__U2$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "dw_conv_stencil$and_all__U2$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "dw_conv_stencil$and_all__U3$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "dw_conv_stencil$and_all__U3$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "dw_conv_stencil$and_all__U4$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "dw_conv_stencil$and_all__U4$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "dw_conv_stencil$and_all__U5$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "dw_conv_stencil$and_all__U5$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "dw_conv_stencil$and_all__U6$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "dw_conv_stencil$and_all__U6$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "dw_conv_stencil$and_all__U7$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "dw_conv_stencil$and_all__U7$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "dw_conv_stencil$and_all__U8$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "dw_conv_stencil$and_all__U8$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U4510_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U4511_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U4512_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U4513_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U4514_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U4515_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U4516_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U4517_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U4518_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U4519_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U451_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U4520_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U4521_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U4522_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U4523_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U4524_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U4525_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U4526_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U4527_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U4528_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U4529_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U452_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U4530_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U4531_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U4532_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U4533_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U4534_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U4535_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U453_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U454_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U455_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U456_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U457_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U458_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U459_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$chain_disen_const_U45_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U10"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U9"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"stencil_valid":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U12"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_3_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U11"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U13"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U14"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U15"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_3_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U16"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U17"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[3],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U18"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[3],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U19"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[3],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_3_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U20"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[3],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U21"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U22"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U23"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_3_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U24"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U27"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U28"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U26"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_3_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U25"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U29"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[7],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U30"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[7],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U31"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[7],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_3_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U32"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[7],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U36"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[12],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U35"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[12],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U34"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[12],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_3_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U33"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[12],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U37"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[13],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U38"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[13],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U39"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[13],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_3_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U40"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[13],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U41"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[11],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[14],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U42"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[11],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[14],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U43"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[11],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[14],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_3_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_3_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U44"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[11],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[14],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_pw_global_wrapper_stencil$chain_disen_const_U5810_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_pw_global_wrapper_stencil$chain_disen_const_U5811_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_pw_global_wrapper_stencil$chain_disen_const_U581_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_pw_global_wrapper_stencil$chain_disen_const_U582_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_pw_global_wrapper_stencil$chain_disen_const_U583_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_pw_global_wrapper_stencil$chain_disen_const_U584_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_pw_global_wrapper_stencil$chain_disen_const_U585_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_pw_global_wrapper_stencil$chain_disen_const_U586_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_pw_global_wrapper_stencil$chain_disen_const_U587_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_pw_global_wrapper_stencil$chain_disen_const_U588_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_pw_global_wrapper_stencil$chain_disen_const_U589_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_pw_global_wrapper_stencil$chain_disen_const_U58_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U46"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"stencil_valid":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U50"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U54"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U47"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U51"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U55"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U48"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U52"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U56"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U49"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[3],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[3],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_1_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U53"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[3],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[3],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_2_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U57"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[3],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[3],"read_data_stride":[0,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_input_global_wrapper_stencil$chain_disen_const_U871_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_input_global_wrapper_stencil$chain_disen_const_U872_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_input_global_wrapper_stencil$chain_disen_const_U873_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_input_global_wrapper_stencil$chain_disen_const_U87_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U63$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U64$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U65$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U66$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U67$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U68$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U69$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U70$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U71$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U72$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U73$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U74$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U75$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U76$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U77$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U78$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U79$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U80$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U81$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U82$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U83$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U84$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U85$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U86$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U59"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,32],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[59],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[61],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[8],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"stencil_valid":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30]},"tb2out_0":{"cycle_starting_addr":[64],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,30],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[64],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,30],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U61"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,32],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[59],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[61],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[8],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[64],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,30],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[64],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,30],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U62"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,32],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[59],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[61],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[8],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[64],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,30],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[64],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,30],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U60"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,32],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[59],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[61],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[8],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[64],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,30],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[64],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,30],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "io16_hw_output_stencil_clkwrk_20_op_hcompute_hw_output_stencil_write_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","out"]}
          },
          "io16_hw_output_stencil_clkwrk_21_op_hcompute_hw_output_stencil_1_write_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","out"]}
          },
          "io16_hw_output_stencil_clkwrk_22_op_hcompute_hw_output_stencil_2_write_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","out"]}
          },
          "io16in_hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io16in_hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io16in_hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io16in_hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io16in_hw_filter_pw_stencil_clkwrk_10_op_hcompute_hw_filter_pw_global_wrapper_stencil_6_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io16in_hw_filter_pw_stencil_clkwrk_11_op_hcompute_hw_filter_pw_global_wrapper_stencil_7_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io16in_hw_filter_pw_stencil_clkwrk_12_op_hcompute_hw_filter_pw_global_wrapper_stencil_8_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io16in_hw_filter_pw_stencil_clkwrk_13_op_hcompute_hw_filter_pw_global_wrapper_stencil_9_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io16in_hw_filter_pw_stencil_clkwrk_14_op_hcompute_hw_filter_pw_global_wrapper_stencil_10_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io16in_hw_filter_pw_stencil_clkwrk_15_op_hcompute_hw_filter_pw_global_wrapper_stencil_11_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io16in_hw_filter_pw_stencil_clkwrk_4_op_hcompute_hw_filter_pw_global_wrapper_stencil_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io16in_hw_filter_pw_stencil_clkwrk_5_op_hcompute_hw_filter_pw_global_wrapper_stencil_1_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io16in_hw_filter_pw_stencil_clkwrk_6_op_hcompute_hw_filter_pw_global_wrapper_stencil_2_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io16in_hw_filter_pw_stencil_clkwrk_7_op_hcompute_hw_filter_pw_global_wrapper_stencil_3_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io16in_hw_filter_pw_stencil_clkwrk_8_op_hcompute_hw_filter_pw_global_wrapper_stencil_4_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io16in_hw_filter_pw_stencil_clkwrk_9_op_hcompute_hw_filter_pw_global_wrapper_stencil_5_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io16in_hw_input_stencil_clkwrk_16_op_hcompute_hw_input_global_wrapper_stencil_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io16in_hw_input_stencil_clkwrk_17_op_hcompute_hw_input_global_wrapper_stencil_1_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io16in_hw_input_stencil_clkwrk_18_op_hcompute_hw_input_global_wrapper_stencil_2_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io16in_hw_input_stencil_clkwrk_19_op_hcompute_hw_input_global_wrapper_stencil_3_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io1_hw_output_stencil_clkwrk_20_op_hcompute_hw_output_stencil_write_valid":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "io1_hw_output_stencil_clkwrk_21_op_hcompute_hw_output_stencil_1_write_valid":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "io1_hw_output_stencil_clkwrk_22_op_hcompute_hw_output_stencil_2_write_valid":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "io1in_reset":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","in"]}
          },
          "op_hcompute_dw_conv_stencil$inner_compute$const_p0__739":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_dw_conv_stencil_1$inner_compute$const_p0__742":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_dw_conv_stencil_2$inner_compute$const_p0__745":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_dw_conv_stencil_3$inner_compute$const_p0__748$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_dw_conv_stencil_4$inner_compute$add_768_784_785$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_4$inner_compute$add_769_782_783$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_4$inner_compute$add_770_781_782$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_4$inner_compute$add_771_780_781$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_4$inner_compute$add_772_779_780$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_4$inner_compute$add_773_778_779$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_4$inner_compute$add_774_777_778$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_4$inner_compute$add_775_776_777$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_4$inner_compute$add_dw_conv_stencil_1_783_784$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_768$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_770$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_772$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_774$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_776$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_5$inner_compute$add_845_861_862$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_5$inner_compute$add_846_859_860$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_5$inner_compute$add_847_858_859$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_5$inner_compute$add_848_857_858$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_5$inner_compute$add_849_856_857$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_5$inner_compute$add_850_855_856$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_5$inner_compute$add_851_854_855$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_5$inner_compute$add_852_853_854$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_5$inner_compute$add_dw_conv_stencil_2_860_861$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_845$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_847$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_849$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_851$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_6$inner_compute$add_922_938_939$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_6$inner_compute$add_923_936_937$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_6$inner_compute$add_924_935_936$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_6$inner_compute$add_925_934_935$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_6$inner_compute$add_926_933_934$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_6$inner_compute$add_927_932_933$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_6$inner_compute$add_928_931_932$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_6$inner_compute$add_929_930_931$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_6$inner_compute$add_dw_conv_stencil_3_937_938$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_922$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_924$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_926$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_928$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_930$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_7$inner_compute$add_1000_1013_1014$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_7$inner_compute$add_1001_1012_1013$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_7$inner_compute$add_1002_1011_1012$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_7$inner_compute$add_1003_1010_1011$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_7$inner_compute$add_1004_1009_1010$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_7$inner_compute$add_1005_1008_1009$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_7$inner_compute$add_1006_1007_1008$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_7$inner_compute$add_999_1015_1016$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_7$inner_compute$add_dw_conv_stencil_4_1014_1015$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_999$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_1001$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_1003$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_1005$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_1007$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_1_port_controller_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_hw_output_stencil_1_port_controller_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_hw_output_stencil_1_port_controller_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U92"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"stencil_valid":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_hw_output_stencil_2_port_controller_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_hw_output_stencil_2_port_controller_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_hw_output_stencil_2_port_controller_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U88"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"stencil_valid":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_hw_output_stencil_port_controller_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U96"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"stencil_valid":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_pw_conv_reduction_stencil$inner_compute$const_p0__1071":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_pw_conv_reduction_stencil_1$inner_compute$const_p0__1074":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_pw_conv_reduction_stencil_2$inner_compute$const_p0__1077":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_pw_conv_reduction_stencil_3$inner_compute$add_1087_1093_1094$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_pw_conv_reduction_stencil_3$inner_compute$add_1088_1091_1092$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_pw_conv_reduction_stencil_3$inner_compute$add_1089_1090_1091$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_pw_conv_reduction_stencil_3$inner_compute$add_pw_conv_reduction_stencil_1_1092_1093$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_pw_conv_reduction_stencil_3$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_1_dw_conv_stencil_5_1087$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_pw_conv_reduction_stencil_3$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1088$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_pw_conv_reduction_stencil_3$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_3_dw_conv_stencil_7_1089$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_pw_conv_reduction_stencil_3$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_4_dw_conv_stencil_8_1090$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_pw_conv_reduction_stencil_4$inner_compute$add_1120_1126_1127$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_pw_conv_reduction_stencil_4$inner_compute$add_1121_1124_1125$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_pw_conv_reduction_stencil_4$inner_compute$add_1122_1123_1124$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_pw_conv_reduction_stencil_4$inner_compute$add_pw_conv_reduction_stencil_2_1125_1126$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_pw_conv_reduction_stencil_4$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_5_dw_conv_stencil_9_1120$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_pw_conv_reduction_stencil_4$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1121$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_pw_conv_reduction_stencil_4$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_7_dw_conv_stencil_11_1122$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_pw_conv_reduction_stencil_4$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_8_dw_conv_stencil_12_1123$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_pw_conv_reduction_stencil_5$inner_compute$add_1153_1159_1160$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_pw_conv_reduction_stencil_5$inner_compute$add_1154_1157_1158$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_pw_conv_reduction_stencil_5$inner_compute$add_1155_1156_1157$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_pw_conv_reduction_stencil_5$inner_compute$add_pw_conv_reduction_stencil_3_1158_1159$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_pw_conv_reduction_stencil_5$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1154$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_pw_conv_reduction_stencil_5$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_11_dw_conv_stencil_15_1155$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_pw_conv_reduction_stencil_5$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_12_dw_conv_stencil_16_1156$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_pw_conv_reduction_stencil_5$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_9_dw_conv_stencil_13_1153$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["dw_conv_stencil$and_all__U0$lut$lut.bit.in.2","dw_conv_stencil$and_all__U0$c0_lutcnst.bit.out"],
          ["dw_conv_stencil$and_all__U1$lut$lut.bit.in.0","dw_conv_stencil$and_all__U0$lut$lut.bit.out"],
          ["dw_conv_stencil$and_all__U1$lut$lut.bit.in.2","dw_conv_stencil$and_all__U1$c0_lutcnst.bit.out"],
          ["dw_conv_stencil$and_all__U2$lut$lut.bit.in.0","dw_conv_stencil$and_all__U1$lut$lut.bit.out"],
          ["dw_conv_stencil$and_all__U2$lut$lut.bit.in.2","dw_conv_stencil$and_all__U2$c0_lutcnst.bit.out"],
          ["dw_conv_stencil$and_all__U3$lut$lut.bit.in.2","dw_conv_stencil$and_all__U3$c0_lutcnst.bit.out"],
          ["dw_conv_stencil$and_all__U4$lut$lut.bit.in.0","dw_conv_stencil$and_all__U3$lut$lut.bit.out"],
          ["dw_conv_stencil$and_all__U4$lut$lut.bit.in.2","dw_conv_stencil$and_all__U4$c0_lutcnst.bit.out"],
          ["dw_conv_stencil$and_all__U5$lut$lut.bit.in.0","dw_conv_stencil$and_all__U4$lut$lut.bit.out"],
          ["dw_conv_stencil$and_all__U5$lut$lut.bit.in.2","dw_conv_stencil$and_all__U5$c0_lutcnst.bit.out"],
          ["dw_conv_stencil$and_all__U6$lut$lut.bit.in.2","dw_conv_stencil$and_all__U6$c0_lutcnst.bit.out"],
          ["dw_conv_stencil$and_all__U7$lut$lut.bit.in.0","dw_conv_stencil$and_all__U6$lut$lut.bit.out"],
          ["dw_conv_stencil$and_all__U7$lut$lut.bit.in.2","dw_conv_stencil$and_all__U7$c0_lutcnst.bit.out"],
          ["dw_conv_stencil$and_all__U8$lut$lut.bit.in.0","dw_conv_stencil$and_all__U7$lut$lut.bit.out"],
          ["dw_conv_stencil$and_all__U8$lut$lut.bit.in.2","dw_conv_stencil$and_all__U8$c0_lutcnst.bit.out"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_0_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_0_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_0_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_768$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_0_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_0_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_845$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_2_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_2_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_2_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_922$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_2_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_2_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_3_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_3_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_3_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_999$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_3_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_3_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_0_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_0_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_0_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_0_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_0_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_1_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_1_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_1_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_1_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_1_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_2_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_2_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_2_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_2_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_2_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_3_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_3_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_3_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_3_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_3_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_0_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_0_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_0_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_770$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_0_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_0_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_1_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_1_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_1_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_847$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_1_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_1_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_2_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_2_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_2_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_924$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_2_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_2_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_3_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_3_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_3_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_1001$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_3_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_3_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_0_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_0_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_0_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_0_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_0_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_1_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_1_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_1_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_1_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_1_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_2_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_2_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_2_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_2_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_2_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_3_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_3_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_3_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_3_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_3_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_0_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_0_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_0_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_772$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_0_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_0_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_1_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_1_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_1_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_849$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_1_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_1_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_2_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_2_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_2_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_926$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_2_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_2_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_3_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_3_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_3_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_1003$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_3_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_3_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_0_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_0_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_0_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_0_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_0_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_1_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_1_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_1_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_1_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_1_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_2_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_2_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_2_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_2_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_2_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_3_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_3_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_3_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_3_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_3_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_0_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_0_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_0_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_774$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_0_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_0_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_1_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_1_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_1_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_851$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_1_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_1_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_2_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_2_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_2_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_928$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_2_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_2_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_3_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_3_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_3_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_1005$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_3_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_3_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_0_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_0_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_0_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_776$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_0_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_0_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_1_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_1_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_1_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_1_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_1_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_2_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_2_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_2_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_930$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_2_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_2_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_3_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_3_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_3_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_1007$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_3_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_3_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_0_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_0_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_0_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_0_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_0_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_1_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_1_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_1_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_1_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_1_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_2_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_2_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_2_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_2_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_2_garnet.flush"],
          ["hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_3_garnet.clk_en","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_3_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_0.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_3_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006$binop.data.in.0","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_3_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_dw_global_wrapper_stencil$ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_3_garnet.flush"],
          ["hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0_garnet.clk_en","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_pw_stencil_clkwrk_4_op_hcompute_hw_filter_pw_global_wrapper_stencil_read_0.out","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0_garnet.data_in_0"],
          ["op_hcompute_pw_conv_reduction_stencil_3$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_1_dw_conv_stencil_5_1087$binop.data.in.0","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0_garnet.flush"],
          ["hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_1_garnet.clk_en","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_1_clk_en_const1_lutcnst.bit.out"],
          ["io16in_hw_filter_pw_stencil_clkwrk_5_op_hcompute_hw_filter_pw_global_wrapper_stencil_1_read_0.out","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_1_garnet.data_in_0"],
          ["op_hcompute_pw_conv_reduction_stencil_4$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_5_dw_conv_stencil_9_1120$binop.data.in.0","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_1_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_1_garnet.flush"],
          ["hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_2_garnet.clk_en","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_2_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_pw_stencil_clkwrk_6_op_hcompute_hw_filter_pw_global_wrapper_stencil_2_read_0.out","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_2_garnet.data_in_0"],
          ["op_hcompute_pw_conv_reduction_stencil_5$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_9_dw_conv_stencil_13_1153$binop.data.in.0","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_2_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_2_garnet.flush"],
          ["hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_0_garnet.clk_en","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_0_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_pw_stencil_clkwrk_7_op_hcompute_hw_filter_pw_global_wrapper_stencil_3_read_0.out","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_0_garnet.data_in_0"],
          ["op_hcompute_pw_conv_reduction_stencil_3$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1088$binop.data.in.0","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_0_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_0_garnet.flush"],
          ["hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_1_garnet.clk_en","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_1_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_pw_stencil_clkwrk_8_op_hcompute_hw_filter_pw_global_wrapper_stencil_4_read_0.out","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_1_garnet.data_in_0"],
          ["op_hcompute_pw_conv_reduction_stencil_4$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1121$binop.data.in.0","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_1_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_1_garnet.flush"],
          ["hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_2_garnet.clk_en","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_2_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_pw_stencil_clkwrk_9_op_hcompute_hw_filter_pw_global_wrapper_stencil_5_read_0.out","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_2_garnet.data_in_0"],
          ["op_hcompute_pw_conv_reduction_stencil_5$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1154$binop.data.in.0","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_2_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_2_garnet.flush"],
          ["hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_0_garnet.clk_en","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_0_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_pw_stencil_clkwrk_10_op_hcompute_hw_filter_pw_global_wrapper_stencil_6_read_0.out","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_0_garnet.data_in_0"],
          ["op_hcompute_pw_conv_reduction_stencil_3$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_4_dw_conv_stencil_8_1090$binop.data.in.0","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_0_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_0_garnet.flush"],
          ["hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_1_garnet.clk_en","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_1_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_pw_stencil_clkwrk_11_op_hcompute_hw_filter_pw_global_wrapper_stencil_7_read_0.out","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_1_garnet.data_in_0"],
          ["op_hcompute_pw_conv_reduction_stencil_4$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_8_dw_conv_stencil_12_1123$binop.data.in.0","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_1_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_1_garnet.flush"],
          ["hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_2_garnet.clk_en","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_2_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_pw_stencil_clkwrk_12_op_hcompute_hw_filter_pw_global_wrapper_stencil_8_read_0.out","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_2_garnet.data_in_0"],
          ["op_hcompute_pw_conv_reduction_stencil_5$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_12_dw_conv_stencil_16_1156$binop.data.in.0","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_2_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_2_garnet.flush"],
          ["hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_0_garnet.clk_en","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_0_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_pw_stencil_clkwrk_13_op_hcompute_hw_filter_pw_global_wrapper_stencil_9_read_0.out","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_0_garnet.data_in_0"],
          ["op_hcompute_pw_conv_reduction_stencil_3$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_3_dw_conv_stencil_7_1089$binop.data.in.0","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_0_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_0_garnet.flush"],
          ["hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_1_garnet.clk_en","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_1_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_pw_stencil_clkwrk_14_op_hcompute_hw_filter_pw_global_wrapper_stencil_10_read_0.out","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_1_garnet.data_in_0"],
          ["op_hcompute_pw_conv_reduction_stencil_4$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_7_dw_conv_stencil_11_1122$binop.data.in.0","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_1_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_1_garnet.flush"],
          ["hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_2_garnet.clk_en","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_2_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_filter_pw_stencil_clkwrk_15_op_hcompute_hw_filter_pw_global_wrapper_stencil_11_read_0.out","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_2_garnet.data_in_0"],
          ["op_hcompute_pw_conv_reduction_stencil_5$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_11_dw_conv_stencil_15_1155$binop.data.in.0","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_2_garnet.data_out_0"],
          ["io1in_reset.out","hw_filter_pw_global_wrapper_stencil$ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_2_garnet.flush"],
          ["io16in_hw_input_stencil_clkwrk_18_op_hcompute_hw_input_global_wrapper_stencil_2_read_0.out","hw_input_global_wrapper_stencil$d_reg__U63$reg0.in"],
          ["hw_input_global_wrapper_stencil$d_reg__U74$reg0.in","hw_input_global_wrapper_stencil$d_reg__U63$reg0.out"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_930$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U63$reg0.out"],
          ["hw_input_global_wrapper_stencil$d_reg__U65$reg0.out","hw_input_global_wrapper_stencil$d_reg__U64$reg0.in"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_845$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U64$reg0.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132_garnet.data_out_0","hw_input_global_wrapper_stencil$d_reg__U65$reg0.in"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U65$reg0.out"],
          ["hw_input_global_wrapper_stencil$d_reg__U67$reg0.out","hw_input_global_wrapper_stencil$d_reg__U66$reg0.in"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U66$reg0.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132_garnet.data_out_1","hw_input_global_wrapper_stencil$d_reg__U67$reg0.in"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_849$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U67$reg0.out"],
          ["hw_input_global_wrapper_stencil$d_reg__U69$reg0.out","hw_input_global_wrapper_stencil$d_reg__U68$reg0.in"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_851$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U68$reg0.out"],
          ["io16in_hw_input_stencil_clkwrk_17_op_hcompute_hw_input_global_wrapper_stencil_1_read_0.out","hw_input_global_wrapper_stencil$d_reg__U69$reg0.in"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U69$reg0.out"],
          ["hw_input_global_wrapper_stencil$d_reg__U71$reg0.out","hw_input_global_wrapper_stencil$d_reg__U70$reg0.in"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_922$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U70$reg0.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112_garnet.data_out_0","hw_input_global_wrapper_stencil$d_reg__U71$reg0.in"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U71$reg0.out"],
          ["hw_input_global_wrapper_stencil$d_reg__U73$reg0.out","hw_input_global_wrapper_stencil$d_reg__U72$reg0.in"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U72$reg0.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112_garnet.data_out_1","hw_input_global_wrapper_stencil$d_reg__U73$reg0.in"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_926$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U73$reg0.out"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_928$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U74$reg0.out"],
          ["io16in_hw_input_stencil_clkwrk_16_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$d_reg__U75$reg0.in"],
          ["hw_input_global_wrapper_stencil$d_reg__U86$reg0.in","hw_input_global_wrapper_stencil$d_reg__U75$reg0.out"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_776$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U75$reg0.out"],
          ["hw_input_global_wrapper_stencil$d_reg__U77$reg0.out","hw_input_global_wrapper_stencil$d_reg__U76$reg0.in"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_999$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U76$reg0.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92_garnet.data_out_0","hw_input_global_wrapper_stencil$d_reg__U77$reg0.in"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U77$reg0.out"],
          ["hw_input_global_wrapper_stencil$d_reg__U79$reg0.out","hw_input_global_wrapper_stencil$d_reg__U78$reg0.in"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U78$reg0.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92_garnet.data_out_1","hw_input_global_wrapper_stencil$d_reg__U79$reg0.in"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_1003$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U79$reg0.out"],
          ["hw_input_global_wrapper_stencil$d_reg__U81$reg0.out","hw_input_global_wrapper_stencil$d_reg__U80$reg0.in"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_1005$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U80$reg0.out"],
          ["io16in_hw_input_stencil_clkwrk_19_op_hcompute_hw_input_global_wrapper_stencil_3_read_0.out","hw_input_global_wrapper_stencil$d_reg__U81$reg0.in"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_1007$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U81$reg0.out"],
          ["hw_input_global_wrapper_stencil$d_reg__U83$reg0.out","hw_input_global_wrapper_stencil$d_reg__U82$reg0.in"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_768$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U82$reg0.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152_garnet.data_out_0","hw_input_global_wrapper_stencil$d_reg__U83$reg0.in"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U83$reg0.out"],
          ["hw_input_global_wrapper_stencil$d_reg__U85$reg0.out","hw_input_global_wrapper_stencil$d_reg__U84$reg0.in"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U84$reg0.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152_garnet.data_out_1","hw_input_global_wrapper_stencil$d_reg__U85$reg0.in"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_772$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U85$reg0.out"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_774$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U86$reg0.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132_garnet.clk_en","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132_clk_en_const1_lutcnst.bit.out"],
          ["io16in_hw_input_stencil_clkwrk_17_op_hcompute_hw_input_global_wrapper_stencil_1_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_847$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132_garnet.data_out_0"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132_garnet.data_out_1"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132_garnet.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112_garnet.clk_en","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_input_stencil_clkwrk_18_op_hcompute_hw_input_global_wrapper_stencil_2_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_924$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112_garnet.data_out_0"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112_garnet.data_out_1"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112_garnet.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92_garnet.clk_en","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_input_stencil_clkwrk_19_op_hcompute_hw_input_global_wrapper_stencil_3_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_1001$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92_garnet.data_out_0"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92_garnet.data_out_1"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92_garnet.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152_garnet.clk_en","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_input_stencil_clkwrk_16_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152_garnet.data_in_0"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_770$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152_garnet.data_out_0"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152_garnet.data_out_1"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152_garnet.flush"],
          ["op_hcompute_pw_conv_reduction_stencil_3$inner_compute$add_1087_1093_1094$binop.data.out","io16_hw_output_stencil_clkwrk_20_op_hcompute_hw_output_stencil_write_0.in"],
          ["op_hcompute_pw_conv_reduction_stencil_4$inner_compute$add_1120_1126_1127$binop.data.out","io16_hw_output_stencil_clkwrk_21_op_hcompute_hw_output_stencil_1_write_0.in"],
          ["op_hcompute_pw_conv_reduction_stencil_5$inner_compute$add_1153_1159_1160$binop.data.out","io16_hw_output_stencil_clkwrk_22_op_hcompute_hw_output_stencil_2_write_0.in"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775$binop.data.in.1","io16in_hw_input_stencil_clkwrk_16_op_hcompute_hw_input_global_wrapper_stencil_read_0.out"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852$binop.data.in.1","io16in_hw_input_stencil_clkwrk_17_op_hcompute_hw_input_global_wrapper_stencil_1_read_0.out"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929$binop.data.in.1","io16in_hw_input_stencil_clkwrk_18_op_hcompute_hw_input_global_wrapper_stencil_2_read_0.out"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006$binop.data.in.1","io16in_hw_input_stencil_clkwrk_19_op_hcompute_hw_input_global_wrapper_stencil_3_read_0.out"],
          ["op_hcompute_hw_output_stencil_port_controller_garnet.stencil_valid","io1_hw_output_stencil_clkwrk_20_op_hcompute_hw_output_stencil_write_valid.in"],
          ["op_hcompute_hw_output_stencil_1_port_controller_garnet.stencil_valid","io1_hw_output_stencil_clkwrk_21_op_hcompute_hw_output_stencil_1_write_valid.in"],
          ["op_hcompute_hw_output_stencil_2_port_controller_garnet.stencil_valid","io1_hw_output_stencil_clkwrk_22_op_hcompute_hw_output_stencil_2_write_valid.in"],
          ["op_hcompute_hw_output_stencil_1_port_controller_garnet.flush","io1in_reset.out"],
          ["op_hcompute_hw_output_stencil_2_port_controller_garnet.flush","io1in_reset.out"],
          ["op_hcompute_hw_output_stencil_port_controller_garnet.flush","io1in_reset.out"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$add_dw_conv_stencil_1_783_784$binop.data.in.0","op_hcompute_dw_conv_stencil$inner_compute$const_p0__739.out"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$add_dw_conv_stencil_2_860_861$binop.data.in.0","op_hcompute_dw_conv_stencil_1$inner_compute$const_p0__742.out"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$add_dw_conv_stencil_3_937_938$binop.data.in.0","op_hcompute_dw_conv_stencil_2$inner_compute$const_p0__745.out"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$add_dw_conv_stencil_4_1014_1015$binop.data.in.0","op_hcompute_dw_conv_stencil_3$inner_compute$const_p0__748$1.out"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_768$binop.data.out","op_hcompute_dw_conv_stencil_4$inner_compute$add_768_784_785$binop.data.in.0"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$add_dw_conv_stencil_1_783_784$binop.data.out","op_hcompute_dw_conv_stencil_4$inner_compute$add_768_784_785$binop.data.in.1"],
          ["op_hcompute_pw_conv_reduction_stencil_3$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_1_dw_conv_stencil_5_1087$binop.data.in.1","op_hcompute_dw_conv_stencil_4$inner_compute$add_768_784_785$binop.data.out"],
          ["op_hcompute_pw_conv_reduction_stencil_4$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_5_dw_conv_stencil_9_1120$binop.data.in.1","op_hcompute_dw_conv_stencil_4$inner_compute$add_768_784_785$binop.data.out"],
          ["op_hcompute_pw_conv_reduction_stencil_5$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_9_dw_conv_stencil_13_1153$binop.data.in.1","op_hcompute_dw_conv_stencil_4$inner_compute$add_768_784_785$binop.data.out"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769$binop.data.out","op_hcompute_dw_conv_stencil_4$inner_compute$add_769_782_783$binop.data.in.0"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$add_770_781_782$binop.data.out","op_hcompute_dw_conv_stencil_4$inner_compute$add_769_782_783$binop.data.in.1"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$add_dw_conv_stencil_1_783_784$binop.data.in.1","op_hcompute_dw_conv_stencil_4$inner_compute$add_769_782_783$binop.data.out"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_770$binop.data.out","op_hcompute_dw_conv_stencil_4$inner_compute$add_770_781_782$binop.data.in.0"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$add_771_780_781$binop.data.out","op_hcompute_dw_conv_stencil_4$inner_compute$add_770_781_782$binop.data.in.1"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771$binop.data.out","op_hcompute_dw_conv_stencil_4$inner_compute$add_771_780_781$binop.data.in.0"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$add_772_779_780$binop.data.out","op_hcompute_dw_conv_stencil_4$inner_compute$add_771_780_781$binop.data.in.1"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_772$binop.data.out","op_hcompute_dw_conv_stencil_4$inner_compute$add_772_779_780$binop.data.in.0"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$add_773_778_779$binop.data.out","op_hcompute_dw_conv_stencil_4$inner_compute$add_772_779_780$binop.data.in.1"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773$binop.data.out","op_hcompute_dw_conv_stencil_4$inner_compute$add_773_778_779$binop.data.in.0"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$add_774_777_778$binop.data.out","op_hcompute_dw_conv_stencil_4$inner_compute$add_773_778_779$binop.data.in.1"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_774$binop.data.out","op_hcompute_dw_conv_stencil_4$inner_compute$add_774_777_778$binop.data.in.0"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$add_775_776_777$binop.data.out","op_hcompute_dw_conv_stencil_4$inner_compute$add_774_777_778$binop.data.in.1"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775$binop.data.out","op_hcompute_dw_conv_stencil_4$inner_compute$add_775_776_777$binop.data.in.0"],
          ["op_hcompute_dw_conv_stencil_4$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_776$binop.data.out","op_hcompute_dw_conv_stencil_4$inner_compute$add_775_776_777$binop.data.in.1"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_845$binop.data.out","op_hcompute_dw_conv_stencil_5$inner_compute$add_845_861_862$binop.data.in.0"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$add_dw_conv_stencil_2_860_861$binop.data.out","op_hcompute_dw_conv_stencil_5$inner_compute$add_845_861_862$binop.data.in.1"],
          ["op_hcompute_pw_conv_reduction_stencil_3$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1088$binop.data.in.1","op_hcompute_dw_conv_stencil_5$inner_compute$add_845_861_862$binop.data.out"],
          ["op_hcompute_pw_conv_reduction_stencil_4$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1121$binop.data.in.1","op_hcompute_dw_conv_stencil_5$inner_compute$add_845_861_862$binop.data.out"],
          ["op_hcompute_pw_conv_reduction_stencil_5$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1154$binop.data.in.1","op_hcompute_dw_conv_stencil_5$inner_compute$add_845_861_862$binop.data.out"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846$binop.data.out","op_hcompute_dw_conv_stencil_5$inner_compute$add_846_859_860$binop.data.in.0"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$add_847_858_859$binop.data.out","op_hcompute_dw_conv_stencil_5$inner_compute$add_846_859_860$binop.data.in.1"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$add_dw_conv_stencil_2_860_861$binop.data.in.1","op_hcompute_dw_conv_stencil_5$inner_compute$add_846_859_860$binop.data.out"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_847$binop.data.out","op_hcompute_dw_conv_stencil_5$inner_compute$add_847_858_859$binop.data.in.0"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$add_848_857_858$binop.data.out","op_hcompute_dw_conv_stencil_5$inner_compute$add_847_858_859$binop.data.in.1"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848$binop.data.out","op_hcompute_dw_conv_stencil_5$inner_compute$add_848_857_858$binop.data.in.0"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$add_849_856_857$binop.data.out","op_hcompute_dw_conv_stencil_5$inner_compute$add_848_857_858$binop.data.in.1"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_849$binop.data.out","op_hcompute_dw_conv_stencil_5$inner_compute$add_849_856_857$binop.data.in.0"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$add_850_855_856$binop.data.out","op_hcompute_dw_conv_stencil_5$inner_compute$add_849_856_857$binop.data.in.1"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850$binop.data.out","op_hcompute_dw_conv_stencil_5$inner_compute$add_850_855_856$binop.data.in.0"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$add_851_854_855$binop.data.out","op_hcompute_dw_conv_stencil_5$inner_compute$add_850_855_856$binop.data.in.1"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_851$binop.data.out","op_hcompute_dw_conv_stencil_5$inner_compute$add_851_854_855$binop.data.in.0"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$add_852_853_854$binop.data.out","op_hcompute_dw_conv_stencil_5$inner_compute$add_851_854_855$binop.data.in.1"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852$binop.data.out","op_hcompute_dw_conv_stencil_5$inner_compute$add_852_853_854$binop.data.in.0"],
          ["op_hcompute_dw_conv_stencil_5$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853$binop.data.out","op_hcompute_dw_conv_stencil_5$inner_compute$add_852_853_854$binop.data.in.1"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_922$binop.data.out","op_hcompute_dw_conv_stencil_6$inner_compute$add_922_938_939$binop.data.in.0"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$add_dw_conv_stencil_3_937_938$binop.data.out","op_hcompute_dw_conv_stencil_6$inner_compute$add_922_938_939$binop.data.in.1"],
          ["op_hcompute_pw_conv_reduction_stencil_3$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_4_dw_conv_stencil_8_1090$binop.data.in.1","op_hcompute_dw_conv_stencil_6$inner_compute$add_922_938_939$binop.data.out"],
          ["op_hcompute_pw_conv_reduction_stencil_4$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_8_dw_conv_stencil_12_1123$binop.data.in.1","op_hcompute_dw_conv_stencil_6$inner_compute$add_922_938_939$binop.data.out"],
          ["op_hcompute_pw_conv_reduction_stencil_5$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_12_dw_conv_stencil_16_1156$binop.data.in.1","op_hcompute_dw_conv_stencil_6$inner_compute$add_922_938_939$binop.data.out"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923$binop.data.out","op_hcompute_dw_conv_stencil_6$inner_compute$add_923_936_937$binop.data.in.0"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$add_924_935_936$binop.data.out","op_hcompute_dw_conv_stencil_6$inner_compute$add_923_936_937$binop.data.in.1"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$add_dw_conv_stencil_3_937_938$binop.data.in.1","op_hcompute_dw_conv_stencil_6$inner_compute$add_923_936_937$binop.data.out"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_924$binop.data.out","op_hcompute_dw_conv_stencil_6$inner_compute$add_924_935_936$binop.data.in.0"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$add_925_934_935$binop.data.out","op_hcompute_dw_conv_stencil_6$inner_compute$add_924_935_936$binop.data.in.1"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925$binop.data.out","op_hcompute_dw_conv_stencil_6$inner_compute$add_925_934_935$binop.data.in.0"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$add_926_933_934$binop.data.out","op_hcompute_dw_conv_stencil_6$inner_compute$add_925_934_935$binop.data.in.1"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_926$binop.data.out","op_hcompute_dw_conv_stencil_6$inner_compute$add_926_933_934$binop.data.in.0"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$add_927_932_933$binop.data.out","op_hcompute_dw_conv_stencil_6$inner_compute$add_926_933_934$binop.data.in.1"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927$binop.data.out","op_hcompute_dw_conv_stencil_6$inner_compute$add_927_932_933$binop.data.in.0"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$add_928_931_932$binop.data.out","op_hcompute_dw_conv_stencil_6$inner_compute$add_927_932_933$binop.data.in.1"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_928$binop.data.out","op_hcompute_dw_conv_stencil_6$inner_compute$add_928_931_932$binop.data.in.0"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$add_929_930_931$binop.data.out","op_hcompute_dw_conv_stencil_6$inner_compute$add_928_931_932$binop.data.in.1"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929$binop.data.out","op_hcompute_dw_conv_stencil_6$inner_compute$add_929_930_931$binop.data.in.0"],
          ["op_hcompute_dw_conv_stencil_6$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_930$binop.data.out","op_hcompute_dw_conv_stencil_6$inner_compute$add_929_930_931$binop.data.in.1"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000$binop.data.out","op_hcompute_dw_conv_stencil_7$inner_compute$add_1000_1013_1014$binop.data.in.0"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$add_1001_1012_1013$binop.data.out","op_hcompute_dw_conv_stencil_7$inner_compute$add_1000_1013_1014$binop.data.in.1"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$add_dw_conv_stencil_4_1014_1015$binop.data.in.1","op_hcompute_dw_conv_stencil_7$inner_compute$add_1000_1013_1014$binop.data.out"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_1001$binop.data.out","op_hcompute_dw_conv_stencil_7$inner_compute$add_1001_1012_1013$binop.data.in.0"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$add_1002_1011_1012$binop.data.out","op_hcompute_dw_conv_stencil_7$inner_compute$add_1001_1012_1013$binop.data.in.1"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002$binop.data.out","op_hcompute_dw_conv_stencil_7$inner_compute$add_1002_1011_1012$binop.data.in.0"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$add_1003_1010_1011$binop.data.out","op_hcompute_dw_conv_stencil_7$inner_compute$add_1002_1011_1012$binop.data.in.1"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_1003$binop.data.out","op_hcompute_dw_conv_stencil_7$inner_compute$add_1003_1010_1011$binop.data.in.0"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$add_1004_1009_1010$binop.data.out","op_hcompute_dw_conv_stencil_7$inner_compute$add_1003_1010_1011$binop.data.in.1"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004$binop.data.out","op_hcompute_dw_conv_stencil_7$inner_compute$add_1004_1009_1010$binop.data.in.0"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$add_1005_1008_1009$binop.data.out","op_hcompute_dw_conv_stencil_7$inner_compute$add_1004_1009_1010$binop.data.in.1"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_1005$binop.data.out","op_hcompute_dw_conv_stencil_7$inner_compute$add_1005_1008_1009$binop.data.in.0"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$add_1006_1007_1008$binop.data.out","op_hcompute_dw_conv_stencil_7$inner_compute$add_1005_1008_1009$binop.data.in.1"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006$binop.data.out","op_hcompute_dw_conv_stencil_7$inner_compute$add_1006_1007_1008$binop.data.in.0"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_1007$binop.data.out","op_hcompute_dw_conv_stencil_7$inner_compute$add_1006_1007_1008$binop.data.in.1"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$mul_hw_filter_dw_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_999$binop.data.out","op_hcompute_dw_conv_stencil_7$inner_compute$add_999_1015_1016$binop.data.in.0"],
          ["op_hcompute_dw_conv_stencil_7$inner_compute$add_dw_conv_stencil_4_1014_1015$binop.data.out","op_hcompute_dw_conv_stencil_7$inner_compute$add_999_1015_1016$binop.data.in.1"],
          ["op_hcompute_pw_conv_reduction_stencil_3$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_3_dw_conv_stencil_7_1089$binop.data.in.1","op_hcompute_dw_conv_stencil_7$inner_compute$add_999_1015_1016$binop.data.out"],
          ["op_hcompute_pw_conv_reduction_stencil_4$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_7_dw_conv_stencil_11_1122$binop.data.in.1","op_hcompute_dw_conv_stencil_7$inner_compute$add_999_1015_1016$binop.data.out"],
          ["op_hcompute_pw_conv_reduction_stencil_5$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_11_dw_conv_stencil_15_1155$binop.data.in.1","op_hcompute_dw_conv_stencil_7$inner_compute$add_999_1015_1016$binop.data.out"],
          ["op_hcompute_hw_output_stencil_1_port_controller_garnet.clk_en","op_hcompute_hw_output_stencil_1_port_controller_clk_en_const1_lutcnst.bit.out"],
          ["op_hcompute_hw_output_stencil_2_port_controller_garnet.clk_en","op_hcompute_hw_output_stencil_2_port_controller_clk_en_const1_lutcnst.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller_garnet.clk_en","op_hcompute_hw_output_stencil_port_controller_clk_en_const1_lutcnst.bit.out"],
          ["op_hcompute_pw_conv_reduction_stencil_3$inner_compute$add_pw_conv_reduction_stencil_1_1092_1093$binop.data.in.0","op_hcompute_pw_conv_reduction_stencil$inner_compute$const_p0__1071.out"],
          ["op_hcompute_pw_conv_reduction_stencil_4$inner_compute$add_pw_conv_reduction_stencil_2_1125_1126$binop.data.in.0","op_hcompute_pw_conv_reduction_stencil_1$inner_compute$const_p0__1074.out"],
          ["op_hcompute_pw_conv_reduction_stencil_5$inner_compute$add_pw_conv_reduction_stencil_3_1158_1159$binop.data.in.0","op_hcompute_pw_conv_reduction_stencil_2$inner_compute$const_p0__1077.out"],
          ["op_hcompute_pw_conv_reduction_stencil_3$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_1_dw_conv_stencil_5_1087$binop.data.out","op_hcompute_pw_conv_reduction_stencil_3$inner_compute$add_1087_1093_1094$binop.data.in.0"],
          ["op_hcompute_pw_conv_reduction_stencil_3$inner_compute$add_pw_conv_reduction_stencil_1_1092_1093$binop.data.out","op_hcompute_pw_conv_reduction_stencil_3$inner_compute$add_1087_1093_1094$binop.data.in.1"],
          ["op_hcompute_pw_conv_reduction_stencil_3$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1088$binop.data.out","op_hcompute_pw_conv_reduction_stencil_3$inner_compute$add_1088_1091_1092$binop.data.in.0"],
          ["op_hcompute_pw_conv_reduction_stencil_3$inner_compute$add_1089_1090_1091$binop.data.out","op_hcompute_pw_conv_reduction_stencil_3$inner_compute$add_1088_1091_1092$binop.data.in.1"],
          ["op_hcompute_pw_conv_reduction_stencil_3$inner_compute$add_pw_conv_reduction_stencil_1_1092_1093$binop.data.in.1","op_hcompute_pw_conv_reduction_stencil_3$inner_compute$add_1088_1091_1092$binop.data.out"],
          ["op_hcompute_pw_conv_reduction_stencil_3$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_3_dw_conv_stencil_7_1089$binop.data.out","op_hcompute_pw_conv_reduction_stencil_3$inner_compute$add_1089_1090_1091$binop.data.in.0"],
          ["op_hcompute_pw_conv_reduction_stencil_3$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_4_dw_conv_stencil_8_1090$binop.data.out","op_hcompute_pw_conv_reduction_stencil_3$inner_compute$add_1089_1090_1091$binop.data.in.1"],
          ["op_hcompute_pw_conv_reduction_stencil_4$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_5_dw_conv_stencil_9_1120$binop.data.out","op_hcompute_pw_conv_reduction_stencil_4$inner_compute$add_1120_1126_1127$binop.data.in.0"],
          ["op_hcompute_pw_conv_reduction_stencil_4$inner_compute$add_pw_conv_reduction_stencil_2_1125_1126$binop.data.out","op_hcompute_pw_conv_reduction_stencil_4$inner_compute$add_1120_1126_1127$binop.data.in.1"],
          ["op_hcompute_pw_conv_reduction_stencil_4$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1121$binop.data.out","op_hcompute_pw_conv_reduction_stencil_4$inner_compute$add_1121_1124_1125$binop.data.in.0"],
          ["op_hcompute_pw_conv_reduction_stencil_4$inner_compute$add_1122_1123_1124$binop.data.out","op_hcompute_pw_conv_reduction_stencil_4$inner_compute$add_1121_1124_1125$binop.data.in.1"],
          ["op_hcompute_pw_conv_reduction_stencil_4$inner_compute$add_pw_conv_reduction_stencil_2_1125_1126$binop.data.in.1","op_hcompute_pw_conv_reduction_stencil_4$inner_compute$add_1121_1124_1125$binop.data.out"],
          ["op_hcompute_pw_conv_reduction_stencil_4$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_7_dw_conv_stencil_11_1122$binop.data.out","op_hcompute_pw_conv_reduction_stencil_4$inner_compute$add_1122_1123_1124$binop.data.in.0"],
          ["op_hcompute_pw_conv_reduction_stencil_4$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_8_dw_conv_stencil_12_1123$binop.data.out","op_hcompute_pw_conv_reduction_stencil_4$inner_compute$add_1122_1123_1124$binop.data.in.1"],
          ["op_hcompute_pw_conv_reduction_stencil_5$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_9_dw_conv_stencil_13_1153$binop.data.out","op_hcompute_pw_conv_reduction_stencil_5$inner_compute$add_1153_1159_1160$binop.data.in.0"],
          ["op_hcompute_pw_conv_reduction_stencil_5$inner_compute$add_pw_conv_reduction_stencil_3_1158_1159$binop.data.out","op_hcompute_pw_conv_reduction_stencil_5$inner_compute$add_1153_1159_1160$binop.data.in.1"],
          ["op_hcompute_pw_conv_reduction_stencil_5$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1154$binop.data.out","op_hcompute_pw_conv_reduction_stencil_5$inner_compute$add_1154_1157_1158$binop.data.in.0"],
          ["op_hcompute_pw_conv_reduction_stencil_5$inner_compute$add_1155_1156_1157$binop.data.out","op_hcompute_pw_conv_reduction_stencil_5$inner_compute$add_1154_1157_1158$binop.data.in.1"],
          ["op_hcompute_pw_conv_reduction_stencil_5$inner_compute$add_pw_conv_reduction_stencil_3_1158_1159$binop.data.in.1","op_hcompute_pw_conv_reduction_stencil_5$inner_compute$add_1154_1157_1158$binop.data.out"],
          ["op_hcompute_pw_conv_reduction_stencil_5$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_11_dw_conv_stencil_15_1155$binop.data.out","op_hcompute_pw_conv_reduction_stencil_5$inner_compute$add_1155_1156_1157$binop.data.in.0"],
          ["op_hcompute_pw_conv_reduction_stencil_5$inner_compute$mul_hw_filter_pw_global_wrapper_stencil_12_dw_conv_stencil_16_1156$binop.data.out","op_hcompute_pw_conv_reduction_stencil_5$inner_compute$add_1155_1156_1157$binop.data.in.1"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_exe_start_pt__U192":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_start_pt__U191":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write_start_pt__U193":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_exe_start_pt__U187":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_start_pt__U186":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write_start_pt__U188":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_exe_start_pt__U182":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_start_pt__U181":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write_start_pt__U183":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_exe_start_pt__U197":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_read_start_pt__U196":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_write_start_pt__U198":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_10_exe_start_pt__U107":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_10_read_start_pt__U106":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_10_write_start_pt__U108":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_11_exe_start_pt__U102":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_11_read_start_pt__U101":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_11_write_start_pt__U103":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_1_exe_start_pt__U152":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_1_read_start_pt__U151":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_1_write_start_pt__U153":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_2_exe_start_pt__U147":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_2_read_start_pt__U146":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_2_write_start_pt__U148":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_3_exe_start_pt__U142":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_3_read_start_pt__U141":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_3_write_start_pt__U143":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_4_exe_start_pt__U137":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_4_read_start_pt__U136":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_4_write_start_pt__U138":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_5_exe_start_pt__U132":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_5_read_start_pt__U131":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_5_write_start_pt__U133":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_6_exe_start_pt__U127":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_6_read_start_pt__U126":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_6_write_start_pt__U128":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_7_exe_start_pt__U122":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_7_read_start_pt__U121":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_7_write_start_pt__U123":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_8_exe_start_pt__U117":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_8_read_start_pt__U116":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_8_write_start_pt__U118":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_9_exe_start_pt__U112":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_9_read_start_pt__U111":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_9_write_start_pt__U113":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_exe_start_pt__U157":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_read_start_pt__U156":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_write_start_pt__U158":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_pt__U172":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_read_start_pt__U171":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_write_start_pt__U173":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_pt__U167":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_read_start_pt__U166":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_write_start_pt__U168":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_pt__U162":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_read_start_pt__U161":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_write_start_pt__U163":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U177":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U176":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U178":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_exe_start_pt__U94":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_read_start_pt__U93":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_write_start_pt__U95":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_exe_start_pt__U90":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_read_start_pt__U89":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_write_start_pt__U91":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U98":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U97":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U99":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "pw_conv_reduction_stencil_clkwrk_dsa24_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_pw_conv_reduction_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_pw_conv_reduction_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_pw_conv_reduction_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_pw_conv_reduction_stencil_4_read.0","self.op_hcompute_pw_conv_reduction_stencil_1_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_4_read_extra_ctrl","self.op_hcompute_pw_conv_reduction_stencil_1_write_extra_ctrl"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_read.0","self.op_hcompute_pw_conv_reduction_stencil_2_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_read_extra_ctrl","self.op_hcompute_pw_conv_reduction_stencil_2_write_extra_ctrl"],
          ["self.op_hcompute_pw_conv_reduction_stencil_write.0","self.op_hcompute_pw_conv_reduction_stencil_3_read.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_write_extra_ctrl","self.op_hcompute_pw_conv_reduction_stencil_3_read_extra_ctrl"]
        ]
      },
      "pw_conv_reduction_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_pw_conv_reduction_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_pw_conv_reduction_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_pw_conv_reduction_stencil_5_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_pw_conv_reduction_stencil_4_write.0","self.op_hcompute_hw_output_stencil_1_read.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_4_write_extra_ctrl","self.op_hcompute_hw_output_stencil_1_read_extra_ctrl"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_write.0","self.op_hcompute_hw_output_stencil_2_read.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_write_extra_ctrl","self.op_hcompute_hw_output_stencil_2_read_extra_ctrl"],
          ["self.op_hcompute_pw_conv_reduction_stencil_3_write.0","self.op_hcompute_hw_output_stencil_read.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_3_write_extra_ctrl","self.op_hcompute_hw_output_stencil_read_extra_ctrl"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  },
  "mantle":{
    "generators":{
      "add":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "counter":{
        "typegen":"mantle.counter_type",
        "genparams":{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},
        "defaultgenargs":{"has_en":["Bool",false], "has_max":["Bool",false], "has_srst":["Bool",false]}
      },
      "reg":{
        "typegen":"mantle.regType",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},
        "modules":[
          [{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},{
            "type":["Record",[
              ["in",["Array",16,"BitIn"]],
              ["clk",["Named","coreir.clkIn"]],
              ["out",["Array",16,"Bit"]]
            ]],
            "modparams":{"init":["BitVector",16]},
            "defaultmodargs":{"init":[["BitVector",16],"16'h0000"]},
            "instances":{
              "reg0":{
                "genref":"coreir.reg",
                "genargs":{"width":["Int",16]},
                "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"Arg","init"]}
              }
            },
            "connections":[
              ["self.clk","reg0.clk"],
              ["self.in","reg0.in"],
              ["self.out","reg0.out"]
            ]
          }]
        ],
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false]}
      },
      "regCE":{
        "typegen":"mantle.regCEType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk) begin\n    if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk"]}}
      },
      "regCE_arst":{
        "typegen":"mantle.regCEArstType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk, posedge arst) begin\n    if (arst) begin\n      value <= init;\n    end\n    else if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk","input arst"],"parameters":["init"]}}
      },
      "sub":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "wire":{
        "typegen":"mantle.wire",
        "genparams":{"type":"CoreIRType"}
      }
    },
    "typegens":{
      "addType":[{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},"implicit"],
      "counter_type":[{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},"implicit"],
      "regCEArstType":[{"width":"Int"},"implicit"],
      "regCEType":[{"width":"Int"},"implicit"],
      "regType":[{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},"sparse",[
        [{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},["Record",[["in",["Array",16,"BitIn"]],["clk",["Named","coreir.clkIn"]],["out",["Array",16,"Bit"]]]]]
      ]],
      "wire":[{"type":"CoreIRType"},"implicit"]
    }
  }
}
}
