/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [11:0] _02_;
  wire [5:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [8:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_29z;
  wire [31:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [23:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[83] | in_data[19]);
  assign celloutsig_0_38z = ~(celloutsig_0_17z | celloutsig_0_31z);
  assign celloutsig_1_14z = ~(celloutsig_1_12z | celloutsig_1_6z);
  assign celloutsig_1_15z = ~(celloutsig_1_11z | celloutsig_1_7z[22]);
  assign celloutsig_1_17z = ~(celloutsig_1_6z | celloutsig_1_11z);
  assign celloutsig_0_9z = ~(celloutsig_0_4z | celloutsig_0_0z);
  assign celloutsig_0_22z = ~(celloutsig_0_8z[2] | celloutsig_0_9z);
  assign celloutsig_0_29z = ~(celloutsig_0_25z | celloutsig_0_6z);
  assign celloutsig_0_31z = ~((celloutsig_0_16z | celloutsig_0_19z) & (celloutsig_0_13z | celloutsig_0_15z));
  assign celloutsig_0_7z = ~((celloutsig_0_3z | _00_) & (celloutsig_0_4z | celloutsig_0_1z));
  assign celloutsig_0_17z = ~((_01_ | celloutsig_0_0z) & (celloutsig_0_16z | _01_));
  assign celloutsig_0_21z = ~((celloutsig_0_10z | celloutsig_0_20z[3]) & (celloutsig_0_19z | in_data[81]));
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 12'h000;
    else _02_ <= { in_data[113:103], celloutsig_1_2z };
  reg [5:0] _17_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _17_ <= 6'h00;
    else _17_ <= { celloutsig_0_2z[23:19], celloutsig_0_1z };
  assign { _01_, _03_[4:3], _00_, _03_[1:0] } = _17_;
  assign celloutsig_0_4z = celloutsig_0_2z[25:13] && { celloutsig_0_2z[26:18], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[118:107] && in_data[130:119];
  assign celloutsig_1_11z = { celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_5z } && celloutsig_1_7z[18:6];
  assign celloutsig_0_11z = { celloutsig_0_2z[23:17], celloutsig_0_4z, celloutsig_0_3z } && { celloutsig_0_2z[9:5], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_15z = { celloutsig_0_2z[18:17], celloutsig_0_4z, celloutsig_0_9z } && { _03_[3], _00_, _03_[1:0] };
  assign celloutsig_0_19z = in_data[55:47] && { celloutsig_0_4z, celloutsig_0_6z, _01_, _03_[4:3], _00_, _03_[1:0], celloutsig_0_6z };
  assign celloutsig_0_25z = { celloutsig_0_24z[3:2], celloutsig_0_19z } && { celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_17z };
  assign celloutsig_0_3z = ~^ in_data[46:43];
  assign celloutsig_0_34z = ~^ { _01_, _03_[4:3], _00_, _03_[1:0], celloutsig_0_13z, celloutsig_0_31z, celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_1_6z = ~^ in_data[144:139];
  assign celloutsig_1_8z = ~^ { in_data[133:132], _02_ };
  assign celloutsig_1_10z = ~^ { _02_[6:4], celloutsig_1_0z };
  assign celloutsig_1_18z = ~^ { _02_[9:0], celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_17z, celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_14z };
  assign celloutsig_0_6z = ~^ in_data[39:35];
  assign celloutsig_0_16z = ~^ { celloutsig_0_2z[25:16], celloutsig_0_7z };
  assign celloutsig_1_16z = in_data[118:115] >> { celloutsig_1_7z[6:4], celloutsig_1_11z };
  assign celloutsig_0_8z = { in_data[40:39], celloutsig_0_1z } >> in_data[30:28];
  assign celloutsig_0_20z = { celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_16z } >> { celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_3z };
  assign celloutsig_0_2z = { in_data[71:42], celloutsig_0_1z, celloutsig_0_1z } >> { in_data[63:33], celloutsig_0_1z };
  assign celloutsig_0_24z = { _01_, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_19z } >> celloutsig_0_2z[14:6];
  assign celloutsig_0_37z = ~((celloutsig_0_34z & celloutsig_0_29z) | celloutsig_0_4z);
  assign celloutsig_1_0z = ~((in_data[104] & in_data[155]) | in_data[183]);
  assign celloutsig_1_2z = ~((celloutsig_1_1z & celloutsig_1_1z) | in_data[144]);
  assign celloutsig_1_4z = ~((_02_[9] & _02_[11]) | celloutsig_1_1z);
  assign celloutsig_1_5z = ~((celloutsig_1_4z & celloutsig_1_2z) | celloutsig_1_0z);
  assign celloutsig_1_9z = ~((celloutsig_1_6z & celloutsig_1_4z) | celloutsig_1_0z);
  assign celloutsig_1_12z = ~((_02_[9] & celloutsig_1_0z) | celloutsig_1_7z[0]);
  assign celloutsig_1_19z = ~((celloutsig_1_9z & celloutsig_1_7z[20]) | celloutsig_1_16z[1]);
  assign celloutsig_0_10z = ~((in_data[61] & in_data[75]) | celloutsig_0_6z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | in_data[50]);
  assign celloutsig_0_13z = ~((celloutsig_0_11z & celloutsig_0_1z) | celloutsig_0_0z);
  always_latch
    if (!clkin_data[64]) celloutsig_1_7z = 24'h000000;
    else if (!clkin_data[96]) celloutsig_1_7z = { in_data[150:130], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign { _03_[5], _03_[2] } = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
