# AlphaCPU
A simple one-cycle MIPS CPU is implemented in Verilog.
