{
  "namespace": "xino::reg::sys",
  "description": "System registers used by the uKernel (EL2/VHE)",
  "macro_prefix": "XINO",
  "registers": [
    {
      "encoding": "ID_AA64MMFR0_EL1",
      "width": 64,
      "policy": {
        "pre_read": "none",
        "post_read": "none"
      },
      "fields": [
        {
          "name": "RES0_hi",
          "lsb": 56,
          "width": 8,
          "access": "ro",
          "description": "Reserved (RES0). Reads as zero."
        },
        {
          "name": "RES0_mid",
          "lsb": 48,
          "width": 8,
          "access": "ro",
          "description": "Reserved (RES0). Reads as zero."
        },
        {
          "name": "ExS",
          "lsb": 44,
          "width": 4,
          "access": "ro",
          "description": "Support for non-context-synchronizing exception entry/exit.",
          "enum_values": {
            "AllContextSync": 0,
            "NonContextSyncSupported": 1
          }
        },
        {
          "name": "TGran4_2",
          "lsb": 40,
          "width": 4,
          "access": "ro",
          "description": "Stage-2 4KB granule support (alternative ID scheme).",
          "enum_values": {
            "From_TGran4": 0,
            "NotSupported": 1,
            "Supported": 2,
            "LPA2_52b": 3
          }
        },
        {
          "name": "TGran64_2",
          "lsb": 36,
          "width": 4,
          "access": "ro",
          "description": "Stage-2 64KB granule support (alternative ID scheme).",
          "enum_values": {
            "From_TGran64": 0,
            "NotSupported": 1,
            "Supported": 2
          }
        },
        {
          "name": "TGran16_2",
          "lsb": 32,
          "width": 4,
          "access": "ro",
          "description": "Stage-2 16KB granule support (alternative ID scheme).",
          "enum_values": {
            "From_TGran16": 0,
            "NotSupported": 1,
            "Supported": 2,
            "LPA2_52b": 3
          }
        },
        {
          "name": "TGran4",
          "lsb": 28,
          "width": 4,
          "access": "ro",
          "description": "Stage-1 4KB translation granule support.",
          "enum_values": {
            "Supported": 0,
            "LPA2_52b": 1,
            "NotSupported": 15
          }
        },
        {
          "name": "TGran64",
          "lsb": 24,
          "width": 4,
          "access": "ro",
          "description": "Stage-1 64KB translation granule support.",
          "enum_values": {
            "Supported": 0,
            "NotSupported": 15
          }
        },
        {
          "name": "TGran16",
          "lsb": 20,
          "width": 4,
          "access": "ro",
          "description": "Stage-1 16KB translation granule support.",
          "enum_values": {
            "NotSupported": 0,
            "Supported": 1,
            "LPA2_52b": 2
          }
        },
        {
          "name": "BigEndEL0",
          "lsb": 16,
          "width": 4,
          "access": "ro",
          "description": "Mixed-endian support at EL0 (SCTLR_EL1.E0E configurable).",
          "enum_values": {
            "NoMixedEL0": 0,
            "MixedEL0": 1
          }
        },
        {
          "name": "SNSMem",
          "lsb": 12,
          "width": 4,
          "access": "ro",
          "description": "Distinct Secure vs Non-secure Memory supported (if EL3 present, 0 is not permitted).",
          "enum_values": {
            "NoSNSDistinction": 0,
            "SNSDistinction": 1
          }
        },
        {
          "name": "BigEnd",
          "lsb": 8,
          "width": 4,
          "access": "ro",
          "description": "Mixed-endian support at EL1/EL0 (SCTLR_ELx.EE / SCTLR_EL1.E0E).",
          "enum_values": {
            "NoMixed": 0,
            "Mixed": 1
          }
        },
        {
          "name": "ASIDBits",
          "lsb": 4,
          "width": 4,
          "access": "ro",
          "description": "Number of ASID bits.",
          "enum_values": {
            "ASID8": 0,
            "ASID16": 2
          }
        },
        {
          "name": "PARange",
          "lsb": 0,
          "width": 4,
          "access": "ro",
          "description": "Physical address size supported.",
          "enum_values": {
            "PA_32B": 0,
            "PA_36B": 1,
            "PA_40B": 2,
            "PA_42B": 3,
            "PA_44B": 4,
            "PA_48B": 5,
            "PA_52B": 6,
            "PA_56B": 7
          }
        }
      ]
    }
  ]
}