library ieee;
use ieee.std_logic_1164.all;

Entity OR_MOSTRAR is
	Port(	      
	  a : in std_logic_vector(7 downto 0);
	  b : in std_logic_vector(7 downto 0);
	  salida: out std_logic_vector(7 downto 0));
end OR_MOSTRAR;

Architecture SOLUTION of OR_MOSTRAR is

Begin

salida(7)<=a(7) or b(7);
salida(7)<=a(7) or b(7);

	
end SOLUTION;