<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001639A1-20030102-D00000.TIF SYSTEM "US20030001639A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001639A1-20030102-D00001.TIF SYSTEM "US20030001639A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001639A1-20030102-D00002.TIF SYSTEM "US20030001639A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001639A1-20030102-D00003.TIF SYSTEM "US20030001639A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030001639A1-20030102-D00004.TIF SYSTEM "US20030001639A1-20030102-D00004.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001639</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10139889</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020506</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>2001-39037</doc-number>
</priority-application-number>
<filing-date>20010630</filing-date>
<country-code>KR</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H03L007/00</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>327</class>
<subclass>160000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Clock synchronization device</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Se</given-name>
<middle-name>Jun</middle-name>
<family-name>Kim</family-name>
</name>
<residence>
<residence-non-us>
<city>Kyoungki-do</city>
<country-code>KR</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Jae</given-name>
<middle-name>Kyung</middle-name>
<family-name>Wee</family-name>
</name>
<residence>
<residence-non-us>
<city>Seoul</city>
<country-code>KR</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<correspondence-address>
<name-1>MARSHALL, GERSTEIN &amp; BORUN</name-1>
<name-2></name-2>
<address>
<address-1>6300 SEARS TOWER</address-1>
<address-2>233 SOUTH WACKER</address-2>
<city>CHICAGO</city>
<state>IL</state>
<postalcode>60606-6357</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A clock synchronization device is disclosed that includes a phase detecting unit for detecting a phase difference between an external clock signal and an internal clock signal, a binary code generating unit for outputting a binary code value according to output signals from the phase detecting unit, a code converting unit for converting the binary code value from the binary code generating unit into a thermometer code value, a D/A converting unit for outputting a voltage corresponding to the thermometer code value from the code converting unit and a clock synchronization control unit for outputting the internal clock signal from the external clock signal according to the output voltage from the D/A converting unit. As the result, the clock synchronization device is controlled by employing the D/A converting unit for converting the binary code to the thermometer code in order to decrease the number of the registers, the leakage current and the chip size. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> 1. Field of the Invention </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> The present invention relates to a clock synchronization device and, in particular, to a clock synchronization device including a converting unit for converting a binary-weighted code to a thermometer code, thereby decreasing a number of registers and reducing a leakage current. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> 2. Description of the Background Art </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> In general, an analog clock synchronization device (delay locked loop (DLL) or phase locked loop (PLL)) has a smaller area, a wider operation region, higher accuracy and smaller jitter property than a digital clock synchronization device. However, the analog clock synchronization device consumes considerable DC current. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> Accordingly, there has been suggested a method of combining the analog and digital devices by using a digital to analog converter (DAC or D/A converter). This method controls the clock synchronization device (DLL/PLL) by generating a digital code value corresponding to a phase difference between an external clock signal and an internal code value and then generating an analog value (voltage or current) according to the generated digital code value by using the DAC. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a block diagram illustrating a conventional clock synchronization device using a thermometer code DAC. The illustrated conventional clock synchronization device includes a phase detecting unit <highlight><bold>1</bold></highlight> for detecting a phase difference between an internal clock signal ICLK and an external clock signal ECLK. A register unit <highlight><bold>2</bold></highlight>, outputs a thermometer code TC according to detection signals SFTR and SFTL received from the phase detecting unit <highlight><bold>1</bold></highlight>. Also included is a D/A converting unit <highlight><bold>3</bold></highlight> for generating an output voltage VOUT corresponding to the thermometer code TC. Finally, a clock synchronization control unit <highlight><bold>4</bold></highlight> generates the internal clock signal ICLK from the external clock signal ECLK according to the output voltage VOUT from the D/A converting unit <highlight><bold>3</bold></highlight>. The clock synchronization control unit <highlight><bold>4</bold></highlight> comprises a voltage controlled delay line when it is used in the DLL, but comprises a voltage controlled oscillator when it is used in the PLL. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> If the number of bits of the D/A converting unit <highlight><bold>3</bold></highlight> is increased, the number of shift registers of the register unit <highlight><bold>2</bold></highlight> is increased by a multiplier of 2, thereby resulting in a large chip area and high leakage current. For example, when the D/A converting unit <highlight><bold>3</bold></highlight> includes 6 bits, the register unit <highlight><bold>2</bold></highlight> requires 64 shift registers. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> To solve the foregoing problems, a binary-weighted DAC may be employed instead of the thermometer code DAC. However, linearity and monotony may be deteriorated due to a glitch in such systems. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> The present disclosure provides a clock synchronization device including a converting unit for converting a binary-weighted code to a thermometer code, thereby decreasing a number of registers and finally reducing a leakage current. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> According to the present disclosure, a clock synchronization device is provided that includes a phase detecting unit configured to detect a phase difference between an external clock signal and an internal clock signal. The device also includes a binary code generating unit configured to output a binary code value according to output signals received from the phase detecting unit. A code converting unit converts the binary code value received from the binary code generating unit into a thermometer code value. A digital-to-analog converting unit is included and configured to output an output voltage corresponding to the thermometer code value. Finally, a clock synchronization control unit is provided and configured to output the internal clock signal based on the external clock signal and the output voltage from the digital-to-analog converting unit.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a block diagram illustrating a conventional clock synchronization device. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a block diagram illustrating a clock synchronization device that is presently disclosed. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a detailed circuit diagram illustrating a code converting unit shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a simulation timing diagram of the clock synchronization device shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS </heading>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a block diagram illustrating a presently disclosed clock synchronization device. This clock synchronization device includes a phase detecting unit <highlight><bold>10</bold></highlight> for detecting a phase difference between an external clock signal ECLK and an internal clock signal ICLK. A binary code generating unit <highlight><bold>20</bold></highlight> outputs a binary code value BC according to output signals INC, DEC and HOLD generated by and received from the phase detecting unit <highlight><bold>10</bold></highlight>. In turn, a code converts unit <highlight><bold>50</bold></highlight> converts the binary code value BC into a thermometer code value TC. A D/A converting unit <highlight><bold>30</bold></highlight> outputs an output voltage VOUT corresponding to the thermometer code value TC received from the code converting unit <highlight><bold>50</bold></highlight>. Finally, a clock synchronization control unit <highlight><bold>40</bold></highlight> generates the internal clock signal ICLK from the external clock signal ECLK according to the output voltage VOUT from the D/A converting unit <highlight><bold>30</bold></highlight>. The clock synchronization control unit <highlight><bold>40</bold></highlight> comprises a voltage controlled delay line when it is used in the DLL and comprises a voltage controlled oscillator when it is used in the PLL. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> When the phase of the internal clock signal ICLK is faster than the phase of the external clock signal ECLK, the phase detecting unit <highlight><bold>10</bold></highlight> outputs an increase command INC. When the phase of the internal clock signal ICLK is later than the phase of the external clock signal ECLK, the phase detecting unit <highlight><bold>10</bold></highlight> outputs a decrease command DEC. In addition, when the phase of the internal clock signal ICLK is identical to the phase of the external clock signal ECLK, the phase detecting unit <highlight><bold>10</bold></highlight> outputs a hold command HOLD. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> The binary code generating unit <highlight><bold>20</bold></highlight> further includes a register block <highlight><bold>21</bold></highlight> comprised of a number of registers corresponding to a bit number used by the D/A converting unit <highlight><bold>30</bold></highlight>. An up/down counter <highlight><bold>22</bold></highlight> is included for increasing, decreasing or holding the values stored in the registers of the register block <highlight><bold>21</bold></highlight> according to the output signals INC, DEC and HOLD received from the phase detecting unit <highlight><bold>10</bold></highlight>. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> When the phase detecting unit <highlight><bold>10</bold></highlight> outputs the increase command INC, the up/down counter <highlight><bold>22</bold></highlight> of the binary code generating unit <highlight><bold>20</bold></highlight> is operated as an up counter for increasing the binary code value currently stored in the registers of the register block <highlight><bold>21</bold></highlight> by one bit. In the case where the phase detecting unit <highlight><bold>10</bold></highlight> outputs the decrease command DEC, the up/down counter <highlight><bold>22</bold></highlight> is operated as a down counter for decreasing the binary code value currently stored in the registers of the register block <highlight><bold>21</bold></highlight> by one bit. Finally, when the phase detecting unit <highlight><bold>10</bold></highlight> outputs the hold command HOLD, the binary code value currently stored in the registers of the register block <highlight><bold>21</bold></highlight> is maintained without operating the up/down counter <highlight><bold>22</bold></highlight>. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> The binary code value BC outputted from the binary code generating unit <highlight><bold>20</bold></highlight> is converted into a thermometer code value TC by the code converting unit <highlight><bold>50</bold></highlight>. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a detailed circuit diagram illustrating the code converting unit <highlight><bold>50</bold></highlight> of <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. As depicted in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, the code converting unit <highlight><bold>50</bold></highlight> includes a decoder <highlight><bold>51</bold></highlight> that decodes an N-bit binary code value BC&lt;N:&Oslash;&gt; from the binary code generating unit <highlight><bold>20</bold></highlight> and outputs 2<highlight><superscript>N </superscript></highlight>values DC&lt;j:&Oslash;&gt;. The code converting unit <highlight><bold>50</bold></highlight> also includes a thermometer code converting unit <highlight><bold>52</bold></highlight> that converts the N-bit code value output from the decoder <highlight><bold>51</bold></highlight> into a thermometer code value TC&lt;j:&Oslash;&gt;. Here, j is equal to 2<highlight><superscript>N </superscript></highlight>and the decoder <highlight><bold>51</bold></highlight> comprises 2<highlight><superscript>N </superscript></highlight>NAND gates ND<highlight><bold>0</bold></highlight>&tilde;NDj for decoding the N-bit input value. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> The thermometer code converting unit <highlight><bold>52</bold></highlight> includes NAND gates ND<highlight><bold>10</bold></highlight>-ND<highlight><bold>1</bold></highlight><highlight><italic>j </italic></highlight>for NANDing the output values DC<highlight><bold>0</bold></highlight>-DCj from the NAND gates ND<highlight><bold>0</bold></highlight>-NDj of the decoder <highlight><bold>51</bold></highlight> with previous output values DC<highlight><bold>1</bold></highlight>-DCj. NOR gates NOR<highlight><bold>0</bold></highlight>-NORj NOR the output values from the NAND gates ND<highlight><bold>10</bold></highlight>-ND<highlight><bold>1</bold></highlight><highlight><italic>j </italic></highlight>with previous thermometer code values TC<highlight><bold>1</bold></highlight>-TCj. Finally, inverters INV<highlight><bold>0</bold></highlight>-INVj invert the output values from the NOR gates NOR<highlight><bold>0</bold></highlight>-NORj and output the thermometer code values TC&lt;j:0&gt;. Here, &lsquo;j&equals;2<highlight><superscript>N</superscript></highlight>&rsquo; is satisfied. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is a simulation timing diagram of the clock synchronization device of <cross-reference target="DRAWINGS">FIGS. 2 and 3</cross-reference>. Here, the binary code is 4 bits and &lsquo;j&equals;2<highlight><superscript>N</superscript></highlight>&rsquo; is satisfied. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> When the output values from the binary code generating unit <highlight><bold>20</bold></highlight> are &lsquo;0011&rsquo;, the decoder <highlight><bold>51</bold></highlight> of the code converting unit <highlight><bold>50</bold></highlight> decodes the binary code values, and outputs a decoding value of &lsquo;11111111111110111&rsquo;. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> The output values from the decoder <highlight><bold>51</bold></highlight> of the code converting unit <highlight><bold>50</bold></highlight> are inputted to one of the respective input terminals of the NAND gates ND<highlight><bold>10</bold></highlight>-ND<highlight><bold>1</bold></highlight><highlight><italic>j </italic></highlight>of the thermometer code converting unit <highlight><bold>52</bold></highlight>. Upper bit decoding values are inputted to the other input terminals thereof as illustrated in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>. Accordingly, the output values of the NAND gates ND<highlight><bold>10</bold></highlight>-ND<highlight><bold>1</bold></highlight><highlight><italic>j </italic></highlight>of the thermometer code converting unit <highlight><bold>52</bold></highlight> are &lsquo;0000000000001100&rsquo;. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> Thereafter, the output values from the NAND gates ND<highlight><bold>10</bold></highlight>-ND<highlight><bold>1</bold></highlight><highlight><italic>j </italic></highlight>of the thermometer code converting unit <highlight><bold>52</bold></highlight> are inputted to one of the respective terminals of the NOR gates NOR<highlight><bold>0</bold></highlight>-NORj, and upper bit thermometer code output values are inputted to the other input terminals thereof as illustrated in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>. The inverters INV<highlight><bold>0</bold></highlight>-INVj invert the output values from the NOR gates NOR<highlight><bold>0</bold></highlight>-NORj, and output a thermometer code value TC of &lsquo;0000000000001111&rsquo;. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> As compared with a general code conversion method, the code conversion of the presently disclosed device is performed in a short time. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> The thermometer code value TC of the code converting unit <highlight><bold>50</bold></highlight> is inputted to the D/A converting unit <highlight><bold>30</bold></highlight>, and the D/A converting unit <highlight><bold>30</bold></highlight> generates a voltage corresponding to the thermometer code value TC. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> As discussed earlier, the disclosed clock synchronization device is controlled by employing the converting unit for converting the binary code to the thermometer code in order to decrease the number of the registers, the leakage current and the chip size. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> While the teachings of the invention have been explained with respect to particular examples, it will be apparent to those of ordinary skill in the art that the scope of this patent is not limited to those examples. On the contrary, this patent covers all apparatuses and methods falling within the spirit and scope of the appended claims, either literally or under the doctrine of equivalents. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A clock synchronization device comprising: 
<claim-text>a phase detecting unit configured to detect a phase difference between an external clock signal and an internal clock signal; </claim-text>
<claim-text>a binary code generating unit configured to output a binary code value according to output signals received from the phase detecting unit; </claim-text>
<claim-text>a code converting unit configured to convert the binary code value received from the binary code generating unit into a thermometer code value; </claim-text>
<claim-text>a digital-to-analog converting unit configured to output an output voltage corresponding to the thermometer code value; and </claim-text>
<claim-text>a clock synchronization control unit configured to output the internal clock signal based on the external clock signal and the output voltage from the digital-to-analog converting unit. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The clock synchronization device according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the binary code generating unit further comprises: 
<claim-text>a register block comprised of a same number of registers as a bit number used in the D/A converting unit; and </claim-text>
<claim-text>an up/down counter configured to at least one of increase, decrease and hold values stored in the registers of the register block according to the output signals received from the phase detecting unit. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The clock synchronization device according to <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein the phase detection unit is configured to: 
<claim-text>operate the up/down counter as an up counter to increase the binary code value currently stored in the registers of the register block by one bit when a phase of the internal clock signal is faster than a phase of the external clock signal; </claim-text>
<claim-text>operate the up/down counter as a down counter to decrease the binary code value currently stored in the registers of the register block by one bit when the phase of the internal clock signal is later than the phase of the external clock signal; and </claim-text>
<claim-text>maintain the binary code value currently stored in the registers of the register block is by not operating the up/down counter when the phase of the internal clock signal is identical to the phase of the external clock signal. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The clock synchronization device according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the code converting unit further comprises: 
<claim-text>a decoder for decoding an N-bit binary code value from the binary code generating unit and outputting 2<highlight><superscript>N </superscript></highlight>values; and </claim-text>
<claim-text>a thermometer code converting unit for converting the 2N values output from the decoder into a thermometer code value. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The clock synchronization device according to <dependent-claim-reference depends_on="CLM-00004">claim 4</dependent-claim-reference>, wherein the thermometer code converting unit further comprises: 
<claim-text>a plurality of NAND gates to which respective ones of the 2N values output from the decoder are respectively input at an input terminal of each corresponding NAND gate and upper output values by one bit as compared to the corresponding output values from the decoder are input to the respective other input terminals of the corresponding NAND gates, thereby performing an NAND operation; </claim-text>
<claim-text>a plurality of NOR gates to which the respective output values from the NAND gates are respectively input at an input terminal of each corresponding NOR gate and upper thermometer code values by one bit as compared to the corresponding thermometer code value are input to the respective other input terminals of the NOR gates, thereby performing a NOR operation; and </claim-text>
<claim-text>a plurality of inverters each configured to invert an output value received from a corresponding NOR gate of the plurality of NOR gates and output the thermometer code value. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The clock synchronization device according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein the clock synchronization control unit comprises a voltage controlled delay line when used in a delay locked loop and comprises a voltage controlled oscillator when used in a phase locked loop.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>2</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001639A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001639A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001639A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001639A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030001639A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
