FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 17.2-2016 S063 (3833650) 1/3/2020}
"PAGE_NUMBER" = 1;
0"NC";
1"SDAA";
2"SCLB";
3"SDAB";
4"SCLA";
5"GND\g";
6"P3V3\g";
7"GND\g";
8"P2V5\g";
9"UN$1$RSMD0402$I6$B";
%"INPORT"
"1","(-225,1500)","0","standard","I1";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"4;
%"GND"
"1","(1925,1625)","0","cnpower","I10";
;
SIZE"1B"
HDL_POWER"GND"
BODY_TYPE"PLUMBING"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"0"5;
%"RSMD0402"
"2","(1650,1800)","1","cnpassive","I11";
;
VALUE"4.7K"
$LOCATION"R?"
TOL"1%"
PACK_TYPE"1/16W"
DIST"FLAT"
MAX_TEMP"RTMAX"
NEGTOL"RTOL%"
POSTOL"RTOL%"
POWER"RMAX"
SIZE"1B"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPQ"
TOL_ON_OFF"ON"
VOLTAGE"RVMAX"
CDS_LIB"cnpassive";
"A <SIZE-1..0>\NAC"3;
"B <SIZE-1..0>\NAC"6;
%"RSMD0402"
"2","(1775,1800)","1","cnpassive","I12";
;
VALUE"4.7K"
$LOCATION"R?"
TOL"1%"
PACK_TYPE"1/16W"
DIST"FLAT"
MAX_TEMP"RTMAX"
NEGTOL"RTOL%"
POSTOL"RTOL%"
POWER"RMAX"
SIZE"1B"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPQ"
TOL_ON_OFF"ON"
VOLTAGE"RVMAX"
CDS_LIB"cnpassive";
"A <SIZE-1..0>\NAC"2;
"B <SIZE-1..0>\NAC"6;
%"CAPCERSMDCL2"
"1","(1925,1800)","1","cnpassive","I13";
;
$LOCATION"C?"
VALUE"100NF_X7R"
VOLTAGE"16V"
PACK_TYPE"0402"
SIZE"1"
CDS_LIB"cnpassive";
"A <SIZE-1..0>\NAC"
$PN"#"5;
"B <SIZE-1..0>\NAC"
$PN"#"6;
%"P3V3"
"1","(1925,2075)","0","cnpower","I14";
;
HDL_POWER"P3V3"
BODY_TYPE"PLUMBING"
SIZE"1B"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"6;
%"IOPORT"
"1","(2375,1550)","0","standard","I15";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"INOUT"
VHDL_PORT"INOUT"3;
%"OUTPORT"
"1","(2350,1500)","0","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"2;
%"IOPORT"
"1","(-225,1550)","2","standard","I2";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"INOUT"
VHDL_PORT"INOUT"1;
%"GND"
"1","(250,1625)","0","cnpower","I3";
;
SIZE"1B"
HDL_POWER"GND"
BODY_TYPE"PLUMBING"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"0"7;
%"CAPCERSMDCL2"
"1","(250,1800)","1","cnpassive","I4";
;
$LOCATION"C?"
VALUE"100NF_X7R"
VOLTAGE"16V"
PACK_TYPE"0402"
SIZE"1"
CDS_LIB"cnpassive";
"A <SIZE-1..0>\NAC"
$PN"#"7;
"B <SIZE-1..0>\NAC"
$PN"#"8;
%"P2V5"
"1","(450,2100)","0","cnpower","I5";
;
BODY_TYPE"PLUMBING"
HDL_POWER"P2V5"
SIZE"1B"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"8;
%"RSMD0402"
"2","(800,1400)","0","cnpassive","I6";
;
VALUE"0R0"
$LOCATION"R?"
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT"
PACK_TYPE"1/16W"
TOL"1%"
CDS_LIB"cnpassive";
"A <SIZE-1..0>\NAC"8;
"B <SIZE-1..0>\NAC"9;
%"RSMD0402"
"2","(450,1800)","1","cnpassive","I7";
;
VALUE"4.7K"
$LOCATION"R?"
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT"
PACK_TYPE"1/16W"
TOL"1%"
CDS_LIB"cnpassive";
"A <SIZE-1..0>\NAC"1;
"B <SIZE-1..0>\NAC"8;
%"RSMD0402"
"2","(575,1800)","1","cnpassive","I8";
;
VALUE"4.7K"
$LOCATION"R?"
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT"
PACK_TYPE"1/16W"
TOL"1%"
CDS_LIB"cnpassive";
"A <SIZE-1..0>\NAC"4;
"B <SIZE-1..0>\NAC"8;
%"TCA9803"
"1","(1200,1450)","0","bris_cds_special","I9";
;
PACK_TYPE"MSOP"
$LOCATION"IC?"
TYPE"TCA9803DGKR"
CDS_LMAN_SYM_OUTLINE"-200,175,200,-150"
CDS_LIB"bris_cds_special";
"EN"9;
"VCCB"6;
"VCCA"8;
"SDAA"1;
"SDAB"3;
"SCLB"2;
"SCLA"4;
END.
