INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ish/verilog/vivadoWS/20240508_Gates/20240508_Gates.srcs/sources_1/new/gatees.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gatees
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ish/verilog/vivadoWS/20240508_Gates/20240508_Gates.srcs/sim_1/new/tb_gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gates
