--------------------------------------------------------------------------------
Release 14.4 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
system_stub.twr -v 30 -l 30 system_stub_routed.ncd system_stub.pcf

Design file:              system_stub_routed.ncd
Physical constraint file: system_stub.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (ADVANCED 1.04 2012-12-04)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2757 paths analyzed, 861 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.489ns.
--------------------------------------------------------------------------------
Slack:                  2.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led/led/ip2bus_rdack_i_D1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.470ns (Levels of Logic = 6)
  Clock Path Skew:      0.016ns (1.516 - 1.500)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led/led/ip2bus_rdack_i_D1 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y93.DMUX    Tshcko                0.594   system_i/led/led/ip2bus_wrack_i_D1
                                                       system_i/led/led/ip2bus_rdack_i_D1
    SLICE_X35Y95.A2      net (fanout=4)        1.143   system_i/led/led/ip2bus_rdack_i_D1
    SLICE_X35Y95.A       Tilo                  0.124   system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2
                                                       system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X33Y96.D5      net (fanout=2)        0.577   system_i/axi_interconnect_1_M_ARREADY[1]
    SLICE_X33Y96.DMUX    Tilo                  0.325   system_i/axi_interconnect_1/N14
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1_SW0
    SLICE_X33Y96.C1      net (fanout=1)        1.009   system_i/axi_interconnect_1/N43
    SLICE_X33Y96.C       Tilo                  0.124   system_i/axi_interconnect_1/N14
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/O_SW0
    SLICE_X31Y102.D2     net (fanout=2)        1.108   system_i/axi_interconnect_1/N18
    SLICE_X31Y102.D      Tilo                  0.124   system_i/axi_interconnect_1/N39
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0
    SLICE_X31Y101.B1     net (fanout=2)        0.817   system_i/axi_interconnect_1/N39
    SLICE_X31Y101.B      Tilo                  0.124   system_i/axi_interconnect_1/N58
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW1
    SLICE_X32Y101.B2     net (fanout=1)        0.885   system_i/axi_interconnect_1/N58
    SLICE_X32Y101.B      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X32Y101.DX     net (fanout=1)        0.379   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X32Y101.CLK    Tdick                 0.013   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      7.470ns (1.552ns logic, 5.918ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  2.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1 (FF)
  Destination:          system_i/led/led/gpio_core_1/gpio_Data_Out_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.646ns (Levels of Logic = 5)
  Clock Path Skew:      -0.342ns (1.397 - 1.739)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1 to system_i/led/led/gpio_core_1/gpio_Data_Out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y103.BQ     Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1
    SLICE_X35Y96.A1      net (fanout=11)       1.613   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
    SLICE_X35Y96.A       Tilo                  0.124   system_i/axi_interconnect_1/N16
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X34Y94.C1      net (fanout=4)        0.846   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X34Y94.CMUX    Tilo                  0.360   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y94.B5      net (fanout=6)        0.336   system_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X34Y94.BMUX    Tilo                  0.341   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X55Y92.D1      net (fanout=8)        2.090   system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X55Y92.D       Tilo                  0.124   led_GPIO_IO_O_pin_2_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_5_dpot
    SLICE_X55Y92.C5      net (fanout=1)        0.263   system_i/led/led/gpio_core_1/gpio_Data_Out_5_dpot
    SLICE_X55Y92.CLK     Tas                   0.093   led_GPIO_IO_O_pin_2_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_5_dpot1
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_5
    -------------------------------------------------  ---------------------------
    Total                                      6.646ns (1.498ns logic, 5.148ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  2.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led/led/ip2bus_rdack_i_D1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.997ns (Levels of Logic = 6)
  Clock Path Skew:      0.016ns (1.516 - 1.500)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led/led/ip2bus_rdack_i_D1 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y93.DMUX    Tshcko                0.594   system_i/led/led/ip2bus_wrack_i_D1
                                                       system_i/led/led/ip2bus_rdack_i_D1
    SLICE_X35Y95.A2      net (fanout=4)        1.143   system_i/led/led/ip2bus_rdack_i_D1
    SLICE_X35Y95.A       Tilo                  0.124   system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2
                                                       system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X33Y96.D5      net (fanout=2)        0.577   system_i/axi_interconnect_1_M_ARREADY[1]
    SLICE_X33Y96.DMUX    Tilo                  0.325   system_i/axi_interconnect_1/N14
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1_SW0
    SLICE_X33Y96.C1      net (fanout=1)        1.009   system_i/axi_interconnect_1/N43
    SLICE_X33Y96.C       Tilo                  0.124   system_i/axi_interconnect_1/N14
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/O_SW0
    SLICE_X31Y102.D2     net (fanout=2)        1.108   system_i/axi_interconnect_1/N18
    SLICE_X31Y102.D      Tilo                  0.124   system_i/axi_interconnect_1/N39
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0
    SLICE_X31Y101.B1     net (fanout=2)        0.817   system_i/axi_interconnect_1/N39
    SLICE_X31Y101.B      Tilo                  0.124   system_i/axi_interconnect_1/N58
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW1
    SLICE_X32Y101.B2     net (fanout=1)        0.885   system_i/axi_interconnect_1/N58
    SLICE_X32Y101.CLK    Tas                   0.043   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    -------------------------------------------------  ---------------------------
    Total                                      6.997ns (1.458ns logic, 5.539ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  3.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      6.659ns (Levels of Logic = 4)
  Clock Path Skew:      -0.268ns (1.424 - 1.692)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to system_i/processing_system7_0/processing_system7_0/PS7_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X40Y101.CQ       Tcko                  0.456   system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                         system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X36Y102.C1       net (fanout=7)        1.039   system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X36Y102.CMUX     Tilo                  0.360   system_i/axi_interconnect_1_M_ARREADY[0]
                                                         system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X34Y101.C4       net (fanout=3)        0.789   system_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X34Y101.CMUX     Tilo                  0.360   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                         system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X31Y99.C4        net (fanout=1)        0.963   system_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X31Y99.C         Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X26Y99.D2        net (fanout=4)        0.845   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X26Y99.D         Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1
    PS7_X0Y0.MAXIGP0WREADY net (fanout=1)        0.716   system_i/axi_interconnect_1_S_WREADY
    PS7_X0Y0.MAXIGP0ACLK   Tpssdck_MAXIGP0WREADY  0.883   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    ---------------------------------------------------  ---------------------------
    Total                                        6.659ns (2.307ns logic, 4.352ns route)
                                                         (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  3.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1 (FF)
  Destination:          system_i/led/led/gpio_core_1/gpio_Data_Out_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.506ns (Levels of Logic = 5)
  Clock Path Skew:      -0.341ns (1.398 - 1.739)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1 to system_i/led/led/gpio_core_1/gpio_Data_Out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y103.BQ     Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1
    SLICE_X35Y96.A1      net (fanout=11)       1.613   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
    SLICE_X35Y96.A       Tilo                  0.124   system_i/axi_interconnect_1/N16
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X34Y94.C1      net (fanout=4)        0.846   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X34Y94.CMUX    Tilo                  0.360   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y94.B5      net (fanout=6)        0.336   system_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X34Y94.BMUX    Tilo                  0.341   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X55Y93.D1      net (fanout=8)        1.950   system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X55Y93.D       Tilo                  0.124   led_GPIO_IO_O_pin_3_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_4_dpot
    SLICE_X55Y93.C5      net (fanout=1)        0.263   system_i/led/led/gpio_core_1/gpio_Data_Out_4_dpot
    SLICE_X55Y93.CLK     Tas                   0.093   led_GPIO_IO_O_pin_3_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_4_dpot1
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_4
    -------------------------------------------------  ---------------------------
    Total                                      6.506ns (1.498ns logic, 5.008ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  3.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.859ns (Levels of Logic = 6)
  Clock Path Skew:      0.017ns (1.516 - 1.499)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y92.CQ      Tcko                  0.518   system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X35Y95.A5      net (fanout=7)        0.608   system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X35Y95.A       Tilo                  0.124   system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2
                                                       system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X33Y96.D5      net (fanout=2)        0.577   system_i/axi_interconnect_1_M_ARREADY[1]
    SLICE_X33Y96.DMUX    Tilo                  0.325   system_i/axi_interconnect_1/N14
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1_SW0
    SLICE_X33Y96.C1      net (fanout=1)        1.009   system_i/axi_interconnect_1/N43
    SLICE_X33Y96.C       Tilo                  0.124   system_i/axi_interconnect_1/N14
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/O_SW0
    SLICE_X31Y102.D2     net (fanout=2)        1.108   system_i/axi_interconnect_1/N18
    SLICE_X31Y102.D      Tilo                  0.124   system_i/axi_interconnect_1/N39
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0
    SLICE_X31Y101.B1     net (fanout=2)        0.817   system_i/axi_interconnect_1/N39
    SLICE_X31Y101.B      Tilo                  0.124   system_i/axi_interconnect_1/N58
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW1
    SLICE_X32Y101.B2     net (fanout=1)        0.885   system_i/axi_interconnect_1/N58
    SLICE_X32Y101.B      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X32Y101.DX     net (fanout=1)        0.379   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X32Y101.CLK    Tdick                 0.013   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      6.859ns (1.476ns logic, 5.383ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  3.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          system_i/led/led/gpio_core_1/gpio_Data_Out_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.491ns (Levels of Logic = 5)
  Clock Path Skew:      -0.296ns (1.397 - 1.693)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to system_i/led/led/gpio_core_1/gpio_Data_Out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y101.DMUX   Tshcko                0.652   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X35Y96.A2      net (fanout=38)       1.262   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X35Y96.A       Tilo                  0.124   system_i/axi_interconnect_1/N16
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X34Y94.C1      net (fanout=4)        0.846   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X34Y94.CMUX    Tilo                  0.360   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y94.B5      net (fanout=6)        0.336   system_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X34Y94.BMUX    Tilo                  0.341   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X55Y92.D1      net (fanout=8)        2.090   system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X55Y92.D       Tilo                  0.124   led_GPIO_IO_O_pin_2_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_5_dpot
    SLICE_X55Y92.C5      net (fanout=1)        0.263   system_i/led/led/gpio_core_1/gpio_Data_Out_5_dpot
    SLICE_X55Y92.CLK     Tas                   0.093   led_GPIO_IO_O_pin_2_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_5_dpot1
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_5
    -------------------------------------------------  ---------------------------
    Total                                      6.491ns (1.694ns logic, 4.797ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  3.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led/led/ip2bus_rdack_i_D1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.821ns (Levels of Logic = 6)
  Clock Path Skew:      0.062ns (1.562 - 1.500)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led/led/ip2bus_rdack_i_D1 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y93.DMUX    Tshcko                0.594   system_i/led/led/ip2bus_wrack_i_D1
                                                       system_i/led/led/ip2bus_rdack_i_D1
    SLICE_X35Y95.A2      net (fanout=4)        1.143   system_i/led/led/ip2bus_rdack_i_D1
    SLICE_X35Y95.A       Tilo                  0.124   system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2
                                                       system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X33Y96.D5      net (fanout=2)        0.577   system_i/axi_interconnect_1_M_ARREADY[1]
    SLICE_X33Y96.DMUX    Tilo                  0.325   system_i/axi_interconnect_1/N14
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1_SW0
    SLICE_X33Y96.C1      net (fanout=1)        1.009   system_i/axi_interconnect_1/N43
    SLICE_X33Y96.C       Tilo                  0.124   system_i/axi_interconnect_1/N14
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/O_SW0
    SLICE_X31Y102.D2     net (fanout=2)        1.108   system_i/axi_interconnect_1/N18
    SLICE_X31Y102.D      Tilo                  0.124   system_i/axi_interconnect_1/N39
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0
    SLICE_X30Y101.A1     net (fanout=2)        0.830   system_i/axi_interconnect_1/N39
    SLICE_X30Y101.A      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1
    SLICE_X30Y101.C1     net (fanout=3)        0.694   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_arready
    SLICE_X30Y101.CLK    Tas                   0.045   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1_rstpot
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    -------------------------------------------------  ---------------------------
    Total                                      6.821ns (1.460ns logic, 5.361ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  3.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.621ns (Levels of Logic = 6)
  Clock Path Skew:      -0.058ns (0.772 - 0.830)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y101.CQ     Tcko                  0.456   system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X36Y102.C1     net (fanout=7)        1.039   system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X36Y102.CMUX   Tilo                  0.360   system_i/axi_interconnect_1_M_ARREADY[0]
                                                       system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X34Y101.C4     net (fanout=3)        0.789   system_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X34Y101.CMUX   Tilo                  0.360   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X31Y99.C4      net (fanout=1)        0.963   system_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X31Y99.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X31Y99.D4      net (fanout=4)        0.458   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X31Y99.D       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X31Y100.A4     net (fanout=3)        0.648   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X31Y100.A      Tilo                  0.124   system_i/axi_interconnect_1/N59
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X32Y101.B5     net (fanout=1)        0.660   system_i/axi_interconnect_1/N59
    SLICE_X32Y101.B      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X32Y101.DX     net (fanout=1)        0.379   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X32Y101.CLK    Tdick                 0.013   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      6.621ns (1.685ns logic, 4.936ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  3.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1 (FF)
  Destination:          system_i/led/led/gpio_core_1/gpio_Data_Out_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.266ns (Levels of Logic = 5)
  Clock Path Skew:      -0.411ns (1.328 - 1.739)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1 to system_i/led/led/gpio_core_1/gpio_Data_Out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y103.BQ     Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1
    SLICE_X35Y96.A1      net (fanout=11)       1.613   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
    SLICE_X35Y96.A       Tilo                  0.124   system_i/axi_interconnect_1/N16
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X34Y94.C1      net (fanout=4)        0.846   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X34Y94.CMUX    Tilo                  0.360   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y94.B5      net (fanout=6)        0.336   system_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X34Y94.BMUX    Tilo                  0.341   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X53Y93.D1      net (fanout=8)        1.710   system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X53Y93.D       Tilo                  0.124   led_GPIO_IO_O_pin_0_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_7_dpot
    SLICE_X53Y93.C5      net (fanout=1)        0.263   system_i/led/led/gpio_core_1/gpio_Data_Out_7_dpot
    SLICE_X53Y93.CLK     Tas                   0.093   led_GPIO_IO_O_pin_0_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_7_dpot1
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_7
    -------------------------------------------------  ---------------------------
    Total                                      6.266ns (1.498ns logic, 4.768ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  3.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.683ns (Levels of Logic = 5)
  Clock Path Skew:      0.016ns (1.516 - 1.500)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y95.DMUX    Tshcko                0.594   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1
    SLICE_X33Y96.D1      net (fanout=5)        1.025   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
    SLICE_X33Y96.DMUX    Tilo                  0.357   system_i/axi_interconnect_1/N14
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1_SW0
    SLICE_X33Y96.C1      net (fanout=1)        1.009   system_i/axi_interconnect_1/N43
    SLICE_X33Y96.C       Tilo                  0.124   system_i/axi_interconnect_1/N14
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/O_SW0
    SLICE_X31Y102.D2     net (fanout=2)        1.108   system_i/axi_interconnect_1/N18
    SLICE_X31Y102.D      Tilo                  0.124   system_i/axi_interconnect_1/N39
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0
    SLICE_X31Y101.B1     net (fanout=2)        0.817   system_i/axi_interconnect_1/N39
    SLICE_X31Y101.B      Tilo                  0.124   system_i/axi_interconnect_1/N58
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW1
    SLICE_X32Y101.B2     net (fanout=1)        0.885   system_i/axi_interconnect_1/N58
    SLICE_X32Y101.B      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X32Y101.DX     net (fanout=1)        0.379   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X32Y101.CLK    Tdick                 0.013   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      6.683ns (1.460ns logic, 5.223ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  3.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1 (FF)
  Destination:          system_i/led/led/gpio_core_1/gpio_Data_Out_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.247ns (Levels of Logic = 5)
  Clock Path Skew:      -0.412ns (1.327 - 1.739)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1 to system_i/led/led/gpio_core_1/gpio_Data_Out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y103.BQ     Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1
    SLICE_X35Y96.A1      net (fanout=11)       1.613   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
    SLICE_X35Y96.A       Tilo                  0.124   system_i/axi_interconnect_1/N16
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X34Y94.C1      net (fanout=4)        0.846   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X34Y94.CMUX    Tilo                  0.360   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y94.B5      net (fanout=6)        0.336   system_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X34Y94.BMUX    Tilo                  0.341   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X51Y91.B2      net (fanout=8)        1.519   system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X51Y91.B       Tilo                  0.124   led_GPIO_IO_O_pin_4_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_3_dpot
    SLICE_X51Y91.A4      net (fanout=1)        0.433   system_i/led/led/gpio_core_1/gpio_Data_Out_3_dpot
    SLICE_X51Y91.CLK     Tas                   0.095   led_GPIO_IO_O_pin_4_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_3_dpot1
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_3
    -------------------------------------------------  ---------------------------
    Total                                      6.247ns (1.500ns logic, 4.747ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  3.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          system_i/led/led/gpio_core_1/gpio_Data_Out_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.351ns (Levels of Logic = 5)
  Clock Path Skew:      -0.295ns (1.398 - 1.693)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to system_i/led/led/gpio_core_1/gpio_Data_Out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y101.DMUX   Tshcko                0.652   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X35Y96.A2      net (fanout=38)       1.262   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X35Y96.A       Tilo                  0.124   system_i/axi_interconnect_1/N16
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X34Y94.C1      net (fanout=4)        0.846   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X34Y94.CMUX    Tilo                  0.360   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y94.B5      net (fanout=6)        0.336   system_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X34Y94.BMUX    Tilo                  0.341   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X55Y93.D1      net (fanout=8)        1.950   system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X55Y93.D       Tilo                  0.124   led_GPIO_IO_O_pin_3_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_4_dpot
    SLICE_X55Y93.C5      net (fanout=1)        0.263   system_i/led/led/gpio_core_1/gpio_Data_Out_4_dpot
    SLICE_X55Y93.CLK     Tas                   0.093   led_GPIO_IO_O_pin_3_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_4_dpot1
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_4
    -------------------------------------------------  ---------------------------
    Total                                      6.351ns (1.694ns logic, 4.657ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  3.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          system_i/led/led/gpio_core_1/gpio_Data_Out_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.111ns (Levels of Logic = 5)
  Clock Path Skew:      -0.365ns (1.328 - 1.693)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to system_i/led/led/gpio_core_1/gpio_Data_Out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y101.DMUX   Tshcko                0.652   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X35Y96.A2      net (fanout=38)       1.262   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X35Y96.A       Tilo                  0.124   system_i/axi_interconnect_1/N16
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X34Y94.C1      net (fanout=4)        0.846   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X34Y94.CMUX    Tilo                  0.360   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y94.B5      net (fanout=6)        0.336   system_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X34Y94.BMUX    Tilo                  0.341   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X53Y93.D1      net (fanout=8)        1.710   system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X53Y93.D       Tilo                  0.124   led_GPIO_IO_O_pin_0_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_7_dpot
    SLICE_X53Y93.C5      net (fanout=1)        0.263   system_i/led/led/gpio_core_1/gpio_Data_Out_7_dpot
    SLICE_X53Y93.CLK     Tas                   0.093   led_GPIO_IO_O_pin_0_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_7_dpot1
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_7
    -------------------------------------------------  ---------------------------
    Total                                      6.111ns (1.694ns logic, 4.417ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  3.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          system_i/led/led/gpio_core_1/gpio_Data_Out_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.092ns (Levels of Logic = 5)
  Clock Path Skew:      -0.366ns (1.327 - 1.693)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to system_i/led/led/gpio_core_1/gpio_Data_Out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y101.DMUX   Tshcko                0.652   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X35Y96.A2      net (fanout=38)       1.262   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X35Y96.A       Tilo                  0.124   system_i/axi_interconnect_1/N16
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X34Y94.C1      net (fanout=4)        0.846   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X34Y94.CMUX    Tilo                  0.360   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y94.B5      net (fanout=6)        0.336   system_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X34Y94.BMUX    Tilo                  0.341   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X51Y91.B2      net (fanout=8)        1.519   system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X51Y91.B       Tilo                  0.124   led_GPIO_IO_O_pin_4_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_3_dpot
    SLICE_X51Y91.A4      net (fanout=1)        0.433   system_i/led/led/gpio_core_1/gpio_Data_Out_3_dpot
    SLICE_X51Y91.CLK     Tas                   0.095   led_GPIO_IO_O_pin_4_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_3_dpot1
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_3
    -------------------------------------------------  ---------------------------
    Total                                      6.092ns (1.696ns logic, 4.396ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  3.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1 (FF)
  Destination:          system_i/led/led/gpio_core_1/gpio_Data_Out_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.032ns (Levels of Logic = 5)
  Clock Path Skew:      -0.411ns (1.328 - 1.739)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1 to system_i/led/led/gpio_core_1/gpio_Data_Out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y103.BQ     Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1
    SLICE_X35Y96.A1      net (fanout=11)       1.613   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
    SLICE_X35Y96.A       Tilo                  0.124   system_i/axi_interconnect_1/N16
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X34Y94.C1      net (fanout=4)        0.846   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X34Y94.CMUX    Tilo                  0.360   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y94.B5      net (fanout=6)        0.336   system_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X34Y94.BMUX    Tilo                  0.341   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X53Y93.B5      net (fanout=8)        1.304   system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X53Y93.B       Tilo                  0.124   led_GPIO_IO_O_pin_0_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_6_dpot
    SLICE_X53Y93.A4      net (fanout=1)        0.433   system_i/led/led/gpio_core_1/gpio_Data_Out_6_dpot
    SLICE_X53Y93.CLK     Tas                   0.095   led_GPIO_IO_O_pin_0_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_6_dpot1
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_6
    -------------------------------------------------  ---------------------------
    Total                                      6.032ns (1.500ns logic, 4.532ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  3.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          system_i/led/led/gpio_core_1/gpio_Data_Out_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.259ns (Levels of Logic = 5)
  Clock Path Skew:      -0.151ns (1.397 - 1.548)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to system_i/led/led/gpio_core_1/gpio_Data_Out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y98.AQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X35Y96.A5      net (fanout=36)       1.226   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X35Y96.A       Tilo                  0.124   system_i/axi_interconnect_1/N16
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X34Y94.C1      net (fanout=4)        0.846   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X34Y94.CMUX    Tilo                  0.360   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y94.B5      net (fanout=6)        0.336   system_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X34Y94.BMUX    Tilo                  0.341   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X55Y92.D1      net (fanout=8)        2.090   system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X55Y92.D       Tilo                  0.124   led_GPIO_IO_O_pin_2_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_5_dpot
    SLICE_X55Y92.C5      net (fanout=1)        0.263   system_i/led/led/gpio_core_1/gpio_Data_Out_5_dpot
    SLICE_X55Y92.CLK     Tas                   0.093   led_GPIO_IO_O_pin_2_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_5_dpot1
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_5
    -------------------------------------------------  ---------------------------
    Total                                      6.259ns (1.498ns logic, 4.761ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  3.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led/led/ip2bus_rdack_i_D1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.459ns (Levels of Logic = 6)
  Clock Path Skew:      0.062ns (1.562 - 1.500)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led/led/ip2bus_rdack_i_D1 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y93.DMUX    Tshcko                0.594   system_i/led/led/ip2bus_wrack_i_D1
                                                       system_i/led/led/ip2bus_rdack_i_D1
    SLICE_X35Y95.A2      net (fanout=4)        1.143   system_i/led/led/ip2bus_rdack_i_D1
    SLICE_X35Y95.A       Tilo                  0.124   system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2
                                                       system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X33Y96.D5      net (fanout=2)        0.577   system_i/axi_interconnect_1_M_ARREADY[1]
    SLICE_X33Y96.DMUX    Tilo                  0.325   system_i/axi_interconnect_1/N14
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1_SW0
    SLICE_X33Y96.C1      net (fanout=1)        1.009   system_i/axi_interconnect_1/N43
    SLICE_X33Y96.C       Tilo                  0.124   system_i/axi_interconnect_1/N14
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/O_SW0
    SLICE_X31Y102.D2     net (fanout=2)        1.108   system_i/axi_interconnect_1/N18
    SLICE_X31Y102.D      Tilo                  0.124   system_i/axi_interconnect_1/N39
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0
    SLICE_X30Y101.A1     net (fanout=2)        0.830   system_i/axi_interconnect_1/N39
    SLICE_X30Y101.A      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1
    SLICE_X30Y100.A6     net (fanout=3)        0.330   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_arready
    SLICE_X30Y100.CLK    Tas                   0.047   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      6.459ns (1.462ns logic, 4.997ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  3.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led/led/ip2bus_rdack_i_D1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.435ns (Levels of Logic = 6)
  Clock Path Skew:      0.062ns (1.562 - 1.500)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led/led/ip2bus_rdack_i_D1 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y93.DMUX    Tshcko                0.594   system_i/led/led/ip2bus_wrack_i_D1
                                                       system_i/led/led/ip2bus_rdack_i_D1
    SLICE_X35Y95.A2      net (fanout=4)        1.143   system_i/led/led/ip2bus_rdack_i_D1
    SLICE_X35Y95.A       Tilo                  0.124   system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2
                                                       system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X33Y96.D5      net (fanout=2)        0.577   system_i/axi_interconnect_1_M_ARREADY[1]
    SLICE_X33Y96.DMUX    Tilo                  0.325   system_i/axi_interconnect_1/N14
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1_SW0
    SLICE_X33Y96.C1      net (fanout=1)        1.009   system_i/axi_interconnect_1/N43
    SLICE_X33Y96.C       Tilo                  0.124   system_i/axi_interconnect_1/N14
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/O_SW0
    SLICE_X31Y102.D2     net (fanout=2)        1.108   system_i/axi_interconnect_1/N18
    SLICE_X31Y102.D      Tilo                  0.124   system_i/axi_interconnect_1/N39
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0
    SLICE_X30Y101.A1     net (fanout=2)        0.830   system_i/axi_interconnect_1/N39
    SLICE_X30Y101.A      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1
    SLICE_X30Y101.B5     net (fanout=3)        0.310   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_arready
    SLICE_X30Y101.CLK    Tas                   0.043   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0_rstpot
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_0
    -------------------------------------------------  ---------------------------
    Total                                      6.435ns (1.458ns logic, 4.977ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  3.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.386ns (Levels of Logic = 6)
  Clock Path Skew:      0.017ns (1.516 - 1.499)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y92.CQ      Tcko                  0.518   system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X35Y95.A5      net (fanout=7)        0.608   system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X35Y95.A       Tilo                  0.124   system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2
                                                       system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X33Y96.D5      net (fanout=2)        0.577   system_i/axi_interconnect_1_M_ARREADY[1]
    SLICE_X33Y96.DMUX    Tilo                  0.325   system_i/axi_interconnect_1/N14
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1_SW0
    SLICE_X33Y96.C1      net (fanout=1)        1.009   system_i/axi_interconnect_1/N43
    SLICE_X33Y96.C       Tilo                  0.124   system_i/axi_interconnect_1/N14
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/O_SW0
    SLICE_X31Y102.D2     net (fanout=2)        1.108   system_i/axi_interconnect_1/N18
    SLICE_X31Y102.D      Tilo                  0.124   system_i/axi_interconnect_1/N39
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0
    SLICE_X31Y101.B1     net (fanout=2)        0.817   system_i/axi_interconnect_1/N39
    SLICE_X31Y101.B      Tilo                  0.124   system_i/axi_interconnect_1/N58
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW1
    SLICE_X32Y101.B2     net (fanout=1)        0.885   system_i/axi_interconnect_1/N58
    SLICE_X32Y101.CLK    Tas                   0.043   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    -------------------------------------------------  ---------------------------
    Total                                      6.386ns (1.382ns logic, 5.004ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  3.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1 (FF)
  Destination:          system_i/led/led/gpio_core_1/gpio_Data_Out_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.951ns (Levels of Logic = 5)
  Clock Path Skew:      -0.401ns (1.338 - 1.739)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1 to system_i/led/led/gpio_core_1/gpio_Data_Out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y103.BQ     Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1
    SLICE_X35Y96.A1      net (fanout=11)       1.613   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
    SLICE_X35Y96.A       Tilo                  0.124   system_i/axi_interconnect_1/N16
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X34Y94.C1      net (fanout=4)        0.846   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X34Y94.CMUX    Tilo                  0.360   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y94.B5      net (fanout=6)        0.336   system_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X34Y94.BMUX    Tilo                  0.341   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X49Y92.B3      net (fanout=8)        1.223   system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X49Y92.B       Tilo                  0.124   led_GPIO_IO_O_pin_6_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_1_dpot
    SLICE_X49Y92.A4      net (fanout=1)        0.433   system_i/led/led/gpio_core_1/gpio_Data_Out_1_dpot
    SLICE_X49Y92.CLK     Tas                   0.095   led_GPIO_IO_O_pin_6_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_1_dpot1
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_1
    -------------------------------------------------  ---------------------------
    Total                                      5.951ns (1.500ns logic, 4.451ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  3.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/dip/dip/ip2bus_wrack_i_D1 (FF)
  Destination:          system_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      6.035ns (Levels of Logic = 4)
  Clock Path Skew:      -0.269ns (1.424 - 1.693)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/dip/dip/ip2bus_wrack_i_D1 to system_i/processing_system7_0/processing_system7_0/PS7_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X39Y102.AQ       Tcko                  0.456   system_i/dip/dip/ip2bus_wrack_i_D1
                                                         system_i/dip/dip/ip2bus_wrack_i_D1
    SLICE_X36Y102.C5       net (fanout=4)        0.451   system_i/dip/dip/ip2bus_wrack_i_D1
    SLICE_X36Y102.CMUX     Tilo                  0.324   system_i/axi_interconnect_1_M_ARREADY[0]
                                                         system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X34Y101.C4       net (fanout=3)        0.789   system_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X34Y101.CMUX     Tilo                  0.360   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                         system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X31Y99.C4        net (fanout=1)        0.963   system_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X31Y99.C         Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X26Y99.D2        net (fanout=4)        0.845   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X26Y99.D         Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                         system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1
    PS7_X0Y0.MAXIGP0WREADY net (fanout=1)        0.716   system_i/axi_interconnect_1_S_WREADY
    PS7_X0Y0.MAXIGP0ACLK   Tpssdck_MAXIGP0WREADY  0.883   system_i/processing_system7_0/processing_system7_0/PS7_i
                                                         system_i/processing_system7_0/processing_system7_0/PS7_i
    ---------------------------------------------------  ---------------------------
    Total                                        6.035ns (2.271ns logic, 3.764ns route)
                                                         (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  3.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          system_i/led/led/gpio_core_1/gpio_Data_Out_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.119ns (Levels of Logic = 5)
  Clock Path Skew:      -0.150ns (1.398 - 1.548)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to system_i/led/led/gpio_core_1/gpio_Data_Out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y98.AQ      Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X35Y96.A5      net (fanout=36)       1.226   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X35Y96.A       Tilo                  0.124   system_i/axi_interconnect_1/N16
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X34Y94.C1      net (fanout=4)        0.846   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X34Y94.CMUX    Tilo                  0.360   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y94.B5      net (fanout=6)        0.336   system_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X34Y94.BMUX    Tilo                  0.341   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X55Y93.D1      net (fanout=8)        1.950   system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X55Y93.D       Tilo                  0.124   led_GPIO_IO_O_pin_3_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_4_dpot
    SLICE_X55Y93.C5      net (fanout=1)        0.263   system_i/led/led/gpio_core_1/gpio_Data_Out_4_dpot
    SLICE_X55Y93.CLK     Tas                   0.093   led_GPIO_IO_O_pin_3_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_4_dpot1
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_4
    -------------------------------------------------  ---------------------------
    Total                                      6.119ns (1.498ns logic, 4.621ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  3.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.262ns (Levels of Logic = 5)
  Clock Path Skew:      0.016ns (1.516 - 1.500)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y96.BQ      Tcko                  0.518   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_active
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
    SLICE_X33Y96.D3      net (fanout=6)        0.680   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/busy
    SLICE_X33Y96.DMUX    Tilo                  0.357   system_i/axi_interconnect_1/N14
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1_SW0
    SLICE_X33Y96.C1      net (fanout=1)        1.009   system_i/axi_interconnect_1/N43
    SLICE_X33Y96.C       Tilo                  0.124   system_i/axi_interconnect_1/N14
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/O_SW0
    SLICE_X31Y102.D2     net (fanout=2)        1.108   system_i/axi_interconnect_1/N18
    SLICE_X31Y102.D      Tilo                  0.124   system_i/axi_interconnect_1/N39
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0
    SLICE_X31Y101.B1     net (fanout=2)        0.817   system_i/axi_interconnect_1/N39
    SLICE_X31Y101.B      Tilo                  0.124   system_i/axi_interconnect_1/N58
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW1
    SLICE_X32Y101.B2     net (fanout=1)        0.885   system_i/axi_interconnect_1/N58
    SLICE_X32Y101.B      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X32Y101.DX     net (fanout=1)        0.379   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
    SLICE_X32Y101.CLK    Tdick                 0.013   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      6.262ns (1.384ns logic, 4.878ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  3.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          system_i/led/led/gpio_core_1/gpio_Data_Out_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.877ns (Levels of Logic = 5)
  Clock Path Skew:      -0.365ns (1.328 - 1.693)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to system_i/led/led/gpio_core_1/gpio_Data_Out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y101.DMUX   Tshcko                0.652   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X35Y96.A2      net (fanout=38)       1.262   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X35Y96.A       Tilo                  0.124   system_i/axi_interconnect_1/N16
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X34Y94.C1      net (fanout=4)        0.846   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X34Y94.CMUX    Tilo                  0.360   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y94.B5      net (fanout=6)        0.336   system_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X34Y94.BMUX    Tilo                  0.341   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X53Y93.B5      net (fanout=8)        1.304   system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X53Y93.B       Tilo                  0.124   led_GPIO_IO_O_pin_0_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_6_dpot
    SLICE_X53Y93.A4      net (fanout=1)        0.433   system_i/led/led/gpio_core_1/gpio_Data_Out_6_dpot
    SLICE_X53Y93.CLK     Tas                   0.095   led_GPIO_IO_O_pin_0_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_6_dpot1
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_6
    -------------------------------------------------  ---------------------------
    Total                                      5.877ns (1.696ns logic, 4.181ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  3.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.148ns (Levels of Logic = 6)
  Clock Path Skew:      -0.058ns (0.772 - 0.830)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y101.CQ     Tcko                  0.456   system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X36Y102.C1     net (fanout=7)        1.039   system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X36Y102.CMUX   Tilo                  0.360   system_i/axi_interconnect_1_M_ARREADY[0]
                                                       system_i/dip/dip/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X34Y101.C4     net (fanout=3)        0.789   system_i/axi_interconnect_1_M_AWREADY[0]
    SLICE_X34Y101.CMUX   Tilo                  0.360   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_active
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/S_AXI_WREADY1
    SLICE_X31Y99.C4      net (fanout=1)        0.963   system_i/axi_interconnect_1/DEBUG_MC_MP_WDATACONTROL[1]
    SLICE_X31Y99.C       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X31Y99.D4      net (fanout=4)        0.458   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X31Y99.D       Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X31Y100.A4     net (fanout=3)        0.648   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X31Y100.A      Tilo                  0.124   system_i/axi_interconnect_1/N59
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW2
    SLICE_X32Y101.B5     net (fanout=1)        0.660   system_i/axi_interconnect_1/N59
    SLICE_X32Y101.CLK    Tas                   0.043   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    -------------------------------------------------  ---------------------------
    Total                                      6.148ns (1.591ns logic, 4.557ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  3.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.210ns (Levels of Logic = 5)
  Clock Path Skew:      0.016ns (1.516 - 1.500)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y95.DMUX    Tshcko                0.594   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d_1
    SLICE_X33Y96.D1      net (fanout=5)        1.025   system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/areset_d[1]
    SLICE_X33Y96.DMUX    Tilo                  0.357   system_i/axi_interconnect_1/N14
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1_SW0
    SLICE_X33Y96.C1      net (fanout=1)        1.009   system_i/axi_interconnect_1/N43
    SLICE_X33Y96.C       Tilo                  0.124   system_i/axi_interconnect_1/N14
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/O_SW0
    SLICE_X31Y102.D2     net (fanout=2)        1.108   system_i/axi_interconnect_1/N18
    SLICE_X31Y102.D      Tilo                  0.124   system_i/axi_interconnect_1/N39
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0
    SLICE_X31Y101.B1     net (fanout=2)        0.817   system_i/axi_interconnect_1/N39
    SLICE_X31Y101.B      Tilo                  0.124   system_i/axi_interconnect_1/N58
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW1
    SLICE_X32Y101.B2     net (fanout=1)        0.885   system_i/axi_interconnect_1/N58
    SLICE_X32Y101.CLK    Tas                   0.043   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
    -------------------------------------------------  ---------------------------
    Total                                      6.210ns (1.366ns logic, 4.844ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  3.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1 (FF)
  Destination:          system_i/led/led/gpio_core_1/gpio_OE_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.771ns (Levels of Logic = 5)
  Clock Path Skew:      -0.399ns (1.340 - 1.739)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1 to system_i/led/led/gpio_core_1/gpio_OE_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y103.BQ     Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_1
    SLICE_X35Y96.A1      net (fanout=11)       1.613   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot[1]
    SLICE_X35Y96.A       Tilo                  0.124   system_i/axi_interconnect_1/N16
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X34Y94.C1      net (fanout=4)        0.846   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X34Y94.CMUX    Tilo                  0.360   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y94.B5      net (fanout=6)        0.336   system_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X34Y94.B       Tilo                  0.124   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/led/led/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot
    SLICE_X38Y91.B1      net (fanout=8)        1.289   system_i/led/led/gpio_core_1/gpio_OE_Select[0]_RNW_Reg_AND_20_o1_rstpot
    SLICE_X38Y91.B       Tilo                  0.124   system_i/led/led/gpio_core_1/gpio_OE[3]
                                                       system_i/led/led/gpio_core_1/gpio_OE_2_dpot
    SLICE_X38Y91.A4      net (fanout=1)        0.452   system_i/led/led/gpio_core_1/gpio_OE_2_dpot
    SLICE_X38Y91.CLK     Tas                   0.047   system_i/led/led/gpio_core_1/gpio_OE[3]
                                                       system_i/led/led/gpio_core_1/gpio_OE_2_dpot1
                                                       system_i/led/led/gpio_core_1/gpio_OE_2
    -------------------------------------------------  ---------------------------
    Total                                      5.771ns (1.235ns logic, 4.536ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  3.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          system_i/led/led/gpio_core_1/gpio_Data_Out_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.796ns (Levels of Logic = 5)
  Clock Path Skew:      -0.355ns (1.338 - 1.693)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to system_i/led/led/gpio_core_1/gpio_Data_Out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y101.DMUX   Tshcko                0.652   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X35Y96.A2      net (fanout=38)       1.262   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X35Y96.A       Tilo                  0.124   system_i/axi_interconnect_1/N16
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1
    SLICE_X34Y94.C1      net (fanout=4)        0.846   system_i/axi_interconnect_1/axi_interconnect_1/cb_mf_arvalid[1]
    SLICE_X34Y94.CMUX    Tilo                  0.360   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[1].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1
    SLICE_X34Y94.B5      net (fanout=6)        0.336   system_i/axi_interconnect_1_M_ARVALID[1]
    SLICE_X34Y94.BMUX    Tilo                  0.341   system_i/axi_interconnect_1_M_RVALID[1]
                                                       system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X49Y92.B3      net (fanout=8)        1.223   system_i/led/led/gpio_core_1/gpio_Data_Select[0]_RNW_Reg_AND_19_o2_rstpot
    SLICE_X49Y92.B       Tilo                  0.124   led_GPIO_IO_O_pin_6_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_1_dpot
    SLICE_X49Y92.A4      net (fanout=1)        0.433   system_i/led/led/gpio_core_1/gpio_Data_Out_1_dpot
    SLICE_X49Y92.CLK     Tas                   0.095   led_GPIO_IO_O_pin_6_OBUF
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_1_dpot1
                                                       system_i/led/led/gpio_core_1/gpio_Data_Out_1
    -------------------------------------------------  ---------------------------
    Total                                      5.796ns (1.696ns logic, 4.100ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  3.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.210ns (Levels of Logic = 6)
  Clock Path Skew:      0.063ns (1.562 - 1.499)
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3 to system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y92.CQ      Tcko                  0.518   system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_3
    SLICE_X35Y95.A5      net (fanout=7)        0.608   system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
    SLICE_X35Y95.A       Tilo                  0.124   system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2
                                                       system_i/led/led/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rd_done1
    SLICE_X33Y96.D5      net (fanout=2)        0.577   system_i/axi_interconnect_1_M_ARREADY[1]
    SLICE_X33Y96.DMUX    Tilo                  0.325   system_i/axi_interconnect_1/N14
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1_SW0
    SLICE_X33Y96.C1      net (fanout=1)        1.009   system_i/axi_interconnect_1/N43
    SLICE_X33Y96.C       Tilo                  0.124   system_i/axi_interconnect_1/N14
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/O_SW0
    SLICE_X31Y102.D2     net (fanout=2)        1.108   system_i/axi_interconnect_1/N18
    SLICE_X31Y102.D      Tilo                  0.124   system_i/axi_interconnect_1/N39
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1_SW0
    SLICE_X30Y101.A1     net (fanout=2)        0.830   system_i/axi_interconnect_1/N39
    SLICE_X30Y101.A      Tilo                  0.124   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1
    SLICE_X30Y101.C1     net (fanout=3)        0.694   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_arready
    SLICE_X30Y101.CLK    Tas                   0.045   system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d[1]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1_rstpot
                                                       system_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1
    -------------------------------------------------  ---------------------------
    Total                                      6.210ns (1.384ns logic, 4.826ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/led/led/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: system_i/led/led/gpio_core_1/Mshreg_gpio_Data_In_0/CLK
  Location pin: SLICE_X36Y91.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/led/led/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: system_i/led/led/gpio_core_1/Mshreg_gpio_Data_In_0/CLK
  Location pin: SLICE_X36Y91.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/led/led/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: system_i/led/led/gpio_core_1/Mshreg_gpio_Data_In_1/CLK
  Location pin: SLICE_X36Y91.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/led/led/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: system_i/led/led/gpio_core_1/Mshreg_gpio_Data_In_1/CLK
  Location pin: SLICE_X36Y91.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/led/led/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: system_i/led/led/gpio_core_1/Mshreg_gpio_Data_In_2/CLK
  Location pin: SLICE_X36Y91.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/led/led/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: system_i/led/led/gpio_core_1/Mshreg_gpio_Data_In_2/CLK
  Location pin: SLICE_X36Y91.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/led/led/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: system_i/led/led/gpio_core_1/Mshreg_gpio_Data_In_3/CLK
  Location pin: SLICE_X36Y91.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/led/led/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: system_i/led/led/gpio_core_1/Mshreg_gpio_Data_In_3/CLK
  Location pin: SLICE_X36Y91.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/led/led/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: system_i/led/led/gpio_core_1/Mshreg_gpio_Data_In_4/CLK
  Location pin: SLICE_X42Y92.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/led/led/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: system_i/led/led/gpio_core_1/Mshreg_gpio_Data_In_4/CLK
  Location pin: SLICE_X42Y92.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/led/led/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: system_i/led/led/gpio_core_1/Mshreg_gpio_Data_In_5/CLK
  Location pin: SLICE_X42Y92.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/led/led/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: system_i/led/led/gpio_core_1/Mshreg_gpio_Data_In_5/CLK
  Location pin: SLICE_X42Y92.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/led/led/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: system_i/led/led/gpio_core_1/Mshreg_gpio_Data_In_6/CLK
  Location pin: SLICE_X42Y92.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/led/led/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: system_i/led/led/gpio_core_1/Mshreg_gpio_Data_In_6/CLK
  Location pin: SLICE_X42Y92.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/led/led/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: system_i/led/led/gpio_core_1/Mshreg_gpio_Data_In_7/CLK
  Location pin: SLICE_X42Y92.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/led/led/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: system_i/led/led/gpio_core_1/Mshreg_gpio_Data_In_7/CLK
  Location pin: SLICE_X42Y92.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/dip/dip/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: system_i/dip/dip/gpio_core_1/Mshreg_gpio_Data_In_4/CLK
  Location pin: SLICE_X90Y99.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/dip/dip/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: system_i/dip/dip/gpio_core_1/Mshreg_gpio_Data_In_4/CLK
  Location pin: SLICE_X90Y99.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/dip/dip/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: system_i/dip/dip/gpio_core_1/Mshreg_gpio_Data_In_5/CLK
  Location pin: SLICE_X90Y99.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/dip/dip/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: system_i/dip/dip/gpio_core_1/Mshreg_gpio_Data_In_5/CLK
  Location pin: SLICE_X90Y99.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/dip/dip/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: system_i/dip/dip/gpio_core_1/Mshreg_gpio_Data_In_6/CLK
  Location pin: SLICE_X90Y99.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/dip/dip/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: system_i/dip/dip/gpio_core_1/Mshreg_gpio_Data_In_6/CLK
  Location pin: SLICE_X90Y99.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/dip/dip/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: system_i/dip/dip/gpio_core_1/Mshreg_gpio_Data_In_7/CLK
  Location pin: SLICE_X90Y99.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/dip/dip/gpio_core_1/gpio_Data_In[7]/CLK
  Logical resource: system_i/dip/dip/gpio_core_1/Mshreg_gpio_Data_In_7/CLK
  Location pin: SLICE_X90Y99.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/dip/dip/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: system_i/dip/dip/gpio_core_1/Mshreg_gpio_Data_In_0/CLK
  Location pin: SLICE_X90Y100.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/dip/dip/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: system_i/dip/dip/gpio_core_1/Mshreg_gpio_Data_In_0/CLK
  Location pin: SLICE_X90Y100.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/dip/dip/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: system_i/dip/dip/gpio_core_1/Mshreg_gpio_Data_In_1/CLK
  Location pin: SLICE_X90Y100.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/dip/dip/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: system_i/dip/dip/gpio_core_1/Mshreg_gpio_Data_In_1/CLK
  Location pin: SLICE_X90Y100.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/dip/dip/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: system_i/dip/dip/gpio_core_1/Mshreg_gpio_Data_In_2/CLK
  Location pin: SLICE_X90Y100.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: system_i/dip/dip/gpio_core_1/gpio_Data_In[3]/CLK
  Logical resource: system_i/dip/dip/gpio_core_1/Mshreg_gpio_Data_In_2/CLK
  Location pin: SLICE_X90Y100.CLK
  Clock network: system_i/processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.197ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.162ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y101.AQ     Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X41Y101.BX     net (fanout=1)        0.625   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X41Y101.CLK    Tdick                 0.081   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.162ns (0.537ns logic, 0.625ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Delay:                  1.120ns (data path - clock path skew + uncertainty)
  Source:               system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.085ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         system_i/processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    system_i/processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y101.BQ     Tcko                  0.456   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X41Y101.CX     net (fanout=1)        0.568   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X41Y101.CLK    Tdick                 0.061   system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.517ns logic, 0.568ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2759 paths, 0 nets, and 1455 connections

Design statistics:
   Minimum period:   7.489ns{1}   (Maximum frequency: 133.529MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 20 16:55:36 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 403 MB



