

================================================================
== Vivado HLS Report for 'HoughCircles'
================================================================
* Date:           Tue Dec  4 09:50:28 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Hough
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.954|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+-----+-----+-----+-----+----------+
        |                               |                    |  Latency  |  Interval | Pipeline |
        |            Instance           |       Module       | min | max | min | max |   Type   |
        +-------------------------------+--------------------+-----+-----+-----+-----+----------+
        |grp_sqrt_fixed_32_32_s_fu_909  |sqrt_fixed_32_32_s  |    1|    1|    1|    1| function |
        |grp_HoughSortDescent_fu_914    |HoughSortDescent    |    ?|    ?|    ?|    ?|   none   |
        +-------------------------------+--------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+---------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+---------+----------+
        |- Loop 1             |      0|    309|  3 ~ 103 |          -|          -|  0 ~ 3  |    no    |
        | + Loop 1.1          |      0|    100|         1|          1|          1| 0 ~ 100 |    yes   |
        |- Loop 2             |  77924|  77924|         1|          -|          -|    77924|    no    |
        |- Loop 3             |    321|    321|         1|          -|          -|      321|    no    |
        |- Loop 4             |      ?|      ?|         ?|          -|          -|        ?|    no    |
        | + Loop 4.1          |      ?|      ?|         ?|          -|          -|        ?|    no    |
        |  ++ Loop 4.1.1      |      ?|      ?|         ?|          -|          -|        2|    no    |
        |   +++ Loop 4.1.1.1  |      ?|      ?|         2|          2|          2|        ?|    yes   |
        |- Loop 5             |      ?|      ?|         ?|          -|          -|        ?|    no    |
        | + Loop 5.1          |      ?|      ?|         6|          3|          3|        ?|    yes   |
        |- Loop 6             |      ?|      ?|         ?|          -|          -|        ?|    no    |
        | + Loop 6.1          |      ?|      ?|         2|          2|          2|        ?|    yes   |
        | + Loop 6.2          |      ?|      ?|         7|          2|          2|        ?|    yes   |
        | + Loop 6.3          |      ?|      ?|         2|          2|          2|        ?|    yes   |
        +---------------------+-------+-------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      3|       -|       -|
|Expression       |        -|     32|       0|    4208|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      3|    1603|    2894|
|Memory           |     1013|      -|       0|       0|
|Multiplexer      |        -|      -|       -|    1112|
|Register         |        0|      -|    2554|      32|
+-----------------+---------+-------+--------+--------+
|Total            |     1013|     38|    4157|    8246|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |       34|      1|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------+---------+-------+-----+------+
    |            Instance           |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +-------------------------------+----------------------+---------+-------+-----+------+
    |HoughCircles_CoreAem_U173      |HoughCircles_CoreAem  |        0|      0|  100|   134|
    |HoughCircles_CoreBew_U174      |HoughCircles_CoreBew  |        0|      0|  394|   238|
    |HoughCircles_CoreBew_U175      |HoughCircles_CoreBew  |        0|      0|  394|   238|
    |HoughCircles_Coreyd2_U171      |HoughCircles_Coreyd2  |        0|      3|  128|   137|
    |HoughCircles_Corezec_U172      |HoughCircles_Corezec  |        0|      0|  128|   337|
    |grp_HoughSortDescent_fu_914    |HoughSortDescent      |        0|      0|  365|   426|
    |grp_sqrt_fixed_32_32_s_fu_909  |sqrt_fixed_32_32_s    |        0|      0|   94|  1384|
    +-------------------------------+----------------------+---------+-------+-----+------+
    |Total                          |                      |        0|      3| 1603|  2894|
    +-------------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |HoughCircles_CoreCeG_U178  |HoughCircles_CoreCeG  | i0 * i1 + i2 |
    |HoughCircles_CorelbW_U177  |HoughCircles_CorelbW  |    i0 * i0   |
    |HoughCircles_Coremb6_U176  |HoughCircles_Coremb6  | i0 + i1 * i1 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    +-------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |accum_U            |HoughCircles_accum    |      256|  0|   0|  77924|   32|     1|      2493568|
    |centers_val_U      |HoughCircles_centxdS  |      256|  0|   0|  77924|   32|     1|      2493568|
    |dist_accum_U       |HoughCircles_distudo  |        1|  0|   0|    321|   32|     1|        10272|
    |mask_table1_U      |HoughCircles_masksc4  |        2|  0|   0|     64|   52|     1|         3328|
    |one_half_table2_U  |HoughCircles_one_tde  |        2|  0|   0|     64|   53|     1|         3392|
    |pt_buf_val_x_U     |HoughCircles_pt_bvdy  |      248|  0|   0|  76800|   31|     1|      2380800|
    |pt_buf_val_y_U     |HoughCircles_pt_bvdy  |      248|  0|   0|  76800|   31|     1|      2380800|
    +-------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total              |                      |     1013|  0|   0| 309897|  263|     7|      9765728|
    +-------------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+-----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+-----+------------+------------+
    |min_dist2_fu_1633_p2            |     *    |      3|  0|   25|          31|          31|
    |mul_fu_1678_p2                  |     *    |      4|  0|   22|          33|          32|
    |tmp_105_i_fu_1903_p2            |     *    |      3|  0|   21|          32|          32|
    |tmp_106_i_fu_1909_p2            |     *    |      3|  0|   21|          32|          32|
    |tmp_135_i_fu_2012_p2            |     *    |      3|  0|   21|          32|          32|
    |tmp_136_i_fu_2006_p2            |     *    |      3|  0|   21|          32|          32|
    |tmp_76_i_fu_1742_p2             |     *    |      3|  0|   45|          10|          26|
    |tmp_93_i_fu_1831_p2             |     *    |      3|  0|   21|          32|          32|
    |tmp_95_i_fu_1846_p2             |     *    |      1|  0|   40|          24|          24|
    |tmp_98_i_fu_1317_p2             |     *    |      3|  0|   21|          32|          32|
    |tmp_99_i_fu_1327_p2             |     *    |      3|  0|   21|          32|          32|
    |base_fu_1559_p2                 |     +    |      0|  0|   39|          32|           1|
    |centers_length_fu_1614_p2       |     +    |      0|  0|   39|          32|           1|
    |cx0_fu_1758_p2                  |     +    |      0|  0|   39|          32|          32|
    |cy0_fu_1767_p2                  |     +    |      0|  0|   31|           2|          24|
    |dist2_2_fu_1913_p2              |     +    |      0|  0|   39|          32|          32|
    |dist2_fu_1852_p2                |     +    |      0|  0|   39|          32|          32|
    |i_1_fu_1153_p2                  |     +    |      0|  0|   38|          31|           1|
    |i_2_fu_1495_p2                  |     +    |      0|  0|   38|          31|           1|
    |i_3_fu_1652_p2                  |     +    |      0|  0|   38|          31|           1|
    |i_fu_1069_p2                    |     +    |      0|  0|   10|           2|           1|
    |j_1_fu_1215_p2                  |     +    |      0|  0|   38|          31|           1|
    |j_2_fu_1792_p2                  |     +    |      0|  0|   39|           1|          32|
    |j_3_fu_1541_p2                  |     +    |      0|  0|   38|          31|           1|
    |j_4_fu_1879_p2                  |     +    |      0|  0|   38|          31|           1|
    |j_5_cast_i_fu_1786_p2           |     +    |      0|  0|   38|          31|           1|
    |j_fu_1084_p2                    |     +    |      0|  0|   15|           7|           1|
    |k_fu_1311_p2                    |     +    |      0|  0|   10|           2|           1|
    |n_1_fu_1128_p2                  |     +    |      0|  0|   16|           9|           1|
    |n_fu_1111_p2                    |     +    |      0|  0|   24|          17|           1|
    |next_mul1_fu_1480_p2            |     +    |      0|  0|   39|          32|           9|
    |next_mul_fu_1054_p2             |     +    |      0|  0|   16|           9|           7|
    |p_Val2_s_fu_2106_p2             |     +    |      0|  0|   71|          64|          64|
    |pt_buf_length_fu_1337_p2        |     +    |      0|  0|   39|          32|           1|
    |r_2_fu_1462_p2                  |     +    |      0|  0|   39|          32|           1|
    |r_3_fu_2039_p2                  |     +    |      0|  0|   39|          32|           1|
    |sh_assign_fu_2217_p2            |     +    |      0|  0|   19|          11|          12|
    |tmp5_fu_1547_p2                 |     +    |      0|  0|   32|          32|           9|
    |tmp6_fu_1748_p2                 |     +    |      0|  0|   39|           2|          32|
    |tmp_100_i_fu_1589_p2            |     +    |      0|  0|   39|          32|          10|
    |tmp_111_i_fu_1599_p2            |     +    |      0|  0|   39|          32|           9|
    |tmp_117_i_fu_1983_p2            |     +    |      0|  0|   39|          32|           1|
    |tmp_139_i_fu_1429_p2            |     +    |      0|  0|   23|          16|           9|
    |tmp_141_i_fu_1443_p2            |     +    |      0|  0|   39|          32|           1|
    |tmp_142_i_fu_2328_p2            |     +    |      0|  0|   23|          16|          16|
    |tmp_144_i_fu_2353_p2            |     +    |      0|  0|   23|           2|          16|
    |tmp_16_fu_1094_p2               |     +    |      0|  0|   16|           9|           9|
    |tmp_19_fu_1183_p2               |     +    |      0|  0|   25|          18|          18|
    |tmp_21_fu_1225_p2               |     +    |      0|  0|   25|          18|          18|
    |tmp_26_fu_1807_p2               |     +    |      0|  0|   17|           7|          10|
    |tmp_29_fu_2342_p2               |     +    |      0|  0|   17|           7|          10|
    |tmp_30_fu_2363_p2               |     +    |      0|  0|   17|           8|          10|
    |tmp_71_i_fu_1553_p2             |     +    |      0|  0|   32|          32|          32|
    |tmp_87_i_fu_1579_p2             |     +    |      0|  0|   39|          32|           2|
    |total_fu_2323_p2                |     +    |      0|  0|   39|           1|          32|
    |x1_1_fu_1450_p2                 |     +    |      0|  0|   39|          32|          32|
    |x1_fu_1322_p2                   |     +    |      0|  0|   39|          32|          32|
    |y1_1_fu_1456_p2                 |     +    |      0|  0|   39|          32|          32|
    |y1_fu_1332_p2                   |     +    |      0|  0|   39|          32|          32|
    |neg_mul_fu_1684_p2              |     -    |      0|  0|   72|           1|          65|
    |neg_ti_fu_1725_p2               |     -    |      0|  0|   39|           1|          32|
    |p_Val2_i_i_i_i_fu_2303_p2       |     -    |      0|  0|   39|           1|          32|
    |p_dx_fu_1893_p2                 |     -    |      0|  0|   39|          32|          32|
    |p_dy_fu_1898_p2                 |     -    |      0|  0|   39|          32|          32|
    |sx_1_fu_1468_p2                 |     -    |      0|  0|   39|           1|          32|
    |sy_1_fu_1474_p2                 |     -    |      0|  0|   39|           1|          32|
    |tmp_176_i_i_i_i_fu_2231_p2      |     -    |      0|  0|   18|          10|          11|
    |tmp_92_i_fu_1826_p2             |     -    |      0|  0|   39|          32|          32|
    |tmp_94_i_fu_1837_p2             |     -    |      0|  0|   31|          24|          24|
    |ap_condition_1000               |    and   |      0|  0|    2|           1|           1|
    |sel_tmp2_fu_2161_p2             |    and   |      0|  0|    2|           1|           1|
    |xs_sig_V_fu_2121_p2             |    and   |      0|  0|   52|          52|          52|
    |exitcond6_i_fu_1122_p2          |   icmp   |      0|  0|   13|           9|           9|
    |exitcond7_i_fu_1105_p2          |   icmp   |      0|  0|   18|          17|          17|
    |exitcond_i_fu_1305_p2           |   icmp   |      0|  0|    9|           2|           3|
    |grp_fu_941_p2                   |   icmp   |      0|  0|   18|          32|          32|
    |icmp_fu_1510_p2                 |   icmp   |      0|  0|   18|          31|           1|
    |tmp_107_i_fu_1930_p2            |   icmp   |      0|  0|   18|          32|          32|
    |tmp_108_i_fu_1935_p2            |   icmp   |      0|  0|   18|          31|          31|
    |tmp_110_i_fu_1354_p2            |   icmp   |      0|  0|   18|          32|          32|
    |tmp_113_i_fu_1609_p2            |   icmp   |      0|  0|   18|          32|          32|
    |tmp_114_i_fu_1946_p2            |   icmp   |      0|  0|   18|          32|          32|
    |tmp_115_i_fu_1964_p2            |   icmp   |      0|  0|   18|          32|          32|
    |tmp_118_i_fu_1995_p2            |   icmp   |      0|  0|   18|          32|          32|
    |tmp_125_i_fu_1391_p2            |   icmp   |      0|  0|   13|          16|           9|
    |tmp_127_i_fu_1405_p2            |   icmp   |      0|  0|   13|          16|           8|
    |tmp_132_i_fu_2317_p2            |   icmp   |      0|  0|   18|          32|          32|
    |tmp_137_i_fu_2018_p2            |   icmp   |      0|  0|   18|          32|          32|
    |tmp_146_i_fu_2373_p2            |   icmp   |      0|  0|   18|          32|           7|
    |tmp_170_i_i_i_fu_2065_p2        |   icmp   |      0|  0|   13|          11|          11|
    |tmp_47_i_fu_998_p2              |   icmp   |      0|  0|   18|          32|           1|
    |tmp_48_i_fu_1004_p2             |   icmp   |      0|  0|   18|          32|          32|
    |tmp_49_i_fu_1028_p2             |   icmp   |      0|  0|   18|          32|          32|
    |tmp_50_i_fu_1064_p2             |   icmp   |      0|  0|    9|           3|           3|
    |tmp_52_i_fu_1079_p2             |   icmp   |      0|  0|   11|           8|           8|
    |tmp_55_i_fu_1148_p2             |   icmp   |      0|  0|   18|          32|          32|
    |tmp_59_i_fu_1490_p2             |   icmp   |      0|  0|   18|          32|          32|
    |tmp_60_i_fu_1210_p2             |   icmp   |      0|  0|   18|          32|          32|
    |tmp_64_i_fu_1245_p2             |   icmp   |      0|  0|   11|           8|           1|
    |tmp_65_i_fu_1536_p2             |   icmp   |      0|  0|   18|          32|          32|
    |tmp_66_i_fu_1646_p2             |   icmp   |      0|  0|   18|          32|          32|
    |tmp_68_i_fu_1257_p2             |   icmp   |      0|  0|   13|          16|           1|
    |tmp_73_i_fu_1570_p2             |   icmp   |      0|  0|   18|          32|          32|
    |tmp_86_i_fu_1781_p2             |   icmp   |      0|  0|   18|          32|          32|
    |tmp_96_i_fu_1858_p2             |   icmp   |      0|  0|   18|          32|          32|
    |tmp_97_i_fu_1867_p2             |   icmp   |      0|  0|   18|          32|          32|
    |tmp_i_239_fu_970_p2             |   icmp   |      0|  0|   18|          32|          32|
    |tmp_i_fu_964_p2                 |   icmp   |      0|  0|   18|          32|           1|
    |tmp_i_i_fu_950_p2               |   icmp   |      0|  0|   18|          32|          32|
    |tmp_i_i_i_fu_2059_p2            |   icmp   |      0|  0|   13|          11|          10|
    |tmp_178_i_i_i_i_fu_2261_p2      |   lshr   |      0|  0|  162|          54|          54|
    |ap_block_state1                 |    or    |      0|  0|    2|           1|           1|
    |or_cond3_i_fu_1423_p2           |    or    |      0|  0|    2|           1|           1|
    |or_cond4_i_fu_1940_p2           |    or    |      0|  0|    2|           1|           1|
    |or_cond8_i_fu_1010_p2           |    or    |      0|  0|    2|           1|           1|
    |or_cond_i_fu_976_p2             |    or    |      0|  0|    2|           1|           1|
    |tmp4_fu_1417_p2                 |    or    |      0|  0|    2|           1|           1|
    |tmp_67_i_fu_1251_p2             |    or    |      0|  0|   16|          16|          16|
    |tmp_fu_1411_p2                  |    or    |      0|  0|    2|           1|           1|
    |c_0_c0_i_fu_2031_p3             |  select  |      0|  0|   32|           1|          32|
    |max_r0_fu_956_p3                |  select  |      0|  0|   32|           1|          32|
    |min_dist_assign_fu_1519_p3      |  select  |      0|  0|   31|           1|          31|
    |min_radius_assign_3_fu_1016_p3  |  select  |      0|  0|   32|           1|          32|
    |p_Val2_21_fu_2309_p3            |  select  |      0|  0|   32|           1|          32|
    |p_Val2_8_fu_2295_p3             |  select  |      0|  0|   32|           1|          32|
    |p_max_r_1_fu_1952_p3            |  select  |      0|  0|   31|           1|          31|
    |p_max_r_fu_1034_p3              |  select  |      0|  0|   31|           1|          31|
    |p_min_r_2_fu_1046_p3            |  select  |      0|  0|   32|           1|          32|
    |p_min_r_fu_1970_p3              |  select  |      0|  0|   32|           1|          32|
    |r10_0_r0_i_fu_2023_p3           |  select  |      0|  0|   32|           1|          32|
    |sel_tmp_v_fu_2145_p3            |  select  |      0|  0|   64|           1|          64|
    |sh_assign_1_fu_2241_p3          |  select  |      0|  0|   12|           1|          12|
    |temp_fu_986_p3                  |  select  |      0|  0|   31|           1|           1|
    |tmp_25_fu_1718_p3               |  select  |      0|  0|   32|           1|          32|
    |tmp_75_i_fu_1731_p3             |  select  |      0|  0|   32|           1|          32|
    |x_assign_4_fu_2166_p3           |  select  |      0|  0|   64|           1|          64|
    |tmp_179_i_i_i_i_fu_2267_p2      |    shl   |      0|  0|  474|         137|         137|
    |ap_enable_pp2                   |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp4                   |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp2_iter1         |    xor   |      0|  0|    2|           2|           1|
    |sel_tmp1_fu_2156_p2             |    xor   |      0|  0|    2|           1|           2|
    |tmp_173_i_i_i_fu_2115_p2        |    xor   |      0|  0|   52|          52|           2|
    +--------------------------------+----------+-------+---+-----+------------+------------+
    |Total                           |          |     32|  0| 4208|        2863|        2950|
    +--------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+-----+-----------+-----+-----------+
    |                   Name                   | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------+-----+-----------+-----+-----------+
    |acc_threshold_blk_n                       |    9|          2|    1|          2|
    |accum_address0                            |   38|          7|   17|        119|
    |accum_address1                            |   21|          4|   17|         68|
    |accum_ce0                                 |   15|          3|    1|          3|
    |accum_d0                                  |   15|          3|   32|         96|
    |ap_NS_fsm                                 |  337|         76|    1|         76|
    |ap_done                                   |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                   |   15|          3|    1|          3|
    |ap_enable_reg_pp4_iter2                   |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter3                   |   15|          3|    1|          3|
    |ap_phi_mux_j3_i_phi_fu_783_p4             |    9|          2|   31|         62|
    |ap_phi_mux_j8_i_phi_fu_816_p4             |    9|          2|   31|         62|
    |ap_phi_reg_pp4_iter3_p_max_r_1_i_reg_844  |   15|          3|   32|         96|
    |ap_phi_reg_pp4_iter3_p_min_r_1_i_reg_856  |   15|          3|   32|         96|
    |c_i_reg_879                               |    9|          2|   32|         64|
    |centers_length_i_fu_260                   |    9|          2|   32|         64|
    |centers_val_address0                      |   21|          4|   17|         68|
    |centers_val_ce0                           |   15|          3|    1|          3|
    |centers_val_d0                            |   15|          3|   32|         96|
    |centers_val_we0                           |   15|          3|    1|          3|
    |circles_cols_blk_n                        |    9|          2|    1|          2|
    |circles_cols_out_blk_n                    |    9|          2|    1|          2|
    |circles_rows_blk_n                        |    9|          2|    1|          2|
    |circles_rows_out_blk_n                    |    9|          2|    1|          2|
    |circles_val_address0                      |   27|          5|    9|         45|
    |circles_val_address1                      |   21|          4|    9|         36|
    |circles_val_d0                            |   21|          4|   16|         64|
    |circles_val_d1                            |   15|          3|   16|         48|
    |dist_accum_address0                       |   38|          7|    9|         63|
    |dist_accum_d0                             |   15|          3|   32|         96|
    |edge_cols_blk_n                           |    9|          2|    1|          2|
    |edge_rows_blk_n                           |    9|          2|    1|          2|
    |grp_sqrt_fixed_32_32_s_fu_909_x_V         |   15|          3|   32|         96|
    |i2_i_reg_756                              |    9|          2|   31|         62|
    |i5_i_reg_790                              |    9|          2|   31|         62|
    |i_0_i_i_reg_613                           |    9|          2|    2|          4|
    |j3_i_reg_779                              |    9|          2|   31|         62|
    |j7_i_reg_801                              |    9|          2|   31|         62|
    |j8_i_reg_812                              |    9|          2|   31|         62|
    |j_0_i_i_reg_636                           |    9|          2|    7|         14|
    |k_i_reg_715                               |    9|          2|    2|          4|
    |max_radius_blk_n                          |    9|          2|    1|          2|
    |min_dist_blk_n                            |    9|          2|    1|          2|
    |min_radius_blk_n                          |    9|          2|    1|          2|
    |n1_i_reg_658                              |    9|          2|    9|         18|
    |n_i_reg_647                               |    9|          2|   17|         34|
    |p_max_r1_i_reg_824                        |    9|          2|   32|         64|
    |p_x_assign_reg_682                        |    9|          2|   31|         62|
    |p_y_assign_reg_669                        |    9|          2|   31|         62|
    |phi_mul1_reg_767                          |    9|          2|   32|         64|
    |phi_mul_reg_624                           |    9|          2|    9|         18|
    |pt_buf_length_i_fu_256                    |    9|          2|   32|         64|
    |pt_buf_val_x_address0                     |   15|          3|   17|         51|
    |pt_buf_val_y_address0                     |   15|          3|   17|         51|
    |r0_2_reg_834                              |    9|          2|   32|         64|
    |r0_i_reg_868                              |    9|          2|   32|         64|
    |r0_reg_889                                |    9|          2|   32|         64|
    |r1_i_reg_746                              |    9|          2|   32|         64|
    |sx1_i_reg_695                             |    9|          2|   32|         64|
    |sy1_i_reg_705                             |    9|          2|   32|         64|
    |total_1_fu_264                            |    9|          2|   32|         64|
    |total_3_i_reg_900                         |    9|          2|   32|         64|
    |x_i_reg_726                               |    9|          2|   32|         64|
    |y_i_reg_736                               |    9|          2|   32|         64|
    +------------------------------------------+-----+-----------+-----+-----------+
    |Total                                     | 1112|        237| 1159|       2914|
    +------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |acc_threshold_read_reg_2425               |  32|   0|   32|          0|
    |accum_addr_6_reg_2642                     |  17|   0|   17|          0|
    |ap_CS_fsm                                 |  75|   0|   75|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter3                   |   1|   0|    1|          0|
    |ap_phi_reg_pp4_iter1_p_max_r_1_i_reg_844  |  32|   0|   32|          0|
    |ap_phi_reg_pp4_iter1_p_min_r_1_i_reg_856  |  32|   0|   32|          0|
    |ap_phi_reg_pp4_iter2_p_max_r_1_i_reg_844  |  32|   0|   32|          0|
    |ap_phi_reg_pp4_iter2_p_min_r_1_i_reg_856  |  32|   0|   32|          0|
    |ap_phi_reg_pp4_iter3_p_max_r_1_i_reg_844  |  32|   0|   32|          0|
    |ap_phi_reg_pp4_iter3_p_min_r_1_i_reg_856  |  32|   0|   32|          0|
    |base_1_reg_2800                           |  32|   0|   32|          0|
    |base_reg_2720                             |  32|   0|   32|          0|
    |base_reg_2720_pp2_iter1_reg               |  32|   0|   32|          0|
    |c_i_reg_879                               |  32|   0|   32|          0|
    |centers_length_i_fu_260                   |  32|   0|   32|          0|
    |circles_cols_read_reg_2420                |   8|   0|    8|          0|
    |circles_rows_read_reg_2415                |   3|   0|    3|          0|
    |cols_reg_2442                             |  32|   0|   32|          0|
    |cx0_reg_2822                              |  32|   0|   32|          0|
    |cy0_cast_i_reg_2838                       |  32|   0|   32|          0|
    |cy0_reg_2833                              |  24|   0|   24|          0|
    |dist2_2_reg_2895                          |  32|   0|   32|          0|
    |dist_accum_addr_2_reg_2914                |   9|   0|    9|          0|
    |dist_accum_addr_3_reg_2932                |   9|   0|    9|          0|
    |dx_val_load_reg_2561                      |  16|   0|   16|          0|
    |dy_val_load_reg_2566                      |  16|   0|   16|          0|
    |grp_HoughSortDescent_fu_914_ap_start_reg  |   1|   0|    1|          0|
    |i2_i_reg_756                              |  31|   0|   31|          0|
    |i5_i_reg_790                              |  31|   0|   31|          0|
    |i_0_i_i_reg_613                           |   2|   0|    2|          0|
    |i_1_reg_2516                              |  31|   0|   31|          0|
    |i_2_reg_2681                              |  31|   0|   31|          0|
    |i_3_reg_2790                              |  31|   0|   31|          0|
    |i_reg_2477                                |   2|   0|    2|          0|
    |j3_i_reg_779                              |  31|   0|   31|          0|
    |j7_i_reg_801                              |  31|   0|   31|          0|
    |j8_i_reg_812                              |  31|   0|   31|          0|
    |j_0_i_i_reg_636                           |   7|   0|    7|          0|
    |j_1_reg_2541                              |  31|   0|   31|          0|
    |j_3_reg_2707                              |  31|   0|   31|          0|
    |j_4_reg_2879                              |  31|   0|   31|          0|
    |j_5_cast_i_reg_2847                       |  31|   0|   31|          0|
    |k_i_reg_715                               |   2|   0|    2|          0|
    |k_reg_2619                                |   2|   0|    2|          0|
    |min_dist2_reg_2775                        |  32|   0|   32|          0|
    |min_dist_assign_reg_2698                  |  31|   0|   31|          0|
    |min_dist_read_reg_2430                    |  32|   0|   32|          0|
    |n1_i_reg_658                              |   9|   0|    9|          0|
    |n_i_reg_647                               |  17|   0|   17|          0|
    |next_mul1_reg_2672                        |  32|   0|   32|          0|
    |next_mul_reg_2468                         |   9|   0|    9|          0|
    |or_cond3_i_reg_2638                       |   1|   0|    1|          0|
    |or_cond4_i_reg_2900                       |   1|   0|    1|          0|
    |p_dy_reg_2884                             |  32|   0|   32|          0|
    |p_max_r1_i_reg_824                        |  32|   0|   32|          0|
    |p_max_r_cast_i_reg_2453                   |  31|   0|   32|          1|
    |p_max_r_reg_2448                          |  31|   0|   31|          0|
    |p_min_r_2_reg_2459                        |  32|   0|   32|          0|
    |p_x_assign_reg_682                        |  31|   0|   31|          0|
    |p_y_assign_reg_669                        |  31|   0|   31|          0|
    |phi_mul1_reg_767                          |  32|   0|   32|          0|
    |phi_mul_reg_624                           |   9|   0|    9|          0|
    |pt_buf_length_i_fu_256                    |  32|   0|   32|          0|
    |r0_2_reg_834                              |  32|   0|   32|          0|
    |r0_i_reg_868                              |  32|   0|   32|          0|
    |r0_reg_889                                |  32|   0|   32|          0|
    |r1_i_reg_746                              |  32|   0|   32|          0|
    |reg_946                                   |  16|   0|   16|          0|
    |rows_reg_2436                             |  32|   0|   32|          0|
    |sx1_i_reg_695                             |  32|   0|   32|          0|
    |sy1_i_reg_705                             |  32|   0|   32|          0|
    |t_V_2_reg_2967                            |  64|   0|   64|          0|
    |tmp_102_i_reg_2763                        |   1|   0|    1|          0|
    |tmp_105_i_reg_2890                        |  32|   0|   32|          0|
    |tmp_110_i_reg_2634                        |   1|   0|    1|          0|
    |tmp_128_i_reg_2957                        |  32|   0|   32|          0|
    |tmp_132_i_reg_2994                        |   1|   0|    1|          0|
    |tmp_136_i_reg_2937                        |  32|   0|   32|          0|
    |tmp_170_i_i_i_reg_2979                    |   1|   0|    1|          0|
    |tmp_19_reg_2521                           |  12|   0|   18|          6|
    |tmp_56_reg_2806                           |   1|   0|    1|          0|
    |tmp_60_reg_2817                           |  16|   0|   16|          0|
    |tmp_61_reg_2812                           |  16|   0|   16|          0|
    |tmp_62_reg_2828                           |  16|   0|   16|          0|
    |tmp_64_i_reg_2571                         |   1|   0|    1|          0|
    |tmp_65_i_reg_2703                         |   1|   0|    1|          0|
    |tmp_68_i_reg_2575                         |   1|   0|    1|          0|
    |tmp_71_i_reg_2712                         |  32|   0|   32|          0|
    |tmp_71_i_reg_2712_pp2_iter1_reg           |  32|   0|   32|          0|
    |tmp_73_i_reg_2736                         |   1|   0|    1|          0|
    |tmp_73_i_reg_2736_pp2_iter1_reg           |   1|   0|    1|          0|
    |tmp_73_reg_3005                           |  10|   0|   10|          0|
    |tmp_74_reg_3010                           |  16|   0|   16|          0|
    |tmp_85_i_reg_2745                         |   1|   0|    1|          0|
    |tmp_86_i_reg_2843                         |   1|   0|    1|          0|
    |tmp_89_i_reg_2754                         |   1|   0|    1|          0|
    |tmp_97_i_reg_2865                         |   1|   0|    1|          0|
    |tmp_i_i_i_reg_2973                        |   1|   0|    1|          0|
    |total_1_fu_264                            |  32|   0|   32|          0|
    |total_1_load_reg_2780                     |  32|   0|   32|          0|
    |total_3_i_reg_900                         |  32|   0|   32|          0|
    |total_reg_2998                            |  32|   0|   32|          0|
    |value_reg_2730                            |  32|   0|   32|          0|
    |value_reg_2730_pp2_iter1_reg              |  32|   0|   32|          0|
    |x0_reg_2610                               |  16|   0|   32|         16|
    |x_assign_3_reg_2962                       |  64|   0|   64|          0|
    |x_i_reg_726                               |  32|   0|   32|          0|
    |xf_V_reg_2579                             |  32|   0|   32|          0|
    |y0_reg_2526                               |  16|   0|   32|         16|
    |y_i_reg_736                               |  32|   0|   32|          0|
    |tmp_97_i_reg_2865                         |  64|  32|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |2554|  32| 2530|         39|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   HoughCircles   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   HoughCircles   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   HoughCircles   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   HoughCircles   | return value |
|ap_continue              |  in |    1| ap_ctrl_hs |   HoughCircles   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   HoughCircles   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   HoughCircles   | return value |
|edge_val_address0        | out |   17|  ap_memory |     edge_val     |     array    |
|edge_val_ce0             | out |    1|  ap_memory |     edge_val     |     array    |
|edge_val_q0              |  in |    8|  ap_memory |     edge_val     |     array    |
|edge_rows_dout           |  in |   32|   ap_fifo  |     edge_rows    |    pointer   |
|edge_rows_empty_n        |  in |    1|   ap_fifo  |     edge_rows    |    pointer   |
|edge_rows_read           | out |    1|   ap_fifo  |     edge_rows    |    pointer   |
|edge_cols_dout           |  in |   32|   ap_fifo  |     edge_cols    |    pointer   |
|edge_cols_empty_n        |  in |    1|   ap_fifo  |     edge_cols    |    pointer   |
|edge_cols_read           | out |    1|   ap_fifo  |     edge_cols    |    pointer   |
|dx_val_address0          | out |   17|  ap_memory |      dx_val      |     array    |
|dx_val_ce0               | out |    1|  ap_memory |      dx_val      |     array    |
|dx_val_q0                |  in |   16|  ap_memory |      dx_val      |     array    |
|dy_val_address0          | out |   17|  ap_memory |      dy_val      |     array    |
|dy_val_ce0               | out |    1|  ap_memory |      dy_val      |     array    |
|dy_val_q0                |  in |   16|  ap_memory |      dy_val      |     array    |
|circles_val_address0     | out |    9|  ap_memory |    circles_val   |     array    |
|circles_val_ce0          | out |    1|  ap_memory |    circles_val   |     array    |
|circles_val_we0          | out |    1|  ap_memory |    circles_val   |     array    |
|circles_val_d0           | out |   16|  ap_memory |    circles_val   |     array    |
|circles_val_q0           |  in |   16|  ap_memory |    circles_val   |     array    |
|circles_val_address1     | out |    9|  ap_memory |    circles_val   |     array    |
|circles_val_ce1          | out |    1|  ap_memory |    circles_val   |     array    |
|circles_val_we1          | out |    1|  ap_memory |    circles_val   |     array    |
|circles_val_d1           | out |   16|  ap_memory |    circles_val   |     array    |
|circles_val_q1           |  in |   16|  ap_memory |    circles_val   |     array    |
|circles_rows_dout        |  in |    3|   ap_fifo  |   circles_rows   |    pointer   |
|circles_rows_empty_n     |  in |    1|   ap_fifo  |   circles_rows   |    pointer   |
|circles_rows_read        | out |    1|   ap_fifo  |   circles_rows   |    pointer   |
|circles_cols_dout        |  in |    8|   ap_fifo  |   circles_cols   |    pointer   |
|circles_cols_empty_n     |  in |    1|   ap_fifo  |   circles_cols   |    pointer   |
|circles_cols_read        | out |    1|   ap_fifo  |   circles_cols   |    pointer   |
|acc_threshold_dout       |  in |   32|   ap_fifo  |   acc_threshold  |    pointer   |
|acc_threshold_empty_n    |  in |    1|   ap_fifo  |   acc_threshold  |    pointer   |
|acc_threshold_read       | out |    1|   ap_fifo  |   acc_threshold  |    pointer   |
|min_dist_dout            |  in |   32|   ap_fifo  |     min_dist     |    pointer   |
|min_dist_empty_n         |  in |    1|   ap_fifo  |     min_dist     |    pointer   |
|min_dist_read            | out |    1|   ap_fifo  |     min_dist     |    pointer   |
|min_radius_dout          |  in |   32|   ap_fifo  |    min_radius    |    pointer   |
|min_radius_empty_n       |  in |    1|   ap_fifo  |    min_radius    |    pointer   |
|min_radius_read          | out |    1|   ap_fifo  |    min_radius    |    pointer   |
|max_radius_dout          |  in |   32|   ap_fifo  |    max_radius    |    pointer   |
|max_radius_empty_n       |  in |    1|   ap_fifo  |    max_radius    |    pointer   |
|max_radius_read          | out |    1|   ap_fifo  |    max_radius    |    pointer   |
|circles_rows_out_din     | out |    3|   ap_fifo  | circles_rows_out |    pointer   |
|circles_rows_out_full_n  |  in |    1|   ap_fifo  | circles_rows_out |    pointer   |
|circles_rows_out_write   | out |    1|   ap_fifo  | circles_rows_out |    pointer   |
|circles_cols_out_din     | out |    8|   ap_fifo  | circles_cols_out |    pointer   |
|circles_cols_out_full_n  |  in |    1|   ap_fifo  | circles_cols_out |    pointer   |
|circles_cols_out_write   | out |    1|   ap_fifo  | circles_cols_out |    pointer   |
+-------------------------+-----+-----+------------+------------------+--------------+

