
GD103C8T6_Quadro_sensor_module.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008fd0  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000138  080090e0  080090e0  000190e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009218  08009218  00020088  2**0
                  CONTENTS
  4 .ARM          00000000  08009218  08009218  00020088  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009218  08009218  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009218  08009218  00019218  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800921c  0800921c  0001921c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08009220  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001cb0  20000088  080092a8  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001d38  080092a8  00021d38  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a218  00000000  00000000  000200b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ea4  00000000  00000000  0003a2c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001620  00000000  00000000  0003e170  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001468  00000000  00000000  0003f790  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b024  00000000  00000000  00040bf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018d52  00000000  00000000  0005bc1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097cea  00000000  00000000  0007496e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010c658  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000063f0  00000000  00000000  0010c6a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000088 	.word	0x20000088
 800012c:	00000000 	.word	0x00000000
 8000130:	080090c8 	.word	0x080090c8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000008c 	.word	0x2000008c
 800014c:	080090c8 	.word	0x080090c8

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2f>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a30:	bf24      	itt	cs
 8000a32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a3a:	d90d      	bls.n	8000a58 <__aeabi_d2f+0x30>
 8000a3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a50:	bf08      	it	eq
 8000a52:	f020 0001 	biceq.w	r0, r0, #1
 8000a56:	4770      	bx	lr
 8000a58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a5c:	d121      	bne.n	8000aa2 <__aeabi_d2f+0x7a>
 8000a5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a62:	bfbc      	itt	lt
 8000a64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a68:	4770      	bxlt	lr
 8000a6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a72:	f1c2 0218 	rsb	r2, r2, #24
 8000a76:	f1c2 0c20 	rsb	ip, r2, #32
 8000a7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a82:	bf18      	it	ne
 8000a84:	f040 0001 	orrne.w	r0, r0, #1
 8000a88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a94:	ea40 000c 	orr.w	r0, r0, ip
 8000a98:	fa23 f302 	lsr.w	r3, r3, r2
 8000a9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa0:	e7cc      	b.n	8000a3c <__aeabi_d2f+0x14>
 8000aa2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aa6:	d107      	bne.n	8000ab8 <__aeabi_d2f+0x90>
 8000aa8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aac:	bf1e      	ittt	ne
 8000aae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ab2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ab6:	4770      	bxne	lr
 8000ab8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000abc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ac0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_frsub>:
 8000ac8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000acc:	e002      	b.n	8000ad4 <__addsf3>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_fsub>:
 8000ad0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ad4 <__addsf3>:
 8000ad4:	0042      	lsls	r2, r0, #1
 8000ad6:	bf1f      	itttt	ne
 8000ad8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000adc:	ea92 0f03 	teqne	r2, r3
 8000ae0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ae4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ae8:	d06a      	beq.n	8000bc0 <__addsf3+0xec>
 8000aea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000af2:	bfc1      	itttt	gt
 8000af4:	18d2      	addgt	r2, r2, r3
 8000af6:	4041      	eorgt	r1, r0
 8000af8:	4048      	eorgt	r0, r1
 8000afa:	4041      	eorgt	r1, r0
 8000afc:	bfb8      	it	lt
 8000afe:	425b      	neglt	r3, r3
 8000b00:	2b19      	cmp	r3, #25
 8000b02:	bf88      	it	hi
 8000b04:	4770      	bxhi	lr
 8000b06:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b0a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b0e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4240      	negne	r0, r0
 8000b16:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b1a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b1e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b22:	bf18      	it	ne
 8000b24:	4249      	negne	r1, r1
 8000b26:	ea92 0f03 	teq	r2, r3
 8000b2a:	d03f      	beq.n	8000bac <__addsf3+0xd8>
 8000b2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b30:	fa41 fc03 	asr.w	ip, r1, r3
 8000b34:	eb10 000c 	adds.w	r0, r0, ip
 8000b38:	f1c3 0320 	rsb	r3, r3, #32
 8000b3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b40:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b44:	d502      	bpl.n	8000b4c <__addsf3+0x78>
 8000b46:	4249      	negs	r1, r1
 8000b48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b4c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b50:	d313      	bcc.n	8000b7a <__addsf3+0xa6>
 8000b52:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b56:	d306      	bcc.n	8000b66 <__addsf3+0x92>
 8000b58:	0840      	lsrs	r0, r0, #1
 8000b5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b5e:	f102 0201 	add.w	r2, r2, #1
 8000b62:	2afe      	cmp	r2, #254	; 0xfe
 8000b64:	d251      	bcs.n	8000c0a <__addsf3+0x136>
 8000b66:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b6e:	bf08      	it	eq
 8000b70:	f020 0001 	biceq.w	r0, r0, #1
 8000b74:	ea40 0003 	orr.w	r0, r0, r3
 8000b78:	4770      	bx	lr
 8000b7a:	0049      	lsls	r1, r1, #1
 8000b7c:	eb40 0000 	adc.w	r0, r0, r0
 8000b80:	3a01      	subs	r2, #1
 8000b82:	bf28      	it	cs
 8000b84:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b88:	d2ed      	bcs.n	8000b66 <__addsf3+0x92>
 8000b8a:	fab0 fc80 	clz	ip, r0
 8000b8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b92:	ebb2 020c 	subs.w	r2, r2, ip
 8000b96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b9a:	bfaa      	itet	ge
 8000b9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ba0:	4252      	neglt	r2, r2
 8000ba2:	4318      	orrge	r0, r3
 8000ba4:	bfbc      	itt	lt
 8000ba6:	40d0      	lsrlt	r0, r2
 8000ba8:	4318      	orrlt	r0, r3
 8000baa:	4770      	bx	lr
 8000bac:	f092 0f00 	teq	r2, #0
 8000bb0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bb4:	bf06      	itte	eq
 8000bb6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bba:	3201      	addeq	r2, #1
 8000bbc:	3b01      	subne	r3, #1
 8000bbe:	e7b5      	b.n	8000b2c <__addsf3+0x58>
 8000bc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bc8:	bf18      	it	ne
 8000bca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bce:	d021      	beq.n	8000c14 <__addsf3+0x140>
 8000bd0:	ea92 0f03 	teq	r2, r3
 8000bd4:	d004      	beq.n	8000be0 <__addsf3+0x10c>
 8000bd6:	f092 0f00 	teq	r2, #0
 8000bda:	bf08      	it	eq
 8000bdc:	4608      	moveq	r0, r1
 8000bde:	4770      	bx	lr
 8000be0:	ea90 0f01 	teq	r0, r1
 8000be4:	bf1c      	itt	ne
 8000be6:	2000      	movne	r0, #0
 8000be8:	4770      	bxne	lr
 8000bea:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bee:	d104      	bne.n	8000bfa <__addsf3+0x126>
 8000bf0:	0040      	lsls	r0, r0, #1
 8000bf2:	bf28      	it	cs
 8000bf4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bf8:	4770      	bx	lr
 8000bfa:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bfe:	bf3c      	itt	cc
 8000c00:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c04:	4770      	bxcc	lr
 8000c06:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c0a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c0e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c12:	4770      	bx	lr
 8000c14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c18:	bf16      	itet	ne
 8000c1a:	4608      	movne	r0, r1
 8000c1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c20:	4601      	movne	r1, r0
 8000c22:	0242      	lsls	r2, r0, #9
 8000c24:	bf06      	itte	eq
 8000c26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c2a:	ea90 0f01 	teqeq	r0, r1
 8000c2e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c32:	4770      	bx	lr

08000c34 <__aeabi_ui2f>:
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e004      	b.n	8000c44 <__aeabi_i2f+0x8>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_i2f>:
 8000c3c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c40:	bf48      	it	mi
 8000c42:	4240      	negmi	r0, r0
 8000c44:	ea5f 0c00 	movs.w	ip, r0
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c50:	4601      	mov	r1, r0
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	e01c      	b.n	8000c92 <__aeabi_l2f+0x2a>

08000c58 <__aeabi_ul2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e00a      	b.n	8000c7c <__aeabi_l2f+0x14>
 8000c66:	bf00      	nop

08000c68 <__aeabi_l2f>:
 8000c68:	ea50 0201 	orrs.w	r2, r0, r1
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__aeabi_l2f+0x14>
 8000c76:	4240      	negs	r0, r0
 8000c78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7c:	ea5f 0c01 	movs.w	ip, r1
 8000c80:	bf02      	ittt	eq
 8000c82:	4684      	moveq	ip, r0
 8000c84:	4601      	moveq	r1, r0
 8000c86:	2000      	moveq	r0, #0
 8000c88:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c8c:	bf08      	it	eq
 8000c8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c92:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c96:	fabc f28c 	clz	r2, ip
 8000c9a:	3a08      	subs	r2, #8
 8000c9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ca0:	db10      	blt.n	8000cc4 <__aeabi_l2f+0x5c>
 8000ca2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca6:	4463      	add	r3, ip
 8000ca8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cac:	f1c2 0220 	rsb	r2, r2, #32
 8000cb0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb8:	eb43 0002 	adc.w	r0, r3, r2
 8000cbc:	bf08      	it	eq
 8000cbe:	f020 0001 	biceq.w	r0, r0, #1
 8000cc2:	4770      	bx	lr
 8000cc4:	f102 0220 	add.w	r2, r2, #32
 8000cc8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ccc:	f1c2 0220 	rsb	r2, r2, #32
 8000cd0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cd4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cd8:	eb43 0002 	adc.w	r0, r3, r2
 8000cdc:	bf08      	it	eq
 8000cde:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ce2:	4770      	bx	lr

08000ce4 <__aeabi_fmul>:
 8000ce4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ce8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cec:	bf1e      	ittt	ne
 8000cee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cf2:	ea92 0f0c 	teqne	r2, ip
 8000cf6:	ea93 0f0c 	teqne	r3, ip
 8000cfa:	d06f      	beq.n	8000ddc <__aeabi_fmul+0xf8>
 8000cfc:	441a      	add	r2, r3
 8000cfe:	ea80 0c01 	eor.w	ip, r0, r1
 8000d02:	0240      	lsls	r0, r0, #9
 8000d04:	bf18      	it	ne
 8000d06:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d0a:	d01e      	beq.n	8000d4a <__aeabi_fmul+0x66>
 8000d0c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d10:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d14:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d18:	fba0 3101 	umull	r3, r1, r0, r1
 8000d1c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d20:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d24:	bf3e      	ittt	cc
 8000d26:	0049      	lslcc	r1, r1, #1
 8000d28:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d2c:	005b      	lslcc	r3, r3, #1
 8000d2e:	ea40 0001 	orr.w	r0, r0, r1
 8000d32:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d36:	2afd      	cmp	r2, #253	; 0xfd
 8000d38:	d81d      	bhi.n	8000d76 <__aeabi_fmul+0x92>
 8000d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d42:	bf08      	it	eq
 8000d44:	f020 0001 	biceq.w	r0, r0, #1
 8000d48:	4770      	bx	lr
 8000d4a:	f090 0f00 	teq	r0, #0
 8000d4e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d52:	bf08      	it	eq
 8000d54:	0249      	lsleq	r1, r1, #9
 8000d56:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d5a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d5e:	3a7f      	subs	r2, #127	; 0x7f
 8000d60:	bfc2      	ittt	gt
 8000d62:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d66:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d6a:	4770      	bxgt	lr
 8000d6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d70:	f04f 0300 	mov.w	r3, #0
 8000d74:	3a01      	subs	r2, #1
 8000d76:	dc5d      	bgt.n	8000e34 <__aeabi_fmul+0x150>
 8000d78:	f112 0f19 	cmn.w	r2, #25
 8000d7c:	bfdc      	itt	le
 8000d7e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d82:	4770      	bxle	lr
 8000d84:	f1c2 0200 	rsb	r2, r2, #0
 8000d88:	0041      	lsls	r1, r0, #1
 8000d8a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d8e:	f1c2 0220 	rsb	r2, r2, #32
 8000d92:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d96:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d9a:	f140 0000 	adc.w	r0, r0, #0
 8000d9e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000da2:	bf08      	it	eq
 8000da4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000da8:	4770      	bx	lr
 8000daa:	f092 0f00 	teq	r2, #0
 8000dae:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000db2:	bf02      	ittt	eq
 8000db4:	0040      	lsleq	r0, r0, #1
 8000db6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dba:	3a01      	subeq	r2, #1
 8000dbc:	d0f9      	beq.n	8000db2 <__aeabi_fmul+0xce>
 8000dbe:	ea40 000c 	orr.w	r0, r0, ip
 8000dc2:	f093 0f00 	teq	r3, #0
 8000dc6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dca:	bf02      	ittt	eq
 8000dcc:	0049      	lsleq	r1, r1, #1
 8000dce:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dd2:	3b01      	subeq	r3, #1
 8000dd4:	d0f9      	beq.n	8000dca <__aeabi_fmul+0xe6>
 8000dd6:	ea41 010c 	orr.w	r1, r1, ip
 8000dda:	e78f      	b.n	8000cfc <__aeabi_fmul+0x18>
 8000ddc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000de0:	ea92 0f0c 	teq	r2, ip
 8000de4:	bf18      	it	ne
 8000de6:	ea93 0f0c 	teqne	r3, ip
 8000dea:	d00a      	beq.n	8000e02 <__aeabi_fmul+0x11e>
 8000dec:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000df0:	bf18      	it	ne
 8000df2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000df6:	d1d8      	bne.n	8000daa <__aeabi_fmul+0xc6>
 8000df8:	ea80 0001 	eor.w	r0, r0, r1
 8000dfc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e00:	4770      	bx	lr
 8000e02:	f090 0f00 	teq	r0, #0
 8000e06:	bf17      	itett	ne
 8000e08:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e0c:	4608      	moveq	r0, r1
 8000e0e:	f091 0f00 	teqne	r1, #0
 8000e12:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e16:	d014      	beq.n	8000e42 <__aeabi_fmul+0x15e>
 8000e18:	ea92 0f0c 	teq	r2, ip
 8000e1c:	d101      	bne.n	8000e22 <__aeabi_fmul+0x13e>
 8000e1e:	0242      	lsls	r2, r0, #9
 8000e20:	d10f      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e22:	ea93 0f0c 	teq	r3, ip
 8000e26:	d103      	bne.n	8000e30 <__aeabi_fmul+0x14c>
 8000e28:	024b      	lsls	r3, r1, #9
 8000e2a:	bf18      	it	ne
 8000e2c:	4608      	movne	r0, r1
 8000e2e:	d108      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e30:	ea80 0001 	eor.w	r0, r0, r1
 8000e34:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e38:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e3c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e40:	4770      	bx	lr
 8000e42:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e46:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e4a:	4770      	bx	lr

08000e4c <__aeabi_fdiv>:
 8000e4c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e50:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e54:	bf1e      	ittt	ne
 8000e56:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e5a:	ea92 0f0c 	teqne	r2, ip
 8000e5e:	ea93 0f0c 	teqne	r3, ip
 8000e62:	d069      	beq.n	8000f38 <__aeabi_fdiv+0xec>
 8000e64:	eba2 0203 	sub.w	r2, r2, r3
 8000e68:	ea80 0c01 	eor.w	ip, r0, r1
 8000e6c:	0249      	lsls	r1, r1, #9
 8000e6e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e72:	d037      	beq.n	8000ee4 <__aeabi_fdiv+0x98>
 8000e74:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e78:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e7c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e80:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e84:	428b      	cmp	r3, r1
 8000e86:	bf38      	it	cc
 8000e88:	005b      	lslcc	r3, r3, #1
 8000e8a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e8e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e92:	428b      	cmp	r3, r1
 8000e94:	bf24      	itt	cs
 8000e96:	1a5b      	subcs	r3, r3, r1
 8000e98:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e9c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ea0:	bf24      	itt	cs
 8000ea2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ea6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000eaa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000eae:	bf24      	itt	cs
 8000eb0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000eb4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eb8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ebc:	bf24      	itt	cs
 8000ebe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ec2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ec6:	011b      	lsls	r3, r3, #4
 8000ec8:	bf18      	it	ne
 8000eca:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ece:	d1e0      	bne.n	8000e92 <__aeabi_fdiv+0x46>
 8000ed0:	2afd      	cmp	r2, #253	; 0xfd
 8000ed2:	f63f af50 	bhi.w	8000d76 <__aeabi_fmul+0x92>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000edc:	bf08      	it	eq
 8000ede:	f020 0001 	biceq.w	r0, r0, #1
 8000ee2:	4770      	bx	lr
 8000ee4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ee8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eec:	327f      	adds	r2, #127	; 0x7f
 8000eee:	bfc2      	ittt	gt
 8000ef0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ef4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ef8:	4770      	bxgt	lr
 8000efa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000efe:	f04f 0300 	mov.w	r3, #0
 8000f02:	3a01      	subs	r2, #1
 8000f04:	e737      	b.n	8000d76 <__aeabi_fmul+0x92>
 8000f06:	f092 0f00 	teq	r2, #0
 8000f0a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f0e:	bf02      	ittt	eq
 8000f10:	0040      	lsleq	r0, r0, #1
 8000f12:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f16:	3a01      	subeq	r2, #1
 8000f18:	d0f9      	beq.n	8000f0e <__aeabi_fdiv+0xc2>
 8000f1a:	ea40 000c 	orr.w	r0, r0, ip
 8000f1e:	f093 0f00 	teq	r3, #0
 8000f22:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f26:	bf02      	ittt	eq
 8000f28:	0049      	lsleq	r1, r1, #1
 8000f2a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f2e:	3b01      	subeq	r3, #1
 8000f30:	d0f9      	beq.n	8000f26 <__aeabi_fdiv+0xda>
 8000f32:	ea41 010c 	orr.w	r1, r1, ip
 8000f36:	e795      	b.n	8000e64 <__aeabi_fdiv+0x18>
 8000f38:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f3c:	ea92 0f0c 	teq	r2, ip
 8000f40:	d108      	bne.n	8000f54 <__aeabi_fdiv+0x108>
 8000f42:	0242      	lsls	r2, r0, #9
 8000f44:	f47f af7d 	bne.w	8000e42 <__aeabi_fmul+0x15e>
 8000f48:	ea93 0f0c 	teq	r3, ip
 8000f4c:	f47f af70 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f50:	4608      	mov	r0, r1
 8000f52:	e776      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f54:	ea93 0f0c 	teq	r3, ip
 8000f58:	d104      	bne.n	8000f64 <__aeabi_fdiv+0x118>
 8000f5a:	024b      	lsls	r3, r1, #9
 8000f5c:	f43f af4c 	beq.w	8000df8 <__aeabi_fmul+0x114>
 8000f60:	4608      	mov	r0, r1
 8000f62:	e76e      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f6e:	d1ca      	bne.n	8000f06 <__aeabi_fdiv+0xba>
 8000f70:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f74:	f47f af5c 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f78:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f7c:	f47f af3c 	bne.w	8000df8 <__aeabi_fmul+0x114>
 8000f80:	e75f      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f82:	bf00      	nop

08000f84 <__gesf2>:
 8000f84:	f04f 3cff 	mov.w	ip, #4294967295
 8000f88:	e006      	b.n	8000f98 <__cmpsf2+0x4>
 8000f8a:	bf00      	nop

08000f8c <__lesf2>:
 8000f8c:	f04f 0c01 	mov.w	ip, #1
 8000f90:	e002      	b.n	8000f98 <__cmpsf2+0x4>
 8000f92:	bf00      	nop

08000f94 <__cmpsf2>:
 8000f94:	f04f 0c01 	mov.w	ip, #1
 8000f98:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f9c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fa0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fa4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fa8:	bf18      	it	ne
 8000faa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fae:	d011      	beq.n	8000fd4 <__cmpsf2+0x40>
 8000fb0:	b001      	add	sp, #4
 8000fb2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fb6:	bf18      	it	ne
 8000fb8:	ea90 0f01 	teqne	r0, r1
 8000fbc:	bf58      	it	pl
 8000fbe:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fc2:	bf88      	it	hi
 8000fc4:	17c8      	asrhi	r0, r1, #31
 8000fc6:	bf38      	it	cc
 8000fc8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fcc:	bf18      	it	ne
 8000fce:	f040 0001 	orrne.w	r0, r0, #1
 8000fd2:	4770      	bx	lr
 8000fd4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fd8:	d102      	bne.n	8000fe0 <__cmpsf2+0x4c>
 8000fda:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fde:	d105      	bne.n	8000fec <__cmpsf2+0x58>
 8000fe0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fe4:	d1e4      	bne.n	8000fb0 <__cmpsf2+0x1c>
 8000fe6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fea:	d0e1      	beq.n	8000fb0 <__cmpsf2+0x1c>
 8000fec:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_cfrcmple>:
 8000ff4:	4684      	mov	ip, r0
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	4661      	mov	r1, ip
 8000ffa:	e7ff      	b.n	8000ffc <__aeabi_cfcmpeq>

08000ffc <__aeabi_cfcmpeq>:
 8000ffc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ffe:	f7ff ffc9 	bl	8000f94 <__cmpsf2>
 8001002:	2800      	cmp	r0, #0
 8001004:	bf48      	it	mi
 8001006:	f110 0f00 	cmnmi.w	r0, #0
 800100a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800100c <__aeabi_fcmpeq>:
 800100c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001010:	f7ff fff4 	bl	8000ffc <__aeabi_cfcmpeq>
 8001014:	bf0c      	ite	eq
 8001016:	2001      	moveq	r0, #1
 8001018:	2000      	movne	r0, #0
 800101a:	f85d fb08 	ldr.w	pc, [sp], #8
 800101e:	bf00      	nop

08001020 <__aeabi_fcmplt>:
 8001020:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001024:	f7ff ffea 	bl	8000ffc <__aeabi_cfcmpeq>
 8001028:	bf34      	ite	cc
 800102a:	2001      	movcc	r0, #1
 800102c:	2000      	movcs	r0, #0
 800102e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001032:	bf00      	nop

08001034 <__aeabi_fcmple>:
 8001034:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001038:	f7ff ffe0 	bl	8000ffc <__aeabi_cfcmpeq>
 800103c:	bf94      	ite	ls
 800103e:	2001      	movls	r0, #1
 8001040:	2000      	movhi	r0, #0
 8001042:	f85d fb08 	ldr.w	pc, [sp], #8
 8001046:	bf00      	nop

08001048 <__aeabi_fcmpge>:
 8001048:	f84d ed08 	str.w	lr, [sp, #-8]!
 800104c:	f7ff ffd2 	bl	8000ff4 <__aeabi_cfrcmple>
 8001050:	bf94      	ite	ls
 8001052:	2001      	movls	r0, #1
 8001054:	2000      	movhi	r0, #0
 8001056:	f85d fb08 	ldr.w	pc, [sp], #8
 800105a:	bf00      	nop

0800105c <__aeabi_fcmpgt>:
 800105c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001060:	f7ff ffc8 	bl	8000ff4 <__aeabi_cfrcmple>
 8001064:	bf34      	ite	cc
 8001066:	2001      	movcc	r0, #1
 8001068:	2000      	movcs	r0, #0
 800106a:	f85d fb08 	ldr.w	pc, [sp], #8
 800106e:	bf00      	nop

08001070 <__aeabi_fcmpun>:
 8001070:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001074:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001078:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800107c:	d102      	bne.n	8001084 <__aeabi_fcmpun+0x14>
 800107e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001082:	d108      	bne.n	8001096 <__aeabi_fcmpun+0x26>
 8001084:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001088:	d102      	bne.n	8001090 <__aeabi_fcmpun+0x20>
 800108a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108e:	d102      	bne.n	8001096 <__aeabi_fcmpun+0x26>
 8001090:	f04f 0000 	mov.w	r0, #0
 8001094:	4770      	bx	lr
 8001096:	f04f 0001 	mov.w	r0, #1
 800109a:	4770      	bx	lr

0800109c <expRunningAverageGX>:

uint8_t _buffer[21];

static uint8_t _mag_adjust[3];

float expRunningAverageGX(float newVal) {
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  static float filVal = 0;
  filVal += (newVal - filVal) * K;
 80010a4:	4b0f      	ldr	r3, [pc, #60]	; (80010e4 <expRunningAverageGX+0x48>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4619      	mov	r1, r3
 80010aa:	6878      	ldr	r0, [r7, #4]
 80010ac:	f7ff fd10 	bl	8000ad0 <__aeabi_fsub>
 80010b0:	4603      	mov	r3, r0
 80010b2:	461a      	mov	r2, r3
 80010b4:	4b0c      	ldr	r3, [pc, #48]	; (80010e8 <expRunningAverageGX+0x4c>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	4619      	mov	r1, r3
 80010ba:	4610      	mov	r0, r2
 80010bc:	f7ff fe12 	bl	8000ce4 <__aeabi_fmul>
 80010c0:	4603      	mov	r3, r0
 80010c2:	461a      	mov	r2, r3
 80010c4:	4b07      	ldr	r3, [pc, #28]	; (80010e4 <expRunningAverageGX+0x48>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4619      	mov	r1, r3
 80010ca:	4610      	mov	r0, r2
 80010cc:	f7ff fd02 	bl	8000ad4 <__addsf3>
 80010d0:	4603      	mov	r3, r0
 80010d2:	461a      	mov	r2, r3
 80010d4:	4b03      	ldr	r3, [pc, #12]	; (80010e4 <expRunningAverageGX+0x48>)
 80010d6:	601a      	str	r2, [r3, #0]
  return filVal;
 80010d8:	4b02      	ldr	r3, [pc, #8]	; (80010e4 <expRunningAverageGX+0x48>)
 80010da:	681b      	ldr	r3, [r3, #0]
}
 80010dc:	4618      	mov	r0, r3
 80010de:	3708      	adds	r7, #8
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	200000c8 	.word	0x200000c8
 80010e8:	20000000 	.word	0x20000000

080010ec <expRunningAverageGY>:

float expRunningAverageGY(float newVal) {
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  static float filVal = 0;
  filVal += (newVal - filVal) * K;
 80010f4:	4b0f      	ldr	r3, [pc, #60]	; (8001134 <expRunningAverageGY+0x48>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4619      	mov	r1, r3
 80010fa:	6878      	ldr	r0, [r7, #4]
 80010fc:	f7ff fce8 	bl	8000ad0 <__aeabi_fsub>
 8001100:	4603      	mov	r3, r0
 8001102:	461a      	mov	r2, r3
 8001104:	4b0c      	ldr	r3, [pc, #48]	; (8001138 <expRunningAverageGY+0x4c>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4619      	mov	r1, r3
 800110a:	4610      	mov	r0, r2
 800110c:	f7ff fdea 	bl	8000ce4 <__aeabi_fmul>
 8001110:	4603      	mov	r3, r0
 8001112:	461a      	mov	r2, r3
 8001114:	4b07      	ldr	r3, [pc, #28]	; (8001134 <expRunningAverageGY+0x48>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4619      	mov	r1, r3
 800111a:	4610      	mov	r0, r2
 800111c:	f7ff fcda 	bl	8000ad4 <__addsf3>
 8001120:	4603      	mov	r3, r0
 8001122:	461a      	mov	r2, r3
 8001124:	4b03      	ldr	r3, [pc, #12]	; (8001134 <expRunningAverageGY+0x48>)
 8001126:	601a      	str	r2, [r3, #0]
  return filVal;
 8001128:	4b02      	ldr	r3, [pc, #8]	; (8001134 <expRunningAverageGY+0x48>)
 800112a:	681b      	ldr	r3, [r3, #0]
}
 800112c:	4618      	mov	r0, r3
 800112e:	3708      	adds	r7, #8
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	200000cc 	.word	0x200000cc
 8001138:	20000000 	.word	0x20000000

0800113c <expRunningAverageGZ>:

float expRunningAverageGZ(float newVal) {
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  static float filVal = 0;
  filVal += (newVal - filVal) * K;
 8001144:	4b0f      	ldr	r3, [pc, #60]	; (8001184 <expRunningAverageGZ+0x48>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4619      	mov	r1, r3
 800114a:	6878      	ldr	r0, [r7, #4]
 800114c:	f7ff fcc0 	bl	8000ad0 <__aeabi_fsub>
 8001150:	4603      	mov	r3, r0
 8001152:	461a      	mov	r2, r3
 8001154:	4b0c      	ldr	r3, [pc, #48]	; (8001188 <expRunningAverageGZ+0x4c>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	4619      	mov	r1, r3
 800115a:	4610      	mov	r0, r2
 800115c:	f7ff fdc2 	bl	8000ce4 <__aeabi_fmul>
 8001160:	4603      	mov	r3, r0
 8001162:	461a      	mov	r2, r3
 8001164:	4b07      	ldr	r3, [pc, #28]	; (8001184 <expRunningAverageGZ+0x48>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4619      	mov	r1, r3
 800116a:	4610      	mov	r0, r2
 800116c:	f7ff fcb2 	bl	8000ad4 <__addsf3>
 8001170:	4603      	mov	r3, r0
 8001172:	461a      	mov	r2, r3
 8001174:	4b03      	ldr	r3, [pc, #12]	; (8001184 <expRunningAverageGZ+0x48>)
 8001176:	601a      	str	r2, [r3, #0]
  return filVal;
 8001178:	4b02      	ldr	r3, [pc, #8]	; (8001184 <expRunningAverageGZ+0x48>)
 800117a:	681b      	ldr	r3, [r3, #0]
}
 800117c:	4618      	mov	r0, r3
 800117e:	3708      	adds	r7, #8
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	200000d0 	.word	0x200000d0
 8001188:	20000000 	.word	0x20000000

0800118c <expRunningAverageAX>:

float expRunningAverageAX(float newVal) {
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  static float filVal = 0;
  filVal += (newVal - filVal) * K;
 8001194:	4b0f      	ldr	r3, [pc, #60]	; (80011d4 <expRunningAverageAX+0x48>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4619      	mov	r1, r3
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f7ff fc98 	bl	8000ad0 <__aeabi_fsub>
 80011a0:	4603      	mov	r3, r0
 80011a2:	461a      	mov	r2, r3
 80011a4:	4b0c      	ldr	r3, [pc, #48]	; (80011d8 <expRunningAverageAX+0x4c>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4619      	mov	r1, r3
 80011aa:	4610      	mov	r0, r2
 80011ac:	f7ff fd9a 	bl	8000ce4 <__aeabi_fmul>
 80011b0:	4603      	mov	r3, r0
 80011b2:	461a      	mov	r2, r3
 80011b4:	4b07      	ldr	r3, [pc, #28]	; (80011d4 <expRunningAverageAX+0x48>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	4619      	mov	r1, r3
 80011ba:	4610      	mov	r0, r2
 80011bc:	f7ff fc8a 	bl	8000ad4 <__addsf3>
 80011c0:	4603      	mov	r3, r0
 80011c2:	461a      	mov	r2, r3
 80011c4:	4b03      	ldr	r3, [pc, #12]	; (80011d4 <expRunningAverageAX+0x48>)
 80011c6:	601a      	str	r2, [r3, #0]
  return filVal;
 80011c8:	4b02      	ldr	r3, [pc, #8]	; (80011d4 <expRunningAverageAX+0x48>)
 80011ca:	681b      	ldr	r3, [r3, #0]
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	3708      	adds	r7, #8
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	200000d4 	.word	0x200000d4
 80011d8:	20000000 	.word	0x20000000

080011dc <expRunningAverageAY>:

float expRunningAverageAY(float newVal) {
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  static float filVal = 0;
  filVal += (newVal - filVal) * K;
 80011e4:	4b0f      	ldr	r3, [pc, #60]	; (8001224 <expRunningAverageAY+0x48>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4619      	mov	r1, r3
 80011ea:	6878      	ldr	r0, [r7, #4]
 80011ec:	f7ff fc70 	bl	8000ad0 <__aeabi_fsub>
 80011f0:	4603      	mov	r3, r0
 80011f2:	461a      	mov	r2, r3
 80011f4:	4b0c      	ldr	r3, [pc, #48]	; (8001228 <expRunningAverageAY+0x4c>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4619      	mov	r1, r3
 80011fa:	4610      	mov	r0, r2
 80011fc:	f7ff fd72 	bl	8000ce4 <__aeabi_fmul>
 8001200:	4603      	mov	r3, r0
 8001202:	461a      	mov	r2, r3
 8001204:	4b07      	ldr	r3, [pc, #28]	; (8001224 <expRunningAverageAY+0x48>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4619      	mov	r1, r3
 800120a:	4610      	mov	r0, r2
 800120c:	f7ff fc62 	bl	8000ad4 <__addsf3>
 8001210:	4603      	mov	r3, r0
 8001212:	461a      	mov	r2, r3
 8001214:	4b03      	ldr	r3, [pc, #12]	; (8001224 <expRunningAverageAY+0x48>)
 8001216:	601a      	str	r2, [r3, #0]
  return filVal;
 8001218:	4b02      	ldr	r3, [pc, #8]	; (8001224 <expRunningAverageAY+0x48>)
 800121a:	681b      	ldr	r3, [r3, #0]
}
 800121c:	4618      	mov	r0, r3
 800121e:	3708      	adds	r7, #8
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	200000d8 	.word	0x200000d8
 8001228:	20000000 	.word	0x20000000

0800122c <expRunningAverageAZ>:

float expRunningAverageAZ(float newVal) {
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  static float filVal = 0;
  filVal += (newVal - filVal) * K;
 8001234:	4b0f      	ldr	r3, [pc, #60]	; (8001274 <expRunningAverageAZ+0x48>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4619      	mov	r1, r3
 800123a:	6878      	ldr	r0, [r7, #4]
 800123c:	f7ff fc48 	bl	8000ad0 <__aeabi_fsub>
 8001240:	4603      	mov	r3, r0
 8001242:	461a      	mov	r2, r3
 8001244:	4b0c      	ldr	r3, [pc, #48]	; (8001278 <expRunningAverageAZ+0x4c>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	4619      	mov	r1, r3
 800124a:	4610      	mov	r0, r2
 800124c:	f7ff fd4a 	bl	8000ce4 <__aeabi_fmul>
 8001250:	4603      	mov	r3, r0
 8001252:	461a      	mov	r2, r3
 8001254:	4b07      	ldr	r3, [pc, #28]	; (8001274 <expRunningAverageAZ+0x48>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4619      	mov	r1, r3
 800125a:	4610      	mov	r0, r2
 800125c:	f7ff fc3a 	bl	8000ad4 <__addsf3>
 8001260:	4603      	mov	r3, r0
 8001262:	461a      	mov	r2, r3
 8001264:	4b03      	ldr	r3, [pc, #12]	; (8001274 <expRunningAverageAZ+0x48>)
 8001266:	601a      	str	r2, [r3, #0]
  return filVal;
 8001268:	4b02      	ldr	r3, [pc, #8]	; (8001274 <expRunningAverageAZ+0x48>)
 800126a:	681b      	ldr	r3, [r3, #0]
}
 800126c:	4618      	mov	r0, r3
 800126e:	3708      	adds	r7, #8
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	200000dc 	.word	0x200000dc
 8001278:	20000000 	.word	0x20000000

0800127c <MPU9250_OnActivate>:
	Xe = G*(val-Zp)+Xp; // "" 
return(Xe);
}

__weak void MPU9250_OnActivate()
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
}
 8001280:	bf00      	nop
 8001282:	46bd      	mov	sp, r7
 8001284:	bc80      	pop	{r7}
 8001286:	4770      	bx	lr

08001288 <MPU9250_Activate>:

static inline void MPU9250_Activate()
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
	MPU9250_OnActivate();
 800128c:	f7ff fff6 	bl	800127c <MPU9250_OnActivate>
	HAL_GPIO_WritePin(MPU9250_CS_GPIO, MPU9250_CS_PIN, GPIO_PIN_RESET);
 8001290:	2200      	movs	r2, #0
 8001292:	2110      	movs	r1, #16
 8001294:	4802      	ldr	r0, [pc, #8]	; (80012a0 <MPU9250_Activate+0x18>)
 8001296:	f002 ff4b 	bl	8004130 <HAL_GPIO_WritePin>
}
 800129a:	bf00      	nop
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	40010800 	.word	0x40010800

080012a4 <MPU9250_Deactivate>:

static inline void MPU9250_Deactivate()
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(MPU9250_CS_GPIO, MPU9250_CS_PIN, GPIO_PIN_SET);
 80012a8:	2201      	movs	r2, #1
 80012aa:	2110      	movs	r1, #16
 80012ac:	4802      	ldr	r0, [pc, #8]	; (80012b8 <MPU9250_Deactivate+0x14>)
 80012ae:	f002 ff3f 	bl	8004130 <HAL_GPIO_WritePin>
}
 80012b2:	bf00      	nop
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	40010800 	.word	0x40010800

080012bc <SPIx_WriteRead>:

uint8_t SPIx_WriteRead(uint8_t Byte)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b086      	sub	sp, #24
 80012c0:	af02      	add	r7, sp, #8
 80012c2:	4603      	mov	r3, r0
 80012c4:	71fb      	strb	r3, [r7, #7]
	uint8_t receivedbyte = 0;
 80012c6:	2300      	movs	r3, #0
 80012c8:	73fb      	strb	r3, [r7, #15]
	if(HAL_SPI_TransmitReceive(&hspi1,(uint8_t*) &Byte,(uint8_t*) &receivedbyte,1,0x1000)!=HAL_OK)
 80012ca:	f107 020f 	add.w	r2, r7, #15
 80012ce:	1df9      	adds	r1, r7, #7
 80012d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012d4:	9300      	str	r3, [sp, #0]
 80012d6:	2301      	movs	r3, #1
 80012d8:	4806      	ldr	r0, [pc, #24]	; (80012f4 <SPIx_WriteRead+0x38>)
 80012da:	f003 fe62 	bl	8004fa2 <HAL_SPI_TransmitReceive>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <SPIx_WriteRead+0x2c>
	{
		return -1;
 80012e4:	23ff      	movs	r3, #255	; 0xff
 80012e6:	e000      	b.n	80012ea <SPIx_WriteRead+0x2e>
	}
	else
	{
	}
	return receivedbyte;
 80012e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	3710      	adds	r7, #16
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	2000022c 	.word	0x2000022c

080012f8 <MPU_SPI_Write>:

void MPU_SPI_Write (uint8_t *p_buffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
 8001300:	460b      	mov	r3, r1
 8001302:	70fb      	strb	r3, [r7, #3]
 8001304:	4613      	mov	r3, r2
 8001306:	803b      	strh	r3, [r7, #0]
	MPU9250_Activate();
 8001308:	f7ff ffbe 	bl	8001288 <MPU9250_Activate>
	SPIx_WriteRead(WriteAddr);
 800130c:	78fb      	ldrb	r3, [r7, #3]
 800130e:	4618      	mov	r0, r3
 8001310:	f7ff ffd4 	bl	80012bc <SPIx_WriteRead>
	while(NumByteToWrite>=0x01)
 8001314:	e00a      	b.n	800132c <MPU_SPI_Write+0x34>
	{
		SPIx_WriteRead(*p_buffer);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	4618      	mov	r0, r3
 800131c:	f7ff ffce 	bl	80012bc <SPIx_WriteRead>
		NumByteToWrite--;
 8001320:	883b      	ldrh	r3, [r7, #0]
 8001322:	3b01      	subs	r3, #1
 8001324:	803b      	strh	r3, [r7, #0]
		p_buffer++;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	3301      	adds	r3, #1
 800132a:	607b      	str	r3, [r7, #4]
	while(NumByteToWrite>=0x01)
 800132c:	883b      	ldrh	r3, [r7, #0]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d1f1      	bne.n	8001316 <MPU_SPI_Write+0x1e>
	}
	MPU9250_Deactivate();
 8001332:	f7ff ffb7 	bl	80012a4 <MPU9250_Deactivate>
}
 8001336:	bf00      	nop
 8001338:	3708      	adds	r7, #8
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
	...

08001340 <MPU_SPI_Read>:

void MPU_SPI_Read(uint8_t *p_buffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b084      	sub	sp, #16
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
 8001348:	460b      	mov	r3, r1
 800134a:	70fb      	strb	r3, [r7, #3]
 800134c:	4613      	mov	r3, r2
 800134e:	803b      	strh	r3, [r7, #0]
	MPU9250_Activate();
 8001350:	f7ff ff9a 	bl	8001288 <MPU9250_Activate>
	uint8_t data = ReadAddr | READWRITE_CMD;
 8001354:	78fb      	ldrb	r3, [r7, #3]
 8001356:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800135a:	b2db      	uxtb	r3, r3
 800135c:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&MPU9250_SPI, &data, 1, HAL_MAX_DELAY);
 800135e:	f107 010f 	add.w	r1, r7, #15
 8001362:	f04f 33ff 	mov.w	r3, #4294967295
 8001366:	2201      	movs	r2, #1
 8001368:	480b      	ldr	r0, [pc, #44]	; (8001398 <MPU_SPI_Read+0x58>)
 800136a:	f003 fbcd 	bl	8004b08 <HAL_SPI_Transmit>
	if (HAL_SPI_Receive(&MPU9250_SPI, p_buffer, NumByteToRead, HAL_MAX_DELAY) == HAL_OK) {
 800136e:	883a      	ldrh	r2, [r7, #0]
 8001370:	f04f 33ff 	mov.w	r3, #4294967295
 8001374:	6879      	ldr	r1, [r7, #4]
 8001376:	4808      	ldr	r0, [pc, #32]	; (8001398 <MPU_SPI_Read+0x58>)
 8001378:	f003 fd02 	bl	8004d80 <HAL_SPI_Receive>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d103      	bne.n	800138a <MPU_SPI_Read+0x4a>
		HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 8001382:	2110      	movs	r1, #16
 8001384:	4805      	ldr	r0, [pc, #20]	; (800139c <MPU_SPI_Read+0x5c>)
 8001386:	f002 feeb 	bl	8004160 <HAL_GPIO_TogglePin>
	}
	else {
//		HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
//		HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
	}
	MPU9250_Deactivate();
 800138a:	f7ff ff8b 	bl	80012a4 <MPU9250_Deactivate>
}
 800138e:	bf00      	nop
 8001390:	3710      	adds	r7, #16
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	2000022c 	.word	0x2000022c
 800139c:	40010c00 	.word	0x40010c00

080013a0 <writeRegister>:

/* writes a byte to MPU9250 register given a register address and data */
void writeRegister(uint8_t subAddress, uint8_t data)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	4603      	mov	r3, r0
 80013a8:	460a      	mov	r2, r1
 80013aa:	71fb      	strb	r3, [r7, #7]
 80013ac:	4613      	mov	r3, r2
 80013ae:	71bb      	strb	r3, [r7, #6]
	MPU_SPI_Write(&data, subAddress, 1);
 80013b0:	79f9      	ldrb	r1, [r7, #7]
 80013b2:	1dbb      	adds	r3, r7, #6
 80013b4:	2201      	movs	r2, #1
 80013b6:	4618      	mov	r0, r3
 80013b8:	f7ff ff9e 	bl	80012f8 <MPU_SPI_Write>
	HAL_Delay(10);
 80013bc:	200a      	movs	r0, #10
 80013be:	f001 feab 	bl	8003118 <HAL_Delay>
}
 80013c2:	bf00      	nop
 80013c4:	3708      	adds	r7, #8
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}

080013ca <readRegisters>:

/* reads registers from MPU9250 given a starting register address, number of bytes, and a pointer to store data */
void readRegisters(uint8_t subAddress, uint8_t count, uint8_t* dest){
 80013ca:	b580      	push	{r7, lr}
 80013cc:	b082      	sub	sp, #8
 80013ce:	af00      	add	r7, sp, #0
 80013d0:	4603      	mov	r3, r0
 80013d2:	603a      	str	r2, [r7, #0]
 80013d4:	71fb      	strb	r3, [r7, #7]
 80013d6:	460b      	mov	r3, r1
 80013d8:	71bb      	strb	r3, [r7, #6]
	MPU_SPI_Read(dest, subAddress, count);
 80013da:	79bb      	ldrb	r3, [r7, #6]
 80013dc:	b29a      	uxth	r2, r3
 80013de:	79fb      	ldrb	r3, [r7, #7]
 80013e0:	4619      	mov	r1, r3
 80013e2:	6838      	ldr	r0, [r7, #0]
 80013e4:	f7ff ffac 	bl	8001340 <MPU_SPI_Read>
}
 80013e8:	bf00      	nop
 80013ea:	3708      	adds	r7, #8
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}

080013f0 <writeAK8963Register>:

/* writes a register to the AK8963 given a register address and data */
void writeAK8963Register(uint8_t subAddress, uint8_t data)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	4603      	mov	r3, r0
 80013f8:	460a      	mov	r2, r1
 80013fa:	71fb      	strb	r3, [r7, #7]
 80013fc:	4613      	mov	r3, r2
 80013fe:	71bb      	strb	r3, [r7, #6]
	// set slave 0 to the AK8963 and set for write
	writeRegister(I2C_SLV0_ADDR,AK8963_I2C_ADDR);
 8001400:	210c      	movs	r1, #12
 8001402:	2025      	movs	r0, #37	; 0x25
 8001404:	f7ff ffcc 	bl	80013a0 <writeRegister>

	// set the register to the desired AK8963 sub address
	writeRegister(I2C_SLV0_REG,subAddress);
 8001408:	79fb      	ldrb	r3, [r7, #7]
 800140a:	4619      	mov	r1, r3
 800140c:	2026      	movs	r0, #38	; 0x26
 800140e:	f7ff ffc7 	bl	80013a0 <writeRegister>

	// store the data for write
	writeRegister(I2C_SLV0_DO,data);
 8001412:	79bb      	ldrb	r3, [r7, #6]
 8001414:	4619      	mov	r1, r3
 8001416:	2063      	movs	r0, #99	; 0x63
 8001418:	f7ff ffc2 	bl	80013a0 <writeRegister>

	// enable I2C and send 1 byte
	writeRegister(I2C_SLV0_CTRL,I2C_SLV0_EN | (uint8_t)1);
 800141c:	2181      	movs	r1, #129	; 0x81
 800141e:	2027      	movs	r0, #39	; 0x27
 8001420:	f7ff ffbe 	bl	80013a0 <writeRegister>
}
 8001424:	bf00      	nop
 8001426:	3708      	adds	r7, #8
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}

0800142c <readAK8963Registers>:

/* reads registers from the AK8963 */
void readAK8963Registers(uint8_t subAddress, uint8_t count, uint8_t* dest)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	4603      	mov	r3, r0
 8001434:	603a      	str	r2, [r7, #0]
 8001436:	71fb      	strb	r3, [r7, #7]
 8001438:	460b      	mov	r3, r1
 800143a:	71bb      	strb	r3, [r7, #6]
	// set slave 0 to the AK8963 and set for read
	writeRegister(I2C_SLV0_ADDR, AK8963_I2C_ADDR | I2C_READ_FLAG);
 800143c:	218c      	movs	r1, #140	; 0x8c
 800143e:	2025      	movs	r0, #37	; 0x25
 8001440:	f7ff ffae 	bl	80013a0 <writeRegister>

	// set the register to the desired AK8963 sub address
	writeRegister(I2C_SLV0_REG,subAddress);
 8001444:	79fb      	ldrb	r3, [r7, #7]
 8001446:	4619      	mov	r1, r3
 8001448:	2026      	movs	r0, #38	; 0x26
 800144a:	f7ff ffa9 	bl	80013a0 <writeRegister>

	// enable I2C and request the bytes
	writeRegister(I2C_SLV0_CTRL,I2C_SLV0_EN | count);
 800144e:	79bb      	ldrb	r3, [r7, #6]
 8001450:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001454:	b2db      	uxtb	r3, r3
 8001456:	4619      	mov	r1, r3
 8001458:	2027      	movs	r0, #39	; 0x27
 800145a:	f7ff ffa1 	bl	80013a0 <writeRegister>

	// takes some time for these registers to fill
	HAL_Delay(1);
 800145e:	2001      	movs	r0, #1
 8001460:	f001 fe5a 	bl	8003118 <HAL_Delay>

	// read the bytes off the MPU9250 EXT_SENS_DATA registers
	readRegisters(EXT_SENS_DATA_00,count,dest);
 8001464:	79bb      	ldrb	r3, [r7, #6]
 8001466:	683a      	ldr	r2, [r7, #0]
 8001468:	4619      	mov	r1, r3
 800146a:	2049      	movs	r0, #73	; 0x49
 800146c:	f7ff ffad 	bl	80013ca <readRegisters>
}
 8001470:	bf00      	nop
 8001472:	3708      	adds	r7, #8
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}

08001478 <whoAmI>:

/* gets the MPU9250 WHO_AM_I register value, expected to be 0x71 */
static uint8_t whoAmI(){
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
	// read the WHO AM I register
	readRegisters(WHO_AM_I, 1, _buffer);
 800147c:	4a04      	ldr	r2, [pc, #16]	; (8001490 <whoAmI+0x18>)
 800147e:	2101      	movs	r1, #1
 8001480:	2075      	movs	r0, #117	; 0x75
 8001482:	f7ff ffa2 	bl	80013ca <readRegisters>

	// return the register value
	return _buffer[0];
 8001486:	4b02      	ldr	r3, [pc, #8]	; (8001490 <whoAmI+0x18>)
 8001488:	781b      	ldrb	r3, [r3, #0]
}
 800148a:	4618      	mov	r0, r3
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	200000a4 	.word	0x200000a4

08001494 <whoAmIAK8963>:

/* gets the AK8963 WHO_AM_I register value, expected to be 0x48 */
static int whoAmIAK8963(){
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
	// read the WHO AM I register
	readAK8963Registers(AK8963_WHO_AM_I, 1, _buffer);
 8001498:	4a04      	ldr	r2, [pc, #16]	; (80014ac <whoAmIAK8963+0x18>)
 800149a:	2101      	movs	r1, #1
 800149c:	2000      	movs	r0, #0
 800149e:	f7ff ffc5 	bl	800142c <readAK8963Registers>
	// return the register value
	return _buffer[0];
 80014a2:	4b02      	ldr	r3, [pc, #8]	; (80014ac <whoAmIAK8963+0x18>)
 80014a4:	781b      	ldrb	r3, [r3, #0]
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	200000a4 	.word	0x200000a4

080014b0 <MPU9250_Init>:

/* starts communication with the MPU-9250 */
uint8_t MPU9250_Init()
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
	// select clock source to gyro
	writeRegister(PWR_MGMNT_1, CLOCK_SEL_PLL);
 80014b6:	2101      	movs	r1, #1
 80014b8:	206b      	movs	r0, #107	; 0x6b
 80014ba:	f7ff ff71 	bl	80013a0 <writeRegister>
	// enable I2C master mode
	writeRegister(USER_CTRL, I2C_MST_EN);
 80014be:	2120      	movs	r1, #32
 80014c0:	206a      	movs	r0, #106	; 0x6a
 80014c2:	f7ff ff6d 	bl	80013a0 <writeRegister>
	// set the I2C bus speed to 400 kHz
	writeRegister(I2C_MST_CTRL, I2C_MST_CLK);
 80014c6:	210d      	movs	r1, #13
 80014c8:	2024      	movs	r0, #36	; 0x24
 80014ca:	f7ff ff69 	bl	80013a0 <writeRegister>

	// set AK8963 to Power Down
	writeAK8963Register(AK8963_CNTL1, AK8963_PWR_DOWN);
 80014ce:	2100      	movs	r1, #0
 80014d0:	200a      	movs	r0, #10
 80014d2:	f7ff ff8d 	bl	80013f0 <writeAK8963Register>
	// reset the MPU9250
	writeRegister(PWR_MGMNT_1, PWR_RESET);
 80014d6:	2180      	movs	r1, #128	; 0x80
 80014d8:	206b      	movs	r0, #107	; 0x6b
 80014da:	f7ff ff61 	bl	80013a0 <writeRegister>
	// wait for MPU-9250 to come back up
	HAL_Delay(10);
 80014de:	200a      	movs	r0, #10
 80014e0:	f001 fe1a 	bl	8003118 <HAL_Delay>
	// reset the AK8963
	writeAK8963Register(AK8963_CNTL2, AK8963_RESET);
 80014e4:	2101      	movs	r1, #1
 80014e6:	200b      	movs	r0, #11
 80014e8:	f7ff ff82 	bl	80013f0 <writeAK8963Register>
	// select clock source to gyro
	writeRegister(PWR_MGMNT_1, CLOCK_SEL_PLL);
 80014ec:	2101      	movs	r1, #1
 80014ee:	206b      	movs	r0, #107	; 0x6b
 80014f0:	f7ff ff56 	bl	80013a0 <writeRegister>

	// check the WHO AM I byte, expected value is 0x71 (decimal 113) or 0x73 (decimal 115)
	uint8_t who = whoAmI();
 80014f4:	f7ff ffc0 	bl	8001478 <whoAmI>
 80014f8:	4603      	mov	r3, r0
 80014fa:	71fb      	strb	r3, [r7, #7]
	{
		//return 1;
	}

	// enable accelerometer and gyro
	writeRegister(PWR_MGMNT_2, SEN_ENABLE);
 80014fc:	2100      	movs	r1, #0
 80014fe:	206c      	movs	r0, #108	; 0x6c
 8001500:	f7ff ff4e 	bl	80013a0 <writeRegister>

	// setting accel range to 8G as default
	writeRegister(ACCEL_CONFIG, ACCEL_FS_SEL_16G);
 8001504:	2118      	movs	r1, #24
 8001506:	201c      	movs	r0, #28
 8001508:	f7ff ff4a 	bl	80013a0 <writeRegister>

	// setting the gyro range to 500DPS as default
	writeRegister(GYRO_CONFIG, GYRO_FS_SEL_2000DPS);
 800150c:	2118      	movs	r1, #24
 800150e:	201b      	movs	r0, #27
 8001510:	f7ff ff46 	bl	80013a0 <writeRegister>

	// setting bandwidth to 184Hz as default
	writeRegister(ACCEL_CONFIG2, DLPF_10);
 8001514:	2105      	movs	r1, #5
 8001516:	201d      	movs	r0, #29
 8001518:	f7ff ff42 	bl	80013a0 <writeRegister>

	// setting gyro bandwidth to 184Hz
	writeRegister(CONFIG, DLPF_10);
 800151c:	2105      	movs	r1, #5
 800151e:	201a      	movs	r0, #26
 8001520:	f7ff ff3e 	bl	80013a0 <writeRegister>

	// setting the sample rate divider to 0 as default
	writeRegister(SMPDIV, 0x00);
 8001524:	2100      	movs	r1, #0
 8001526:	2019      	movs	r0, #25
 8001528:	f7ff ff3a 	bl	80013a0 <writeRegister>

	// enable I2C master mode
	writeRegister(USER_CTRL, I2C_MST_EN);
 800152c:	2120      	movs	r1, #32
 800152e:	206a      	movs	r0, #106	; 0x6a
 8001530:	f7ff ff36 	bl	80013a0 <writeRegister>

	// set the I2C bus speed to 400 kHz
	writeRegister(I2C_MST_CTRL, I2C_MST_CLK);
 8001534:	210d      	movs	r1, #13
 8001536:	2024      	movs	r0, #36	; 0x24
 8001538:	f7ff ff32 	bl	80013a0 <writeRegister>

	// check AK8963 WHO AM I register, expected value is 0x48 (decimal 72)
	if( whoAmIAK8963() != 0x48 )
 800153c:	f7ff ffaa 	bl	8001494 <whoAmIAK8963>
 8001540:	4603      	mov	r3, r0
 8001542:	2b48      	cmp	r3, #72	; 0x48
 8001544:	d001      	beq.n	800154a <MPU9250_Init+0x9a>
	{
		return 1;
 8001546:	2301      	movs	r3, #1
 8001548:	e02a      	b.n	80015a0 <MPU9250_Init+0xf0>
	}

	/* get the magnetometer calibration */
	// set AK8963 to Power Down
	writeAK8963Register(AK8963_CNTL1, AK8963_PWR_DOWN);
 800154a:	2100      	movs	r1, #0
 800154c:	200a      	movs	r0, #10
 800154e:	f7ff ff4f 	bl	80013f0 <writeAK8963Register>

	HAL_Delay(100); // long wait between AK8963 mode changes
 8001552:	2064      	movs	r0, #100	; 0x64
 8001554:	f001 fde0 	bl	8003118 <HAL_Delay>

	// set AK8963 to FUSE ROM access
	writeAK8963Register(AK8963_CNTL1, AK8963_FUSE_ROM);
 8001558:	210f      	movs	r1, #15
 800155a:	200a      	movs	r0, #10
 800155c:	f7ff ff48 	bl	80013f0 <writeAK8963Register>

	// long wait between AK8963 mode changes
	HAL_Delay(100);
 8001560:	2064      	movs	r0, #100	; 0x64
 8001562:	f001 fdd9 	bl	8003118 <HAL_Delay>

	// read the AK8963 ASA registers and compute magnetometer scale factors
	readAK8963Registers(AK8963_ASA, 3, _mag_adjust);
 8001566:	4a10      	ldr	r2, [pc, #64]	; (80015a8 <MPU9250_Init+0xf8>)
 8001568:	2103      	movs	r1, #3
 800156a:	2010      	movs	r0, #16
 800156c:	f7ff ff5e 	bl	800142c <readAK8963Registers>

	// set AK8963 to Power Down
	writeAK8963Register(AK8963_CNTL1, AK8963_PWR_DOWN);
 8001570:	2100      	movs	r1, #0
 8001572:	200a      	movs	r0, #10
 8001574:	f7ff ff3c 	bl	80013f0 <writeAK8963Register>

	// long wait between AK8963 mode changes
	HAL_Delay(100);
 8001578:	2064      	movs	r0, #100	; 0x64
 800157a:	f001 fdcd 	bl	8003118 <HAL_Delay>

	// set AK8963 to 16 bit resolution, 100 Hz update rate
	writeAK8963Register(AK8963_CNTL1, AK8963_CNT_MEAS2);
 800157e:	2116      	movs	r1, #22
 8001580:	200a      	movs	r0, #10
 8001582:	f7ff ff35 	bl	80013f0 <writeAK8963Register>

	// long wait between AK8963 mode changes
	HAL_Delay(100);
 8001586:	2064      	movs	r0, #100	; 0x64
 8001588:	f001 fdc6 	bl	8003118 <HAL_Delay>

	// select clock source to gyro
	writeRegister(PWR_MGMNT_1, CLOCK_SEL_PLL);
 800158c:	2101      	movs	r1, #1
 800158e:	206b      	movs	r0, #107	; 0x6b
 8001590:	f7ff ff06 	bl	80013a0 <writeRegister>

	// instruct the MPU9250 to get 7 bytes of data from the AK8963 at the sample rate
	readAK8963Registers(AK8963_HXL, 7 , _buffer);
 8001594:	4a05      	ldr	r2, [pc, #20]	; (80015ac <MPU9250_Init+0xfc>)
 8001596:	2107      	movs	r1, #7
 8001598:	2003      	movs	r0, #3
 800159a:	f7ff ff47 	bl	800142c <readAK8963Registers>
//	writeRegister(GYRO_CONFIG, 0x08);
//	//accel config 8g
//	writeRegister(ACCEL_CONFIG, 0x10);

	// successful init, return 0
	return 0;
 800159e:	2300      	movs	r3, #0
}
 80015a0:	4618      	mov	r0, r3
 80015a2:	3708      	adds	r7, #8
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	200000bc 	.word	0x200000bc
 80015ac:	200000a4 	.word	0x200000a4

080015b0 <MPU9250_calibrate>:
}

uint16_t ii, packet_count, fifo_count;

void MPU9250_calibrate()
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b08c      	sub	sp, #48	; 0x30
 80015b4:	af00      	add	r7, sp, #0
    uint8_t data[12]; // data array to hold accelerometer and gyro x, y, z, data
    //uint16_t ii, packet_count, fifo_count;
    //int32_t gyro_bias[3]  = {0, 0, 0}, accel_bias[3] = {0, 0, 0};

    // reset device
    writeRegister(PWR_MGMNT_1, PWR_RESET); // Write a one to bit 7 reset bit; toggle reset device
 80015b6:	2180      	movs	r1, #128	; 0x80
 80015b8:	206b      	movs	r0, #107	; 0x6b
 80015ba:	f7ff fef1 	bl	80013a0 <writeRegister>
    HAL_Delay(100);
 80015be:	2064      	movs	r0, #100	; 0x64
 80015c0:	f001 fdaa 	bl	8003118 <HAL_Delay>

    // get stable time source; Auto select clock source to be PLL gyroscope reference if ready
    // else use the internal oscillator, bits 2:0 = 001
    writeRegister(PWR_MGMNT_1, CLOCK_SEL_PLL);
 80015c4:	2101      	movs	r1, #1
 80015c6:	206b      	movs	r0, #107	; 0x6b
 80015c8:	f7ff feea 	bl	80013a0 <writeRegister>
    writeRegister(PWR_MGMNT_2, SEN_ENABLE);
 80015cc:	2100      	movs	r1, #0
 80015ce:	206c      	movs	r0, #108	; 0x6c
 80015d0:	f7ff fee6 	bl	80013a0 <writeRegister>
    HAL_Delay(200);
 80015d4:	20c8      	movs	r0, #200	; 0xc8
 80015d6:	f001 fd9f 	bl	8003118 <HAL_Delay>

    // Configure device for bias calculation
    writeRegister(INT_ENABLE, INT_DISABLE);   // Disable all interrupts
 80015da:	2100      	movs	r1, #0
 80015dc:	2038      	movs	r0, #56	; 0x38
 80015de:	f7ff fedf 	bl	80013a0 <writeRegister>
    writeRegister(FIFO_EN, 0x00);      // Disable FIFO
 80015e2:	2100      	movs	r1, #0
 80015e4:	2023      	movs	r0, #35	; 0x23
 80015e6:	f7ff fedb 	bl	80013a0 <writeRegister>
    writeRegister(PWR_MGMNT_1, SEN_ENABLE);   // Turn on internal clock source
 80015ea:	2100      	movs	r1, #0
 80015ec:	206b      	movs	r0, #107	; 0x6b
 80015ee:	f7ff fed7 	bl	80013a0 <writeRegister>
    writeRegister(I2C_MST_CTRL, 0x00); // Disable I2C master
 80015f2:	2100      	movs	r1, #0
 80015f4:	2024      	movs	r0, #36	; 0x24
 80015f6:	f7ff fed3 	bl	80013a0 <writeRegister>
    writeRegister(USER_CTRL, 0x00);    // Disable FIFO and I2C master modes
 80015fa:	2100      	movs	r1, #0
 80015fc:	206a      	movs	r0, #106	; 0x6a
 80015fe:	f7ff fecf 	bl	80013a0 <writeRegister>
    writeRegister(USER_CTRL, 0x0C);    // Reset FIFO and DMP
 8001602:	210c      	movs	r1, #12
 8001604:	206a      	movs	r0, #106	; 0x6a
 8001606:	f7ff fecb 	bl	80013a0 <writeRegister>
    HAL_Delay(15);
 800160a:	200f      	movs	r0, #15
 800160c:	f001 fd84 	bl	8003118 <HAL_Delay>

    // Configure MPU6050 gyro and accelerometer for bias calculation
    writeRegister(CONFIG, DLPF_184);      // Set low-pass filter to 184 Hz
 8001610:	2101      	movs	r1, #1
 8001612:	201a      	movs	r0, #26
 8001614:	f7ff fec4 	bl	80013a0 <writeRegister>
    writeRegister(SMPDIV, 0x00);  // Set sample rate to 1 kHz
 8001618:	2100      	movs	r1, #0
 800161a:	2019      	movs	r0, #25
 800161c:	f7ff fec0 	bl	80013a0 <writeRegister>
    writeRegister(GYRO_CONFIG, GYRO_FS_SEL_250DPS);  // Set gyro full-scale to 250 degrees per second, maximum sensitivity
 8001620:	2100      	movs	r1, #0
 8001622:	201b      	movs	r0, #27
 8001624:	f7ff febc 	bl	80013a0 <writeRegister>
    writeRegister(ACCEL_CONFIG, ACCEL_FS_SEL_2G); // Set accelerometer full-scale to 2 g, maximum sensitivity
 8001628:	2100      	movs	r1, #0
 800162a:	201c      	movs	r0, #28
 800162c:	f7ff feb8 	bl	80013a0 <writeRegister>

    //uint16_t  gyrosensitivity  = 131;   // = 131 LSB/degrees/sec
    uint16_t  accelsensitivity = 16384;  // = 16384 LSB/g
 8001630:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001634:	85fb      	strh	r3, [r7, #46]	; 0x2e

    // Configure FIFO to capture accelerometer and gyro data for bias calculation
    writeRegister(USER_CTRL, 0x40);   // Enable FIFO
 8001636:	2140      	movs	r1, #64	; 0x40
 8001638:	206a      	movs	r0, #106	; 0x6a
 800163a:	f7ff feb1 	bl	80013a0 <writeRegister>
    writeRegister(FIFO_EN, 0x78);     // Enable gyro and accelerometer sensors for FIFO  (max size 512 bytes in MPU-9250)
 800163e:	2178      	movs	r1, #120	; 0x78
 8001640:	2023      	movs	r0, #35	; 0x23
 8001642:	f7ff fead 	bl	80013a0 <writeRegister>
    HAL_Delay(28); // accumulate 40 samples in 27 milliseconds = 480 bytes
 8001646:	201c      	movs	r0, #28
 8001648:	f001 fd66 	bl	8003118 <HAL_Delay>

    // At end of sample accumulation, turn off FIFO sensor read
    writeRegister(FIFO_EN, 0x00);        // Disable gyro and accelerometer sensors for FIFO
 800164c:	2100      	movs	r1, #0
 800164e:	2023      	movs	r0, #35	; 0x23
 8001650:	f7ff fea6 	bl	80013a0 <writeRegister>
    //readBytes(MPU9250_ADDRESS, FIFO_COUNTH, 2, &data[0]); // read FIFO sample count
    uint8_t fifoCount_buffer[2];
    readRegisters(FIFO_COUNT, 2, fifoCount_buffer);
 8001654:	f107 031c 	add.w	r3, r7, #28
 8001658:	461a      	mov	r2, r3
 800165a:	2102      	movs	r1, #2
 800165c:	2072      	movs	r0, #114	; 0x72
 800165e:	f7ff feb4 	bl	80013ca <readRegisters>

    fifo_count = (fifoCount_buffer[0] << 8) | fifoCount_buffer[1];
 8001662:	7f3b      	ldrb	r3, [r7, #28]
 8001664:	021b      	lsls	r3, r3, #8
 8001666:	b21a      	sxth	r2, r3
 8001668:	7f7b      	ldrb	r3, [r7, #29]
 800166a:	b21b      	sxth	r3, r3
 800166c:	4313      	orrs	r3, r2
 800166e:	b21b      	sxth	r3, r3
 8001670:	b29a      	uxth	r2, r3
 8001672:	4b9b      	ldr	r3, [pc, #620]	; (80018e0 <MPU9250_calibrate+0x330>)
 8001674:	801a      	strh	r2, [r3, #0]
    packet_count = fifo_count / 12;// How many sets of full gyro and accelerometer data for averaging
 8001676:	4b9a      	ldr	r3, [pc, #616]	; (80018e0 <MPU9250_calibrate+0x330>)
 8001678:	881b      	ldrh	r3, [r3, #0]
 800167a:	4a9a      	ldr	r2, [pc, #616]	; (80018e4 <MPU9250_calibrate+0x334>)
 800167c:	fba2 2303 	umull	r2, r3, r2, r3
 8001680:	08db      	lsrs	r3, r3, #3
 8001682:	b29a      	uxth	r2, r3
 8001684:	4b98      	ldr	r3, [pc, #608]	; (80018e8 <MPU9250_calibrate+0x338>)
 8001686:	801a      	strh	r2, [r3, #0]

    for (ii = 0; ii < packet_count; ii++)
 8001688:	4b98      	ldr	r3, [pc, #608]	; (80018ec <MPU9250_calibrate+0x33c>)
 800168a:	2200      	movs	r2, #0
 800168c:	801a      	strh	r2, [r3, #0]
 800168e:	e078      	b.n	8001782 <MPU9250_calibrate+0x1d2>
    {
        int32_t accel_temp[3] = {0, 0, 0}, gyro_temp[3] = {0, 0, 0};
 8001690:	2300      	movs	r3, #0
 8001692:	613b      	str	r3, [r7, #16]
 8001694:	2300      	movs	r3, #0
 8001696:	617b      	str	r3, [r7, #20]
 8001698:	2300      	movs	r3, #0
 800169a:	61bb      	str	r3, [r7, #24]
 800169c:	2300      	movs	r3, #0
 800169e:	607b      	str	r3, [r7, #4]
 80016a0:	2300      	movs	r3, #0
 80016a2:	60bb      	str	r3, [r7, #8]
 80016a4:	2300      	movs	r3, #0
 80016a6:	60fb      	str	r3, [r7, #12]
        readRegisters(FIFO_READ, 12, data);
 80016a8:	f107 0320 	add.w	r3, r7, #32
 80016ac:	461a      	mov	r2, r3
 80016ae:	210c      	movs	r1, #12
 80016b0:	2074      	movs	r0, #116	; 0x74
 80016b2:	f7ff fe8a 	bl	80013ca <readRegisters>
        accel_temp[0] = (int16_t) (((int16_t)data[0] << 8) | data[1]  ) ;  // Form signed 16-bit integer for each sample in FIFO
 80016b6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80016ba:	021b      	lsls	r3, r3, #8
 80016bc:	b21a      	sxth	r2, r3
 80016be:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80016c2:	b21b      	sxth	r3, r3
 80016c4:	4313      	orrs	r3, r2
 80016c6:	b21b      	sxth	r3, r3
 80016c8:	613b      	str	r3, [r7, #16]
        accel_temp[1] = (int16_t) (((int16_t)data[2] << 8) | data[3]  ) ;
 80016ca:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80016ce:	021b      	lsls	r3, r3, #8
 80016d0:	b21a      	sxth	r2, r3
 80016d2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80016d6:	b21b      	sxth	r3, r3
 80016d8:	4313      	orrs	r3, r2
 80016da:	b21b      	sxth	r3, r3
 80016dc:	617b      	str	r3, [r7, #20]
        accel_temp[2] = (int16_t) (((int16_t)data[4] << 8) | data[5]  ) ;
 80016de:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80016e2:	021b      	lsls	r3, r3, #8
 80016e4:	b21a      	sxth	r2, r3
 80016e6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80016ea:	b21b      	sxth	r3, r3
 80016ec:	4313      	orrs	r3, r2
 80016ee:	b21b      	sxth	r3, r3
 80016f0:	61bb      	str	r3, [r7, #24]
        gyro_temp[0]  = (int16_t) (((int16_t)data[6] << 8) | data[7]  ) ;
 80016f2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80016f6:	021b      	lsls	r3, r3, #8
 80016f8:	b21a      	sxth	r2, r3
 80016fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016fe:	b21b      	sxth	r3, r3
 8001700:	4313      	orrs	r3, r2
 8001702:	b21b      	sxth	r3, r3
 8001704:	607b      	str	r3, [r7, #4]
        gyro_temp[1]  = (int16_t) (((int16_t)data[8] << 8) | data[9]  ) ;
 8001706:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800170a:	021b      	lsls	r3, r3, #8
 800170c:	b21a      	sxth	r2, r3
 800170e:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8001712:	b21b      	sxth	r3, r3
 8001714:	4313      	orrs	r3, r2
 8001716:	b21b      	sxth	r3, r3
 8001718:	60bb      	str	r3, [r7, #8]
        gyro_temp[2]  = (int16_t) (((int16_t)data[10] << 8) | data[11]) ;
 800171a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800171e:	021b      	lsls	r3, r3, #8
 8001720:	b21a      	sxth	r2, r3
 8001722:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001726:	b21b      	sxth	r3, r3
 8001728:	4313      	orrs	r3, r2
 800172a:	b21b      	sxth	r3, r3
 800172c:	60fb      	str	r3, [r7, #12]

        accel_bias[0] += (int32_t) accel_temp[0]; // Sum individual signed 16-bit biases to get accumulated signed 32-bit biases
 800172e:	4b70      	ldr	r3, [pc, #448]	; (80018f0 <MPU9250_calibrate+0x340>)
 8001730:	681a      	ldr	r2, [r3, #0]
 8001732:	693b      	ldr	r3, [r7, #16]
 8001734:	4413      	add	r3, r2
 8001736:	4a6e      	ldr	r2, [pc, #440]	; (80018f0 <MPU9250_calibrate+0x340>)
 8001738:	6013      	str	r3, [r2, #0]
        accel_bias[1] += (int32_t) accel_temp[1];
 800173a:	4b6d      	ldr	r3, [pc, #436]	; (80018f0 <MPU9250_calibrate+0x340>)
 800173c:	685a      	ldr	r2, [r3, #4]
 800173e:	697b      	ldr	r3, [r7, #20]
 8001740:	4413      	add	r3, r2
 8001742:	4a6b      	ldr	r2, [pc, #428]	; (80018f0 <MPU9250_calibrate+0x340>)
 8001744:	6053      	str	r3, [r2, #4]
        accel_bias[2] += (int32_t) accel_temp[2];
 8001746:	4b6a      	ldr	r3, [pc, #424]	; (80018f0 <MPU9250_calibrate+0x340>)
 8001748:	689a      	ldr	r2, [r3, #8]
 800174a:	69bb      	ldr	r3, [r7, #24]
 800174c:	4413      	add	r3, r2
 800174e:	4a68      	ldr	r2, [pc, #416]	; (80018f0 <MPU9250_calibrate+0x340>)
 8001750:	6093      	str	r3, [r2, #8]
        gyro_bias[0]  += (int32_t) gyro_temp[0];
 8001752:	4b68      	ldr	r3, [pc, #416]	; (80018f4 <MPU9250_calibrate+0x344>)
 8001754:	681a      	ldr	r2, [r3, #0]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	4413      	add	r3, r2
 800175a:	4a66      	ldr	r2, [pc, #408]	; (80018f4 <MPU9250_calibrate+0x344>)
 800175c:	6013      	str	r3, [r2, #0]
        gyro_bias[1]  += (int32_t) gyro_temp[1];
 800175e:	4b65      	ldr	r3, [pc, #404]	; (80018f4 <MPU9250_calibrate+0x344>)
 8001760:	685a      	ldr	r2, [r3, #4]
 8001762:	68bb      	ldr	r3, [r7, #8]
 8001764:	4413      	add	r3, r2
 8001766:	4a63      	ldr	r2, [pc, #396]	; (80018f4 <MPU9250_calibrate+0x344>)
 8001768:	6053      	str	r3, [r2, #4]
        gyro_bias[2]  += (int32_t) gyro_temp[2];
 800176a:	4b62      	ldr	r3, [pc, #392]	; (80018f4 <MPU9250_calibrate+0x344>)
 800176c:	689a      	ldr	r2, [r3, #8]
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	4413      	add	r3, r2
 8001772:	4a60      	ldr	r2, [pc, #384]	; (80018f4 <MPU9250_calibrate+0x344>)
 8001774:	6093      	str	r3, [r2, #8]
    for (ii = 0; ii < packet_count; ii++)
 8001776:	4b5d      	ldr	r3, [pc, #372]	; (80018ec <MPU9250_calibrate+0x33c>)
 8001778:	881b      	ldrh	r3, [r3, #0]
 800177a:	3301      	adds	r3, #1
 800177c:	b29a      	uxth	r2, r3
 800177e:	4b5b      	ldr	r3, [pc, #364]	; (80018ec <MPU9250_calibrate+0x33c>)
 8001780:	801a      	strh	r2, [r3, #0]
 8001782:	4b5a      	ldr	r3, [pc, #360]	; (80018ec <MPU9250_calibrate+0x33c>)
 8001784:	881a      	ldrh	r2, [r3, #0]
 8001786:	4b58      	ldr	r3, [pc, #352]	; (80018e8 <MPU9250_calibrate+0x338>)
 8001788:	881b      	ldrh	r3, [r3, #0]
 800178a:	429a      	cmp	r2, r3
 800178c:	d380      	bcc.n	8001690 <MPU9250_calibrate+0xe0>
    }
    accel_bias[0] /= (int32_t) packet_count; // Normalize sums to get average count biases
 800178e:	4b58      	ldr	r3, [pc, #352]	; (80018f0 <MPU9250_calibrate+0x340>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	4a55      	ldr	r2, [pc, #340]	; (80018e8 <MPU9250_calibrate+0x338>)
 8001794:	8812      	ldrh	r2, [r2, #0]
 8001796:	fb93 f3f2 	sdiv	r3, r3, r2
 800179a:	4a55      	ldr	r2, [pc, #340]	; (80018f0 <MPU9250_calibrate+0x340>)
 800179c:	6013      	str	r3, [r2, #0]
    accel_bias[1] /= (int32_t) packet_count;
 800179e:	4b54      	ldr	r3, [pc, #336]	; (80018f0 <MPU9250_calibrate+0x340>)
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	4a51      	ldr	r2, [pc, #324]	; (80018e8 <MPU9250_calibrate+0x338>)
 80017a4:	8812      	ldrh	r2, [r2, #0]
 80017a6:	fb93 f3f2 	sdiv	r3, r3, r2
 80017aa:	4a51      	ldr	r2, [pc, #324]	; (80018f0 <MPU9250_calibrate+0x340>)
 80017ac:	6053      	str	r3, [r2, #4]
    accel_bias[2] /= (int32_t) packet_count;
 80017ae:	4b50      	ldr	r3, [pc, #320]	; (80018f0 <MPU9250_calibrate+0x340>)
 80017b0:	689b      	ldr	r3, [r3, #8]
 80017b2:	4a4d      	ldr	r2, [pc, #308]	; (80018e8 <MPU9250_calibrate+0x338>)
 80017b4:	8812      	ldrh	r2, [r2, #0]
 80017b6:	fb93 f3f2 	sdiv	r3, r3, r2
 80017ba:	4a4d      	ldr	r2, [pc, #308]	; (80018f0 <MPU9250_calibrate+0x340>)
 80017bc:	6093      	str	r3, [r2, #8]
    gyro_bias[0]  /= (int32_t) packet_count;
 80017be:	4b4d      	ldr	r3, [pc, #308]	; (80018f4 <MPU9250_calibrate+0x344>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4a49      	ldr	r2, [pc, #292]	; (80018e8 <MPU9250_calibrate+0x338>)
 80017c4:	8812      	ldrh	r2, [r2, #0]
 80017c6:	fb93 f3f2 	sdiv	r3, r3, r2
 80017ca:	4a4a      	ldr	r2, [pc, #296]	; (80018f4 <MPU9250_calibrate+0x344>)
 80017cc:	6013      	str	r3, [r2, #0]
    gyro_bias[1]  /= (int32_t) packet_count;
 80017ce:	4b49      	ldr	r3, [pc, #292]	; (80018f4 <MPU9250_calibrate+0x344>)
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	4a45      	ldr	r2, [pc, #276]	; (80018e8 <MPU9250_calibrate+0x338>)
 80017d4:	8812      	ldrh	r2, [r2, #0]
 80017d6:	fb93 f3f2 	sdiv	r3, r3, r2
 80017da:	4a46      	ldr	r2, [pc, #280]	; (80018f4 <MPU9250_calibrate+0x344>)
 80017dc:	6053      	str	r3, [r2, #4]
    gyro_bias[2]  /= (int32_t) packet_count;
 80017de:	4b45      	ldr	r3, [pc, #276]	; (80018f4 <MPU9250_calibrate+0x344>)
 80017e0:	689b      	ldr	r3, [r3, #8]
 80017e2:	4a41      	ldr	r2, [pc, #260]	; (80018e8 <MPU9250_calibrate+0x338>)
 80017e4:	8812      	ldrh	r2, [r2, #0]
 80017e6:	fb93 f3f2 	sdiv	r3, r3, r2
 80017ea:	4a42      	ldr	r2, [pc, #264]	; (80018f4 <MPU9250_calibrate+0x344>)
 80017ec:	6093      	str	r3, [r2, #8]
    if(accel_bias[2] > 0L) {accel_bias[2] -= (int32_t) accelsensitivity;}  // Remove gravity from the z-axis accelerometer bias calculation
 80017ee:	4b40      	ldr	r3, [pc, #256]	; (80018f0 <MPU9250_calibrate+0x340>)
 80017f0:	689b      	ldr	r3, [r3, #8]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	dd06      	ble.n	8001804 <MPU9250_calibrate+0x254>
 80017f6:	4b3e      	ldr	r3, [pc, #248]	; (80018f0 <MPU9250_calibrate+0x340>)
 80017f8:	689a      	ldr	r2, [r3, #8]
 80017fa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80017fc:	1ad3      	subs	r3, r2, r3
 80017fe:	4a3c      	ldr	r2, [pc, #240]	; (80018f0 <MPU9250_calibrate+0x340>)
 8001800:	6093      	str	r3, [r2, #8]
 8001802:	e005      	b.n	8001810 <MPU9250_calibrate+0x260>
    else {accel_bias[2] += (int32_t) accelsensitivity;}
 8001804:	4b3a      	ldr	r3, [pc, #232]	; (80018f0 <MPU9250_calibrate+0x340>)
 8001806:	689a      	ldr	r2, [r3, #8]
 8001808:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800180a:	4413      	add	r3, r2
 800180c:	4a38      	ldr	r2, [pc, #224]	; (80018f0 <MPU9250_calibrate+0x340>)
 800180e:	6093      	str	r3, [r2, #8]

    // Construct the gyro biases for push to the hardware gyro bias registers, which are reset to zero upon device startup
    data[0] = (-gyro_bias[0] / 4  >> 8) & 0xFF; // Divide by 4 to get 32.9 LSB per deg/s to conform to expected bias input format
 8001810:	4b38      	ldr	r3, [pc, #224]	; (80018f4 <MPU9250_calibrate+0x344>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	425b      	negs	r3, r3
 8001816:	2b00      	cmp	r3, #0
 8001818:	da00      	bge.n	800181c <MPU9250_calibrate+0x26c>
 800181a:	3303      	adds	r3, #3
 800181c:	109b      	asrs	r3, r3, #2
 800181e:	121b      	asrs	r3, r3, #8
 8001820:	b2db      	uxtb	r3, r3
 8001822:	f887 3020 	strb.w	r3, [r7, #32]
    data[1] = (-gyro_bias[0] / 4)       & 0xFF; // Biases are additive, so change sign on calculated average gyro biases
 8001826:	4b33      	ldr	r3, [pc, #204]	; (80018f4 <MPU9250_calibrate+0x344>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	425b      	negs	r3, r3
 800182c:	2b00      	cmp	r3, #0
 800182e:	da00      	bge.n	8001832 <MPU9250_calibrate+0x282>
 8001830:	3303      	adds	r3, #3
 8001832:	109b      	asrs	r3, r3, #2
 8001834:	b2db      	uxtb	r3, r3
 8001836:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    data[2] = (-gyro_bias[1] / 4  >> 8) & 0xFF;
 800183a:	4b2e      	ldr	r3, [pc, #184]	; (80018f4 <MPU9250_calibrate+0x344>)
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	425b      	negs	r3, r3
 8001840:	2b00      	cmp	r3, #0
 8001842:	da00      	bge.n	8001846 <MPU9250_calibrate+0x296>
 8001844:	3303      	adds	r3, #3
 8001846:	109b      	asrs	r3, r3, #2
 8001848:	121b      	asrs	r3, r3, #8
 800184a:	b2db      	uxtb	r3, r3
 800184c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    data[3] = (-gyro_bias[1] / 4)       & 0xFF;
 8001850:	4b28      	ldr	r3, [pc, #160]	; (80018f4 <MPU9250_calibrate+0x344>)
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	425b      	negs	r3, r3
 8001856:	2b00      	cmp	r3, #0
 8001858:	da00      	bge.n	800185c <MPU9250_calibrate+0x2ac>
 800185a:	3303      	adds	r3, #3
 800185c:	109b      	asrs	r3, r3, #2
 800185e:	b2db      	uxtb	r3, r3
 8001860:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    data[4] = (-gyro_bias[2] / 4  >> 8) & 0xFF;
 8001864:	4b23      	ldr	r3, [pc, #140]	; (80018f4 <MPU9250_calibrate+0x344>)
 8001866:	689b      	ldr	r3, [r3, #8]
 8001868:	425b      	negs	r3, r3
 800186a:	2b00      	cmp	r3, #0
 800186c:	da00      	bge.n	8001870 <MPU9250_calibrate+0x2c0>
 800186e:	3303      	adds	r3, #3
 8001870:	109b      	asrs	r3, r3, #2
 8001872:	121b      	asrs	r3, r3, #8
 8001874:	b2db      	uxtb	r3, r3
 8001876:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    data[5] = (-gyro_bias[2] / 4)       & 0xFF;
 800187a:	4b1e      	ldr	r3, [pc, #120]	; (80018f4 <MPU9250_calibrate+0x344>)
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	425b      	negs	r3, r3
 8001880:	2b00      	cmp	r3, #0
 8001882:	da00      	bge.n	8001886 <MPU9250_calibrate+0x2d6>
 8001884:	3303      	adds	r3, #3
 8001886:	109b      	asrs	r3, r3, #2
 8001888:	b2db      	uxtb	r3, r3
 800188a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

    // Push gyro biases to hardware registers
    writeRegister(XG_OFFSET_H, data[0]);
 800188e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001892:	4619      	mov	r1, r3
 8001894:	2013      	movs	r0, #19
 8001896:	f7ff fd83 	bl	80013a0 <writeRegister>
    writeRegister(XG_OFFSET_L, data[1]);
 800189a:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800189e:	4619      	mov	r1, r3
 80018a0:	2014      	movs	r0, #20
 80018a2:	f7ff fd7d 	bl	80013a0 <writeRegister>
    writeRegister(YG_OFFSET_H, data[2]);
 80018a6:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80018aa:	4619      	mov	r1, r3
 80018ac:	2015      	movs	r0, #21
 80018ae:	f7ff fd77 	bl	80013a0 <writeRegister>
    writeRegister(YG_OFFSET_L, data[3]);
 80018b2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80018b6:	4619      	mov	r1, r3
 80018b8:	2016      	movs	r0, #22
 80018ba:	f7ff fd71 	bl	80013a0 <writeRegister>
    writeRegister(ZG_OFFSET_H, data[4]);
 80018be:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80018c2:	4619      	mov	r1, r3
 80018c4:	2017      	movs	r0, #23
 80018c6:	f7ff fd6b 	bl	80013a0 <writeRegister>
    writeRegister(ZG_OFFSET_L, data[5]);
 80018ca:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80018ce:	4619      	mov	r1, r3
 80018d0:	2018      	movs	r0, #24
 80018d2:	f7ff fd65 	bl	80013a0 <writeRegister>
//	acc_ofset_data_corrected[2] = MPU9250_readReg(MPU9250_ADDRESS, YA_OFFSET_H);
//	acc_ofset_data_corrected[3] = MPU9250_readReg(MPU9250_ADDRESS, YA_OFFSET_L);
//	acc_ofset_data_corrected[4] = MPU9250_readReg(MPU9250_ADDRESS, ZA_OFFSET_H);
//	acc_ofset_data_corrected[5] = MPU9250_readReg(MPU9250_ADDRESS, ZA_OFFSET_L);

}
 80018d6:	bf00      	nop
 80018d8:	3730      	adds	r7, #48	; 0x30
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	200000c4 	.word	0x200000c4
 80018e4:	aaaaaaab 	.word	0xaaaaaaab
 80018e8:	200000c2 	.word	0x200000c2
 80018ec:	200000c0 	.word	0x200000c0
 80018f0:	20000170 	.word	0x20000170
 80018f4:	20000164 	.word	0x20000164

080018f8 <MPU9250_GetData>:

/* read the data, each argiment should point to a array for x, y, and x */
void MPU9250_GetData(int16_t* AccData, int16_t* MagData, int16_t* GyroData)
{
 80018f8:	b590      	push	{r4, r7, lr}
 80018fa:	b085      	sub	sp, #20
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	60f8      	str	r0, [r7, #12]
 8001900:	60b9      	str	r1, [r7, #8]
 8001902:	607a      	str	r2, [r7, #4]
	// grab the data from the MPU9250
	readRegisters(ACCEL_OUT, 21, _buffer);
 8001904:	4a9c      	ldr	r2, [pc, #624]	; (8001b78 <MPU9250_GetData+0x280>)
 8001906:	2115      	movs	r1, #21
 8001908:	203b      	movs	r0, #59	; 0x3b
 800190a:	f7ff fd5e 	bl	80013ca <readRegisters>

	// combine into 16 bit values
	AccData[0] = (((int16_t)_buffer[0]) << 8) | _buffer[1];
 800190e:	4b9a      	ldr	r3, [pc, #616]	; (8001b78 <MPU9250_GetData+0x280>)
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	021b      	lsls	r3, r3, #8
 8001914:	b21a      	sxth	r2, r3
 8001916:	4b98      	ldr	r3, [pc, #608]	; (8001b78 <MPU9250_GetData+0x280>)
 8001918:	785b      	ldrb	r3, [r3, #1]
 800191a:	b21b      	sxth	r3, r3
 800191c:	4313      	orrs	r3, r2
 800191e:	b21a      	sxth	r2, r3
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	801a      	strh	r2, [r3, #0]
	AccData[1] = (((int16_t)_buffer[2]) << 8) | _buffer[3];
 8001924:	4b94      	ldr	r3, [pc, #592]	; (8001b78 <MPU9250_GetData+0x280>)
 8001926:	789b      	ldrb	r3, [r3, #2]
 8001928:	021b      	lsls	r3, r3, #8
 800192a:	b219      	sxth	r1, r3
 800192c:	4b92      	ldr	r3, [pc, #584]	; (8001b78 <MPU9250_GetData+0x280>)
 800192e:	78db      	ldrb	r3, [r3, #3]
 8001930:	b21a      	sxth	r2, r3
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	3302      	adds	r3, #2
 8001936:	430a      	orrs	r2, r1
 8001938:	b212      	sxth	r2, r2
 800193a:	801a      	strh	r2, [r3, #0]
	AccData[2] = (((int16_t)_buffer[4]) << 8) | _buffer[5];
 800193c:	4b8e      	ldr	r3, [pc, #568]	; (8001b78 <MPU9250_GetData+0x280>)
 800193e:	791b      	ldrb	r3, [r3, #4]
 8001940:	021b      	lsls	r3, r3, #8
 8001942:	b219      	sxth	r1, r3
 8001944:	4b8c      	ldr	r3, [pc, #560]	; (8001b78 <MPU9250_GetData+0x280>)
 8001946:	795b      	ldrb	r3, [r3, #5]
 8001948:	b21a      	sxth	r2, r3
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	3304      	adds	r3, #4
 800194e:	430a      	orrs	r2, r1
 8001950:	b212      	sxth	r2, r2
 8001952:	801a      	strh	r2, [r3, #0]
	GyroData[0] = (((int16_t)_buffer[8]) << 8) |_buffer[9];
 8001954:	4b88      	ldr	r3, [pc, #544]	; (8001b78 <MPU9250_GetData+0x280>)
 8001956:	7a1b      	ldrb	r3, [r3, #8]
 8001958:	021b      	lsls	r3, r3, #8
 800195a:	b21a      	sxth	r2, r3
 800195c:	4b86      	ldr	r3, [pc, #536]	; (8001b78 <MPU9250_GetData+0x280>)
 800195e:	7a5b      	ldrb	r3, [r3, #9]
 8001960:	b21b      	sxth	r3, r3
 8001962:	4313      	orrs	r3, r2
 8001964:	b21a      	sxth	r2, r3
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	801a      	strh	r2, [r3, #0]
	GyroData[1] = (((int16_t)_buffer[10]) << 8) | _buffer[11];
 800196a:	4b83      	ldr	r3, [pc, #524]	; (8001b78 <MPU9250_GetData+0x280>)
 800196c:	7a9b      	ldrb	r3, [r3, #10]
 800196e:	021b      	lsls	r3, r3, #8
 8001970:	b219      	sxth	r1, r3
 8001972:	4b81      	ldr	r3, [pc, #516]	; (8001b78 <MPU9250_GetData+0x280>)
 8001974:	7adb      	ldrb	r3, [r3, #11]
 8001976:	b21a      	sxth	r2, r3
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	3302      	adds	r3, #2
 800197c:	430a      	orrs	r2, r1
 800197e:	b212      	sxth	r2, r2
 8001980:	801a      	strh	r2, [r3, #0]
	GyroData[2] = (((int16_t)_buffer[12]) << 8) | _buffer[13];
 8001982:	4b7d      	ldr	r3, [pc, #500]	; (8001b78 <MPU9250_GetData+0x280>)
 8001984:	7b1b      	ldrb	r3, [r3, #12]
 8001986:	021b      	lsls	r3, r3, #8
 8001988:	b219      	sxth	r1, r3
 800198a:	4b7b      	ldr	r3, [pc, #492]	; (8001b78 <MPU9250_GetData+0x280>)
 800198c:	7b5b      	ldrb	r3, [r3, #13]
 800198e:	b21a      	sxth	r2, r3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	3304      	adds	r3, #4
 8001994:	430a      	orrs	r2, r1
 8001996:	b212      	sxth	r2, r2
 8001998:	801a      	strh	r2, [r3, #0]

	accelX = (((int16_t)((uint16_t)_buffer[0] << 8) + _buffer[1])) / 2048.0f * 9.8f;
 800199a:	4b77      	ldr	r3, [pc, #476]	; (8001b78 <MPU9250_GetData+0x280>)
 800199c:	781b      	ldrb	r3, [r3, #0]
 800199e:	021b      	lsls	r3, r3, #8
 80019a0:	b21b      	sxth	r3, r3
 80019a2:	461a      	mov	r2, r3
 80019a4:	4b74      	ldr	r3, [pc, #464]	; (8001b78 <MPU9250_GetData+0x280>)
 80019a6:	785b      	ldrb	r3, [r3, #1]
 80019a8:	4413      	add	r3, r2
 80019aa:	4618      	mov	r0, r3
 80019ac:	f7ff f946 	bl	8000c3c <__aeabi_i2f>
 80019b0:	4603      	mov	r3, r0
 80019b2:	f04f 418a 	mov.w	r1, #1157627904	; 0x45000000
 80019b6:	4618      	mov	r0, r3
 80019b8:	f7ff fa48 	bl	8000e4c <__aeabi_fdiv>
 80019bc:	4603      	mov	r3, r0
 80019be:	496f      	ldr	r1, [pc, #444]	; (8001b7c <MPU9250_GetData+0x284>)
 80019c0:	4618      	mov	r0, r3
 80019c2:	f7ff f98f 	bl	8000ce4 <__aeabi_fmul>
 80019c6:	4603      	mov	r3, r0
 80019c8:	461a      	mov	r2, r3
 80019ca:	4b6d      	ldr	r3, [pc, #436]	; (8001b80 <MPU9250_GetData+0x288>)
 80019cc:	601a      	str	r2, [r3, #0]
	accelY = (((int16_t)((uint16_t)_buffer[2] << 8) + _buffer[3])) / 2048.0f * 9.8f;
 80019ce:	4b6a      	ldr	r3, [pc, #424]	; (8001b78 <MPU9250_GetData+0x280>)
 80019d0:	789b      	ldrb	r3, [r3, #2]
 80019d2:	021b      	lsls	r3, r3, #8
 80019d4:	b21b      	sxth	r3, r3
 80019d6:	461a      	mov	r2, r3
 80019d8:	4b67      	ldr	r3, [pc, #412]	; (8001b78 <MPU9250_GetData+0x280>)
 80019da:	78db      	ldrb	r3, [r3, #3]
 80019dc:	4413      	add	r3, r2
 80019de:	4618      	mov	r0, r3
 80019e0:	f7ff f92c 	bl	8000c3c <__aeabi_i2f>
 80019e4:	4603      	mov	r3, r0
 80019e6:	f04f 418a 	mov.w	r1, #1157627904	; 0x45000000
 80019ea:	4618      	mov	r0, r3
 80019ec:	f7ff fa2e 	bl	8000e4c <__aeabi_fdiv>
 80019f0:	4603      	mov	r3, r0
 80019f2:	4962      	ldr	r1, [pc, #392]	; (8001b7c <MPU9250_GetData+0x284>)
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7ff f975 	bl	8000ce4 <__aeabi_fmul>
 80019fa:	4603      	mov	r3, r0
 80019fc:	461a      	mov	r2, r3
 80019fe:	4b61      	ldr	r3, [pc, #388]	; (8001b84 <MPU9250_GetData+0x28c>)
 8001a00:	601a      	str	r2, [r3, #0]
	accelZ = (((int16_t)((uint16_t)_buffer[4] << 8) + _buffer[5])) / 2048.0f * 9.8f;
 8001a02:	4b5d      	ldr	r3, [pc, #372]	; (8001b78 <MPU9250_GetData+0x280>)
 8001a04:	791b      	ldrb	r3, [r3, #4]
 8001a06:	021b      	lsls	r3, r3, #8
 8001a08:	b21b      	sxth	r3, r3
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	4b5a      	ldr	r3, [pc, #360]	; (8001b78 <MPU9250_GetData+0x280>)
 8001a0e:	795b      	ldrb	r3, [r3, #5]
 8001a10:	4413      	add	r3, r2
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7ff f912 	bl	8000c3c <__aeabi_i2f>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	f04f 418a 	mov.w	r1, #1157627904	; 0x45000000
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f7ff fa14 	bl	8000e4c <__aeabi_fdiv>
 8001a24:	4603      	mov	r3, r0
 8001a26:	4955      	ldr	r1, [pc, #340]	; (8001b7c <MPU9250_GetData+0x284>)
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f7ff f95b 	bl	8000ce4 <__aeabi_fmul>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	461a      	mov	r2, r3
 8001a32:	4b55      	ldr	r3, [pc, #340]	; (8001b88 <MPU9250_GetData+0x290>)
 8001a34:	601a      	str	r2, [r3, #0]
//	accelX=((((int16_t)((uint16_t)_buffer[6] << 8) + _buffer[7])))/4096.0f*9.8f;
//	accelY=((((int16_t)((uint16_t)_buffer[8] << 8) + _buffer[9])))/4096.0f*9.8f;
	gyroX = (((int16_t)((uint16_t)_buffer[8] << 8) + _buffer[9])) / 16.4f * 3.14f / 180.0f;
 8001a36:	4b50      	ldr	r3, [pc, #320]	; (8001b78 <MPU9250_GetData+0x280>)
 8001a38:	7a1b      	ldrb	r3, [r3, #8]
 8001a3a:	021b      	lsls	r3, r3, #8
 8001a3c:	b21b      	sxth	r3, r3
 8001a3e:	461a      	mov	r2, r3
 8001a40:	4b4d      	ldr	r3, [pc, #308]	; (8001b78 <MPU9250_GetData+0x280>)
 8001a42:	7a5b      	ldrb	r3, [r3, #9]
 8001a44:	4413      	add	r3, r2
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7ff f8f8 	bl	8000c3c <__aeabi_i2f>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	494f      	ldr	r1, [pc, #316]	; (8001b8c <MPU9250_GetData+0x294>)
 8001a50:	4618      	mov	r0, r3
 8001a52:	f7ff f9fb 	bl	8000e4c <__aeabi_fdiv>
 8001a56:	4603      	mov	r3, r0
 8001a58:	494d      	ldr	r1, [pc, #308]	; (8001b90 <MPU9250_GetData+0x298>)
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f7ff f942 	bl	8000ce4 <__aeabi_fmul>
 8001a60:	4603      	mov	r3, r0
 8001a62:	494c      	ldr	r1, [pc, #304]	; (8001b94 <MPU9250_GetData+0x29c>)
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff f9f1 	bl	8000e4c <__aeabi_fdiv>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	461a      	mov	r2, r3
 8001a6e:	4b4a      	ldr	r3, [pc, #296]	; (8001b98 <MPU9250_GetData+0x2a0>)
 8001a70:	601a      	str	r2, [r3, #0]
	gyroY = (((int16_t)((uint16_t)_buffer[10] << 8) + _buffer[11])) / 16.4f * 3.14f / 180.0f;
 8001a72:	4b41      	ldr	r3, [pc, #260]	; (8001b78 <MPU9250_GetData+0x280>)
 8001a74:	7a9b      	ldrb	r3, [r3, #10]
 8001a76:	021b      	lsls	r3, r3, #8
 8001a78:	b21b      	sxth	r3, r3
 8001a7a:	461a      	mov	r2, r3
 8001a7c:	4b3e      	ldr	r3, [pc, #248]	; (8001b78 <MPU9250_GetData+0x280>)
 8001a7e:	7adb      	ldrb	r3, [r3, #11]
 8001a80:	4413      	add	r3, r2
 8001a82:	4618      	mov	r0, r3
 8001a84:	f7ff f8da 	bl	8000c3c <__aeabi_i2f>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	4940      	ldr	r1, [pc, #256]	; (8001b8c <MPU9250_GetData+0x294>)
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f7ff f9dd 	bl	8000e4c <__aeabi_fdiv>
 8001a92:	4603      	mov	r3, r0
 8001a94:	493e      	ldr	r1, [pc, #248]	; (8001b90 <MPU9250_GetData+0x298>)
 8001a96:	4618      	mov	r0, r3
 8001a98:	f7ff f924 	bl	8000ce4 <__aeabi_fmul>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	493d      	ldr	r1, [pc, #244]	; (8001b94 <MPU9250_GetData+0x29c>)
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f7ff f9d3 	bl	8000e4c <__aeabi_fdiv>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	461a      	mov	r2, r3
 8001aaa:	4b3c      	ldr	r3, [pc, #240]	; (8001b9c <MPU9250_GetData+0x2a4>)
 8001aac:	601a      	str	r2, [r3, #0]
	gyroZ = (((int16_t)((uint16_t)_buffer[12] << 8) + _buffer[13])) / 16.4f * 3.14f / 180.0f;
 8001aae:	4b32      	ldr	r3, [pc, #200]	; (8001b78 <MPU9250_GetData+0x280>)
 8001ab0:	7b1b      	ldrb	r3, [r3, #12]
 8001ab2:	021b      	lsls	r3, r3, #8
 8001ab4:	b21b      	sxth	r3, r3
 8001ab6:	461a      	mov	r2, r3
 8001ab8:	4b2f      	ldr	r3, [pc, #188]	; (8001b78 <MPU9250_GetData+0x280>)
 8001aba:	7b5b      	ldrb	r3, [r3, #13]
 8001abc:	4413      	add	r3, r2
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f7ff f8bc 	bl	8000c3c <__aeabi_i2f>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	4931      	ldr	r1, [pc, #196]	; (8001b8c <MPU9250_GetData+0x294>)
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7ff f9bf 	bl	8000e4c <__aeabi_fdiv>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	492f      	ldr	r1, [pc, #188]	; (8001b90 <MPU9250_GetData+0x298>)
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f7ff f906 	bl	8000ce4 <__aeabi_fmul>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	492e      	ldr	r1, [pc, #184]	; (8001b94 <MPU9250_GetData+0x29c>)
 8001adc:	4618      	mov	r0, r3
 8001ade:	f7ff f9b5 	bl	8000e4c <__aeabi_fdiv>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	461a      	mov	r2, r3
 8001ae6:	4b2e      	ldr	r3, [pc, #184]	; (8001ba0 <MPU9250_GetData+0x2a8>)
 8001ae8:	601a      	str	r2, [r3, #0]
	accelX = accelX - (accel_bias[0] / 16384.0f * 9.8f);
 8001aea:	4b25      	ldr	r3, [pc, #148]	; (8001b80 <MPU9250_GetData+0x288>)
 8001aec:	681c      	ldr	r4, [r3, #0]
 8001aee:	4b2d      	ldr	r3, [pc, #180]	; (8001ba4 <MPU9250_GetData+0x2ac>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4618      	mov	r0, r3
 8001af4:	f7ff f8a2 	bl	8000c3c <__aeabi_i2f>
 8001af8:	4603      	mov	r3, r0
 8001afa:	f04f 418d 	mov.w	r1, #1182793728	; 0x46800000
 8001afe:	4618      	mov	r0, r3
 8001b00:	f7ff f9a4 	bl	8000e4c <__aeabi_fdiv>
 8001b04:	4603      	mov	r3, r0
 8001b06:	491d      	ldr	r1, [pc, #116]	; (8001b7c <MPU9250_GetData+0x284>)
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f7ff f8eb 	bl	8000ce4 <__aeabi_fmul>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	4619      	mov	r1, r3
 8001b12:	4620      	mov	r0, r4
 8001b14:	f7fe ffdc 	bl	8000ad0 <__aeabi_fsub>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	461a      	mov	r2, r3
 8001b1c:	4b18      	ldr	r3, [pc, #96]	; (8001b80 <MPU9250_GetData+0x288>)
 8001b1e:	601a      	str	r2, [r3, #0]
	accelY = accelY - (accel_bias[1] / 16384.0f * 9.8f);
 8001b20:	4b18      	ldr	r3, [pc, #96]	; (8001b84 <MPU9250_GetData+0x28c>)
 8001b22:	681c      	ldr	r4, [r3, #0]
 8001b24:	4b1f      	ldr	r3, [pc, #124]	; (8001ba4 <MPU9250_GetData+0x2ac>)
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7ff f887 	bl	8000c3c <__aeabi_i2f>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	f04f 418d 	mov.w	r1, #1182793728	; 0x46800000
 8001b34:	4618      	mov	r0, r3
 8001b36:	f7ff f989 	bl	8000e4c <__aeabi_fdiv>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	490f      	ldr	r1, [pc, #60]	; (8001b7c <MPU9250_GetData+0x284>)
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f7ff f8d0 	bl	8000ce4 <__aeabi_fmul>
 8001b44:	4603      	mov	r3, r0
 8001b46:	4619      	mov	r1, r3
 8001b48:	4620      	mov	r0, r4
 8001b4a:	f7fe ffc1 	bl	8000ad0 <__aeabi_fsub>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	461a      	mov	r2, r3
 8001b52:	4b0c      	ldr	r3, [pc, #48]	; (8001b84 <MPU9250_GetData+0x28c>)
 8001b54:	601a      	str	r2, [r3, #0]
	accelZ = accelZ - (accel_bias[2] / 16384.0f * 9.8f);
 8001b56:	4b0c      	ldr	r3, [pc, #48]	; (8001b88 <MPU9250_GetData+0x290>)
 8001b58:	681c      	ldr	r4, [r3, #0]
 8001b5a:	4b12      	ldr	r3, [pc, #72]	; (8001ba4 <MPU9250_GetData+0x2ac>)
 8001b5c:	689b      	ldr	r3, [r3, #8]
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f7ff f86c 	bl	8000c3c <__aeabi_i2f>
 8001b64:	4603      	mov	r3, r0
 8001b66:	f04f 418d 	mov.w	r1, #1182793728	; 0x46800000
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f7ff f96e 	bl	8000e4c <__aeabi_fdiv>
 8001b70:	4603      	mov	r3, r0
 8001b72:	4902      	ldr	r1, [pc, #8]	; (8001b7c <MPU9250_GetData+0x284>)
 8001b74:	4618      	mov	r0, r3
 8001b76:	e017      	b.n	8001ba8 <MPU9250_GetData+0x2b0>
 8001b78:	200000a4 	.word	0x200000a4
 8001b7c:	411ccccd 	.word	0x411ccccd
 8001b80:	2000011c 	.word	0x2000011c
 8001b84:	20000120 	.word	0x20000120
 8001b88:	20000124 	.word	0x20000124
 8001b8c:	41833333 	.word	0x41833333
 8001b90:	4048f5c3 	.word	0x4048f5c3
 8001b94:	43340000 	.word	0x43340000
 8001b98:	20000110 	.word	0x20000110
 8001b9c:	20000114 	.word	0x20000114
 8001ba0:	20000118 	.word	0x20000118
 8001ba4:	20000170 	.word	0x20000170
 8001ba8:	f7ff f89c 	bl	8000ce4 <__aeabi_fmul>
 8001bac:	4603      	mov	r3, r0
 8001bae:	4619      	mov	r1, r3
 8001bb0:	4620      	mov	r0, r4
 8001bb2:	f7fe ff8d 	bl	8000ad0 <__aeabi_fsub>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	461a      	mov	r2, r3
 8001bba:	4b37      	ldr	r3, [pc, #220]	; (8001c98 <MPU9250_GetData+0x3a0>)
 8001bbc:	601a      	str	r2, [r3, #0]
	gyroX_filtered = expRunningAverageGX(gyroX) - 0.0028;
 8001bbe:	4b37      	ldr	r3, [pc, #220]	; (8001c9c <MPU9250_GetData+0x3a4>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f7ff fa6a 	bl	800109c <expRunningAverageGX>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f7fe fc24 	bl	8000418 <__aeabi_f2d>
 8001bd0:	a32b      	add	r3, pc, #172	; (adr r3, 8001c80 <MPU9250_GetData+0x388>)
 8001bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bd6:	f7fe fabf 	bl	8000158 <__aeabi_dsub>
 8001bda:	4602      	mov	r2, r0
 8001bdc:	460b      	mov	r3, r1
 8001bde:	4610      	mov	r0, r2
 8001be0:	4619      	mov	r1, r3
 8001be2:	f7fe ff21 	bl	8000a28 <__aeabi_d2f>
 8001be6:	4603      	mov	r3, r0
 8001be8:	4a2d      	ldr	r2, [pc, #180]	; (8001ca0 <MPU9250_GetData+0x3a8>)
 8001bea:	6013      	str	r3, [r2, #0]
	gyroY_filtered = expRunningAverageGY(gyroY) - 0.020;
 8001bec:	4b2d      	ldr	r3, [pc, #180]	; (8001ca4 <MPU9250_GetData+0x3ac>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f7ff fa7b 	bl	80010ec <expRunningAverageGY>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f7fe fc0d 	bl	8000418 <__aeabi_f2d>
 8001bfe:	a322      	add	r3, pc, #136	; (adr r3, 8001c88 <MPU9250_GetData+0x390>)
 8001c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c04:	f7fe faa8 	bl	8000158 <__aeabi_dsub>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	460b      	mov	r3, r1
 8001c0c:	4610      	mov	r0, r2
 8001c0e:	4619      	mov	r1, r3
 8001c10:	f7fe ff0a 	bl	8000a28 <__aeabi_d2f>
 8001c14:	4603      	mov	r3, r0
 8001c16:	4a24      	ldr	r2, [pc, #144]	; (8001ca8 <MPU9250_GetData+0x3b0>)
 8001c18:	6013      	str	r3, [r2, #0]
	gyroZ_filtered = expRunningAverageGZ(gyroZ) - 0.004;
 8001c1a:	4b24      	ldr	r3, [pc, #144]	; (8001cac <MPU9250_GetData+0x3b4>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f7ff fa8c 	bl	800113c <expRunningAverageGZ>
 8001c24:	4603      	mov	r3, r0
 8001c26:	4618      	mov	r0, r3
 8001c28:	f7fe fbf6 	bl	8000418 <__aeabi_f2d>
 8001c2c:	a318      	add	r3, pc, #96	; (adr r3, 8001c90 <MPU9250_GetData+0x398>)
 8001c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c32:	f7fe fa91 	bl	8000158 <__aeabi_dsub>
 8001c36:	4602      	mov	r2, r0
 8001c38:	460b      	mov	r3, r1
 8001c3a:	4610      	mov	r0, r2
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	f7fe fef3 	bl	8000a28 <__aeabi_d2f>
 8001c42:	4603      	mov	r3, r0
 8001c44:	4a1a      	ldr	r2, [pc, #104]	; (8001cb0 <MPU9250_GetData+0x3b8>)
 8001c46:	6013      	str	r3, [r2, #0]
	accelX_filtered = expRunningAverageAX(accelX);
 8001c48:	4b1a      	ldr	r3, [pc, #104]	; (8001cb4 <MPU9250_GetData+0x3bc>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7ff fa9d 	bl	800118c <expRunningAverageAX>
 8001c52:	4603      	mov	r3, r0
 8001c54:	4a18      	ldr	r2, [pc, #96]	; (8001cb8 <MPU9250_GetData+0x3c0>)
 8001c56:	6013      	str	r3, [r2, #0]
	accelY_filtered = expRunningAverageAY(accelY);
 8001c58:	4b18      	ldr	r3, [pc, #96]	; (8001cbc <MPU9250_GetData+0x3c4>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f7ff fabd 	bl	80011dc <expRunningAverageAY>
 8001c62:	4603      	mov	r3, r0
 8001c64:	4a16      	ldr	r2, [pc, #88]	; (8001cc0 <MPU9250_GetData+0x3c8>)
 8001c66:	6013      	str	r3, [r2, #0]
	accelZ_filtered = expRunningAverageAZ(accelZ);
 8001c68:	4b0b      	ldr	r3, [pc, #44]	; (8001c98 <MPU9250_GetData+0x3a0>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7ff fadd 	bl	800122c <expRunningAverageAZ>
 8001c72:	4603      	mov	r3, r0
 8001c74:	4a13      	ldr	r2, [pc, #76]	; (8001cc4 <MPU9250_GetData+0x3cc>)
 8001c76:	6013      	str	r3, [r2, #0]
}
 8001c78:	bf00      	nop
 8001c7a:	3714      	adds	r7, #20
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd90      	pop	{r4, r7, pc}
 8001c80:	8db8bac7 	.word	0x8db8bac7
 8001c84:	3f66f006 	.word	0x3f66f006
 8001c88:	47ae147b 	.word	0x47ae147b
 8001c8c:	3f947ae1 	.word	0x3f947ae1
 8001c90:	d2f1a9fc 	.word	0xd2f1a9fc
 8001c94:	3f70624d 	.word	0x3f70624d
 8001c98:	20000124 	.word	0x20000124
 8001c9c:	20000110 	.word	0x20000110
 8001ca0:	20000128 	.word	0x20000128
 8001ca4:	20000114 	.word	0x20000114
 8001ca8:	2000012c 	.word	0x2000012c
 8001cac:	20000118 	.word	0x20000118
 8001cb0:	20000130 	.word	0x20000130
 8001cb4:	2000011c 	.word	0x2000011c
 8001cb8:	20000134 	.word	0x20000134
 8001cbc:	20000120 	.word	0x20000120
 8001cc0:	20000138 	.word	0x20000138
 8001cc4:	2000013c 	.word	0x2000013c

08001cc8 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8001ccc:	4b17      	ldr	r3, [pc, #92]	; (8001d2c <MX_CAN_Init+0x64>)
 8001cce:	4a18      	ldr	r2, [pc, #96]	; (8001d30 <MX_CAN_Init+0x68>)
 8001cd0:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 8001cd2:	4b16      	ldr	r3, [pc, #88]	; (8001d2c <MX_CAN_Init+0x64>)
 8001cd4:	2210      	movs	r2, #16
 8001cd6:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8001cd8:	4b14      	ldr	r3, [pc, #80]	; (8001d2c <MX_CAN_Init+0x64>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001cde:	4b13      	ldr	r3, [pc, #76]	; (8001d2c <MX_CAN_Init+0x64>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_7TQ;
 8001ce4:	4b11      	ldr	r3, [pc, #68]	; (8001d2c <MX_CAN_Init+0x64>)
 8001ce6:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8001cea:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001cec:	4b0f      	ldr	r3, [pc, #60]	; (8001d2c <MX_CAN_Init+0x64>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8001cf2:	4b0e      	ldr	r3, [pc, #56]	; (8001d2c <MX_CAN_Init+0x64>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8001cf8:	4b0c      	ldr	r3, [pc, #48]	; (8001d2c <MX_CAN_Init+0x64>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8001cfe:	4b0b      	ldr	r3, [pc, #44]	; (8001d2c <MX_CAN_Init+0x64>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8001d04:	4b09      	ldr	r3, [pc, #36]	; (8001d2c <MX_CAN_Init+0x64>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8001d0a:	4b08      	ldr	r3, [pc, #32]	; (8001d2c <MX_CAN_Init+0x64>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8001d10:	4b06      	ldr	r3, [pc, #24]	; (8001d2c <MX_CAN_Init+0x64>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001d16:	4805      	ldr	r0, [pc, #20]	; (8001d2c <MX_CAN_Init+0x64>)
 8001d18:	f001 fa22 	bl	8003160 <HAL_CAN_Init>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d001      	beq.n	8001d26 <MX_CAN_Init+0x5e>
  {
    Error_Handler();
 8001d22:	f000 ffa7 	bl	8002c74 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8001d26:	bf00      	nop
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	200000e0 	.word	0x200000e0
 8001d30:	40006400 	.word	0x40006400

08001d34 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b088      	sub	sp, #32
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d3c:	f107 0310 	add.w	r3, r7, #16
 8001d40:	2200      	movs	r2, #0
 8001d42:	601a      	str	r2, [r3, #0]
 8001d44:	605a      	str	r2, [r3, #4]
 8001d46:	609a      	str	r2, [r3, #8]
 8001d48:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a24      	ldr	r2, [pc, #144]	; (8001de0 <HAL_CAN_MspInit+0xac>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d141      	bne.n	8001dd8 <HAL_CAN_MspInit+0xa4>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001d54:	4b23      	ldr	r3, [pc, #140]	; (8001de4 <HAL_CAN_MspInit+0xb0>)
 8001d56:	69db      	ldr	r3, [r3, #28]
 8001d58:	4a22      	ldr	r2, [pc, #136]	; (8001de4 <HAL_CAN_MspInit+0xb0>)
 8001d5a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d5e:	61d3      	str	r3, [r2, #28]
 8001d60:	4b20      	ldr	r3, [pc, #128]	; (8001de4 <HAL_CAN_MspInit+0xb0>)
 8001d62:	69db      	ldr	r3, [r3, #28]
 8001d64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d68:	60fb      	str	r3, [r7, #12]
 8001d6a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d6c:	4b1d      	ldr	r3, [pc, #116]	; (8001de4 <HAL_CAN_MspInit+0xb0>)
 8001d6e:	699b      	ldr	r3, [r3, #24]
 8001d70:	4a1c      	ldr	r2, [pc, #112]	; (8001de4 <HAL_CAN_MspInit+0xb0>)
 8001d72:	f043 0304 	orr.w	r3, r3, #4
 8001d76:	6193      	str	r3, [r2, #24]
 8001d78:	4b1a      	ldr	r3, [pc, #104]	; (8001de4 <HAL_CAN_MspInit+0xb0>)
 8001d7a:	699b      	ldr	r3, [r3, #24]
 8001d7c:	f003 0304 	and.w	r3, r3, #4
 8001d80:	60bb      	str	r3, [r7, #8]
 8001d82:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001d84:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001d88:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d92:	f107 0310 	add.w	r3, r7, #16
 8001d96:	4619      	mov	r1, r3
 8001d98:	4813      	ldr	r0, [pc, #76]	; (8001de8 <HAL_CAN_MspInit+0xb4>)
 8001d9a:	f002 f845 	bl	8003e28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001d9e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001da2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001da4:	2302      	movs	r3, #2
 8001da6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001da8:	2303      	movs	r3, #3
 8001daa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dac:	f107 0310 	add.w	r3, r7, #16
 8001db0:	4619      	mov	r1, r3
 8001db2:	480d      	ldr	r0, [pc, #52]	; (8001de8 <HAL_CAN_MspInit+0xb4>)
 8001db4:	f002 f838 	bl	8003e28 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 5, 0);
 8001db8:	2200      	movs	r2, #0
 8001dba:	2105      	movs	r1, #5
 8001dbc:	2013      	movs	r0, #19
 8001dbe:	f001 ff92 	bl	8003ce6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 8001dc2:	2013      	movs	r0, #19
 8001dc4:	f001 ffab 	bl	8003d1e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 8001dc8:	2200      	movs	r2, #0
 8001dca:	2105      	movs	r1, #5
 8001dcc:	2014      	movs	r0, #20
 8001dce:	f001 ff8a 	bl	8003ce6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8001dd2:	2014      	movs	r0, #20
 8001dd4:	f001 ffa3 	bl	8003d1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001dd8:	bf00      	nop
 8001dda:	3720      	adds	r7, #32
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	40006400 	.word	0x40006400
 8001de4:	40021000 	.word	0x40021000
 8001de8:	40010800 	.word	0x40010800

08001dec <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001dec:	b580      	push	{r7, lr}
 8001dee:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001df0:	4a08      	ldr	r2, [pc, #32]	; (8001e14 <MX_FREERTOS_Init+0x28>)
 8001df2:	2100      	movs	r1, #0
 8001df4:	4808      	ldr	r0, [pc, #32]	; (8001e18 <MX_FREERTOS_Init+0x2c>)
 8001df6:	f003 ff23 	bl	8005c40 <osThreadNew>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	4a07      	ldr	r2, [pc, #28]	; (8001e1c <MX_FREERTOS_Init+0x30>)
 8001dfe:	6013      	str	r3, [r2, #0]

  /* creation of MPUTask */
  MPUTaskHandle = osThreadNew(StartMPUTask, NULL, &MPUTask_attributes);
 8001e00:	4a07      	ldr	r2, [pc, #28]	; (8001e20 <MX_FREERTOS_Init+0x34>)
 8001e02:	2100      	movs	r1, #0
 8001e04:	4807      	ldr	r0, [pc, #28]	; (8001e24 <MX_FREERTOS_Init+0x38>)
 8001e06:	f003 ff1b 	bl	8005c40 <osThreadNew>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	4a06      	ldr	r2, [pc, #24]	; (8001e28 <MX_FREERTOS_Init+0x3c>)
 8001e0e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001e10:	bf00      	nop
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	0800911c 	.word	0x0800911c
 8001e18:	08001e2d 	.word	0x08001e2d
 8001e1c:	20000180 	.word	0x20000180
 8001e20:	08009140 	.word	0x08009140
 8001e24:	08001e3d 	.word	0x08001e3d
 8001e28:	20000184 	.word	0x20000184

08001e2c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001e34:	2001      	movs	r0, #1
 8001e36:	f003 ffad 	bl	8005d94 <osDelay>
 8001e3a:	e7fb      	b.n	8001e34 <StartDefaultTask+0x8>

08001e3c <StartMPUTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMPUTask */
void StartMPUTask(void *argument)
{
 8001e3c:	b5b0      	push	{r4, r5, r7, lr}
 8001e3e:	b08e      	sub	sp, #56	; 0x38
 8001e40:	af04      	add	r7, sp, #16
 8001e42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMPUTask */
  TickType_t xLastWakeTime;
  const TickType_t xFrequency = 10;
 8001e44:	230a      	movs	r3, #10
 8001e46:	627b      	str	r3, [r7, #36]	; 0x24
  xLastWakeTime = xTaskGetTickCount();
 8001e48:	f005 f916 	bl	8007078 <xTaskGetTickCount>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	623b      	str	r3, [r7, #32]
  /* Infinite loop */
  for(;;)
  {
	int16_t AccData[3], GyroData[3], MagData[3];
	MPU9250_GetData(AccData, GyroData, MagData);
 8001e50:	f107 0208 	add.w	r2, r7, #8
 8001e54:	f107 0110 	add.w	r1, r7, #16
 8001e58:	f107 0318 	add.w	r3, r7, #24
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f7ff fd4b 	bl	80018f8 <MPU9250_GetData>
	accelX_average = accelX_filtered;
 8001e62:	4b34      	ldr	r3, [pc, #208]	; (8001f34 <StartMPUTask+0xf8>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a34      	ldr	r2, [pc, #208]	; (8001f38 <StartMPUTask+0xfc>)
 8001e68:	6013      	str	r3, [r2, #0]
	accelY_average = accelY_filtered;
 8001e6a:	4b34      	ldr	r3, [pc, #208]	; (8001f3c <StartMPUTask+0x100>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a34      	ldr	r2, [pc, #208]	; (8001f40 <StartMPUTask+0x104>)
 8001e70:	6013      	str	r3, [r2, #0]
	accelZ_average = accelZ_filtered;
 8001e72:	4b34      	ldr	r3, [pc, #208]	; (8001f44 <StartMPUTask+0x108>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a34      	ldr	r2, [pc, #208]	; (8001f48 <StartMPUTask+0x10c>)
 8001e78:	6013      	str	r3, [r2, #0]
	gyroX_average = gyroX_filtered;
 8001e7a:	4b34      	ldr	r3, [pc, #208]	; (8001f4c <StartMPUTask+0x110>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a34      	ldr	r2, [pc, #208]	; (8001f50 <StartMPUTask+0x114>)
 8001e80:	6013      	str	r3, [r2, #0]
	gyroY_average = gyroY_filtered;
 8001e82:	4b34      	ldr	r3, [pc, #208]	; (8001f54 <StartMPUTask+0x118>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	4a34      	ldr	r2, [pc, #208]	; (8001f58 <StartMPUTask+0x11c>)
 8001e88:	6013      	str	r3, [r2, #0]
	gyroZ_average = gyroZ_filtered;
 8001e8a:	4b34      	ldr	r3, [pc, #208]	; (8001f5c <StartMPUTask+0x120>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a34      	ldr	r2, [pc, #208]	; (8001f60 <StartMPUTask+0x124>)
 8001e90:	6013      	str	r3, [r2, #0]
	imu_filter(accelX_average, accelY_average, accelZ_average, gyroX_average, gyroY_average, gyroZ_average);
 8001e92:	4b29      	ldr	r3, [pc, #164]	; (8001f38 <StartMPUTask+0xfc>)
 8001e94:	6818      	ldr	r0, [r3, #0]
 8001e96:	4b2a      	ldr	r3, [pc, #168]	; (8001f40 <StartMPUTask+0x104>)
 8001e98:	6819      	ldr	r1, [r3, #0]
 8001e9a:	4b2b      	ldr	r3, [pc, #172]	; (8001f48 <StartMPUTask+0x10c>)
 8001e9c:	681c      	ldr	r4, [r3, #0]
 8001e9e:	4b2c      	ldr	r3, [pc, #176]	; (8001f50 <StartMPUTask+0x114>)
 8001ea0:	681d      	ldr	r5, [r3, #0]
 8001ea2:	4b2d      	ldr	r3, [pc, #180]	; (8001f58 <StartMPUTask+0x11c>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a2e      	ldr	r2, [pc, #184]	; (8001f60 <StartMPUTask+0x124>)
 8001ea8:	6812      	ldr	r2, [r2, #0]
 8001eaa:	9201      	str	r2, [sp, #4]
 8001eac:	9300      	str	r3, [sp, #0]
 8001eae:	462b      	mov	r3, r5
 8001eb0:	4622      	mov	r2, r4
 8001eb2:	f000 facd 	bl	8002450 <imu_filter>
	eulerAngles(q_est, &roll, &pitch, &yaw);
 8001eb6:	4b2b      	ldr	r3, [pc, #172]	; (8001f64 <StartMPUTask+0x128>)
 8001eb8:	4a2b      	ldr	r2, [pc, #172]	; (8001f68 <StartMPUTask+0x12c>)
 8001eba:	9202      	str	r2, [sp, #8]
 8001ebc:	4a2b      	ldr	r2, [pc, #172]	; (8001f6c <StartMPUTask+0x130>)
 8001ebe:	9201      	str	r2, [sp, #4]
 8001ec0:	4a2b      	ldr	r2, [pc, #172]	; (8001f70 <StartMPUTask+0x134>)
 8001ec2:	9200      	str	r2, [sp, #0]
 8001ec4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001ec6:	f000 fcdf 	bl	8002888 <eulerAngles>
 8001eca:	4b29      	ldr	r3, [pc, #164]	; (8001f70 <StartMPUTask+0x134>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
//	memcpy(can_data, &accelZ_average, 4);
//	if (HAL_CAN_AddTxMessage(&hcan, &TxHeaderYaw, can_data, &TxMailbox) == HAL_OK) {
//		HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
//	}

	memcpy(can_data, &roll, 4);
 8001ece:	4a29      	ldr	r2, [pc, #164]	; (8001f74 <StartMPUTask+0x138>)
 8001ed0:	6013      	str	r3, [r2, #0]
 8001ed2:	4b26      	ldr	r3, [pc, #152]	; (8001f6c <StartMPUTask+0x130>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
	memcpy(&can_data[4], &pitch, 4);
 8001ed6:	4a27      	ldr	r2, [pc, #156]	; (8001f74 <StartMPUTask+0x138>)
 8001ed8:	6053      	str	r3, [r2, #4]
	if (HAL_CAN_AddTxMessage(&hcan, &TxHeaderRoll, can_data, &TxMailbox) == HAL_OK) {
 8001eda:	4b27      	ldr	r3, [pc, #156]	; (8001f78 <StartMPUTask+0x13c>)
 8001edc:	4a25      	ldr	r2, [pc, #148]	; (8001f74 <StartMPUTask+0x138>)
 8001ede:	4927      	ldr	r1, [pc, #156]	; (8001f7c <StartMPUTask+0x140>)
 8001ee0:	4827      	ldr	r0, [pc, #156]	; (8001f80 <StartMPUTask+0x144>)
 8001ee2:	f001 fb45 	bl	8003570 <HAL_CAN_AddTxMessage>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d103      	bne.n	8001ef4 <StartMPUTask+0xb8>
		HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8001eec:	2108      	movs	r1, #8
 8001eee:	4825      	ldr	r0, [pc, #148]	; (8001f84 <StartMPUTask+0x148>)
 8001ef0:	f002 f936 	bl	8004160 <HAL_GPIO_TogglePin>
	}
	osDelay(1);
 8001ef4:	2001      	movs	r0, #1
 8001ef6:	f003 ff4d 	bl	8005d94 <osDelay>
 8001efa:	4b1b      	ldr	r3, [pc, #108]	; (8001f68 <StartMPUTask+0x12c>)
 8001efc:	681b      	ldr	r3, [r3, #0]
	memcpy(can_data, &yaw, 4);
 8001efe:	4a1d      	ldr	r2, [pc, #116]	; (8001f74 <StartMPUTask+0x138>)
 8001f00:	6013      	str	r3, [r2, #0]
	if (HAL_CAN_AddTxMessage(&hcan, &TxHeaderYaw, can_data, &TxMailbox) == HAL_OK) {
 8001f02:	4b1d      	ldr	r3, [pc, #116]	; (8001f78 <StartMPUTask+0x13c>)
 8001f04:	4a1b      	ldr	r2, [pc, #108]	; (8001f74 <StartMPUTask+0x138>)
 8001f06:	4920      	ldr	r1, [pc, #128]	; (8001f88 <StartMPUTask+0x14c>)
 8001f08:	481d      	ldr	r0, [pc, #116]	; (8001f80 <StartMPUTask+0x144>)
 8001f0a:	f001 fb31 	bl	8003570 <HAL_CAN_AddTxMessage>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d103      	bne.n	8001f1c <StartMPUTask+0xe0>
		HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8001f14:	2108      	movs	r1, #8
 8001f16:	481b      	ldr	r0, [pc, #108]	; (8001f84 <StartMPUTask+0x148>)
 8001f18:	f002 f922 	bl	8004160 <HAL_GPIO_TogglePin>
	}
	count = HAL_GetTick();
 8001f1c:	f001 f8f2 	bl	8003104 <HAL_GetTick>
 8001f20:	4603      	mov	r3, r0
 8001f22:	4a1a      	ldr	r2, [pc, #104]	; (8001f8c <StartMPUTask+0x150>)
 8001f24:	6013      	str	r3, [r2, #0]
	vTaskDelayUntil(&xLastWakeTime, xFrequency);
 8001f26:	f107 0320 	add.w	r3, r7, #32
 8001f2a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f004 fed5 	bl	8006cdc <vTaskDelayUntil>
  {
 8001f32:	e78d      	b.n	8001e50 <StartMPUTask+0x14>
 8001f34:	20000134 	.word	0x20000134
 8001f38:	20000140 	.word	0x20000140
 8001f3c:	20000138 	.word	0x20000138
 8001f40:	20000144 	.word	0x20000144
 8001f44:	2000013c 	.word	0x2000013c
 8001f48:	20000148 	.word	0x20000148
 8001f4c:	20000128 	.word	0x20000128
 8001f50:	2000014c 	.word	0x2000014c
 8001f54:	2000012c 	.word	0x2000012c
 8001f58:	20000150 	.word	0x20000150
 8001f5c:	20000130 	.word	0x20000130
 8001f60:	20000154 	.word	0x20000154
 8001f64:	20000004 	.word	0x20000004
 8001f68:	20000160 	.word	0x20000160
 8001f6c:	2000015c 	.word	0x2000015c
 8001f70:	20000158 	.word	0x20000158
 8001f74:	20000108 	.word	0x20000108
 8001f78:	20000228 	.word	0x20000228
 8001f7c:	200001b0 	.word	0x200001b0
 8001f80:	200000e0 	.word	0x200000e0
 8001f84:	40010c00 	.word	0x40010c00
 8001f88:	200001e0 	.word	0x200001e0
 8001f8c:	2000017c 	.word	0x2000017c

08001f90 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b088      	sub	sp, #32
 8001f94:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f96:	f107 0310 	add.w	r3, r7, #16
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	601a      	str	r2, [r3, #0]
 8001f9e:	605a      	str	r2, [r3, #4]
 8001fa0:	609a      	str	r2, [r3, #8]
 8001fa2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fa4:	4b2d      	ldr	r3, [pc, #180]	; (800205c <MX_GPIO_Init+0xcc>)
 8001fa6:	699b      	ldr	r3, [r3, #24]
 8001fa8:	4a2c      	ldr	r2, [pc, #176]	; (800205c <MX_GPIO_Init+0xcc>)
 8001faa:	f043 0320 	orr.w	r3, r3, #32
 8001fae:	6193      	str	r3, [r2, #24]
 8001fb0:	4b2a      	ldr	r3, [pc, #168]	; (800205c <MX_GPIO_Init+0xcc>)
 8001fb2:	699b      	ldr	r3, [r3, #24]
 8001fb4:	f003 0320 	and.w	r3, r3, #32
 8001fb8:	60fb      	str	r3, [r7, #12]
 8001fba:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fbc:	4b27      	ldr	r3, [pc, #156]	; (800205c <MX_GPIO_Init+0xcc>)
 8001fbe:	699b      	ldr	r3, [r3, #24]
 8001fc0:	4a26      	ldr	r2, [pc, #152]	; (800205c <MX_GPIO_Init+0xcc>)
 8001fc2:	f043 0304 	orr.w	r3, r3, #4
 8001fc6:	6193      	str	r3, [r2, #24]
 8001fc8:	4b24      	ldr	r3, [pc, #144]	; (800205c <MX_GPIO_Init+0xcc>)
 8001fca:	699b      	ldr	r3, [r3, #24]
 8001fcc:	f003 0304 	and.w	r3, r3, #4
 8001fd0:	60bb      	str	r3, [r7, #8]
 8001fd2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fd4:	4b21      	ldr	r3, [pc, #132]	; (800205c <MX_GPIO_Init+0xcc>)
 8001fd6:	699b      	ldr	r3, [r3, #24]
 8001fd8:	4a20      	ldr	r2, [pc, #128]	; (800205c <MX_GPIO_Init+0xcc>)
 8001fda:	f043 0308 	orr.w	r3, r3, #8
 8001fde:	6193      	str	r3, [r2, #24]
 8001fe0:	4b1e      	ldr	r3, [pc, #120]	; (800205c <MX_GPIO_Init+0xcc>)
 8001fe2:	699b      	ldr	r3, [r3, #24]
 8001fe4:	f003 0308 	and.w	r3, r3, #8
 8001fe8:	607b      	str	r3, [r7, #4]
 8001fea:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, NSS_MPU_Pin|NSS_W25Q_Pin|NSS_MS_Pin|LED1_Pin, GPIO_PIN_RESET);
 8001fec:	2200      	movs	r2, #0
 8001fee:	f248 3110 	movw	r1, #33552	; 0x8310
 8001ff2:	481b      	ldr	r0, [pc, #108]	; (8002060 <MX_GPIO_Init+0xd0>)
 8001ff4:	f002 f89c 	bl	8004130 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	2118      	movs	r1, #24
 8001ffc:	4819      	ldr	r0, [pc, #100]	; (8002064 <MX_GPIO_Init+0xd4>)
 8001ffe:	f002 f897 	bl	8004130 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = INT_MPU_Pin;
 8002002:	2308      	movs	r3, #8
 8002004:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002006:	4b18      	ldr	r3, [pc, #96]	; (8002068 <MX_GPIO_Init+0xd8>)
 8002008:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200a:	2300      	movs	r3, #0
 800200c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(INT_MPU_GPIO_Port, &GPIO_InitStruct);
 800200e:	f107 0310 	add.w	r3, r7, #16
 8002012:	4619      	mov	r1, r3
 8002014:	4812      	ldr	r0, [pc, #72]	; (8002060 <MX_GPIO_Init+0xd0>)
 8002016:	f001 ff07 	bl	8003e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = NSS_MPU_Pin|NSS_W25Q_Pin|NSS_MS_Pin|LED1_Pin;
 800201a:	f248 3310 	movw	r3, #33552	; 0x8310
 800201e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002020:	2301      	movs	r3, #1
 8002022:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002024:	2300      	movs	r3, #0
 8002026:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002028:	2302      	movs	r3, #2
 800202a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800202c:	f107 0310 	add.w	r3, r7, #16
 8002030:	4619      	mov	r1, r3
 8002032:	480b      	ldr	r0, [pc, #44]	; (8002060 <MX_GPIO_Init+0xd0>)
 8002034:	f001 fef8 	bl	8003e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LED2_Pin|LED3_Pin;
 8002038:	2318      	movs	r3, #24
 800203a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800203c:	2301      	movs	r3, #1
 800203e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002040:	2300      	movs	r3, #0
 8002042:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002044:	2302      	movs	r3, #2
 8002046:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002048:	f107 0310 	add.w	r3, r7, #16
 800204c:	4619      	mov	r1, r3
 800204e:	4805      	ldr	r0, [pc, #20]	; (8002064 <MX_GPIO_Init+0xd4>)
 8002050:	f001 feea 	bl	8003e28 <HAL_GPIO_Init>

}
 8002054:	bf00      	nop
 8002056:	3720      	adds	r7, #32
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}
 800205c:	40021000 	.word	0x40021000
 8002060:	40010800 	.word	0x40010800
 8002064:	40010c00 	.word	0x40010c00
 8002068:	10110000 	.word	0x10110000

0800206c <quat_scalar>:

// Multiply two quaternions and return a copy of the result, prod = L * R
struct quaternion quat_mult (struct quaternion q_L, struct quaternion q_R);

// Multiply a reference of a quaternion by a scalar, q = s*q
static inline void quat_scalar(struct quaternion * q, float scalar){
 800206c:	b580      	push	{r7, lr}
 800206e:	b082      	sub	sp, #8
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
 8002074:	6039      	str	r1, [r7, #0]
    q -> q1 *= scalar;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	6839      	ldr	r1, [r7, #0]
 800207c:	4618      	mov	r0, r3
 800207e:	f7fe fe31 	bl	8000ce4 <__aeabi_fmul>
 8002082:	4603      	mov	r3, r0
 8002084:	461a      	mov	r2, r3
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	601a      	str	r2, [r3, #0]
    q -> q2 *= scalar;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	6839      	ldr	r1, [r7, #0]
 8002090:	4618      	mov	r0, r3
 8002092:	f7fe fe27 	bl	8000ce4 <__aeabi_fmul>
 8002096:	4603      	mov	r3, r0
 8002098:	461a      	mov	r2, r3
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	605a      	str	r2, [r3, #4]
    q -> q3 *= scalar;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	689b      	ldr	r3, [r3, #8]
 80020a2:	6839      	ldr	r1, [r7, #0]
 80020a4:	4618      	mov	r0, r3
 80020a6:	f7fe fe1d 	bl	8000ce4 <__aeabi_fmul>
 80020aa:	4603      	mov	r3, r0
 80020ac:	461a      	mov	r2, r3
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	609a      	str	r2, [r3, #8]
    q -> q4 *= scalar;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	68db      	ldr	r3, [r3, #12]
 80020b6:	6839      	ldr	r1, [r7, #0]
 80020b8:	4618      	mov	r0, r3
 80020ba:	f7fe fe13 	bl	8000ce4 <__aeabi_fmul>
 80020be:	4603      	mov	r3, r0
 80020c0:	461a      	mov	r2, r3
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	60da      	str	r2, [r3, #12]
}
 80020c6:	bf00      	nop
 80020c8:	3708      	adds	r7, #8
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}

080020ce <quat_add>:

// Adds two quaternions together and the sum is the pointer to another quaternion, Sum = L + R
static inline void quat_add(struct quaternion * Sum, struct quaternion L, struct quaternion R){
 80020ce:	b084      	sub	sp, #16
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b082      	sub	sp, #8
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
 80020d8:	f107 0014 	add.w	r0, r7, #20
 80020dc:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    Sum -> q1 = L.q1 + R.q1;
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80020e4:	4611      	mov	r1, r2
 80020e6:	4618      	mov	r0, r3
 80020e8:	f7fe fcf4 	bl	8000ad4 <__addsf3>
 80020ec:	4603      	mov	r3, r0
 80020ee:	461a      	mov	r2, r3
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	601a      	str	r2, [r3, #0]
    Sum -> q2 = L.q2 + R.q2;
 80020f4:	69bb      	ldr	r3, [r7, #24]
 80020f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80020f8:	4611      	mov	r1, r2
 80020fa:	4618      	mov	r0, r3
 80020fc:	f7fe fcea 	bl	8000ad4 <__addsf3>
 8002100:	4603      	mov	r3, r0
 8002102:	461a      	mov	r2, r3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	605a      	str	r2, [r3, #4]
    Sum -> q3 = L.q3 + R.q3;
 8002108:	69fb      	ldr	r3, [r7, #28]
 800210a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800210c:	4611      	mov	r1, r2
 800210e:	4618      	mov	r0, r3
 8002110:	f7fe fce0 	bl	8000ad4 <__addsf3>
 8002114:	4603      	mov	r3, r0
 8002116:	461a      	mov	r2, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	609a      	str	r2, [r3, #8]
    Sum -> q4 = L.q4 + R.q4;
 800211c:	6a3b      	ldr	r3, [r7, #32]
 800211e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002120:	4611      	mov	r1, r2
 8002122:	4618      	mov	r0, r3
 8002124:	f7fe fcd6 	bl	8000ad4 <__addsf3>
 8002128:	4603      	mov	r3, r0
 800212a:	461a      	mov	r2, r3
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	60da      	str	r2, [r3, #12]
}
 8002130:	bf00      	nop
 8002132:	3708      	adds	r7, #8
 8002134:	46bd      	mov	sp, r7
 8002136:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800213a:	b004      	add	sp, #16
 800213c:	4770      	bx	lr

0800213e <quat_sub>:

// Subtracts two quaternions together and the sum is the pointer to another quaternion, sum = L - R
static inline void quat_sub(struct quaternion * Sum, struct quaternion L, struct quaternion R){
 800213e:	b084      	sub	sp, #16
 8002140:	b580      	push	{r7, lr}
 8002142:	b082      	sub	sp, #8
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
 8002148:	f107 0014 	add.w	r0, r7, #20
 800214c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    Sum -> q1 = L.q1 - R.q1;
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002154:	4611      	mov	r1, r2
 8002156:	4618      	mov	r0, r3
 8002158:	f7fe fcba 	bl	8000ad0 <__aeabi_fsub>
 800215c:	4603      	mov	r3, r0
 800215e:	461a      	mov	r2, r3
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	601a      	str	r2, [r3, #0]
    Sum -> q2 = L.q2 - R.q2;
 8002164:	69bb      	ldr	r3, [r7, #24]
 8002166:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002168:	4611      	mov	r1, r2
 800216a:	4618      	mov	r0, r3
 800216c:	f7fe fcb0 	bl	8000ad0 <__aeabi_fsub>
 8002170:	4603      	mov	r3, r0
 8002172:	461a      	mov	r2, r3
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	605a      	str	r2, [r3, #4]
    Sum -> q3 = L.q3 - R.q3;
 8002178:	69fb      	ldr	r3, [r7, #28]
 800217a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800217c:	4611      	mov	r1, r2
 800217e:	4618      	mov	r0, r3
 8002180:	f7fe fca6 	bl	8000ad0 <__aeabi_fsub>
 8002184:	4603      	mov	r3, r0
 8002186:	461a      	mov	r2, r3
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	609a      	str	r2, [r3, #8]
    Sum -> q4 = L.q4 - R.q4;
 800218c:	6a3b      	ldr	r3, [r7, #32]
 800218e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002190:	4611      	mov	r1, r2
 8002192:	4618      	mov	r0, r3
 8002194:	f7fe fc9c 	bl	8000ad0 <__aeabi_fsub>
 8002198:	4603      	mov	r3, r0
 800219a:	461a      	mov	r2, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	60da      	str	r2, [r3, #12]
}
 80021a0:	bf00      	nop
 80021a2:	3708      	adds	r7, #8
 80021a4:	46bd      	mov	sp, r7
 80021a6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80021aa:	b004      	add	sp, #16
 80021ac:	4770      	bx	lr

080021ae <quat_Norm>:

// norm of a quaternion is the same as a complex number
// sqrt( q1^2 + q2^2 + q3^2 + q4^2)
// the norm is also the sqrt(q * conjugate(q)), but thats a lot of operations in the quaternion multiplication
static inline float quat_Norm (struct quaternion q)
{
 80021ae:	b590      	push	{r4, r7, lr}
 80021b0:	b085      	sub	sp, #20
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	463c      	mov	r4, r7
 80021b6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    return sqrt(q.q1*q.q1 + q.q2*q.q2 + q.q3*q.q3 +q.q4*q.q4);
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	683a      	ldr	r2, [r7, #0]
 80021be:	4611      	mov	r1, r2
 80021c0:	4618      	mov	r0, r3
 80021c2:	f7fe fd8f 	bl	8000ce4 <__aeabi_fmul>
 80021c6:	4603      	mov	r3, r0
 80021c8:	461c      	mov	r4, r3
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	687a      	ldr	r2, [r7, #4]
 80021ce:	4611      	mov	r1, r2
 80021d0:	4618      	mov	r0, r3
 80021d2:	f7fe fd87 	bl	8000ce4 <__aeabi_fmul>
 80021d6:	4603      	mov	r3, r0
 80021d8:	4619      	mov	r1, r3
 80021da:	4620      	mov	r0, r4
 80021dc:	f7fe fc7a 	bl	8000ad4 <__addsf3>
 80021e0:	4603      	mov	r3, r0
 80021e2:	461c      	mov	r4, r3
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	68ba      	ldr	r2, [r7, #8]
 80021e8:	4611      	mov	r1, r2
 80021ea:	4618      	mov	r0, r3
 80021ec:	f7fe fd7a 	bl	8000ce4 <__aeabi_fmul>
 80021f0:	4603      	mov	r3, r0
 80021f2:	4619      	mov	r1, r3
 80021f4:	4620      	mov	r0, r4
 80021f6:	f7fe fc6d 	bl	8000ad4 <__addsf3>
 80021fa:	4603      	mov	r3, r0
 80021fc:	461c      	mov	r4, r3
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	68fa      	ldr	r2, [r7, #12]
 8002202:	4611      	mov	r1, r2
 8002204:	4618      	mov	r0, r3
 8002206:	f7fe fd6d 	bl	8000ce4 <__aeabi_fmul>
 800220a:	4603      	mov	r3, r0
 800220c:	4619      	mov	r1, r3
 800220e:	4620      	mov	r0, r4
 8002210:	f7fe fc60 	bl	8000ad4 <__addsf3>
 8002214:	4603      	mov	r3, r0
 8002216:	4618      	mov	r0, r3
 8002218:	f7fe f8fe 	bl	8000418 <__aeabi_f2d>
 800221c:	4602      	mov	r2, r0
 800221e:	460b      	mov	r3, r1
 8002220:	4610      	mov	r0, r2
 8002222:	4619      	mov	r1, r3
 8002224:	f006 fa2a 	bl	800867c <sqrt>
 8002228:	4602      	mov	r2, r0
 800222a:	460b      	mov	r3, r1
 800222c:	4610      	mov	r0, r2
 800222e:	4619      	mov	r1, r3
 8002230:	f7fe fbfa 	bl	8000a28 <__aeabi_d2f>
 8002234:	4603      	mov	r3, r0
}
 8002236:	4618      	mov	r0, r3
 8002238:	3714      	adds	r7, #20
 800223a:	46bd      	mov	sp, r7
 800223c:	bd90      	pop	{r4, r7, pc}

0800223e <quat_Normalization>:

// Normalizes pointer q by calling quat_Norm(q),
static inline void quat_Normalization(struct quaternion * q){
 800223e:	b580      	push	{r7, lr}
 8002240:	b084      	sub	sp, #16
 8002242:	af00      	add	r7, sp, #0
 8002244:	6078      	str	r0, [r7, #4]
    float norm = quat_Norm(*q);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800224a:	f7ff ffb0 	bl	80021ae <quat_Norm>
 800224e:	60f8      	str	r0, [r7, #12]
    q -> q1 /= norm;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	68f9      	ldr	r1, [r7, #12]
 8002256:	4618      	mov	r0, r3
 8002258:	f7fe fdf8 	bl	8000e4c <__aeabi_fdiv>
 800225c:	4603      	mov	r3, r0
 800225e:	461a      	mov	r2, r3
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	601a      	str	r2, [r3, #0]
    q -> q2 /= norm;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	68f9      	ldr	r1, [r7, #12]
 800226a:	4618      	mov	r0, r3
 800226c:	f7fe fdee 	bl	8000e4c <__aeabi_fdiv>
 8002270:	4603      	mov	r3, r0
 8002272:	461a      	mov	r2, r3
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	605a      	str	r2, [r3, #4]
    q -> q3 /= norm;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	68f9      	ldr	r1, [r7, #12]
 800227e:	4618      	mov	r0, r3
 8002280:	f7fe fde4 	bl	8000e4c <__aeabi_fdiv>
 8002284:	4603      	mov	r3, r0
 8002286:	461a      	mov	r2, r3
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	609a      	str	r2, [r3, #8]
    q -> q4 /= norm;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	68db      	ldr	r3, [r3, #12]
 8002290:	68f9      	ldr	r1, [r7, #12]
 8002292:	4618      	mov	r0, r3
 8002294:	f7fe fdda 	bl	8000e4c <__aeabi_fdiv>
 8002298:	4603      	mov	r3, r0
 800229a:	461a      	mov	r2, r3
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	60da      	str	r2, [r3, #12]
}
 80022a0:	bf00      	nop
 80022a2:	3710      	adds	r7, #16
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}

080022a8 <quat_mult>:

#include "madgwickFilter.h"

struct quaternion q_est = { 1, 0, 0, 0};       // initialize with as unit vector with real component  = 1

struct quaternion quat_mult (struct quaternion L, struct quaternion R){
 80022a8:	b084      	sub	sp, #16
 80022aa:	b590      	push	{r4, r7, lr}
 80022ac:	b087      	sub	sp, #28
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	6078      	str	r0, [r7, #4]
 80022b2:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 80022b6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    
    
    struct quaternion product;
    product.q1 = (L.q1 * R.q1) - (L.q2 * R.q2) - (L.q3 * R.q3) - (L.q4 * R.q4);
 80022ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022bc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80022be:	4611      	mov	r1, r2
 80022c0:	4618      	mov	r0, r3
 80022c2:	f7fe fd0f 	bl	8000ce4 <__aeabi_fmul>
 80022c6:	4603      	mov	r3, r0
 80022c8:	461c      	mov	r4, r3
 80022ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022cc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80022ce:	4611      	mov	r1, r2
 80022d0:	4618      	mov	r0, r3
 80022d2:	f7fe fd07 	bl	8000ce4 <__aeabi_fmul>
 80022d6:	4603      	mov	r3, r0
 80022d8:	4619      	mov	r1, r3
 80022da:	4620      	mov	r0, r4
 80022dc:	f7fe fbf8 	bl	8000ad0 <__aeabi_fsub>
 80022e0:	4603      	mov	r3, r0
 80022e2:	461c      	mov	r4, r3
 80022e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80022e8:	4611      	mov	r1, r2
 80022ea:	4618      	mov	r0, r3
 80022ec:	f7fe fcfa 	bl	8000ce4 <__aeabi_fmul>
 80022f0:	4603      	mov	r3, r0
 80022f2:	4619      	mov	r1, r3
 80022f4:	4620      	mov	r0, r4
 80022f6:	f7fe fbeb 	bl	8000ad0 <__aeabi_fsub>
 80022fa:	4603      	mov	r3, r0
 80022fc:	461c      	mov	r4, r3
 80022fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002300:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002302:	4611      	mov	r1, r2
 8002304:	4618      	mov	r0, r3
 8002306:	f7fe fced 	bl	8000ce4 <__aeabi_fmul>
 800230a:	4603      	mov	r3, r0
 800230c:	4619      	mov	r1, r3
 800230e:	4620      	mov	r0, r4
 8002310:	f7fe fbde 	bl	8000ad0 <__aeabi_fsub>
 8002314:	4603      	mov	r3, r0
 8002316:	60bb      	str	r3, [r7, #8]
    product.q2 = (L.q1 * R.q2) + (L.q2 * R.q1) + (L.q3 * R.q4) - (L.q4 * R.q3);
 8002318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800231a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800231c:	4611      	mov	r1, r2
 800231e:	4618      	mov	r0, r3
 8002320:	f7fe fce0 	bl	8000ce4 <__aeabi_fmul>
 8002324:	4603      	mov	r3, r0
 8002326:	461c      	mov	r4, r3
 8002328:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800232a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800232c:	4611      	mov	r1, r2
 800232e:	4618      	mov	r0, r3
 8002330:	f7fe fcd8 	bl	8000ce4 <__aeabi_fmul>
 8002334:	4603      	mov	r3, r0
 8002336:	4619      	mov	r1, r3
 8002338:	4620      	mov	r0, r4
 800233a:	f7fe fbcb 	bl	8000ad4 <__addsf3>
 800233e:	4603      	mov	r3, r0
 8002340:	461c      	mov	r4, r3
 8002342:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002344:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002346:	4611      	mov	r1, r2
 8002348:	4618      	mov	r0, r3
 800234a:	f7fe fccb 	bl	8000ce4 <__aeabi_fmul>
 800234e:	4603      	mov	r3, r0
 8002350:	4619      	mov	r1, r3
 8002352:	4620      	mov	r0, r4
 8002354:	f7fe fbbe 	bl	8000ad4 <__addsf3>
 8002358:	4603      	mov	r3, r0
 800235a:	461c      	mov	r4, r3
 800235c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800235e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002360:	4611      	mov	r1, r2
 8002362:	4618      	mov	r0, r3
 8002364:	f7fe fcbe 	bl	8000ce4 <__aeabi_fmul>
 8002368:	4603      	mov	r3, r0
 800236a:	4619      	mov	r1, r3
 800236c:	4620      	mov	r0, r4
 800236e:	f7fe fbaf 	bl	8000ad0 <__aeabi_fsub>
 8002372:	4603      	mov	r3, r0
 8002374:	60fb      	str	r3, [r7, #12]
    product.q3 = (L.q1 * R.q3) - (L.q2 * R.q4) + (L.q3 * R.q1) + (L.q4 * R.q2);
 8002376:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002378:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800237a:	4611      	mov	r1, r2
 800237c:	4618      	mov	r0, r3
 800237e:	f7fe fcb1 	bl	8000ce4 <__aeabi_fmul>
 8002382:	4603      	mov	r3, r0
 8002384:	461c      	mov	r4, r3
 8002386:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002388:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800238a:	4611      	mov	r1, r2
 800238c:	4618      	mov	r0, r3
 800238e:	f7fe fca9 	bl	8000ce4 <__aeabi_fmul>
 8002392:	4603      	mov	r3, r0
 8002394:	4619      	mov	r1, r3
 8002396:	4620      	mov	r0, r4
 8002398:	f7fe fb9a 	bl	8000ad0 <__aeabi_fsub>
 800239c:	4603      	mov	r3, r0
 800239e:	461c      	mov	r4, r3
 80023a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023a2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80023a4:	4611      	mov	r1, r2
 80023a6:	4618      	mov	r0, r3
 80023a8:	f7fe fc9c 	bl	8000ce4 <__aeabi_fmul>
 80023ac:	4603      	mov	r3, r0
 80023ae:	4619      	mov	r1, r3
 80023b0:	4620      	mov	r0, r4
 80023b2:	f7fe fb8f 	bl	8000ad4 <__addsf3>
 80023b6:	4603      	mov	r3, r0
 80023b8:	461c      	mov	r4, r3
 80023ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023bc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80023be:	4611      	mov	r1, r2
 80023c0:	4618      	mov	r0, r3
 80023c2:	f7fe fc8f 	bl	8000ce4 <__aeabi_fmul>
 80023c6:	4603      	mov	r3, r0
 80023c8:	4619      	mov	r1, r3
 80023ca:	4620      	mov	r0, r4
 80023cc:	f7fe fb82 	bl	8000ad4 <__addsf3>
 80023d0:	4603      	mov	r3, r0
 80023d2:	613b      	str	r3, [r7, #16]
    product.q4 = (L.q1 * R.q4) + (L.q2 * R.q3) - (L.q3 * R.q2) + (L.q4 * R.q1);
 80023d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023d6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80023d8:	4611      	mov	r1, r2
 80023da:	4618      	mov	r0, r3
 80023dc:	f7fe fc82 	bl	8000ce4 <__aeabi_fmul>
 80023e0:	4603      	mov	r3, r0
 80023e2:	461c      	mov	r4, r3
 80023e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023e6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80023e8:	4611      	mov	r1, r2
 80023ea:	4618      	mov	r0, r3
 80023ec:	f7fe fc7a 	bl	8000ce4 <__aeabi_fmul>
 80023f0:	4603      	mov	r3, r0
 80023f2:	4619      	mov	r1, r3
 80023f4:	4620      	mov	r0, r4
 80023f6:	f7fe fb6d 	bl	8000ad4 <__addsf3>
 80023fa:	4603      	mov	r3, r0
 80023fc:	461c      	mov	r4, r3
 80023fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002400:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002402:	4611      	mov	r1, r2
 8002404:	4618      	mov	r0, r3
 8002406:	f7fe fc6d 	bl	8000ce4 <__aeabi_fmul>
 800240a:	4603      	mov	r3, r0
 800240c:	4619      	mov	r1, r3
 800240e:	4620      	mov	r0, r4
 8002410:	f7fe fb5e 	bl	8000ad0 <__aeabi_fsub>
 8002414:	4603      	mov	r3, r0
 8002416:	461c      	mov	r4, r3
 8002418:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800241a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800241c:	4611      	mov	r1, r2
 800241e:	4618      	mov	r0, r3
 8002420:	f7fe fc60 	bl	8000ce4 <__aeabi_fmul>
 8002424:	4603      	mov	r3, r0
 8002426:	4619      	mov	r1, r3
 8002428:	4620      	mov	r0, r4
 800242a:	f7fe fb53 	bl	8000ad4 <__addsf3>
 800242e:	4603      	mov	r3, r0
 8002430:	617b      	str	r3, [r7, #20]
    
    return product;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	461c      	mov	r4, r3
 8002436:	f107 0308 	add.w	r3, r7, #8
 800243a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800243c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8002440:	6878      	ldr	r0, [r7, #4]
 8002442:	371c      	adds	r7, #28
 8002444:	46bd      	mov	sp, r7
 8002446:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800244a:	b004      	add	sp, #16
 800244c:	4770      	bx	lr
	...

08002450 <imu_filter>:


// The resulting quaternion is a global variable (q_est), so it is not returned or passed by reference/pointer
// Gyroscope Angular Velocity components are in Radians per Second
// Accelerometer componets will be normalized
void imu_filter(float ax, float ay, float az, float gx, float gy, float gz){
 8002450:	b5b0      	push	{r4, r5, r7, lr}
 8002452:	b0b2      	sub	sp, #200	; 0xc8
 8002454:	af06      	add	r7, sp, #24
 8002456:	61f8      	str	r0, [r7, #28]
 8002458:	61b9      	str	r1, [r7, #24]
 800245a:	617a      	str	r2, [r7, #20]
 800245c:	613b      	str	r3, [r7, #16]
    
    //Variables and constants
    struct quaternion q_est_prev = q_est;
 800245e:	4bb7      	ldr	r3, [pc, #732]	; (800273c <imu_filter+0x2ec>)
 8002460:	f107 04a0 	add.w	r4, r7, #160	; 0xa0
 8002464:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002466:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    struct quaternion q_est_dot = {0};            // used as a place holder in equations 42 and 43
 800246a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800246e:	2200      	movs	r2, #0
 8002470:	601a      	str	r2, [r3, #0]
 8002472:	605a      	str	r2, [r3, #4]
 8002474:	609a      	str	r2, [r3, #8]
 8002476:	60da      	str	r2, [r3, #12]
    //const struct quaternion q_g_ref = {0, 0, 0, 1};// equation (23), reference to field of gravity for gradient descent optimization (not needed because I used eq 25 instead of eq 21
    struct quaternion q_a = {0, ax, ay, az};    // equation (24) raw acceleration values, needs to be normalized
 8002478:	f04f 0300 	mov.w	r3, #0
 800247c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002486:	69bb      	ldr	r3, [r7, #24]
 8002488:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    
    float F_g [3] = {0};                        // equation(15/21/25) objective function for gravity
 8002492:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002496:	2200      	movs	r2, #0
 8002498:	601a      	str	r2, [r3, #0]
 800249a:	605a      	str	r2, [r3, #4]
 800249c:	609a      	str	r2, [r3, #8]
    float J_g [3][4] = {0};                     // jacobian matrix for gravity
 800249e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80024a2:	2230      	movs	r2, #48	; 0x30
 80024a4:	2100      	movs	r1, #0
 80024a6:	4618      	mov	r0, r3
 80024a8:	f006 fd48 	bl	8008f3c <memset>
    
    struct quaternion gradient = {0};
 80024ac:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80024b0:	2200      	movs	r2, #0
 80024b2:	601a      	str	r2, [r3, #0]
 80024b4:	605a      	str	r2, [r3, #4]
 80024b6:	609a      	str	r2, [r3, #8]
 80024b8:	60da      	str	r2, [r3, #12]
    
    /* Integrate angluar velocity to obtain position in angles. */
    struct quaternion q_w;                   // equation (10), places gyroscope readings in a quaternion
    q_w.q1 = 0;                              // the real component is zero, which the Madgwick uses to simplfy quat. mult.
 80024ba:	f04f 0300 	mov.w	r3, #0
 80024be:	627b      	str	r3, [r7, #36]	; 0x24
    q_w.q2 = gx;
 80024c0:	693b      	ldr	r3, [r7, #16]
 80024c2:	62bb      	str	r3, [r7, #40]	; 0x28
    q_w.q3 = gy;
 80024c4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80024c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    q_w.q4 = gz;
 80024ca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80024ce:	633b      	str	r3, [r7, #48]	; 0x30
    
    quat_scalar(&q_w, 0.5);                  // equation (12) dq/dt = (1/2)q*w
 80024d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024d4:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80024d8:	4618      	mov	r0, r3
 80024da:	f7ff fdc7 	bl	800206c <quat_scalar>
    q_w = quat_mult(q_est_prev, q_w);        // equation (12)
 80024de:	463d      	mov	r5, r7
 80024e0:	ac01      	add	r4, sp, #4
 80024e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024e6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80024e8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80024ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80024f0:	9300      	str	r3, [sp, #0]
 80024f2:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80024f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80024f8:	4628      	mov	r0, r5
 80024fa:	f7ff fed5 	bl	80022a8 <quat_mult>
 80024fe:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8002502:	463b      	mov	r3, r7
 8002504:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002506:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
     The matrix multiplcation can also be done hard coded to reduce code.
     
     Note: it is possible to compute the objective function with quaternion multiplcation functions, but it does not take into account the many zeros that cancel terms out and is not optimized like the paper shows
     */
    
    quat_Normalization(&q_a);              // normalize the acceleration quaternion to be a unit quaternion
 800250a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800250e:	4618      	mov	r0, r3
 8002510:	f7ff fe95 	bl	800223e <quat_Normalization>
    //Compute the objective function for gravity, equation(15), simplified to equation (25) due to the 0's in the acceleration reference quaternion
    F_g[0] = 2*(q_est_prev.q2 * q_est_prev.q4 - q_est_prev.q1 * q_est_prev.q3) - q_a.q2;
 8002514:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002518:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800251c:	4611      	mov	r1, r2
 800251e:	4618      	mov	r0, r3
 8002520:	f7fe fbe0 	bl	8000ce4 <__aeabi_fmul>
 8002524:	4603      	mov	r3, r0
 8002526:	461c      	mov	r4, r3
 8002528:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800252c:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002530:	4611      	mov	r1, r2
 8002532:	4618      	mov	r0, r3
 8002534:	f7fe fbd6 	bl	8000ce4 <__aeabi_fmul>
 8002538:	4603      	mov	r3, r0
 800253a:	4619      	mov	r1, r3
 800253c:	4620      	mov	r0, r4
 800253e:	f7fe fac7 	bl	8000ad0 <__aeabi_fsub>
 8002542:	4603      	mov	r3, r0
 8002544:	4619      	mov	r1, r3
 8002546:	4618      	mov	r0, r3
 8002548:	f7fe fac4 	bl	8000ad4 <__addsf3>
 800254c:	4603      	mov	r3, r0
 800254e:	461a      	mov	r2, r3
 8002550:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002554:	4619      	mov	r1, r3
 8002556:	4610      	mov	r0, r2
 8002558:	f7fe faba 	bl	8000ad0 <__aeabi_fsub>
 800255c:	4603      	mov	r3, r0
 800255e:	677b      	str	r3, [r7, #116]	; 0x74
    F_g[1] = 2*(q_est_prev.q1 * q_est_prev.q2 + q_est_prev.q3* q_est_prev.q4) - q_a.q3;
 8002560:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002564:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8002568:	4611      	mov	r1, r2
 800256a:	4618      	mov	r0, r3
 800256c:	f7fe fbba 	bl	8000ce4 <__aeabi_fmul>
 8002570:	4603      	mov	r3, r0
 8002572:	461c      	mov	r4, r3
 8002574:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002578:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800257c:	4611      	mov	r1, r2
 800257e:	4618      	mov	r0, r3
 8002580:	f7fe fbb0 	bl	8000ce4 <__aeabi_fmul>
 8002584:	4603      	mov	r3, r0
 8002586:	4619      	mov	r1, r3
 8002588:	4620      	mov	r0, r4
 800258a:	f7fe faa3 	bl	8000ad4 <__addsf3>
 800258e:	4603      	mov	r3, r0
 8002590:	4619      	mov	r1, r3
 8002592:	4618      	mov	r0, r3
 8002594:	f7fe fa9e 	bl	8000ad4 <__addsf3>
 8002598:	4603      	mov	r3, r0
 800259a:	461a      	mov	r2, r3
 800259c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80025a0:	4619      	mov	r1, r3
 80025a2:	4610      	mov	r0, r2
 80025a4:	f7fe fa94 	bl	8000ad0 <__aeabi_fsub>
 80025a8:	4603      	mov	r3, r0
 80025aa:	67bb      	str	r3, [r7, #120]	; 0x78
    F_g[2] = 2*(0.5 - q_est_prev.q2 * q_est_prev.q2 - q_est_prev.q3 * q_est_prev.q3) - q_a.q4;
 80025ac:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80025b0:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 80025b4:	4611      	mov	r1, r2
 80025b6:	4618      	mov	r0, r3
 80025b8:	f7fe fb94 	bl	8000ce4 <__aeabi_fmul>
 80025bc:	4603      	mov	r3, r0
 80025be:	4618      	mov	r0, r3
 80025c0:	f7fd ff2a 	bl	8000418 <__aeabi_f2d>
 80025c4:	4602      	mov	r2, r0
 80025c6:	460b      	mov	r3, r1
 80025c8:	f04f 0000 	mov.w	r0, #0
 80025cc:	495c      	ldr	r1, [pc, #368]	; (8002740 <imu_filter+0x2f0>)
 80025ce:	f7fd fdc3 	bl	8000158 <__aeabi_dsub>
 80025d2:	4602      	mov	r2, r0
 80025d4:	460b      	mov	r3, r1
 80025d6:	4614      	mov	r4, r2
 80025d8:	461d      	mov	r5, r3
 80025da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80025de:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80025e2:	4611      	mov	r1, r2
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7fe fb7d 	bl	8000ce4 <__aeabi_fmul>
 80025ea:	4603      	mov	r3, r0
 80025ec:	4618      	mov	r0, r3
 80025ee:	f7fd ff13 	bl	8000418 <__aeabi_f2d>
 80025f2:	4602      	mov	r2, r0
 80025f4:	460b      	mov	r3, r1
 80025f6:	4620      	mov	r0, r4
 80025f8:	4629      	mov	r1, r5
 80025fa:	f7fd fdad 	bl	8000158 <__aeabi_dsub>
 80025fe:	4602      	mov	r2, r0
 8002600:	460b      	mov	r3, r1
 8002602:	4610      	mov	r0, r2
 8002604:	4619      	mov	r1, r3
 8002606:	4602      	mov	r2, r0
 8002608:	460b      	mov	r3, r1
 800260a:	f7fd fda7 	bl	800015c <__adddf3>
 800260e:	4602      	mov	r2, r0
 8002610:	460b      	mov	r3, r1
 8002612:	4614      	mov	r4, r2
 8002614:	461d      	mov	r5, r3
 8002616:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800261a:	4618      	mov	r0, r3
 800261c:	f7fd fefc 	bl	8000418 <__aeabi_f2d>
 8002620:	4602      	mov	r2, r0
 8002622:	460b      	mov	r3, r1
 8002624:	4620      	mov	r0, r4
 8002626:	4629      	mov	r1, r5
 8002628:	f7fd fd96 	bl	8000158 <__aeabi_dsub>
 800262c:	4602      	mov	r2, r0
 800262e:	460b      	mov	r3, r1
 8002630:	4610      	mov	r0, r2
 8002632:	4619      	mov	r1, r3
 8002634:	f7fe f9f8 	bl	8000a28 <__aeabi_d2f>
 8002638:	4603      	mov	r3, r0
 800263a:	67fb      	str	r3, [r7, #124]	; 0x7c
    
    //Compute the Jacobian matrix, equation (26), for gravity
    J_g[0][0] = -2 * q_est_prev.q3;
 800263c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002640:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8002644:	4618      	mov	r0, r3
 8002646:	f7fe fb4d 	bl	8000ce4 <__aeabi_fmul>
 800264a:	4603      	mov	r3, r0
 800264c:	647b      	str	r3, [r7, #68]	; 0x44
    J_g[0][1] =  2 * q_est_prev.q4;
 800264e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002652:	4619      	mov	r1, r3
 8002654:	4618      	mov	r0, r3
 8002656:	f7fe fa3d 	bl	8000ad4 <__addsf3>
 800265a:	4603      	mov	r3, r0
 800265c:	64bb      	str	r3, [r7, #72]	; 0x48
    J_g[0][2] = -2 * q_est_prev.q1;
 800265e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002662:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8002666:	4618      	mov	r0, r3
 8002668:	f7fe fb3c 	bl	8000ce4 <__aeabi_fmul>
 800266c:	4603      	mov	r3, r0
 800266e:	64fb      	str	r3, [r7, #76]	; 0x4c
    J_g[0][3] =  2 * q_est_prev.q2;
 8002670:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002674:	4619      	mov	r1, r3
 8002676:	4618      	mov	r0, r3
 8002678:	f7fe fa2c 	bl	8000ad4 <__addsf3>
 800267c:	4603      	mov	r3, r0
 800267e:	653b      	str	r3, [r7, #80]	; 0x50
    
    J_g[1][0] = 2 * q_est_prev.q2;
 8002680:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002684:	4619      	mov	r1, r3
 8002686:	4618      	mov	r0, r3
 8002688:	f7fe fa24 	bl	8000ad4 <__addsf3>
 800268c:	4603      	mov	r3, r0
 800268e:	657b      	str	r3, [r7, #84]	; 0x54
    J_g[1][1] = 2 * q_est_prev.q1;
 8002690:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002694:	4619      	mov	r1, r3
 8002696:	4618      	mov	r0, r3
 8002698:	f7fe fa1c 	bl	8000ad4 <__addsf3>
 800269c:	4603      	mov	r3, r0
 800269e:	65bb      	str	r3, [r7, #88]	; 0x58
    J_g[1][2] = 2 * q_est_prev.q4;
 80026a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80026a4:	4619      	mov	r1, r3
 80026a6:	4618      	mov	r0, r3
 80026a8:	f7fe fa14 	bl	8000ad4 <__addsf3>
 80026ac:	4603      	mov	r3, r0
 80026ae:	65fb      	str	r3, [r7, #92]	; 0x5c
    J_g[1][3] = 2 * q_est_prev.q3;
 80026b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80026b4:	4619      	mov	r1, r3
 80026b6:	4618      	mov	r0, r3
 80026b8:	f7fe fa0c 	bl	8000ad4 <__addsf3>
 80026bc:	4603      	mov	r3, r0
 80026be:	663b      	str	r3, [r7, #96]	; 0x60
    
    J_g[2][0] = 0;
 80026c0:	f04f 0300 	mov.w	r3, #0
 80026c4:	667b      	str	r3, [r7, #100]	; 0x64
    J_g[2][1] = -4 * q_est_prev.q2;
 80026c6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80026ca:	491e      	ldr	r1, [pc, #120]	; (8002744 <imu_filter+0x2f4>)
 80026cc:	4618      	mov	r0, r3
 80026ce:	f7fe fb09 	bl	8000ce4 <__aeabi_fmul>
 80026d2:	4603      	mov	r3, r0
 80026d4:	66bb      	str	r3, [r7, #104]	; 0x68
    J_g[2][2] = -4 * q_est_prev.q3;
 80026d6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80026da:	491a      	ldr	r1, [pc, #104]	; (8002744 <imu_filter+0x2f4>)
 80026dc:	4618      	mov	r0, r3
 80026de:	f7fe fb01 	bl	8000ce4 <__aeabi_fmul>
 80026e2:	4603      	mov	r3, r0
 80026e4:	66fb      	str	r3, [r7, #108]	; 0x6c
    J_g[2][3] = 0;
 80026e6:	f04f 0300 	mov.w	r3, #0
 80026ea:	673b      	str	r3, [r7, #112]	; 0x70
    
    // now computer the gradient, equation (20), gradient = J_g'*F_g
    gradient.q1 = J_g[0][0] * F_g[0] + J_g[1][0] * F_g[1] + J_g[2][0] * F_g[2];
 80026ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80026ee:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80026f0:	4611      	mov	r1, r2
 80026f2:	4618      	mov	r0, r3
 80026f4:	f7fe faf6 	bl	8000ce4 <__aeabi_fmul>
 80026f8:	4603      	mov	r3, r0
 80026fa:	461c      	mov	r4, r3
 80026fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80026fe:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8002700:	4611      	mov	r1, r2
 8002702:	4618      	mov	r0, r3
 8002704:	f7fe faee 	bl	8000ce4 <__aeabi_fmul>
 8002708:	4603      	mov	r3, r0
 800270a:	4619      	mov	r1, r3
 800270c:	4620      	mov	r0, r4
 800270e:	f7fe f9e1 	bl	8000ad4 <__addsf3>
 8002712:	4603      	mov	r3, r0
 8002714:	461c      	mov	r4, r3
 8002716:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002718:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800271a:	4611      	mov	r1, r2
 800271c:	4618      	mov	r0, r3
 800271e:	f7fe fae1 	bl	8000ce4 <__aeabi_fmul>
 8002722:	4603      	mov	r3, r0
 8002724:	4619      	mov	r1, r3
 8002726:	4620      	mov	r0, r4
 8002728:	f7fe f9d4 	bl	8000ad4 <__addsf3>
 800272c:	4603      	mov	r3, r0
 800272e:	637b      	str	r3, [r7, #52]	; 0x34
    gradient.q2 = J_g[0][1] * F_g[0] + J_g[1][1] * F_g[1] + J_g[2][1] * F_g[2];
 8002730:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002732:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002734:	4611      	mov	r1, r2
 8002736:	4618      	mov	r0, r3
 8002738:	e006      	b.n	8002748 <imu_filter+0x2f8>
 800273a:	bf00      	nop
 800273c:	20000004 	.word	0x20000004
 8002740:	3fe00000 	.word	0x3fe00000
 8002744:	c0800000 	.word	0xc0800000
 8002748:	f7fe facc 	bl	8000ce4 <__aeabi_fmul>
 800274c:	4603      	mov	r3, r0
 800274e:	461c      	mov	r4, r3
 8002750:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002752:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8002754:	4611      	mov	r1, r2
 8002756:	4618      	mov	r0, r3
 8002758:	f7fe fac4 	bl	8000ce4 <__aeabi_fmul>
 800275c:	4603      	mov	r3, r0
 800275e:	4619      	mov	r1, r3
 8002760:	4620      	mov	r0, r4
 8002762:	f7fe f9b7 	bl	8000ad4 <__addsf3>
 8002766:	4603      	mov	r3, r0
 8002768:	461c      	mov	r4, r3
 800276a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800276c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800276e:	4611      	mov	r1, r2
 8002770:	4618      	mov	r0, r3
 8002772:	f7fe fab7 	bl	8000ce4 <__aeabi_fmul>
 8002776:	4603      	mov	r3, r0
 8002778:	4619      	mov	r1, r3
 800277a:	4620      	mov	r0, r4
 800277c:	f7fe f9aa 	bl	8000ad4 <__addsf3>
 8002780:	4603      	mov	r3, r0
 8002782:	63bb      	str	r3, [r7, #56]	; 0x38
    gradient.q3 = J_g[0][2] * F_g[0] + J_g[1][2] * F_g[1] + J_g[2][2] * F_g[2];
 8002784:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002786:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002788:	4611      	mov	r1, r2
 800278a:	4618      	mov	r0, r3
 800278c:	f7fe faaa 	bl	8000ce4 <__aeabi_fmul>
 8002790:	4603      	mov	r3, r0
 8002792:	461c      	mov	r4, r3
 8002794:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002796:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8002798:	4611      	mov	r1, r2
 800279a:	4618      	mov	r0, r3
 800279c:	f7fe faa2 	bl	8000ce4 <__aeabi_fmul>
 80027a0:	4603      	mov	r3, r0
 80027a2:	4619      	mov	r1, r3
 80027a4:	4620      	mov	r0, r4
 80027a6:	f7fe f995 	bl	8000ad4 <__addsf3>
 80027aa:	4603      	mov	r3, r0
 80027ac:	461c      	mov	r4, r3
 80027ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027b0:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80027b2:	4611      	mov	r1, r2
 80027b4:	4618      	mov	r0, r3
 80027b6:	f7fe fa95 	bl	8000ce4 <__aeabi_fmul>
 80027ba:	4603      	mov	r3, r0
 80027bc:	4619      	mov	r1, r3
 80027be:	4620      	mov	r0, r4
 80027c0:	f7fe f988 	bl	8000ad4 <__addsf3>
 80027c4:	4603      	mov	r3, r0
 80027c6:	63fb      	str	r3, [r7, #60]	; 0x3c
    gradient.q4 = J_g[0][3] * F_g[0] + J_g[1][3] * F_g[1] + J_g[2][3] * F_g[2];
 80027c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80027ca:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80027cc:	4611      	mov	r1, r2
 80027ce:	4618      	mov	r0, r3
 80027d0:	f7fe fa88 	bl	8000ce4 <__aeabi_fmul>
 80027d4:	4603      	mov	r3, r0
 80027d6:	461c      	mov	r4, r3
 80027d8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80027da:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80027dc:	4611      	mov	r1, r2
 80027de:	4618      	mov	r0, r3
 80027e0:	f7fe fa80 	bl	8000ce4 <__aeabi_fmul>
 80027e4:	4603      	mov	r3, r0
 80027e6:	4619      	mov	r1, r3
 80027e8:	4620      	mov	r0, r4
 80027ea:	f7fe f973 	bl	8000ad4 <__addsf3>
 80027ee:	4603      	mov	r3, r0
 80027f0:	461c      	mov	r4, r3
 80027f2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80027f4:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80027f6:	4611      	mov	r1, r2
 80027f8:	4618      	mov	r0, r3
 80027fa:	f7fe fa73 	bl	8000ce4 <__aeabi_fmul>
 80027fe:	4603      	mov	r3, r0
 8002800:	4619      	mov	r1, r3
 8002802:	4620      	mov	r0, r4
 8002804:	f7fe f966 	bl	8000ad4 <__addsf3>
 8002808:	4603      	mov	r3, r0
 800280a:	643b      	str	r3, [r7, #64]	; 0x40
    
    // Normalize the gradient, equation (44)
    quat_Normalization(&gradient);
 800280c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002810:	4618      	mov	r0, r3
 8002812:	f7ff fd14 	bl	800223e <quat_Normalization>
     Eq. 36 has the filter gain Gamma, which is related to the step size and thus alpha. With alpha being very large,
        you can make assumptions to simplify the fusion equatoin of eq.36.
     Combining the simplification of the gradient descent equation with the simplification of the fusion equation gets you eq.
     41 which can be subdivided into eqs 42-44.
    */
    quat_scalar(&gradient, BETA);             // multiply normalized gradient by beta
 8002816:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800281a:	4918      	ldr	r1, [pc, #96]	; (800287c <imu_filter+0x42c>)
 800281c:	4618      	mov	r0, r3
 800281e:	f7ff fc25 	bl	800206c <quat_scalar>
    quat_sub(&q_est_dot, q_w, gradient);        // subtract above from q_w, the integrated gyro quaternion
 8002822:	f107 0590 	add.w	r5, r7, #144	; 0x90
 8002826:	ac01      	add	r4, sp, #4
 8002828:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800282c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800282e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002832:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002834:	9300      	str	r3, [sp, #0]
 8002836:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800283a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800283c:	4628      	mov	r0, r5
 800283e:	f7ff fc7e 	bl	800213e <quat_sub>
    quat_scalar(&q_est_dot, DELTA_T);
 8002842:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002846:	490e      	ldr	r1, [pc, #56]	; (8002880 <imu_filter+0x430>)
 8002848:	4618      	mov	r0, r3
 800284a:	f7ff fc0f 	bl	800206c <quat_scalar>
    quat_add(&q_est, q_est_prev, q_est_dot);     // Integrate orientation rate to find position
 800284e:	ac01      	add	r4, sp, #4
 8002850:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8002854:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002856:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800285a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800285e:	9300      	str	r3, [sp, #0]
 8002860:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002864:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002866:	4807      	ldr	r0, [pc, #28]	; (8002884 <imu_filter+0x434>)
 8002868:	f7ff fc31 	bl	80020ce <quat_add>
    quat_Normalization(&q_est);                 // normalize the orientation of the estimate
 800286c:	4805      	ldr	r0, [pc, #20]	; (8002884 <imu_filter+0x434>)
 800286e:	f7ff fce6 	bl	800223e <quat_Normalization>
                                                //(shown in diagram, plus always use unit quaternions for orientation)
   
}
 8002872:	bf00      	nop
 8002874:	37b0      	adds	r7, #176	; 0xb0
 8002876:	46bd      	mov	sp, r7
 8002878:	bdb0      	pop	{r4, r5, r7, pc}
 800287a:	bf00      	nop
 800287c:	3d9ac70e 	.word	0x3d9ac70e
 8002880:	3ba3d70a 	.word	0x3ba3d70a
 8002884:	20000004 	.word	0x20000004

08002888 <eulerAngles>:
 Assume right hand system
 Roll is about the x axis, represented as phi
 Pitch is about the y axis, represented as theta
 Yaw is about the z axis, represented as psi (trident looking greek symbol)
 */
void eulerAngles(struct quaternion q, float* roll, float* pitch, float* yaw){
 8002888:	b5b0      	push	{r4, r5, r7, lr}
 800288a:	b084      	sub	sp, #16
 800288c:	af00      	add	r7, sp, #0
 800288e:	463c      	mov	r4, r7
 8002890:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    
    *yaw = atan2f((2*q.q2*q.q3 - 2*q.q1*q.q4), (2*q.q1*q.q1 + 2*q.q2*q.q2 -1));  // equation (7)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	4619      	mov	r1, r3
 8002898:	4618      	mov	r0, r3
 800289a:	f7fe f91b 	bl	8000ad4 <__addsf3>
 800289e:	4603      	mov	r3, r0
 80028a0:	461a      	mov	r2, r3
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	4619      	mov	r1, r3
 80028a6:	4610      	mov	r0, r2
 80028a8:	f7fe fa1c 	bl	8000ce4 <__aeabi_fmul>
 80028ac:	4603      	mov	r3, r0
 80028ae:	461c      	mov	r4, r3
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	4619      	mov	r1, r3
 80028b4:	4618      	mov	r0, r3
 80028b6:	f7fe f90d 	bl	8000ad4 <__addsf3>
 80028ba:	4603      	mov	r3, r0
 80028bc:	461a      	mov	r2, r3
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	4619      	mov	r1, r3
 80028c2:	4610      	mov	r0, r2
 80028c4:	f7fe fa0e 	bl	8000ce4 <__aeabi_fmul>
 80028c8:	4603      	mov	r3, r0
 80028ca:	4619      	mov	r1, r3
 80028cc:	4620      	mov	r0, r4
 80028ce:	f7fe f8ff 	bl	8000ad0 <__aeabi_fsub>
 80028d2:	4603      	mov	r3, r0
 80028d4:	461c      	mov	r4, r3
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	4619      	mov	r1, r3
 80028da:	4618      	mov	r0, r3
 80028dc:	f7fe f8fa 	bl	8000ad4 <__addsf3>
 80028e0:	4603      	mov	r3, r0
 80028e2:	461a      	mov	r2, r3
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	4619      	mov	r1, r3
 80028e8:	4610      	mov	r0, r2
 80028ea:	f7fe f9fb 	bl	8000ce4 <__aeabi_fmul>
 80028ee:	4603      	mov	r3, r0
 80028f0:	461d      	mov	r5, r3
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	4619      	mov	r1, r3
 80028f6:	4618      	mov	r0, r3
 80028f8:	f7fe f8ec 	bl	8000ad4 <__addsf3>
 80028fc:	4603      	mov	r3, r0
 80028fe:	461a      	mov	r2, r3
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	4619      	mov	r1, r3
 8002904:	4610      	mov	r0, r2
 8002906:	f7fe f9ed 	bl	8000ce4 <__aeabi_fmul>
 800290a:	4603      	mov	r3, r0
 800290c:	4619      	mov	r1, r3
 800290e:	4628      	mov	r0, r5
 8002910:	f7fe f8e0 	bl	8000ad4 <__addsf3>
 8002914:	4603      	mov	r3, r0
 8002916:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800291a:	4618      	mov	r0, r3
 800291c:	f7fe f8d8 	bl	8000ad0 <__aeabi_fsub>
 8002920:	4603      	mov	r3, r0
 8002922:	4619      	mov	r1, r3
 8002924:	4620      	mov	r0, r4
 8002926:	f005 feed 	bl	8008704 <atan2f>
 800292a:	4602      	mov	r2, r0
 800292c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800292e:	601a      	str	r2, [r3, #0]
    *pitch = -asinf(2*q.q2*q.q4 + 2*q.q1*q.q3);                                  // equatino (8)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	4619      	mov	r1, r3
 8002934:	4618      	mov	r0, r3
 8002936:	f7fe f8cd 	bl	8000ad4 <__addsf3>
 800293a:	4603      	mov	r3, r0
 800293c:	461a      	mov	r2, r3
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	4619      	mov	r1, r3
 8002942:	4610      	mov	r0, r2
 8002944:	f7fe f9ce 	bl	8000ce4 <__aeabi_fmul>
 8002948:	4603      	mov	r3, r0
 800294a:	461c      	mov	r4, r3
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	4619      	mov	r1, r3
 8002950:	4618      	mov	r0, r3
 8002952:	f7fe f8bf 	bl	8000ad4 <__addsf3>
 8002956:	4603      	mov	r3, r0
 8002958:	461a      	mov	r2, r3
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	4619      	mov	r1, r3
 800295e:	4610      	mov	r0, r2
 8002960:	f7fe f9c0 	bl	8000ce4 <__aeabi_fmul>
 8002964:	4603      	mov	r3, r0
 8002966:	4619      	mov	r1, r3
 8002968:	4620      	mov	r0, r4
 800296a:	f7fe f8b3 	bl	8000ad4 <__addsf3>
 800296e:	4603      	mov	r3, r0
 8002970:	4618      	mov	r0, r3
 8002972:	f005 fea7 	bl	80086c4 <asinf>
 8002976:	4603      	mov	r3, r0
 8002978:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 800297c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800297e:	601a      	str	r2, [r3, #0]
    *roll  = atan2f((2*q.q3*q.q4 - 2*q.q1*q.q2), (2*q.q1*q.q1 + 2*q.q4*q.q4 -1));
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	4619      	mov	r1, r3
 8002984:	4618      	mov	r0, r3
 8002986:	f7fe f8a5 	bl	8000ad4 <__addsf3>
 800298a:	4603      	mov	r3, r0
 800298c:	461a      	mov	r2, r3
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	4619      	mov	r1, r3
 8002992:	4610      	mov	r0, r2
 8002994:	f7fe f9a6 	bl	8000ce4 <__aeabi_fmul>
 8002998:	4603      	mov	r3, r0
 800299a:	461c      	mov	r4, r3
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	4619      	mov	r1, r3
 80029a0:	4618      	mov	r0, r3
 80029a2:	f7fe f897 	bl	8000ad4 <__addsf3>
 80029a6:	4603      	mov	r3, r0
 80029a8:	461a      	mov	r2, r3
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	4619      	mov	r1, r3
 80029ae:	4610      	mov	r0, r2
 80029b0:	f7fe f998 	bl	8000ce4 <__aeabi_fmul>
 80029b4:	4603      	mov	r3, r0
 80029b6:	4619      	mov	r1, r3
 80029b8:	4620      	mov	r0, r4
 80029ba:	f7fe f889 	bl	8000ad0 <__aeabi_fsub>
 80029be:	4603      	mov	r3, r0
 80029c0:	461c      	mov	r4, r3
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	4619      	mov	r1, r3
 80029c6:	4618      	mov	r0, r3
 80029c8:	f7fe f884 	bl	8000ad4 <__addsf3>
 80029cc:	4603      	mov	r3, r0
 80029ce:	461a      	mov	r2, r3
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	4619      	mov	r1, r3
 80029d4:	4610      	mov	r0, r2
 80029d6:	f7fe f985 	bl	8000ce4 <__aeabi_fmul>
 80029da:	4603      	mov	r3, r0
 80029dc:	461d      	mov	r5, r3
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	4619      	mov	r1, r3
 80029e2:	4618      	mov	r0, r3
 80029e4:	f7fe f876 	bl	8000ad4 <__addsf3>
 80029e8:	4603      	mov	r3, r0
 80029ea:	461a      	mov	r2, r3
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	4619      	mov	r1, r3
 80029f0:	4610      	mov	r0, r2
 80029f2:	f7fe f977 	bl	8000ce4 <__aeabi_fmul>
 80029f6:	4603      	mov	r3, r0
 80029f8:	4619      	mov	r1, r3
 80029fa:	4628      	mov	r0, r5
 80029fc:	f7fe f86a 	bl	8000ad4 <__addsf3>
 8002a00:	4603      	mov	r3, r0
 8002a02:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8002a06:	4618      	mov	r0, r3
 8002a08:	f7fe f862 	bl	8000ad0 <__aeabi_fsub>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	4619      	mov	r1, r3
 8002a10:	4620      	mov	r0, r4
 8002a12:	f005 fe77 	bl	8008704 <atan2f>
 8002a16:	4602      	mov	r2, r0
 8002a18:	6a3b      	ldr	r3, [r7, #32]
 8002a1a:	601a      	str	r2, [r3, #0]
    *yaw *= (180.0f / PI);
 8002a1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	490f      	ldr	r1, [pc, #60]	; (8002a60 <eulerAngles+0x1d8>)
 8002a22:	4618      	mov	r0, r3
 8002a24:	f7fe f95e 	bl	8000ce4 <__aeabi_fmul>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	461a      	mov	r2, r3
 8002a2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a2e:	601a      	str	r2, [r3, #0]
    *pitch *= (180.0f / PI);
 8002a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	490a      	ldr	r1, [pc, #40]	; (8002a60 <eulerAngles+0x1d8>)
 8002a36:	4618      	mov	r0, r3
 8002a38:	f7fe f954 	bl	8000ce4 <__aeabi_fmul>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	461a      	mov	r2, r3
 8002a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a42:	601a      	str	r2, [r3, #0]
    *roll *= (180.0f / PI);
 8002a44:	6a3b      	ldr	r3, [r7, #32]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4905      	ldr	r1, [pc, #20]	; (8002a60 <eulerAngles+0x1d8>)
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f7fe f94a 	bl	8000ce4 <__aeabi_fmul>
 8002a50:	4603      	mov	r3, r0
 8002a52:	461a      	mov	r2, r3
 8002a54:	6a3b      	ldr	r3, [r7, #32]
 8002a56:	601a      	str	r2, [r3, #0]

}
 8002a58:	bf00      	nop
 8002a5a:	3710      	adds	r7, #16
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bdb0      	pop	{r4, r5, r7, pc}
 8002a60:	42652ee0 	.word	0x42652ee0

08002a64 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b082      	sub	sp, #8
 8002a68:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a6a:	f000 fb23 	bl	80030b4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a6e:	f000 f8ad 	bl	8002bcc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */
  //
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a72:	f7ff fa8d 	bl	8001f90 <MX_GPIO_Init>
  MX_CAN_Init();
 8002a76:	f7ff f927 	bl	8001cc8 <MX_CAN_Init>
  MX_SPI1_Init();
 8002a7a:	f000 f901 	bl	8002c80 <MX_SPI1_Init>
  MX_SPI2_Init();
 8002a7e:	f000 f935 	bl	8002cec <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  for (int i = 0; i < 5; ++i) {
 8002a82:	2300      	movs	r3, #0
 8002a84:	607b      	str	r3, [r7, #4]
 8002a86:	e002      	b.n	8002a8e <main+0x2a>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	3301      	adds	r3, #1
 8002a8c:	607b      	str	r3, [r7, #4]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2b04      	cmp	r3, #4
 8002a92:	ddf9      	ble.n	8002a88 <main+0x24>
//	HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
//	HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
//	HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
	//HAL_Delay(500);
  }
  MPU9250_calibrate();
 8002a94:	f7fe fd8c 	bl	80015b0 <MPU9250_calibrate>
  HAL_Delay(2000);
 8002a98:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002a9c:	f000 fb3c 	bl	8003118 <HAL_Delay>
  MPU9250_Init();
 8002aa0:	f7fe fd06 	bl	80014b0 <MPU9250_Init>
  HAL_Delay(500);
 8002aa4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002aa8:	f000 fb36 	bl	8003118 <HAL_Delay>

  TxHeaderRoll.StdId = headerIdRoll;
 8002aac:	2211      	movs	r2, #17
 8002aae:	4b40      	ldr	r3, [pc, #256]	; (8002bb0 <main+0x14c>)
 8002ab0:	601a      	str	r2, [r3, #0]
  TxHeaderRoll.ExtId = 0;
 8002ab2:	4b3f      	ldr	r3, [pc, #252]	; (8002bb0 <main+0x14c>)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	605a      	str	r2, [r3, #4]
  TxHeaderRoll.RTR = CAN_RTR_DATA; //CAN_RTR_REMOTE
 8002ab8:	4b3d      	ldr	r3, [pc, #244]	; (8002bb0 <main+0x14c>)
 8002aba:	2200      	movs	r2, #0
 8002abc:	60da      	str	r2, [r3, #12]
  TxHeaderRoll.IDE = CAN_ID_STD;   // CAN_ID_EXT
 8002abe:	4b3c      	ldr	r3, [pc, #240]	; (8002bb0 <main+0x14c>)
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	609a      	str	r2, [r3, #8]
  TxHeaderRoll.DLC = 8;
 8002ac4:	4b3a      	ldr	r3, [pc, #232]	; (8002bb0 <main+0x14c>)
 8002ac6:	2208      	movs	r2, #8
 8002ac8:	611a      	str	r2, [r3, #16]
  TxHeaderRoll.TransmitGlobalTime = 0;
 8002aca:	4b39      	ldr	r3, [pc, #228]	; (8002bb0 <main+0x14c>)
 8002acc:	2200      	movs	r2, #0
 8002ace:	751a      	strb	r2, [r3, #20]

  TxHeaderPitch.StdId = headerIdPitch;
 8002ad0:	2212      	movs	r2, #18
 8002ad2:	4b38      	ldr	r3, [pc, #224]	; (8002bb4 <main+0x150>)
 8002ad4:	601a      	str	r2, [r3, #0]
  TxHeaderPitch.ExtId = 0;
 8002ad6:	4b37      	ldr	r3, [pc, #220]	; (8002bb4 <main+0x150>)
 8002ad8:	2200      	movs	r2, #0
 8002ada:	605a      	str	r2, [r3, #4]
  TxHeaderPitch.RTR = CAN_RTR_DATA; //CAN_RTR_REMOTE
 8002adc:	4b35      	ldr	r3, [pc, #212]	; (8002bb4 <main+0x150>)
 8002ade:	2200      	movs	r2, #0
 8002ae0:	60da      	str	r2, [r3, #12]
  TxHeaderPitch.IDE = CAN_ID_STD;   // CAN_ID_EXT
 8002ae2:	4b34      	ldr	r3, [pc, #208]	; (8002bb4 <main+0x150>)
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	609a      	str	r2, [r3, #8]
  TxHeaderPitch.DLC = 4;
 8002ae8:	4b32      	ldr	r3, [pc, #200]	; (8002bb4 <main+0x150>)
 8002aea:	2204      	movs	r2, #4
 8002aec:	611a      	str	r2, [r3, #16]
  TxHeaderPitch.TransmitGlobalTime = 0;
 8002aee:	4b31      	ldr	r3, [pc, #196]	; (8002bb4 <main+0x150>)
 8002af0:	2200      	movs	r2, #0
 8002af2:	751a      	strb	r2, [r3, #20]

  TxHeaderYaw.StdId = headerIdYaw;
 8002af4:	2213      	movs	r2, #19
 8002af6:	4b30      	ldr	r3, [pc, #192]	; (8002bb8 <main+0x154>)
 8002af8:	601a      	str	r2, [r3, #0]
  TxHeaderYaw.ExtId = 0;
 8002afa:	4b2f      	ldr	r3, [pc, #188]	; (8002bb8 <main+0x154>)
 8002afc:	2200      	movs	r2, #0
 8002afe:	605a      	str	r2, [r3, #4]
  TxHeaderYaw.RTR = CAN_RTR_DATA; //CAN_RTR_REMOTE
 8002b00:	4b2d      	ldr	r3, [pc, #180]	; (8002bb8 <main+0x154>)
 8002b02:	2200      	movs	r2, #0
 8002b04:	60da      	str	r2, [r3, #12]
  TxHeaderYaw.IDE = CAN_ID_STD;   // CAN_ID_EXT
 8002b06:	4b2c      	ldr	r3, [pc, #176]	; (8002bb8 <main+0x154>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	609a      	str	r2, [r3, #8]
  TxHeaderYaw.DLC = 4;
 8002b0c:	4b2a      	ldr	r3, [pc, #168]	; (8002bb8 <main+0x154>)
 8002b0e:	2204      	movs	r2, #4
 8002b10:	611a      	str	r2, [r3, #16]
  TxHeaderYaw.TransmitGlobalTime = 0;
 8002b12:	4b29      	ldr	r3, [pc, #164]	; (8002bb8 <main+0x154>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	751a      	strb	r2, [r3, #20]

  TxHeaderAccel.StdId = headerIdAccel;
 8002b18:	2214      	movs	r2, #20
 8002b1a:	4b28      	ldr	r3, [pc, #160]	; (8002bbc <main+0x158>)
 8002b1c:	601a      	str	r2, [r3, #0]
  TxHeaderAccel.ExtId = 0;
 8002b1e:	4b27      	ldr	r3, [pc, #156]	; (8002bbc <main+0x158>)
 8002b20:	2200      	movs	r2, #0
 8002b22:	605a      	str	r2, [r3, #4]
  TxHeaderAccel.RTR = CAN_RTR_DATA; //CAN_RTR_REMOTE
 8002b24:	4b25      	ldr	r3, [pc, #148]	; (8002bbc <main+0x158>)
 8002b26:	2200      	movs	r2, #0
 8002b28:	60da      	str	r2, [r3, #12]
  TxHeaderAccel.IDE = CAN_ID_STD;   // CAN_ID_EXT
 8002b2a:	4b24      	ldr	r3, [pc, #144]	; (8002bbc <main+0x158>)
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	609a      	str	r2, [r3, #8]
  TxHeaderAccel.DLC = 6;
 8002b30:	4b22      	ldr	r3, [pc, #136]	; (8002bbc <main+0x158>)
 8002b32:	2206      	movs	r2, #6
 8002b34:	611a      	str	r2, [r3, #16]
  TxHeaderAccel.TransmitGlobalTime = 0;
 8002b36:	4b21      	ldr	r3, [pc, #132]	; (8002bbc <main+0x158>)
 8002b38:	2200      	movs	r2, #0
 8002b3a:	751a      	strb	r2, [r3, #20]

  TxHeaderGyro.StdId = headerIdGyro;
 8002b3c:	2215      	movs	r2, #21
 8002b3e:	4b20      	ldr	r3, [pc, #128]	; (8002bc0 <main+0x15c>)
 8002b40:	601a      	str	r2, [r3, #0]
  TxHeaderGyro.ExtId = 0;
 8002b42:	4b1f      	ldr	r3, [pc, #124]	; (8002bc0 <main+0x15c>)
 8002b44:	2200      	movs	r2, #0
 8002b46:	605a      	str	r2, [r3, #4]
  TxHeaderGyro.RTR = CAN_RTR_DATA; //CAN_RTR_REMOTE
 8002b48:	4b1d      	ldr	r3, [pc, #116]	; (8002bc0 <main+0x15c>)
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	60da      	str	r2, [r3, #12]
  TxHeaderGyro.IDE = CAN_ID_STD;   // CAN_ID_EXT
 8002b4e:	4b1c      	ldr	r3, [pc, #112]	; (8002bc0 <main+0x15c>)
 8002b50:	2200      	movs	r2, #0
 8002b52:	609a      	str	r2, [r3, #8]
  TxHeaderGyro.DLC = 6;
 8002b54:	4b1a      	ldr	r3, [pc, #104]	; (8002bc0 <main+0x15c>)
 8002b56:	2206      	movs	r2, #6
 8002b58:	611a      	str	r2, [r3, #16]
  TxHeaderGyro.TransmitGlobalTime = 0;
 8002b5a:	4b19      	ldr	r3, [pc, #100]	; (8002bc0 <main+0x15c>)
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	751a      	strb	r2, [r3, #20]

  sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8002b60:	4b18      	ldr	r3, [pc, #96]	; (8002bc4 <main+0x160>)
 8002b62:	2200      	movs	r2, #0
 8002b64:	611a      	str	r2, [r3, #16]
  sFilterConfig.FilterIdHigh = 0;
 8002b66:	4b17      	ldr	r3, [pc, #92]	; (8002bc4 <main+0x160>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	601a      	str	r2, [r3, #0]
  sFilterConfig.FilterIdLow = 0;
 8002b6c:	4b15      	ldr	r3, [pc, #84]	; (8002bc4 <main+0x160>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	605a      	str	r2, [r3, #4]
  sFilterConfig.FilterMaskIdHigh = 0;
 8002b72:	4b14      	ldr	r3, [pc, #80]	; (8002bc4 <main+0x160>)
 8002b74:	2200      	movs	r2, #0
 8002b76:	609a      	str	r2, [r3, #8]
  sFilterConfig.FilterMaskIdLow = 0;
 8002b78:	4b12      	ldr	r3, [pc, #72]	; (8002bc4 <main+0x160>)
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	60da      	str	r2, [r3, #12]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8002b7e:	4b11      	ldr	r3, [pc, #68]	; (8002bc4 <main+0x160>)
 8002b80:	2201      	movs	r2, #1
 8002b82:	61da      	str	r2, [r3, #28]
  //sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;
  sFilterConfig.FilterActivation = ENABLE;
 8002b84:	4b0f      	ldr	r3, [pc, #60]	; (8002bc4 <main+0x160>)
 8002b86:	2201      	movs	r2, #1
 8002b88:	621a      	str	r2, [r3, #32]
  HAL_CAN_ConfigFilter(&hcan, &sFilterConfig);
 8002b8a:	490e      	ldr	r1, [pc, #56]	; (8002bc4 <main+0x160>)
 8002b8c:	480e      	ldr	r0, [pc, #56]	; (8002bc8 <main+0x164>)
 8002b8e:	f000 fbe2 	bl	8003356 <HAL_CAN_ConfigFilter>
  HAL_CAN_Start(&hcan);
 8002b92:	480d      	ldr	r0, [pc, #52]	; (8002bc8 <main+0x164>)
 8002b94:	f000 fca8 	bl	80034e8 <HAL_CAN_Start>
  HAL_Delay(500);
 8002b98:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002b9c:	f000 fabc 	bl	8003118 <HAL_Delay>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8002ba0:	f002 ffe8 	bl	8005b74 <osKernelInitialize>
  MX_FREERTOS_Init();
 8002ba4:	f7ff f922 	bl	8001dec <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002ba8:	f003 f816 	bl	8005bd8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002bac:	e7fe      	b.n	8002bac <main+0x148>
 8002bae:	bf00      	nop
 8002bb0:	200001b0 	.word	0x200001b0
 8002bb4:	200001c8 	.word	0x200001c8
 8002bb8:	200001e0 	.word	0x200001e0
 8002bbc:	200001f8 	.word	0x200001f8
 8002bc0:	20000210 	.word	0x20000210
 8002bc4:	20000188 	.word	0x20000188
 8002bc8:	200000e0 	.word	0x200000e0

08002bcc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b090      	sub	sp, #64	; 0x40
 8002bd0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002bd2:	f107 0318 	add.w	r3, r7, #24
 8002bd6:	2228      	movs	r2, #40	; 0x28
 8002bd8:	2100      	movs	r1, #0
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f006 f9ae 	bl	8008f3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002be0:	1d3b      	adds	r3, r7, #4
 8002be2:	2200      	movs	r2, #0
 8002be4:	601a      	str	r2, [r3, #0]
 8002be6:	605a      	str	r2, [r3, #4]
 8002be8:	609a      	str	r2, [r3, #8]
 8002bea:	60da      	str	r2, [r3, #12]
 8002bec:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002bee:	2302      	movs	r3, #2
 8002bf0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002bf6:	2310      	movs	r3, #16
 8002bf8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002bfa:	2302      	movs	r3, #2
 8002bfc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002c02:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002c06:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c08:	f107 0318 	add.w	r3, r7, #24
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f001 fac1 	bl	8004194 <HAL_RCC_OscConfig>
 8002c12:	4603      	mov	r3, r0
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d001      	beq.n	8002c1c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8002c18:	f000 f82c 	bl	8002c74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002c1c:	230f      	movs	r3, #15
 8002c1e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002c20:	2302      	movs	r3, #2
 8002c22:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002c24:	2300      	movs	r3, #0
 8002c26:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002c28:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c2c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002c32:	1d3b      	adds	r3, r7, #4
 8002c34:	2101      	movs	r1, #1
 8002c36:	4618      	mov	r0, r3
 8002c38:	f001 fd2e 	bl	8004698 <HAL_RCC_ClockConfig>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d001      	beq.n	8002c46 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8002c42:	f000 f817 	bl	8002c74 <Error_Handler>
  }
}
 8002c46:	bf00      	nop
 8002c48:	3740      	adds	r7, #64	; 0x40
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}
	...

08002c50 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a04      	ldr	r2, [pc, #16]	; (8002c70 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d101      	bne.n	8002c66 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002c62:	f000 fa3d 	bl	80030e0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002c66:	bf00      	nop
 8002c68:	3708      	adds	r7, #8
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	40000800 	.word	0x40000800

08002c74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c74:	b480      	push	{r7}
 8002c76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c78:	b672      	cpsid	i
}
 8002c7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c7c:	e7fe      	b.n	8002c7c <Error_Handler+0x8>
	...

08002c80 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002c84:	4b17      	ldr	r3, [pc, #92]	; (8002ce4 <MX_SPI1_Init+0x64>)
 8002c86:	4a18      	ldr	r2, [pc, #96]	; (8002ce8 <MX_SPI1_Init+0x68>)
 8002c88:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002c8a:	4b16      	ldr	r3, [pc, #88]	; (8002ce4 <MX_SPI1_Init+0x64>)
 8002c8c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002c90:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002c92:	4b14      	ldr	r3, [pc, #80]	; (8002ce4 <MX_SPI1_Init+0x64>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002c98:	4b12      	ldr	r3, [pc, #72]	; (8002ce4 <MX_SPI1_Init+0x64>)
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c9e:	4b11      	ldr	r3, [pc, #68]	; (8002ce4 <MX_SPI1_Init+0x64>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002ca4:	4b0f      	ldr	r3, [pc, #60]	; (8002ce4 <MX_SPI1_Init+0x64>)
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002caa:	4b0e      	ldr	r3, [pc, #56]	; (8002ce4 <MX_SPI1_Init+0x64>)
 8002cac:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002cb0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002cb2:	4b0c      	ldr	r3, [pc, #48]	; (8002ce4 <MX_SPI1_Init+0x64>)
 8002cb4:	2220      	movs	r2, #32
 8002cb6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002cb8:	4b0a      	ldr	r3, [pc, #40]	; (8002ce4 <MX_SPI1_Init+0x64>)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002cbe:	4b09      	ldr	r3, [pc, #36]	; (8002ce4 <MX_SPI1_Init+0x64>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cc4:	4b07      	ldr	r3, [pc, #28]	; (8002ce4 <MX_SPI1_Init+0x64>)
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002cca:	4b06      	ldr	r3, [pc, #24]	; (8002ce4 <MX_SPI1_Init+0x64>)
 8002ccc:	220a      	movs	r2, #10
 8002cce:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002cd0:	4804      	ldr	r0, [pc, #16]	; (8002ce4 <MX_SPI1_Init+0x64>)
 8002cd2:	f001 fe95 	bl	8004a00 <HAL_SPI_Init>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d001      	beq.n	8002ce0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002cdc:	f7ff ffca 	bl	8002c74 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002ce0:	bf00      	nop
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	2000022c 	.word	0x2000022c
 8002ce8:	40013000 	.word	0x40013000

08002cec <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8002cf0:	4b17      	ldr	r3, [pc, #92]	; (8002d50 <MX_SPI2_Init+0x64>)
 8002cf2:	4a18      	ldr	r2, [pc, #96]	; (8002d54 <MX_SPI2_Init+0x68>)
 8002cf4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002cf6:	4b16      	ldr	r3, [pc, #88]	; (8002d50 <MX_SPI2_Init+0x64>)
 8002cf8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002cfc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002cfe:	4b14      	ldr	r3, [pc, #80]	; (8002d50 <MX_SPI2_Init+0x64>)
 8002d00:	2200      	movs	r2, #0
 8002d02:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002d04:	4b12      	ldr	r3, [pc, #72]	; (8002d50 <MX_SPI2_Init+0x64>)
 8002d06:	2200      	movs	r2, #0
 8002d08:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d0a:	4b11      	ldr	r3, [pc, #68]	; (8002d50 <MX_SPI2_Init+0x64>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002d10:	4b0f      	ldr	r3, [pc, #60]	; (8002d50 <MX_SPI2_Init+0x64>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002d16:	4b0e      	ldr	r3, [pc, #56]	; (8002d50 <MX_SPI2_Init+0x64>)
 8002d18:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d1c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002d1e:	4b0c      	ldr	r3, [pc, #48]	; (8002d50 <MX_SPI2_Init+0x64>)
 8002d20:	2208      	movs	r2, #8
 8002d22:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002d24:	4b0a      	ldr	r3, [pc, #40]	; (8002d50 <MX_SPI2_Init+0x64>)
 8002d26:	2200      	movs	r2, #0
 8002d28:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002d2a:	4b09      	ldr	r3, [pc, #36]	; (8002d50 <MX_SPI2_Init+0x64>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d30:	4b07      	ldr	r3, [pc, #28]	; (8002d50 <MX_SPI2_Init+0x64>)
 8002d32:	2200      	movs	r2, #0
 8002d34:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002d36:	4b06      	ldr	r3, [pc, #24]	; (8002d50 <MX_SPI2_Init+0x64>)
 8002d38:	220a      	movs	r2, #10
 8002d3a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002d3c:	4804      	ldr	r0, [pc, #16]	; (8002d50 <MX_SPI2_Init+0x64>)
 8002d3e:	f001 fe5f 	bl	8004a00 <HAL_SPI_Init>
 8002d42:	4603      	mov	r3, r0
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d001      	beq.n	8002d4c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002d48:	f7ff ff94 	bl	8002c74 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002d4c:	bf00      	nop
 8002d4e:	bd80      	pop	{r7, pc}
 8002d50:	20000284 	.word	0x20000284
 8002d54:	40003800 	.word	0x40003800

08002d58 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b08a      	sub	sp, #40	; 0x28
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d60:	f107 0318 	add.w	r3, r7, #24
 8002d64:	2200      	movs	r2, #0
 8002d66:	601a      	str	r2, [r3, #0]
 8002d68:	605a      	str	r2, [r3, #4]
 8002d6a:	609a      	str	r2, [r3, #8]
 8002d6c:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a3b      	ldr	r2, [pc, #236]	; (8002e60 <HAL_SPI_MspInit+0x108>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d130      	bne.n	8002dda <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002d78:	4b3a      	ldr	r3, [pc, #232]	; (8002e64 <HAL_SPI_MspInit+0x10c>)
 8002d7a:	699b      	ldr	r3, [r3, #24]
 8002d7c:	4a39      	ldr	r2, [pc, #228]	; (8002e64 <HAL_SPI_MspInit+0x10c>)
 8002d7e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002d82:	6193      	str	r3, [r2, #24]
 8002d84:	4b37      	ldr	r3, [pc, #220]	; (8002e64 <HAL_SPI_MspInit+0x10c>)
 8002d86:	699b      	ldr	r3, [r3, #24]
 8002d88:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d8c:	617b      	str	r3, [r7, #20]
 8002d8e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d90:	4b34      	ldr	r3, [pc, #208]	; (8002e64 <HAL_SPI_MspInit+0x10c>)
 8002d92:	699b      	ldr	r3, [r3, #24]
 8002d94:	4a33      	ldr	r2, [pc, #204]	; (8002e64 <HAL_SPI_MspInit+0x10c>)
 8002d96:	f043 0304 	orr.w	r3, r3, #4
 8002d9a:	6193      	str	r3, [r2, #24]
 8002d9c:	4b31      	ldr	r3, [pc, #196]	; (8002e64 <HAL_SPI_MspInit+0x10c>)
 8002d9e:	699b      	ldr	r3, [r3, #24]
 8002da0:	f003 0304 	and.w	r3, r3, #4
 8002da4:	613b      	str	r3, [r7, #16]
 8002da6:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002da8:	23a0      	movs	r3, #160	; 0xa0
 8002daa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dac:	2302      	movs	r3, #2
 8002dae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002db0:	2303      	movs	r3, #3
 8002db2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002db4:	f107 0318 	add.w	r3, r7, #24
 8002db8:	4619      	mov	r1, r3
 8002dba:	482b      	ldr	r0, [pc, #172]	; (8002e68 <HAL_SPI_MspInit+0x110>)
 8002dbc:	f001 f834 	bl	8003e28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002dc0:	2340      	movs	r3, #64	; 0x40
 8002dc2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dcc:	f107 0318 	add.w	r3, r7, #24
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	4825      	ldr	r0, [pc, #148]	; (8002e68 <HAL_SPI_MspInit+0x110>)
 8002dd4:	f001 f828 	bl	8003e28 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002dd8:	e03e      	b.n	8002e58 <HAL_SPI_MspInit+0x100>
  else if(spiHandle->Instance==SPI2)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a23      	ldr	r2, [pc, #140]	; (8002e6c <HAL_SPI_MspInit+0x114>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d139      	bne.n	8002e58 <HAL_SPI_MspInit+0x100>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002de4:	4b1f      	ldr	r3, [pc, #124]	; (8002e64 <HAL_SPI_MspInit+0x10c>)
 8002de6:	69db      	ldr	r3, [r3, #28]
 8002de8:	4a1e      	ldr	r2, [pc, #120]	; (8002e64 <HAL_SPI_MspInit+0x10c>)
 8002dea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002dee:	61d3      	str	r3, [r2, #28]
 8002df0:	4b1c      	ldr	r3, [pc, #112]	; (8002e64 <HAL_SPI_MspInit+0x10c>)
 8002df2:	69db      	ldr	r3, [r3, #28]
 8002df4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002df8:	60fb      	str	r3, [r7, #12]
 8002dfa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dfc:	4b19      	ldr	r3, [pc, #100]	; (8002e64 <HAL_SPI_MspInit+0x10c>)
 8002dfe:	699b      	ldr	r3, [r3, #24]
 8002e00:	4a18      	ldr	r2, [pc, #96]	; (8002e64 <HAL_SPI_MspInit+0x10c>)
 8002e02:	f043 0308 	orr.w	r3, r3, #8
 8002e06:	6193      	str	r3, [r2, #24]
 8002e08:	4b16      	ldr	r3, [pc, #88]	; (8002e64 <HAL_SPI_MspInit+0x10c>)
 8002e0a:	699b      	ldr	r3, [r3, #24]
 8002e0c:	f003 0308 	and.w	r3, r3, #8
 8002e10:	60bb      	str	r3, [r7, #8]
 8002e12:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002e14:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002e18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e1a:	2302      	movs	r3, #2
 8002e1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e1e:	2303      	movs	r3, #3
 8002e20:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e22:	f107 0318 	add.w	r3, r7, #24
 8002e26:	4619      	mov	r1, r3
 8002e28:	4811      	ldr	r0, [pc, #68]	; (8002e70 <HAL_SPI_MspInit+0x118>)
 8002e2a:	f000 fffd 	bl	8003e28 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002e2e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002e32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e34:	2300      	movs	r3, #0
 8002e36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e3c:	f107 0318 	add.w	r3, r7, #24
 8002e40:	4619      	mov	r1, r3
 8002e42:	480b      	ldr	r0, [pc, #44]	; (8002e70 <HAL_SPI_MspInit+0x118>)
 8002e44:	f000 fff0 	bl	8003e28 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8002e48:	2200      	movs	r2, #0
 8002e4a:	2105      	movs	r1, #5
 8002e4c:	2024      	movs	r0, #36	; 0x24
 8002e4e:	f000 ff4a 	bl	8003ce6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002e52:	2024      	movs	r0, #36	; 0x24
 8002e54:	f000 ff63 	bl	8003d1e <HAL_NVIC_EnableIRQ>
}
 8002e58:	bf00      	nop
 8002e5a:	3728      	adds	r7, #40	; 0x28
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}
 8002e60:	40013000 	.word	0x40013000
 8002e64:	40021000 	.word	0x40021000
 8002e68:	40010800 	.word	0x40010800
 8002e6c:	40003800 	.word	0x40003800
 8002e70:	40010c00 	.word	0x40010c00

08002e74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b084      	sub	sp, #16
 8002e78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002e7a:	4b18      	ldr	r3, [pc, #96]	; (8002edc <HAL_MspInit+0x68>)
 8002e7c:	699b      	ldr	r3, [r3, #24]
 8002e7e:	4a17      	ldr	r2, [pc, #92]	; (8002edc <HAL_MspInit+0x68>)
 8002e80:	f043 0301 	orr.w	r3, r3, #1
 8002e84:	6193      	str	r3, [r2, #24]
 8002e86:	4b15      	ldr	r3, [pc, #84]	; (8002edc <HAL_MspInit+0x68>)
 8002e88:	699b      	ldr	r3, [r3, #24]
 8002e8a:	f003 0301 	and.w	r3, r3, #1
 8002e8e:	60bb      	str	r3, [r7, #8]
 8002e90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e92:	4b12      	ldr	r3, [pc, #72]	; (8002edc <HAL_MspInit+0x68>)
 8002e94:	69db      	ldr	r3, [r3, #28]
 8002e96:	4a11      	ldr	r2, [pc, #68]	; (8002edc <HAL_MspInit+0x68>)
 8002e98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e9c:	61d3      	str	r3, [r2, #28]
 8002e9e:	4b0f      	ldr	r3, [pc, #60]	; (8002edc <HAL_MspInit+0x68>)
 8002ea0:	69db      	ldr	r3, [r3, #28]
 8002ea2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ea6:	607b      	str	r3, [r7, #4]
 8002ea8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002eaa:	2200      	movs	r2, #0
 8002eac:	210f      	movs	r1, #15
 8002eae:	f06f 0001 	mvn.w	r0, #1
 8002eb2:	f000 ff18 	bl	8003ce6 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002eb6:	4b0a      	ldr	r3, [pc, #40]	; (8002ee0 <HAL_MspInit+0x6c>)
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	60fb      	str	r3, [r7, #12]
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002ec2:	60fb      	str	r3, [r7, #12]
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002eca:	60fb      	str	r3, [r7, #12]
 8002ecc:	4a04      	ldr	r2, [pc, #16]	; (8002ee0 <HAL_MspInit+0x6c>)
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ed2:	bf00      	nop
 8002ed4:	3710      	adds	r7, #16
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	bf00      	nop
 8002edc:	40021000 	.word	0x40021000
 8002ee0:	40010000 	.word	0x40010000

08002ee4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b08e      	sub	sp, #56	; 0x38
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002eec:	2300      	movs	r3, #0
 8002eee:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8002efa:	4b34      	ldr	r3, [pc, #208]	; (8002fcc <HAL_InitTick+0xe8>)
 8002efc:	69db      	ldr	r3, [r3, #28]
 8002efe:	4a33      	ldr	r2, [pc, #204]	; (8002fcc <HAL_InitTick+0xe8>)
 8002f00:	f043 0304 	orr.w	r3, r3, #4
 8002f04:	61d3      	str	r3, [r2, #28]
 8002f06:	4b31      	ldr	r3, [pc, #196]	; (8002fcc <HAL_InitTick+0xe8>)
 8002f08:	69db      	ldr	r3, [r3, #28]
 8002f0a:	f003 0304 	and.w	r3, r3, #4
 8002f0e:	60fb      	str	r3, [r7, #12]
 8002f10:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002f12:	f107 0210 	add.w	r2, r7, #16
 8002f16:	f107 0314 	add.w	r3, r7, #20
 8002f1a:	4611      	mov	r1, r2
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f001 fd21 	bl	8004964 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002f22:	6a3b      	ldr	r3, [r7, #32]
 8002f24:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002f26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d103      	bne.n	8002f34 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002f2c:	f001 fd06 	bl	800493c <HAL_RCC_GetPCLK1Freq>
 8002f30:	6378      	str	r0, [r7, #52]	; 0x34
 8002f32:	e004      	b.n	8002f3e <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002f34:	f001 fd02 	bl	800493c <HAL_RCC_GetPCLK1Freq>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	005b      	lsls	r3, r3, #1
 8002f3c:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002f3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f40:	4a23      	ldr	r2, [pc, #140]	; (8002fd0 <HAL_InitTick+0xec>)
 8002f42:	fba2 2303 	umull	r2, r3, r2, r3
 8002f46:	0c9b      	lsrs	r3, r3, #18
 8002f48:	3b01      	subs	r3, #1
 8002f4a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8002f4c:	4b21      	ldr	r3, [pc, #132]	; (8002fd4 <HAL_InitTick+0xf0>)
 8002f4e:	4a22      	ldr	r2, [pc, #136]	; (8002fd8 <HAL_InitTick+0xf4>)
 8002f50:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8002f52:	4b20      	ldr	r3, [pc, #128]	; (8002fd4 <HAL_InitTick+0xf0>)
 8002f54:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002f58:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8002f5a:	4a1e      	ldr	r2, [pc, #120]	; (8002fd4 <HAL_InitTick+0xf0>)
 8002f5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f5e:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8002f60:	4b1c      	ldr	r3, [pc, #112]	; (8002fd4 <HAL_InitTick+0xf0>)
 8002f62:	2200      	movs	r2, #0
 8002f64:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f66:	4b1b      	ldr	r3, [pc, #108]	; (8002fd4 <HAL_InitTick+0xf0>)
 8002f68:	2200      	movs	r2, #0
 8002f6a:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f6c:	4b19      	ldr	r3, [pc, #100]	; (8002fd4 <HAL_InitTick+0xf0>)
 8002f6e:	2200      	movs	r2, #0
 8002f70:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8002f72:	4818      	ldr	r0, [pc, #96]	; (8002fd4 <HAL_InitTick+0xf0>)
 8002f74:	f002 fbb4 	bl	80056e0 <HAL_TIM_Base_Init>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8002f7e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d11b      	bne.n	8002fbe <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8002f86:	4813      	ldr	r0, [pc, #76]	; (8002fd4 <HAL_InitTick+0xf0>)
 8002f88:	f002 fc02 	bl	8005790 <HAL_TIM_Base_Start_IT>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8002f92:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d111      	bne.n	8002fbe <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002f9a:	201e      	movs	r0, #30
 8002f9c:	f000 febf 	bl	8003d1e <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2b0f      	cmp	r3, #15
 8002fa4:	d808      	bhi.n	8002fb8 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	6879      	ldr	r1, [r7, #4]
 8002faa:	201e      	movs	r0, #30
 8002fac:	f000 fe9b 	bl	8003ce6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002fb0:	4a0a      	ldr	r2, [pc, #40]	; (8002fdc <HAL_InitTick+0xf8>)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6013      	str	r3, [r2, #0]
 8002fb6:	e002      	b.n	8002fbe <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002fbe:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3738      	adds	r7, #56	; 0x38
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	40021000 	.word	0x40021000
 8002fd0:	431bde83 	.word	0x431bde83
 8002fd4:	200002dc 	.word	0x200002dc
 8002fd8:	40000800 	.word	0x40000800
 8002fdc:	20000018 	.word	0x20000018

08002fe0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002fe4:	e7fe      	b.n	8002fe4 <NMI_Handler+0x4>

08002fe6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002fe6:	b480      	push	{r7}
 8002fe8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002fea:	e7fe      	b.n	8002fea <HardFault_Handler+0x4>

08002fec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002fec:	b480      	push	{r7}
 8002fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ff0:	e7fe      	b.n	8002ff0 <MemManage_Handler+0x4>

08002ff2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ff2:	b480      	push	{r7}
 8002ff4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ff6:	e7fe      	b.n	8002ff6 <BusFault_Handler+0x4>

08002ff8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ffc:	e7fe      	b.n	8002ffc <UsageFault_Handler+0x4>

08002ffe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ffe:	b480      	push	{r7}
 8003000:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003002:	bf00      	nop
 8003004:	46bd      	mov	sp, r7
 8003006:	bc80      	pop	{r7}
 8003008:	4770      	bx	lr
	...

0800300c <USB_HP_CAN1_TX_IRQHandler>:

/**
  * @brief This function handles USB high priority or CAN TX interrupts.
  */
void USB_HP_CAN1_TX_IRQHandler(void)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8003010:	4802      	ldr	r0, [pc, #8]	; (800301c <USB_HP_CAN1_TX_IRQHandler+0x10>)
 8003012:	f000 fb87 	bl	8003724 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 1 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 1 */
}
 8003016:	bf00      	nop
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	200000e0 	.word	0x200000e0

08003020 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8003024:	4802      	ldr	r0, [pc, #8]	; (8003030 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8003026:	f000 fb7d 	bl	8003724 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800302a:	bf00      	nop
 800302c:	bd80      	pop	{r7, pc}
 800302e:	bf00      	nop
 8003030:	200000e0 	.word	0x200000e0

08003034 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003038:	4802      	ldr	r0, [pc, #8]	; (8003044 <TIM4_IRQHandler+0x10>)
 800303a:	f002 fbfb 	bl	8005834 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800303e:	bf00      	nop
 8003040:	bd80      	pop	{r7, pc}
 8003042:	bf00      	nop
 8003044:	200002dc 	.word	0x200002dc

08003048 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 800304c:	4802      	ldr	r0, [pc, #8]	; (8003058 <SPI2_IRQHandler+0x10>)
 800304e:	f002 f94b 	bl	80052e8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8003052:	bf00      	nop
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	20000284 	.word	0x20000284

0800305c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800305c:	b480      	push	{r7}
 800305e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003060:	bf00      	nop
 8003062:	46bd      	mov	sp, r7
 8003064:	bc80      	pop	{r7}
 8003066:	4770      	bx	lr

08003068 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003068:	480c      	ldr	r0, [pc, #48]	; (800309c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800306a:	490d      	ldr	r1, [pc, #52]	; (80030a0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800306c:	4a0d      	ldr	r2, [pc, #52]	; (80030a4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800306e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003070:	e002      	b.n	8003078 <LoopCopyDataInit>

08003072 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003072:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003074:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003076:	3304      	adds	r3, #4

08003078 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003078:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800307a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800307c:	d3f9      	bcc.n	8003072 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800307e:	4a0a      	ldr	r2, [pc, #40]	; (80030a8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003080:	4c0a      	ldr	r4, [pc, #40]	; (80030ac <LoopFillZerobss+0x22>)
  movs r3, #0
 8003082:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003084:	e001      	b.n	800308a <LoopFillZerobss>

08003086 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003086:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003088:	3204      	adds	r2, #4

0800308a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800308a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800308c:	d3fb      	bcc.n	8003086 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800308e:	f7ff ffe5 	bl	800305c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003092:	f005 ff1f 	bl	8008ed4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003096:	f7ff fce5 	bl	8002a64 <main>
  bx lr
 800309a:	4770      	bx	lr
  ldr r0, =_sdata
 800309c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80030a0:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 80030a4:	08009220 	.word	0x08009220
  ldr r2, =_sbss
 80030a8:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 80030ac:	20001d38 	.word	0x20001d38

080030b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80030b0:	e7fe      	b.n	80030b0 <ADC1_2_IRQHandler>
	...

080030b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80030b8:	4b08      	ldr	r3, [pc, #32]	; (80030dc <HAL_Init+0x28>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a07      	ldr	r2, [pc, #28]	; (80030dc <HAL_Init+0x28>)
 80030be:	f043 0310 	orr.w	r3, r3, #16
 80030c2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030c4:	2003      	movs	r0, #3
 80030c6:	f000 fe03 	bl	8003cd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80030ca:	200f      	movs	r0, #15
 80030cc:	f7ff ff0a 	bl	8002ee4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80030d0:	f7ff fed0 	bl	8002e74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80030d4:	2300      	movs	r3, #0
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	bd80      	pop	{r7, pc}
 80030da:	bf00      	nop
 80030dc:	40022000 	.word	0x40022000

080030e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030e0:	b480      	push	{r7}
 80030e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80030e4:	4b05      	ldr	r3, [pc, #20]	; (80030fc <HAL_IncTick+0x1c>)
 80030e6:	781b      	ldrb	r3, [r3, #0]
 80030e8:	461a      	mov	r2, r3
 80030ea:	4b05      	ldr	r3, [pc, #20]	; (8003100 <HAL_IncTick+0x20>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4413      	add	r3, r2
 80030f0:	4a03      	ldr	r2, [pc, #12]	; (8003100 <HAL_IncTick+0x20>)
 80030f2:	6013      	str	r3, [r2, #0]
}
 80030f4:	bf00      	nop
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bc80      	pop	{r7}
 80030fa:	4770      	bx	lr
 80030fc:	2000001c 	.word	0x2000001c
 8003100:	20000324 	.word	0x20000324

08003104 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003104:	b480      	push	{r7}
 8003106:	af00      	add	r7, sp, #0
  return uwTick;
 8003108:	4b02      	ldr	r3, [pc, #8]	; (8003114 <HAL_GetTick+0x10>)
 800310a:	681b      	ldr	r3, [r3, #0]
}
 800310c:	4618      	mov	r0, r3
 800310e:	46bd      	mov	sp, r7
 8003110:	bc80      	pop	{r7}
 8003112:	4770      	bx	lr
 8003114:	20000324 	.word	0x20000324

08003118 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b084      	sub	sp, #16
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003120:	f7ff fff0 	bl	8003104 <HAL_GetTick>
 8003124:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003130:	d005      	beq.n	800313e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003132:	4b0a      	ldr	r3, [pc, #40]	; (800315c <HAL_Delay+0x44>)
 8003134:	781b      	ldrb	r3, [r3, #0]
 8003136:	461a      	mov	r2, r3
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	4413      	add	r3, r2
 800313c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800313e:	bf00      	nop
 8003140:	f7ff ffe0 	bl	8003104 <HAL_GetTick>
 8003144:	4602      	mov	r2, r0
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	68fa      	ldr	r2, [r7, #12]
 800314c:	429a      	cmp	r2, r3
 800314e:	d8f7      	bhi.n	8003140 <HAL_Delay+0x28>
  {
  }
}
 8003150:	bf00      	nop
 8003152:	bf00      	nop
 8003154:	3710      	adds	r7, #16
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	2000001c 	.word	0x2000001c

08003160 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b084      	sub	sp, #16
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d101      	bne.n	8003172 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e0ed      	b.n	800334e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003178:	b2db      	uxtb	r3, r3
 800317a:	2b00      	cmp	r3, #0
 800317c:	d102      	bne.n	8003184 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800317e:	6878      	ldr	r0, [r7, #4]
 8003180:	f7fe fdd8 	bl	8001d34 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f042 0201 	orr.w	r2, r2, #1
 8003192:	601a      	str	r2, [r3, #0]
  //CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);

  /* Get tick */
  tickstart = HAL_GetTick();
 8003194:	f7ff ffb6 	bl	8003104 <HAL_GetTick>
 8003198:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800319a:	e012      	b.n	80031c2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800319c:	f7ff ffb2 	bl	8003104 <HAL_GetTick>
 80031a0:	4602      	mov	r2, r0
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	2b0a      	cmp	r3, #10
 80031a8:	d90b      	bls.n	80031c2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ae:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2205      	movs	r2, #5
 80031ba:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	e0c5      	b.n	800334e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	f003 0301 	and.w	r3, r3, #1
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d0e5      	beq.n	800319c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f022 0202 	bic.w	r2, r2, #2
 80031de:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80031e0:	f7ff ff90 	bl	8003104 <HAL_GetTick>
 80031e4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80031e6:	e012      	b.n	800320e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80031e8:	f7ff ff8c 	bl	8003104 <HAL_GetTick>
 80031ec:	4602      	mov	r2, r0
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	1ad3      	subs	r3, r2, r3
 80031f2:	2b0a      	cmp	r3, #10
 80031f4:	d90b      	bls.n	800320e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031fa:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2205      	movs	r2, #5
 8003206:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800320a:	2301      	movs	r3, #1
 800320c:	e09f      	b.n	800334e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f003 0302 	and.w	r3, r3, #2
 8003218:	2b00      	cmp	r3, #0
 800321a:	d1e5      	bne.n	80031e8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	7e1b      	ldrb	r3, [r3, #24]
 8003220:	2b01      	cmp	r3, #1
 8003222:	d108      	bne.n	8003236 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003232:	601a      	str	r2, [r3, #0]
 8003234:	e007      	b.n	8003246 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003244:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	7e5b      	ldrb	r3, [r3, #25]
 800324a:	2b01      	cmp	r3, #1
 800324c:	d108      	bne.n	8003260 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	681a      	ldr	r2, [r3, #0]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800325c:	601a      	str	r2, [r3, #0]
 800325e:	e007      	b.n	8003270 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	681a      	ldr	r2, [r3, #0]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800326e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	7e9b      	ldrb	r3, [r3, #26]
 8003274:	2b01      	cmp	r3, #1
 8003276:	d108      	bne.n	800328a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f042 0220 	orr.w	r2, r2, #32
 8003286:	601a      	str	r2, [r3, #0]
 8003288:	e007      	b.n	800329a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f022 0220 	bic.w	r2, r2, #32
 8003298:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	7edb      	ldrb	r3, [r3, #27]
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d108      	bne.n	80032b4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f022 0210 	bic.w	r2, r2, #16
 80032b0:	601a      	str	r2, [r3, #0]
 80032b2:	e007      	b.n	80032c4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f042 0210 	orr.w	r2, r2, #16
 80032c2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	7f1b      	ldrb	r3, [r3, #28]
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d108      	bne.n	80032de <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	681a      	ldr	r2, [r3, #0]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f042 0208 	orr.w	r2, r2, #8
 80032da:	601a      	str	r2, [r3, #0]
 80032dc:	e007      	b.n	80032ee <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f022 0208 	bic.w	r2, r2, #8
 80032ec:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	7f5b      	ldrb	r3, [r3, #29]
 80032f2:	2b01      	cmp	r3, #1
 80032f4:	d108      	bne.n	8003308 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f042 0204 	orr.w	r2, r2, #4
 8003304:	601a      	str	r2, [r3, #0]
 8003306:	e007      	b.n	8003318 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681a      	ldr	r2, [r3, #0]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f022 0204 	bic.w	r2, r2, #4
 8003316:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	689a      	ldr	r2, [r3, #8]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	68db      	ldr	r3, [r3, #12]
 8003320:	431a      	orrs	r2, r3
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	691b      	ldr	r3, [r3, #16]
 8003326:	431a      	orrs	r2, r3
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	695b      	ldr	r3, [r3, #20]
 800332c:	ea42 0103 	orr.w	r1, r2, r3
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	1e5a      	subs	r2, r3, #1
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	430a      	orrs	r2, r1
 800333c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2200      	movs	r2, #0
 8003342:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2201      	movs	r2, #1
 8003348:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800334c:	2300      	movs	r3, #0
}
 800334e:	4618      	mov	r0, r3
 8003350:	3710      	adds	r7, #16
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}

08003356 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8003356:	b480      	push	{r7}
 8003358:	b087      	sub	sp, #28
 800335a:	af00      	add	r7, sp, #0
 800335c:	6078      	str	r0, [r7, #4]
 800335e:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	f893 3020 	ldrb.w	r3, [r3, #32]
 800336c:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800336e:	7cfb      	ldrb	r3, [r7, #19]
 8003370:	2b01      	cmp	r3, #1
 8003372:	d003      	beq.n	800337c <HAL_CAN_ConfigFilter+0x26>
 8003374:	7cfb      	ldrb	r3, [r7, #19]
 8003376:	2b02      	cmp	r3, #2
 8003378:	f040 80aa 	bne.w	80034d0 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003382:	f043 0201 	orr.w	r2, r3, #1
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	695b      	ldr	r3, [r3, #20]
 8003390:	f003 031f 	and.w	r3, r3, #31
 8003394:	2201      	movs	r2, #1
 8003396:	fa02 f303 	lsl.w	r3, r2, r3
 800339a:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800339c:	697b      	ldr	r3, [r7, #20]
 800339e:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	43db      	mvns	r3, r3
 80033a6:	401a      	ands	r2, r3
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	69db      	ldr	r3, [r3, #28]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d123      	bne.n	80033fe <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80033b6:	697b      	ldr	r3, [r7, #20]
 80033b8:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	43db      	mvns	r3, r3
 80033c0:	401a      	ands	r2, r3
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	68db      	ldr	r3, [r3, #12]
 80033cc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80033d4:	683a      	ldr	r2, [r7, #0]
 80033d6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80033d8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	3248      	adds	r2, #72	; 0x48
 80033de:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	689b      	ldr	r3, [r3, #8]
 80033e6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80033f2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80033f4:	6979      	ldr	r1, [r7, #20]
 80033f6:	3348      	adds	r3, #72	; 0x48
 80033f8:	00db      	lsls	r3, r3, #3
 80033fa:	440b      	add	r3, r1
 80033fc:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	69db      	ldr	r3, [r3, #28]
 8003402:	2b01      	cmp	r3, #1
 8003404:	d122      	bne.n	800344c <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	431a      	orrs	r2, r3
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003422:	683a      	ldr	r2, [r7, #0]
 8003424:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003426:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	3248      	adds	r2, #72	; 0x48
 800342c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	68db      	ldr	r3, [r3, #12]
 800343a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003440:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003442:	6979      	ldr	r1, [r7, #20]
 8003444:	3348      	adds	r3, #72	; 0x48
 8003446:	00db      	lsls	r3, r3, #3
 8003448:	440b      	add	r3, r1
 800344a:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	699b      	ldr	r3, [r3, #24]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d109      	bne.n	8003468 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	43db      	mvns	r3, r3
 800345e:	401a      	ands	r2, r3
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003466:	e007      	b.n	8003478 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003468:	697b      	ldr	r3, [r7, #20]
 800346a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	431a      	orrs	r2, r3
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	691b      	ldr	r3, [r3, #16]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d109      	bne.n	8003494 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	43db      	mvns	r3, r3
 800348a:	401a      	ands	r2, r3
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003492:	e007      	b.n	80034a4 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	431a      	orrs	r2, r3
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	6a1b      	ldr	r3, [r3, #32]
 80034a8:	2b01      	cmp	r3, #1
 80034aa:	d107      	bne.n	80034bc <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80034ac:	697b      	ldr	r3, [r7, #20]
 80034ae:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	431a      	orrs	r2, r3
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80034c2:	f023 0201 	bic.w	r2, r3, #1
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80034cc:	2300      	movs	r3, #0
 80034ce:	e006      	b.n	80034de <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034d4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80034dc:	2301      	movs	r3, #1
  }
}
 80034de:	4618      	mov	r0, r3
 80034e0:	371c      	adds	r7, #28
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bc80      	pop	{r7}
 80034e6:	4770      	bx	lr

080034e8 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b084      	sub	sp, #16
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80034f6:	b2db      	uxtb	r3, r3
 80034f8:	2b01      	cmp	r3, #1
 80034fa:	d12e      	bne.n	800355a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2202      	movs	r2, #2
 8003500:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	681a      	ldr	r2, [r3, #0]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f022 0201 	bic.w	r2, r2, #1
 8003512:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003514:	f7ff fdf6 	bl	8003104 <HAL_GetTick>
 8003518:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800351a:	e012      	b.n	8003542 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800351c:	f7ff fdf2 	bl	8003104 <HAL_GetTick>
 8003520:	4602      	mov	r2, r0
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	1ad3      	subs	r3, r2, r3
 8003526:	2b0a      	cmp	r3, #10
 8003528:	d90b      	bls.n	8003542 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800352e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2205      	movs	r2, #5
 800353a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	e012      	b.n	8003568 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	f003 0301 	and.w	r3, r3, #1
 800354c:	2b00      	cmp	r3, #0
 800354e:	d1e5      	bne.n	800351c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2200      	movs	r2, #0
 8003554:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003556:	2300      	movs	r3, #0
 8003558:	e006      	b.n	8003568 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800355e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
  }
}
 8003568:	4618      	mov	r0, r3
 800356a:	3710      	adds	r7, #16
 800356c:	46bd      	mov	sp, r7
 800356e:	bd80      	pop	{r7, pc}

08003570 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8003570:	b480      	push	{r7}
 8003572:	b089      	sub	sp, #36	; 0x24
 8003574:	af00      	add	r7, sp, #0
 8003576:	60f8      	str	r0, [r7, #12]
 8003578:	60b9      	str	r1, [r7, #8]
 800357a:	607a      	str	r2, [r7, #4]
 800357c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003584:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	689b      	ldr	r3, [r3, #8]
 800358c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800358e:	7ffb      	ldrb	r3, [r7, #31]
 8003590:	2b01      	cmp	r3, #1
 8003592:	d003      	beq.n	800359c <HAL_CAN_AddTxMessage+0x2c>
 8003594:	7ffb      	ldrb	r3, [r7, #31]
 8003596:	2b02      	cmp	r3, #2
 8003598:	f040 80b8 	bne.w	800370c <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800359c:	69bb      	ldr	r3, [r7, #24]
 800359e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d10a      	bne.n	80035bc <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80035a6:	69bb      	ldr	r3, [r7, #24]
 80035a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d105      	bne.n	80035bc <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80035b0:	69bb      	ldr	r3, [r7, #24]
 80035b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	f000 80a0 	beq.w	80036fc <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80035bc:	69bb      	ldr	r3, [r7, #24]
 80035be:	0e1b      	lsrs	r3, r3, #24
 80035c0:	f003 0303 	and.w	r3, r3, #3
 80035c4:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	2b02      	cmp	r3, #2
 80035ca:	d907      	bls.n	80035dc <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	e09e      	b.n	800371a <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80035dc:	2201      	movs	r2, #1
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	409a      	lsls	r2, r3
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	689b      	ldr	r3, [r3, #8]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d10d      	bne.n	800360a <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80035ee:	68bb      	ldr	r3, [r7, #8]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80035f8:	68f9      	ldr	r1, [r7, #12]
 80035fa:	6809      	ldr	r1, [r1, #0]
 80035fc:	431a      	orrs	r2, r3
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	3318      	adds	r3, #24
 8003602:	011b      	lsls	r3, r3, #4
 8003604:	440b      	add	r3, r1
 8003606:	601a      	str	r2, [r3, #0]
 8003608:	e00f      	b.n	800362a <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003614:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800361a:	68f9      	ldr	r1, [r7, #12]
 800361c:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800361e:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	3318      	adds	r3, #24
 8003624:	011b      	lsls	r3, r3, #4
 8003626:	440b      	add	r3, r1
 8003628:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	6819      	ldr	r1, [r3, #0]
 800362e:	68bb      	ldr	r3, [r7, #8]
 8003630:	691a      	ldr	r2, [r3, #16]
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	3318      	adds	r3, #24
 8003636:	011b      	lsls	r3, r3, #4
 8003638:	440b      	add	r3, r1
 800363a:	3304      	adds	r3, #4
 800363c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	7d1b      	ldrb	r3, [r3, #20]
 8003642:	2b01      	cmp	r3, #1
 8003644:	d111      	bne.n	800366a <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	697b      	ldr	r3, [r7, #20]
 800364c:	3318      	adds	r3, #24
 800364e:	011b      	lsls	r3, r3, #4
 8003650:	4413      	add	r3, r2
 8003652:	3304      	adds	r3, #4
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	68fa      	ldr	r2, [r7, #12]
 8003658:	6811      	ldr	r1, [r2, #0]
 800365a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	3318      	adds	r3, #24
 8003662:	011b      	lsls	r3, r3, #4
 8003664:	440b      	add	r3, r1
 8003666:	3304      	adds	r3, #4
 8003668:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	3307      	adds	r3, #7
 800366e:	781b      	ldrb	r3, [r3, #0]
 8003670:	061a      	lsls	r2, r3, #24
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	3306      	adds	r3, #6
 8003676:	781b      	ldrb	r3, [r3, #0]
 8003678:	041b      	lsls	r3, r3, #16
 800367a:	431a      	orrs	r2, r3
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	3305      	adds	r3, #5
 8003680:	781b      	ldrb	r3, [r3, #0]
 8003682:	021b      	lsls	r3, r3, #8
 8003684:	4313      	orrs	r3, r2
 8003686:	687a      	ldr	r2, [r7, #4]
 8003688:	3204      	adds	r2, #4
 800368a:	7812      	ldrb	r2, [r2, #0]
 800368c:	4610      	mov	r0, r2
 800368e:	68fa      	ldr	r2, [r7, #12]
 8003690:	6811      	ldr	r1, [r2, #0]
 8003692:	ea43 0200 	orr.w	r2, r3, r0
 8003696:	697b      	ldr	r3, [r7, #20]
 8003698:	011b      	lsls	r3, r3, #4
 800369a:	440b      	add	r3, r1
 800369c:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80036a0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	3303      	adds	r3, #3
 80036a6:	781b      	ldrb	r3, [r3, #0]
 80036a8:	061a      	lsls	r2, r3, #24
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	3302      	adds	r3, #2
 80036ae:	781b      	ldrb	r3, [r3, #0]
 80036b0:	041b      	lsls	r3, r3, #16
 80036b2:	431a      	orrs	r2, r3
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	3301      	adds	r3, #1
 80036b8:	781b      	ldrb	r3, [r3, #0]
 80036ba:	021b      	lsls	r3, r3, #8
 80036bc:	4313      	orrs	r3, r2
 80036be:	687a      	ldr	r2, [r7, #4]
 80036c0:	7812      	ldrb	r2, [r2, #0]
 80036c2:	4610      	mov	r0, r2
 80036c4:	68fa      	ldr	r2, [r7, #12]
 80036c6:	6811      	ldr	r1, [r2, #0]
 80036c8:	ea43 0200 	orr.w	r2, r3, r0
 80036cc:	697b      	ldr	r3, [r7, #20]
 80036ce:	011b      	lsls	r3, r3, #4
 80036d0:	440b      	add	r3, r1
 80036d2:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80036d6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	3318      	adds	r3, #24
 80036e0:	011b      	lsls	r3, r3, #4
 80036e2:	4413      	add	r3, r2
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	68fa      	ldr	r2, [r7, #12]
 80036e8:	6811      	ldr	r1, [r2, #0]
 80036ea:	f043 0201 	orr.w	r2, r3, #1
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	3318      	adds	r3, #24
 80036f2:	011b      	lsls	r3, r3, #4
 80036f4:	440b      	add	r3, r1
 80036f6:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80036f8:	2300      	movs	r3, #0
 80036fa:	e00e      	b.n	800371a <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003700:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	e006      	b.n	800371a <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003710:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003718:	2301      	movs	r3, #1
  }
}
 800371a:	4618      	mov	r0, r3
 800371c:	3724      	adds	r7, #36	; 0x24
 800371e:	46bd      	mov	sp, r7
 8003720:	bc80      	pop	{r7}
 8003722:	4770      	bx	lr

08003724 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b08a      	sub	sp, #40	; 0x28
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800372c:	2300      	movs	r3, #0
 800372e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	695b      	ldr	r3, [r3, #20]
 8003736:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	68db      	ldr	r3, [r3, #12]
 800374e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	691b      	ldr	r3, [r3, #16]
 8003756:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	699b      	ldr	r3, [r3, #24]
 800375e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003760:	6a3b      	ldr	r3, [r7, #32]
 8003762:	f003 0301 	and.w	r3, r3, #1
 8003766:	2b00      	cmp	r3, #0
 8003768:	d07c      	beq.n	8003864 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800376a:	69bb      	ldr	r3, [r7, #24]
 800376c:	f003 0301 	and.w	r3, r3, #1
 8003770:	2b00      	cmp	r3, #0
 8003772:	d023      	beq.n	80037bc <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	2201      	movs	r2, #1
 800377a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800377c:	69bb      	ldr	r3, [r7, #24]
 800377e:	f003 0302 	and.w	r3, r3, #2
 8003782:	2b00      	cmp	r3, #0
 8003784:	d003      	beq.n	800378e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003786:	6878      	ldr	r0, [r7, #4]
 8003788:	f000 f983 	bl	8003a92 <HAL_CAN_TxMailbox0CompleteCallback>
 800378c:	e016      	b.n	80037bc <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800378e:	69bb      	ldr	r3, [r7, #24]
 8003790:	f003 0304 	and.w	r3, r3, #4
 8003794:	2b00      	cmp	r3, #0
 8003796:	d004      	beq.n	80037a2 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800379a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800379e:	627b      	str	r3, [r7, #36]	; 0x24
 80037a0:	e00c      	b.n	80037bc <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80037a2:	69bb      	ldr	r3, [r7, #24]
 80037a4:	f003 0308 	and.w	r3, r3, #8
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d004      	beq.n	80037b6 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80037ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ae:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80037b2:	627b      	str	r3, [r7, #36]	; 0x24
 80037b4:	e002      	b.n	80037bc <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80037b6:	6878      	ldr	r0, [r7, #4]
 80037b8:	f000 f986 	bl	8003ac8 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80037bc:	69bb      	ldr	r3, [r7, #24]
 80037be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d024      	beq.n	8003810 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f44f 7280 	mov.w	r2, #256	; 0x100
 80037ce:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80037d0:	69bb      	ldr	r3, [r7, #24]
 80037d2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d003      	beq.n	80037e2 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80037da:	6878      	ldr	r0, [r7, #4]
 80037dc:	f000 f962 	bl	8003aa4 <HAL_CAN_TxMailbox1CompleteCallback>
 80037e0:	e016      	b.n	8003810 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80037e2:	69bb      	ldr	r3, [r7, #24]
 80037e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d004      	beq.n	80037f6 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80037ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ee:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80037f2:	627b      	str	r3, [r7, #36]	; 0x24
 80037f4:	e00c      	b.n	8003810 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80037f6:	69bb      	ldr	r3, [r7, #24]
 80037f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d004      	beq.n	800380a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003802:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003806:	627b      	str	r3, [r7, #36]	; 0x24
 8003808:	e002      	b.n	8003810 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800380a:	6878      	ldr	r0, [r7, #4]
 800380c:	f000 f965 	bl	8003ada <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003810:	69bb      	ldr	r3, [r7, #24]
 8003812:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003816:	2b00      	cmp	r3, #0
 8003818:	d024      	beq.n	8003864 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003822:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003824:	69bb      	ldr	r3, [r7, #24]
 8003826:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800382a:	2b00      	cmp	r3, #0
 800382c:	d003      	beq.n	8003836 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	f000 f941 	bl	8003ab6 <HAL_CAN_TxMailbox2CompleteCallback>
 8003834:	e016      	b.n	8003864 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003836:	69bb      	ldr	r3, [r7, #24]
 8003838:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800383c:	2b00      	cmp	r3, #0
 800383e:	d004      	beq.n	800384a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003842:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003846:	627b      	str	r3, [r7, #36]	; 0x24
 8003848:	e00c      	b.n	8003864 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800384a:	69bb      	ldr	r3, [r7, #24]
 800384c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003850:	2b00      	cmp	r3, #0
 8003852:	d004      	beq.n	800385e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003856:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800385a:	627b      	str	r3, [r7, #36]	; 0x24
 800385c:	e002      	b.n	8003864 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f000 f944 	bl	8003aec <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003864:	6a3b      	ldr	r3, [r7, #32]
 8003866:	f003 0308 	and.w	r3, r3, #8
 800386a:	2b00      	cmp	r3, #0
 800386c:	d00c      	beq.n	8003888 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	f003 0310 	and.w	r3, r3, #16
 8003874:	2b00      	cmp	r3, #0
 8003876:	d007      	beq.n	8003888 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800387a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800387e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2210      	movs	r2, #16
 8003886:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003888:	6a3b      	ldr	r3, [r7, #32]
 800388a:	f003 0304 	and.w	r3, r3, #4
 800388e:	2b00      	cmp	r3, #0
 8003890:	d00b      	beq.n	80038aa <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	f003 0308 	and.w	r3, r3, #8
 8003898:	2b00      	cmp	r3, #0
 800389a:	d006      	beq.n	80038aa <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	2208      	movs	r2, #8
 80038a2:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80038a4:	6878      	ldr	r0, [r7, #4]
 80038a6:	f000 f933 	bl	8003b10 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80038aa:	6a3b      	ldr	r3, [r7, #32]
 80038ac:	f003 0302 	and.w	r3, r3, #2
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d009      	beq.n	80038c8 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	68db      	ldr	r3, [r3, #12]
 80038ba:	f003 0303 	and.w	r3, r3, #3
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d002      	beq.n	80038c8 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80038c2:	6878      	ldr	r0, [r7, #4]
 80038c4:	f000 f91b 	bl	8003afe <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80038c8:	6a3b      	ldr	r3, [r7, #32]
 80038ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d00c      	beq.n	80038ec <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	f003 0310 	and.w	r3, r3, #16
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d007      	beq.n	80038ec <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80038dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80038e2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	2210      	movs	r2, #16
 80038ea:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80038ec:	6a3b      	ldr	r3, [r7, #32]
 80038ee:	f003 0320 	and.w	r3, r3, #32
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d00b      	beq.n	800390e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	f003 0308 	and.w	r3, r3, #8
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d006      	beq.n	800390e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	2208      	movs	r2, #8
 8003906:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003908:	6878      	ldr	r0, [r7, #4]
 800390a:	f000 f913 	bl	8003b34 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800390e:	6a3b      	ldr	r3, [r7, #32]
 8003910:	f003 0310 	and.w	r3, r3, #16
 8003914:	2b00      	cmp	r3, #0
 8003916:	d009      	beq.n	800392c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	691b      	ldr	r3, [r3, #16]
 800391e:	f003 0303 	and.w	r3, r3, #3
 8003922:	2b00      	cmp	r3, #0
 8003924:	d002      	beq.n	800392c <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003926:	6878      	ldr	r0, [r7, #4]
 8003928:	f000 f8fb 	bl	8003b22 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800392c:	6a3b      	ldr	r3, [r7, #32]
 800392e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003932:	2b00      	cmp	r3, #0
 8003934:	d00b      	beq.n	800394e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003936:	69fb      	ldr	r3, [r7, #28]
 8003938:	f003 0310 	and.w	r3, r3, #16
 800393c:	2b00      	cmp	r3, #0
 800393e:	d006      	beq.n	800394e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	2210      	movs	r2, #16
 8003946:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003948:	6878      	ldr	r0, [r7, #4]
 800394a:	f000 f8fc 	bl	8003b46 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800394e:	6a3b      	ldr	r3, [r7, #32]
 8003950:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003954:	2b00      	cmp	r3, #0
 8003956:	d00b      	beq.n	8003970 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003958:	69fb      	ldr	r3, [r7, #28]
 800395a:	f003 0308 	and.w	r3, r3, #8
 800395e:	2b00      	cmp	r3, #0
 8003960:	d006      	beq.n	8003970 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	2208      	movs	r2, #8
 8003968:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800396a:	6878      	ldr	r0, [r7, #4]
 800396c:	f000 f8f4 	bl	8003b58 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003970:	6a3b      	ldr	r3, [r7, #32]
 8003972:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003976:	2b00      	cmp	r3, #0
 8003978:	d07b      	beq.n	8003a72 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800397a:	69fb      	ldr	r3, [r7, #28]
 800397c:	f003 0304 	and.w	r3, r3, #4
 8003980:	2b00      	cmp	r3, #0
 8003982:	d072      	beq.n	8003a6a <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003984:	6a3b      	ldr	r3, [r7, #32]
 8003986:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800398a:	2b00      	cmp	r3, #0
 800398c:	d008      	beq.n	80039a0 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003994:	2b00      	cmp	r3, #0
 8003996:	d003      	beq.n	80039a0 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800399a:	f043 0301 	orr.w	r3, r3, #1
 800399e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80039a0:	6a3b      	ldr	r3, [r7, #32]
 80039a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d008      	beq.n	80039bc <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d003      	beq.n	80039bc <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80039b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039b6:	f043 0302 	orr.w	r3, r3, #2
 80039ba:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80039bc:	6a3b      	ldr	r3, [r7, #32]
 80039be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d008      	beq.n	80039d8 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d003      	beq.n	80039d8 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80039d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d2:	f043 0304 	orr.w	r3, r3, #4
 80039d6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80039d8:	6a3b      	ldr	r3, [r7, #32]
 80039da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d043      	beq.n	8003a6a <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d03e      	beq.n	8003a6a <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80039f2:	2b60      	cmp	r3, #96	; 0x60
 80039f4:	d02b      	beq.n	8003a4e <HAL_CAN_IRQHandler+0x32a>
 80039f6:	2b60      	cmp	r3, #96	; 0x60
 80039f8:	d82e      	bhi.n	8003a58 <HAL_CAN_IRQHandler+0x334>
 80039fa:	2b50      	cmp	r3, #80	; 0x50
 80039fc:	d022      	beq.n	8003a44 <HAL_CAN_IRQHandler+0x320>
 80039fe:	2b50      	cmp	r3, #80	; 0x50
 8003a00:	d82a      	bhi.n	8003a58 <HAL_CAN_IRQHandler+0x334>
 8003a02:	2b40      	cmp	r3, #64	; 0x40
 8003a04:	d019      	beq.n	8003a3a <HAL_CAN_IRQHandler+0x316>
 8003a06:	2b40      	cmp	r3, #64	; 0x40
 8003a08:	d826      	bhi.n	8003a58 <HAL_CAN_IRQHandler+0x334>
 8003a0a:	2b30      	cmp	r3, #48	; 0x30
 8003a0c:	d010      	beq.n	8003a30 <HAL_CAN_IRQHandler+0x30c>
 8003a0e:	2b30      	cmp	r3, #48	; 0x30
 8003a10:	d822      	bhi.n	8003a58 <HAL_CAN_IRQHandler+0x334>
 8003a12:	2b10      	cmp	r3, #16
 8003a14:	d002      	beq.n	8003a1c <HAL_CAN_IRQHandler+0x2f8>
 8003a16:	2b20      	cmp	r3, #32
 8003a18:	d005      	beq.n	8003a26 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003a1a:	e01d      	b.n	8003a58 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a1e:	f043 0308 	orr.w	r3, r3, #8
 8003a22:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003a24:	e019      	b.n	8003a5a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a28:	f043 0310 	orr.w	r3, r3, #16
 8003a2c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003a2e:	e014      	b.n	8003a5a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a32:	f043 0320 	orr.w	r3, r3, #32
 8003a36:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003a38:	e00f      	b.n	8003a5a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a40:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003a42:	e00a      	b.n	8003a5a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a4a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003a4c:	e005      	b.n	8003a5a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a54:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003a56:	e000      	b.n	8003a5a <HAL_CAN_IRQHandler+0x336>
            break;
 8003a58:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	699a      	ldr	r2, [r3, #24]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003a68:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	2204      	movs	r2, #4
 8003a70:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003a72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d008      	beq.n	8003a8a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a7e:	431a      	orrs	r2, r3
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003a84:	6878      	ldr	r0, [r7, #4]
 8003a86:	f000 f870 	bl	8003b6a <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003a8a:	bf00      	nop
 8003a8c:	3728      	adds	r7, #40	; 0x28
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}

08003a92 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003a92:	b480      	push	{r7}
 8003a94:	b083      	sub	sp, #12
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003a9a:	bf00      	nop
 8003a9c:	370c      	adds	r7, #12
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bc80      	pop	{r7}
 8003aa2:	4770      	bx	lr

08003aa4 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b083      	sub	sp, #12
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003aac:	bf00      	nop
 8003aae:	370c      	adds	r7, #12
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bc80      	pop	{r7}
 8003ab4:	4770      	bx	lr

08003ab6 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003ab6:	b480      	push	{r7}
 8003ab8:	b083      	sub	sp, #12
 8003aba:	af00      	add	r7, sp, #0
 8003abc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003abe:	bf00      	nop
 8003ac0:	370c      	adds	r7, #12
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	bc80      	pop	{r7}
 8003ac6:	4770      	bx	lr

08003ac8 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b083      	sub	sp, #12
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003ad0:	bf00      	nop
 8003ad2:	370c      	adds	r7, #12
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bc80      	pop	{r7}
 8003ad8:	4770      	bx	lr

08003ada <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003ada:	b480      	push	{r7}
 8003adc:	b083      	sub	sp, #12
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003ae2:	bf00      	nop
 8003ae4:	370c      	adds	r7, #12
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bc80      	pop	{r7}
 8003aea:	4770      	bx	lr

08003aec <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b083      	sub	sp, #12
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003af4:	bf00      	nop
 8003af6:	370c      	adds	r7, #12
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bc80      	pop	{r7}
 8003afc:	4770      	bx	lr

08003afe <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003afe:	b480      	push	{r7}
 8003b00:	b083      	sub	sp, #12
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8003b06:	bf00      	nop
 8003b08:	370c      	adds	r7, #12
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bc80      	pop	{r7}
 8003b0e:	4770      	bx	lr

08003b10 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b083      	sub	sp, #12
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003b18:	bf00      	nop
 8003b1a:	370c      	adds	r7, #12
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bc80      	pop	{r7}
 8003b20:	4770      	bx	lr

08003b22 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003b22:	b480      	push	{r7}
 8003b24:	b083      	sub	sp, #12
 8003b26:	af00      	add	r7, sp, #0
 8003b28:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003b2a:	bf00      	nop
 8003b2c:	370c      	adds	r7, #12
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bc80      	pop	{r7}
 8003b32:	4770      	bx	lr

08003b34 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003b34:	b480      	push	{r7}
 8003b36:	b083      	sub	sp, #12
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003b3c:	bf00      	nop
 8003b3e:	370c      	adds	r7, #12
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bc80      	pop	{r7}
 8003b44:	4770      	bx	lr

08003b46 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003b46:	b480      	push	{r7}
 8003b48:	b083      	sub	sp, #12
 8003b4a:	af00      	add	r7, sp, #0
 8003b4c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003b4e:	bf00      	nop
 8003b50:	370c      	adds	r7, #12
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bc80      	pop	{r7}
 8003b56:	4770      	bx	lr

08003b58 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	b083      	sub	sp, #12
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003b60:	bf00      	nop
 8003b62:	370c      	adds	r7, #12
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bc80      	pop	{r7}
 8003b68:	4770      	bx	lr

08003b6a <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003b6a:	b480      	push	{r7}
 8003b6c:	b083      	sub	sp, #12
 8003b6e:	af00      	add	r7, sp, #0
 8003b70:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003b72:	bf00      	nop
 8003b74:	370c      	adds	r7, #12
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bc80      	pop	{r7}
 8003b7a:	4770      	bx	lr

08003b7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b085      	sub	sp, #20
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	f003 0307 	and.w	r3, r3, #7
 8003b8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b8c:	4b0c      	ldr	r3, [pc, #48]	; (8003bc0 <__NVIC_SetPriorityGrouping+0x44>)
 8003b8e:	68db      	ldr	r3, [r3, #12]
 8003b90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b92:	68ba      	ldr	r2, [r7, #8]
 8003b94:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003b98:	4013      	ands	r3, r2
 8003b9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ba4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ba8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003bac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003bae:	4a04      	ldr	r2, [pc, #16]	; (8003bc0 <__NVIC_SetPriorityGrouping+0x44>)
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	60d3      	str	r3, [r2, #12]
}
 8003bb4:	bf00      	nop
 8003bb6:	3714      	adds	r7, #20
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bc80      	pop	{r7}
 8003bbc:	4770      	bx	lr
 8003bbe:	bf00      	nop
 8003bc0:	e000ed00 	.word	0xe000ed00

08003bc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003bc8:	4b04      	ldr	r3, [pc, #16]	; (8003bdc <__NVIC_GetPriorityGrouping+0x18>)
 8003bca:	68db      	ldr	r3, [r3, #12]
 8003bcc:	0a1b      	lsrs	r3, r3, #8
 8003bce:	f003 0307 	and.w	r3, r3, #7
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bc80      	pop	{r7}
 8003bd8:	4770      	bx	lr
 8003bda:	bf00      	nop
 8003bdc:	e000ed00 	.word	0xe000ed00

08003be0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003be0:	b480      	push	{r7}
 8003be2:	b083      	sub	sp, #12
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	4603      	mov	r3, r0
 8003be8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	db0b      	blt.n	8003c0a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003bf2:	79fb      	ldrb	r3, [r7, #7]
 8003bf4:	f003 021f 	and.w	r2, r3, #31
 8003bf8:	4906      	ldr	r1, [pc, #24]	; (8003c14 <__NVIC_EnableIRQ+0x34>)
 8003bfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bfe:	095b      	lsrs	r3, r3, #5
 8003c00:	2001      	movs	r0, #1
 8003c02:	fa00 f202 	lsl.w	r2, r0, r2
 8003c06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003c0a:	bf00      	nop
 8003c0c:	370c      	adds	r7, #12
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bc80      	pop	{r7}
 8003c12:	4770      	bx	lr
 8003c14:	e000e100 	.word	0xe000e100

08003c18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b083      	sub	sp, #12
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	4603      	mov	r3, r0
 8003c20:	6039      	str	r1, [r7, #0]
 8003c22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	db0a      	blt.n	8003c42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	b2da      	uxtb	r2, r3
 8003c30:	490c      	ldr	r1, [pc, #48]	; (8003c64 <__NVIC_SetPriority+0x4c>)
 8003c32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c36:	0112      	lsls	r2, r2, #4
 8003c38:	b2d2      	uxtb	r2, r2
 8003c3a:	440b      	add	r3, r1
 8003c3c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c40:	e00a      	b.n	8003c58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	b2da      	uxtb	r2, r3
 8003c46:	4908      	ldr	r1, [pc, #32]	; (8003c68 <__NVIC_SetPriority+0x50>)
 8003c48:	79fb      	ldrb	r3, [r7, #7]
 8003c4a:	f003 030f 	and.w	r3, r3, #15
 8003c4e:	3b04      	subs	r3, #4
 8003c50:	0112      	lsls	r2, r2, #4
 8003c52:	b2d2      	uxtb	r2, r2
 8003c54:	440b      	add	r3, r1
 8003c56:	761a      	strb	r2, [r3, #24]
}
 8003c58:	bf00      	nop
 8003c5a:	370c      	adds	r7, #12
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bc80      	pop	{r7}
 8003c60:	4770      	bx	lr
 8003c62:	bf00      	nop
 8003c64:	e000e100 	.word	0xe000e100
 8003c68:	e000ed00 	.word	0xe000ed00

08003c6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	b089      	sub	sp, #36	; 0x24
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	60f8      	str	r0, [r7, #12]
 8003c74:	60b9      	str	r1, [r7, #8]
 8003c76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	f003 0307 	and.w	r3, r3, #7
 8003c7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c80:	69fb      	ldr	r3, [r7, #28]
 8003c82:	f1c3 0307 	rsb	r3, r3, #7
 8003c86:	2b04      	cmp	r3, #4
 8003c88:	bf28      	it	cs
 8003c8a:	2304      	movcs	r3, #4
 8003c8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c8e:	69fb      	ldr	r3, [r7, #28]
 8003c90:	3304      	adds	r3, #4
 8003c92:	2b06      	cmp	r3, #6
 8003c94:	d902      	bls.n	8003c9c <NVIC_EncodePriority+0x30>
 8003c96:	69fb      	ldr	r3, [r7, #28]
 8003c98:	3b03      	subs	r3, #3
 8003c9a:	e000      	b.n	8003c9e <NVIC_EncodePriority+0x32>
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ca0:	f04f 32ff 	mov.w	r2, #4294967295
 8003ca4:	69bb      	ldr	r3, [r7, #24]
 8003ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8003caa:	43da      	mvns	r2, r3
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	401a      	ands	r2, r3
 8003cb0:	697b      	ldr	r3, [r7, #20]
 8003cb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003cb4:	f04f 31ff 	mov.w	r1, #4294967295
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	fa01 f303 	lsl.w	r3, r1, r3
 8003cbe:	43d9      	mvns	r1, r3
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003cc4:	4313      	orrs	r3, r2
         );
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	3724      	adds	r7, #36	; 0x24
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bc80      	pop	{r7}
 8003cce:	4770      	bx	lr

08003cd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b082      	sub	sp, #8
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003cd8:	6878      	ldr	r0, [r7, #4]
 8003cda:	f7ff ff4f 	bl	8003b7c <__NVIC_SetPriorityGrouping>
}
 8003cde:	bf00      	nop
 8003ce0:	3708      	adds	r7, #8
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}

08003ce6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ce6:	b580      	push	{r7, lr}
 8003ce8:	b086      	sub	sp, #24
 8003cea:	af00      	add	r7, sp, #0
 8003cec:	4603      	mov	r3, r0
 8003cee:	60b9      	str	r1, [r7, #8]
 8003cf0:	607a      	str	r2, [r7, #4]
 8003cf2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003cf8:	f7ff ff64 	bl	8003bc4 <__NVIC_GetPriorityGrouping>
 8003cfc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003cfe:	687a      	ldr	r2, [r7, #4]
 8003d00:	68b9      	ldr	r1, [r7, #8]
 8003d02:	6978      	ldr	r0, [r7, #20]
 8003d04:	f7ff ffb2 	bl	8003c6c <NVIC_EncodePriority>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d0e:	4611      	mov	r1, r2
 8003d10:	4618      	mov	r0, r3
 8003d12:	f7ff ff81 	bl	8003c18 <__NVIC_SetPriority>
}
 8003d16:	bf00      	nop
 8003d18:	3718      	adds	r7, #24
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}

08003d1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d1e:	b580      	push	{r7, lr}
 8003d20:	b082      	sub	sp, #8
 8003d22:	af00      	add	r7, sp, #0
 8003d24:	4603      	mov	r3, r0
 8003d26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f7ff ff57 	bl	8003be0 <__NVIC_EnableIRQ>
}
 8003d32:	bf00      	nop
 8003d34:	3708      	adds	r7, #8
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}
	...

08003d3c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b084      	sub	sp, #16
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d44:	2300      	movs	r3, #0
 8003d46:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003d4e:	2b02      	cmp	r3, #2
 8003d50:	d005      	beq.n	8003d5e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2204      	movs	r2, #4
 8003d56:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	73fb      	strb	r3, [r7, #15]
 8003d5c:	e051      	b.n	8003e02 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	681a      	ldr	r2, [r3, #0]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f022 020e 	bic.w	r2, r2, #14
 8003d6c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f022 0201 	bic.w	r2, r2, #1
 8003d7c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4a22      	ldr	r2, [pc, #136]	; (8003e0c <HAL_DMA_Abort_IT+0xd0>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d029      	beq.n	8003ddc <HAL_DMA_Abort_IT+0xa0>
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a20      	ldr	r2, [pc, #128]	; (8003e10 <HAL_DMA_Abort_IT+0xd4>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d022      	beq.n	8003dd8 <HAL_DMA_Abort_IT+0x9c>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4a1f      	ldr	r2, [pc, #124]	; (8003e14 <HAL_DMA_Abort_IT+0xd8>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d01a      	beq.n	8003dd2 <HAL_DMA_Abort_IT+0x96>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a1d      	ldr	r2, [pc, #116]	; (8003e18 <HAL_DMA_Abort_IT+0xdc>)
 8003da2:	4293      	cmp	r3, r2
 8003da4:	d012      	beq.n	8003dcc <HAL_DMA_Abort_IT+0x90>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	4a1c      	ldr	r2, [pc, #112]	; (8003e1c <HAL_DMA_Abort_IT+0xe0>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d00a      	beq.n	8003dc6 <HAL_DMA_Abort_IT+0x8a>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a1a      	ldr	r2, [pc, #104]	; (8003e20 <HAL_DMA_Abort_IT+0xe4>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d102      	bne.n	8003dc0 <HAL_DMA_Abort_IT+0x84>
 8003dba:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003dbe:	e00e      	b.n	8003dde <HAL_DMA_Abort_IT+0xa2>
 8003dc0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003dc4:	e00b      	b.n	8003dde <HAL_DMA_Abort_IT+0xa2>
 8003dc6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003dca:	e008      	b.n	8003dde <HAL_DMA_Abort_IT+0xa2>
 8003dcc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003dd0:	e005      	b.n	8003dde <HAL_DMA_Abort_IT+0xa2>
 8003dd2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003dd6:	e002      	b.n	8003dde <HAL_DMA_Abort_IT+0xa2>
 8003dd8:	2310      	movs	r3, #16
 8003dda:	e000      	b.n	8003dde <HAL_DMA_Abort_IT+0xa2>
 8003ddc:	2301      	movs	r3, #1
 8003dde:	4a11      	ldr	r2, [pc, #68]	; (8003e24 <HAL_DMA_Abort_IT+0xe8>)
 8003de0:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2201      	movs	r2, #1
 8003de6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2200      	movs	r2, #0
 8003dee:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d003      	beq.n	8003e02 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dfe:	6878      	ldr	r0, [r7, #4]
 8003e00:	4798      	blx	r3
    } 
  }
  return status;
 8003e02:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e04:	4618      	mov	r0, r3
 8003e06:	3710      	adds	r7, #16
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	bd80      	pop	{r7, pc}
 8003e0c:	40020008 	.word	0x40020008
 8003e10:	4002001c 	.word	0x4002001c
 8003e14:	40020030 	.word	0x40020030
 8003e18:	40020044 	.word	0x40020044
 8003e1c:	40020058 	.word	0x40020058
 8003e20:	4002006c 	.word	0x4002006c
 8003e24:	40020000 	.word	0x40020000

08003e28 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b08b      	sub	sp, #44	; 0x2c
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
 8003e30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003e32:	2300      	movs	r3, #0
 8003e34:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003e36:	2300      	movs	r3, #0
 8003e38:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e3a:	e169      	b.n	8004110 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e40:	fa02 f303 	lsl.w	r3, r2, r3
 8003e44:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	69fa      	ldr	r2, [r7, #28]
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003e50:	69ba      	ldr	r2, [r7, #24]
 8003e52:	69fb      	ldr	r3, [r7, #28]
 8003e54:	429a      	cmp	r2, r3
 8003e56:	f040 8158 	bne.w	800410a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	4a9a      	ldr	r2, [pc, #616]	; (80040c8 <HAL_GPIO_Init+0x2a0>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d05e      	beq.n	8003f22 <HAL_GPIO_Init+0xfa>
 8003e64:	4a98      	ldr	r2, [pc, #608]	; (80040c8 <HAL_GPIO_Init+0x2a0>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d875      	bhi.n	8003f56 <HAL_GPIO_Init+0x12e>
 8003e6a:	4a98      	ldr	r2, [pc, #608]	; (80040cc <HAL_GPIO_Init+0x2a4>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d058      	beq.n	8003f22 <HAL_GPIO_Init+0xfa>
 8003e70:	4a96      	ldr	r2, [pc, #600]	; (80040cc <HAL_GPIO_Init+0x2a4>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d86f      	bhi.n	8003f56 <HAL_GPIO_Init+0x12e>
 8003e76:	4a96      	ldr	r2, [pc, #600]	; (80040d0 <HAL_GPIO_Init+0x2a8>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d052      	beq.n	8003f22 <HAL_GPIO_Init+0xfa>
 8003e7c:	4a94      	ldr	r2, [pc, #592]	; (80040d0 <HAL_GPIO_Init+0x2a8>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d869      	bhi.n	8003f56 <HAL_GPIO_Init+0x12e>
 8003e82:	4a94      	ldr	r2, [pc, #592]	; (80040d4 <HAL_GPIO_Init+0x2ac>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d04c      	beq.n	8003f22 <HAL_GPIO_Init+0xfa>
 8003e88:	4a92      	ldr	r2, [pc, #584]	; (80040d4 <HAL_GPIO_Init+0x2ac>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d863      	bhi.n	8003f56 <HAL_GPIO_Init+0x12e>
 8003e8e:	4a92      	ldr	r2, [pc, #584]	; (80040d8 <HAL_GPIO_Init+0x2b0>)
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d046      	beq.n	8003f22 <HAL_GPIO_Init+0xfa>
 8003e94:	4a90      	ldr	r2, [pc, #576]	; (80040d8 <HAL_GPIO_Init+0x2b0>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d85d      	bhi.n	8003f56 <HAL_GPIO_Init+0x12e>
 8003e9a:	2b12      	cmp	r3, #18
 8003e9c:	d82a      	bhi.n	8003ef4 <HAL_GPIO_Init+0xcc>
 8003e9e:	2b12      	cmp	r3, #18
 8003ea0:	d859      	bhi.n	8003f56 <HAL_GPIO_Init+0x12e>
 8003ea2:	a201      	add	r2, pc, #4	; (adr r2, 8003ea8 <HAL_GPIO_Init+0x80>)
 8003ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ea8:	08003f23 	.word	0x08003f23
 8003eac:	08003efd 	.word	0x08003efd
 8003eb0:	08003f0f 	.word	0x08003f0f
 8003eb4:	08003f51 	.word	0x08003f51
 8003eb8:	08003f57 	.word	0x08003f57
 8003ebc:	08003f57 	.word	0x08003f57
 8003ec0:	08003f57 	.word	0x08003f57
 8003ec4:	08003f57 	.word	0x08003f57
 8003ec8:	08003f57 	.word	0x08003f57
 8003ecc:	08003f57 	.word	0x08003f57
 8003ed0:	08003f57 	.word	0x08003f57
 8003ed4:	08003f57 	.word	0x08003f57
 8003ed8:	08003f57 	.word	0x08003f57
 8003edc:	08003f57 	.word	0x08003f57
 8003ee0:	08003f57 	.word	0x08003f57
 8003ee4:	08003f57 	.word	0x08003f57
 8003ee8:	08003f57 	.word	0x08003f57
 8003eec:	08003f05 	.word	0x08003f05
 8003ef0:	08003f19 	.word	0x08003f19
 8003ef4:	4a79      	ldr	r2, [pc, #484]	; (80040dc <HAL_GPIO_Init+0x2b4>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d013      	beq.n	8003f22 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003efa:	e02c      	b.n	8003f56 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	68db      	ldr	r3, [r3, #12]
 8003f00:	623b      	str	r3, [r7, #32]
          break;
 8003f02:	e029      	b.n	8003f58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	3304      	adds	r3, #4
 8003f0a:	623b      	str	r3, [r7, #32]
          break;
 8003f0c:	e024      	b.n	8003f58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	68db      	ldr	r3, [r3, #12]
 8003f12:	3308      	adds	r3, #8
 8003f14:	623b      	str	r3, [r7, #32]
          break;
 8003f16:	e01f      	b.n	8003f58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	330c      	adds	r3, #12
 8003f1e:	623b      	str	r3, [r7, #32]
          break;
 8003f20:	e01a      	b.n	8003f58 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	689b      	ldr	r3, [r3, #8]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d102      	bne.n	8003f30 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003f2a:	2304      	movs	r3, #4
 8003f2c:	623b      	str	r3, [r7, #32]
          break;
 8003f2e:	e013      	b.n	8003f58 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	2b01      	cmp	r3, #1
 8003f36:	d105      	bne.n	8003f44 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003f38:	2308      	movs	r3, #8
 8003f3a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	69fa      	ldr	r2, [r7, #28]
 8003f40:	611a      	str	r2, [r3, #16]
          break;
 8003f42:	e009      	b.n	8003f58 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003f44:	2308      	movs	r3, #8
 8003f46:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	69fa      	ldr	r2, [r7, #28]
 8003f4c:	615a      	str	r2, [r3, #20]
          break;
 8003f4e:	e003      	b.n	8003f58 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003f50:	2300      	movs	r3, #0
 8003f52:	623b      	str	r3, [r7, #32]
          break;
 8003f54:	e000      	b.n	8003f58 <HAL_GPIO_Init+0x130>
          break;
 8003f56:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003f58:	69bb      	ldr	r3, [r7, #24]
 8003f5a:	2bff      	cmp	r3, #255	; 0xff
 8003f5c:	d801      	bhi.n	8003f62 <HAL_GPIO_Init+0x13a>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	e001      	b.n	8003f66 <HAL_GPIO_Init+0x13e>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	3304      	adds	r3, #4
 8003f66:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003f68:	69bb      	ldr	r3, [r7, #24]
 8003f6a:	2bff      	cmp	r3, #255	; 0xff
 8003f6c:	d802      	bhi.n	8003f74 <HAL_GPIO_Init+0x14c>
 8003f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f70:	009b      	lsls	r3, r3, #2
 8003f72:	e002      	b.n	8003f7a <HAL_GPIO_Init+0x152>
 8003f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f76:	3b08      	subs	r3, #8
 8003f78:	009b      	lsls	r3, r3, #2
 8003f7a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003f7c:	697b      	ldr	r3, [r7, #20]
 8003f7e:	681a      	ldr	r2, [r3, #0]
 8003f80:	210f      	movs	r1, #15
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	fa01 f303 	lsl.w	r3, r1, r3
 8003f88:	43db      	mvns	r3, r3
 8003f8a:	401a      	ands	r2, r3
 8003f8c:	6a39      	ldr	r1, [r7, #32]
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	fa01 f303 	lsl.w	r3, r1, r3
 8003f94:	431a      	orrs	r2, r3
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003f9a:	683b      	ldr	r3, [r7, #0]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	f000 80b1 	beq.w	800410a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003fa8:	4b4d      	ldr	r3, [pc, #308]	; (80040e0 <HAL_GPIO_Init+0x2b8>)
 8003faa:	699b      	ldr	r3, [r3, #24]
 8003fac:	4a4c      	ldr	r2, [pc, #304]	; (80040e0 <HAL_GPIO_Init+0x2b8>)
 8003fae:	f043 0301 	orr.w	r3, r3, #1
 8003fb2:	6193      	str	r3, [r2, #24]
 8003fb4:	4b4a      	ldr	r3, [pc, #296]	; (80040e0 <HAL_GPIO_Init+0x2b8>)
 8003fb6:	699b      	ldr	r3, [r3, #24]
 8003fb8:	f003 0301 	and.w	r3, r3, #1
 8003fbc:	60bb      	str	r3, [r7, #8]
 8003fbe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003fc0:	4a48      	ldr	r2, [pc, #288]	; (80040e4 <HAL_GPIO_Init+0x2bc>)
 8003fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fc4:	089b      	lsrs	r3, r3, #2
 8003fc6:	3302      	adds	r3, #2
 8003fc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fcc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd0:	f003 0303 	and.w	r3, r3, #3
 8003fd4:	009b      	lsls	r3, r3, #2
 8003fd6:	220f      	movs	r2, #15
 8003fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fdc:	43db      	mvns	r3, r3
 8003fde:	68fa      	ldr	r2, [r7, #12]
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	4a40      	ldr	r2, [pc, #256]	; (80040e8 <HAL_GPIO_Init+0x2c0>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d013      	beq.n	8004014 <HAL_GPIO_Init+0x1ec>
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	4a3f      	ldr	r2, [pc, #252]	; (80040ec <HAL_GPIO_Init+0x2c4>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d00d      	beq.n	8004010 <HAL_GPIO_Init+0x1e8>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	4a3e      	ldr	r2, [pc, #248]	; (80040f0 <HAL_GPIO_Init+0x2c8>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d007      	beq.n	800400c <HAL_GPIO_Init+0x1e4>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	4a3d      	ldr	r2, [pc, #244]	; (80040f4 <HAL_GPIO_Init+0x2cc>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d101      	bne.n	8004008 <HAL_GPIO_Init+0x1e0>
 8004004:	2303      	movs	r3, #3
 8004006:	e006      	b.n	8004016 <HAL_GPIO_Init+0x1ee>
 8004008:	2304      	movs	r3, #4
 800400a:	e004      	b.n	8004016 <HAL_GPIO_Init+0x1ee>
 800400c:	2302      	movs	r3, #2
 800400e:	e002      	b.n	8004016 <HAL_GPIO_Init+0x1ee>
 8004010:	2301      	movs	r3, #1
 8004012:	e000      	b.n	8004016 <HAL_GPIO_Init+0x1ee>
 8004014:	2300      	movs	r3, #0
 8004016:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004018:	f002 0203 	and.w	r2, r2, #3
 800401c:	0092      	lsls	r2, r2, #2
 800401e:	4093      	lsls	r3, r2
 8004020:	68fa      	ldr	r2, [r7, #12]
 8004022:	4313      	orrs	r3, r2
 8004024:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004026:	492f      	ldr	r1, [pc, #188]	; (80040e4 <HAL_GPIO_Init+0x2bc>)
 8004028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800402a:	089b      	lsrs	r3, r3, #2
 800402c:	3302      	adds	r3, #2
 800402e:	68fa      	ldr	r2, [r7, #12]
 8004030:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800403c:	2b00      	cmp	r3, #0
 800403e:	d006      	beq.n	800404e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004040:	4b2d      	ldr	r3, [pc, #180]	; (80040f8 <HAL_GPIO_Init+0x2d0>)
 8004042:	681a      	ldr	r2, [r3, #0]
 8004044:	492c      	ldr	r1, [pc, #176]	; (80040f8 <HAL_GPIO_Init+0x2d0>)
 8004046:	69bb      	ldr	r3, [r7, #24]
 8004048:	4313      	orrs	r3, r2
 800404a:	600b      	str	r3, [r1, #0]
 800404c:	e006      	b.n	800405c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800404e:	4b2a      	ldr	r3, [pc, #168]	; (80040f8 <HAL_GPIO_Init+0x2d0>)
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	69bb      	ldr	r3, [r7, #24]
 8004054:	43db      	mvns	r3, r3
 8004056:	4928      	ldr	r1, [pc, #160]	; (80040f8 <HAL_GPIO_Init+0x2d0>)
 8004058:	4013      	ands	r3, r2
 800405a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004064:	2b00      	cmp	r3, #0
 8004066:	d006      	beq.n	8004076 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004068:	4b23      	ldr	r3, [pc, #140]	; (80040f8 <HAL_GPIO_Init+0x2d0>)
 800406a:	685a      	ldr	r2, [r3, #4]
 800406c:	4922      	ldr	r1, [pc, #136]	; (80040f8 <HAL_GPIO_Init+0x2d0>)
 800406e:	69bb      	ldr	r3, [r7, #24]
 8004070:	4313      	orrs	r3, r2
 8004072:	604b      	str	r3, [r1, #4]
 8004074:	e006      	b.n	8004084 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004076:	4b20      	ldr	r3, [pc, #128]	; (80040f8 <HAL_GPIO_Init+0x2d0>)
 8004078:	685a      	ldr	r2, [r3, #4]
 800407a:	69bb      	ldr	r3, [r7, #24]
 800407c:	43db      	mvns	r3, r3
 800407e:	491e      	ldr	r1, [pc, #120]	; (80040f8 <HAL_GPIO_Init+0x2d0>)
 8004080:	4013      	ands	r3, r2
 8004082:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800408c:	2b00      	cmp	r3, #0
 800408e:	d006      	beq.n	800409e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004090:	4b19      	ldr	r3, [pc, #100]	; (80040f8 <HAL_GPIO_Init+0x2d0>)
 8004092:	689a      	ldr	r2, [r3, #8]
 8004094:	4918      	ldr	r1, [pc, #96]	; (80040f8 <HAL_GPIO_Init+0x2d0>)
 8004096:	69bb      	ldr	r3, [r7, #24]
 8004098:	4313      	orrs	r3, r2
 800409a:	608b      	str	r3, [r1, #8]
 800409c:	e006      	b.n	80040ac <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800409e:	4b16      	ldr	r3, [pc, #88]	; (80040f8 <HAL_GPIO_Init+0x2d0>)
 80040a0:	689a      	ldr	r2, [r3, #8]
 80040a2:	69bb      	ldr	r3, [r7, #24]
 80040a4:	43db      	mvns	r3, r3
 80040a6:	4914      	ldr	r1, [pc, #80]	; (80040f8 <HAL_GPIO_Init+0x2d0>)
 80040a8:	4013      	ands	r3, r2
 80040aa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d021      	beq.n	80040fc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80040b8:	4b0f      	ldr	r3, [pc, #60]	; (80040f8 <HAL_GPIO_Init+0x2d0>)
 80040ba:	68da      	ldr	r2, [r3, #12]
 80040bc:	490e      	ldr	r1, [pc, #56]	; (80040f8 <HAL_GPIO_Init+0x2d0>)
 80040be:	69bb      	ldr	r3, [r7, #24]
 80040c0:	4313      	orrs	r3, r2
 80040c2:	60cb      	str	r3, [r1, #12]
 80040c4:	e021      	b.n	800410a <HAL_GPIO_Init+0x2e2>
 80040c6:	bf00      	nop
 80040c8:	10320000 	.word	0x10320000
 80040cc:	10310000 	.word	0x10310000
 80040d0:	10220000 	.word	0x10220000
 80040d4:	10210000 	.word	0x10210000
 80040d8:	10120000 	.word	0x10120000
 80040dc:	10110000 	.word	0x10110000
 80040e0:	40021000 	.word	0x40021000
 80040e4:	40010000 	.word	0x40010000
 80040e8:	40010800 	.word	0x40010800
 80040ec:	40010c00 	.word	0x40010c00
 80040f0:	40011000 	.word	0x40011000
 80040f4:	40011400 	.word	0x40011400
 80040f8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80040fc:	4b0b      	ldr	r3, [pc, #44]	; (800412c <HAL_GPIO_Init+0x304>)
 80040fe:	68da      	ldr	r2, [r3, #12]
 8004100:	69bb      	ldr	r3, [r7, #24]
 8004102:	43db      	mvns	r3, r3
 8004104:	4909      	ldr	r1, [pc, #36]	; (800412c <HAL_GPIO_Init+0x304>)
 8004106:	4013      	ands	r3, r2
 8004108:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800410a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800410c:	3301      	adds	r3, #1
 800410e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	681a      	ldr	r2, [r3, #0]
 8004114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004116:	fa22 f303 	lsr.w	r3, r2, r3
 800411a:	2b00      	cmp	r3, #0
 800411c:	f47f ae8e 	bne.w	8003e3c <HAL_GPIO_Init+0x14>
  }
}
 8004120:	bf00      	nop
 8004122:	bf00      	nop
 8004124:	372c      	adds	r7, #44	; 0x2c
 8004126:	46bd      	mov	sp, r7
 8004128:	bc80      	pop	{r7}
 800412a:	4770      	bx	lr
 800412c:	40010400 	.word	0x40010400

08004130 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004130:	b480      	push	{r7}
 8004132:	b083      	sub	sp, #12
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
 8004138:	460b      	mov	r3, r1
 800413a:	807b      	strh	r3, [r7, #2]
 800413c:	4613      	mov	r3, r2
 800413e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004140:	787b      	ldrb	r3, [r7, #1]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d003      	beq.n	800414e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004146:	887a      	ldrh	r2, [r7, #2]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800414c:	e003      	b.n	8004156 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800414e:	887b      	ldrh	r3, [r7, #2]
 8004150:	041a      	lsls	r2, r3, #16
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	611a      	str	r2, [r3, #16]
}
 8004156:	bf00      	nop
 8004158:	370c      	adds	r7, #12
 800415a:	46bd      	mov	sp, r7
 800415c:	bc80      	pop	{r7}
 800415e:	4770      	bx	lr

08004160 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004160:	b480      	push	{r7}
 8004162:	b085      	sub	sp, #20
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
 8004168:	460b      	mov	r3, r1
 800416a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	68db      	ldr	r3, [r3, #12]
 8004170:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004172:	887a      	ldrh	r2, [r7, #2]
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	4013      	ands	r3, r2
 8004178:	041a      	lsls	r2, r3, #16
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	43d9      	mvns	r1, r3
 800417e:	887b      	ldrh	r3, [r7, #2]
 8004180:	400b      	ands	r3, r1
 8004182:	431a      	orrs	r2, r3
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	611a      	str	r2, [r3, #16]
}
 8004188:	bf00      	nop
 800418a:	3714      	adds	r7, #20
 800418c:	46bd      	mov	sp, r7
 800418e:	bc80      	pop	{r7}
 8004190:	4770      	bx	lr
	...

08004194 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b086      	sub	sp, #24
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d101      	bne.n	80041a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	e272      	b.n	800468c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f003 0301 	and.w	r3, r3, #1
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	f000 8087 	beq.w	80042c2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80041b4:	4b92      	ldr	r3, [pc, #584]	; (8004400 <HAL_RCC_OscConfig+0x26c>)
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	f003 030c 	and.w	r3, r3, #12
 80041bc:	2b04      	cmp	r3, #4
 80041be:	d00c      	beq.n	80041da <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80041c0:	4b8f      	ldr	r3, [pc, #572]	; (8004400 <HAL_RCC_OscConfig+0x26c>)
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	f003 030c 	and.w	r3, r3, #12
 80041c8:	2b08      	cmp	r3, #8
 80041ca:	d112      	bne.n	80041f2 <HAL_RCC_OscConfig+0x5e>
 80041cc:	4b8c      	ldr	r3, [pc, #560]	; (8004400 <HAL_RCC_OscConfig+0x26c>)
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041d8:	d10b      	bne.n	80041f2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041da:	4b89      	ldr	r3, [pc, #548]	; (8004400 <HAL_RCC_OscConfig+0x26c>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d06c      	beq.n	80042c0 <HAL_RCC_OscConfig+0x12c>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d168      	bne.n	80042c0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80041ee:	2301      	movs	r3, #1
 80041f0:	e24c      	b.n	800468c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041fa:	d106      	bne.n	800420a <HAL_RCC_OscConfig+0x76>
 80041fc:	4b80      	ldr	r3, [pc, #512]	; (8004400 <HAL_RCC_OscConfig+0x26c>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4a7f      	ldr	r2, [pc, #508]	; (8004400 <HAL_RCC_OscConfig+0x26c>)
 8004202:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004206:	6013      	str	r3, [r2, #0]
 8004208:	e02e      	b.n	8004268 <HAL_RCC_OscConfig+0xd4>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d10c      	bne.n	800422c <HAL_RCC_OscConfig+0x98>
 8004212:	4b7b      	ldr	r3, [pc, #492]	; (8004400 <HAL_RCC_OscConfig+0x26c>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a7a      	ldr	r2, [pc, #488]	; (8004400 <HAL_RCC_OscConfig+0x26c>)
 8004218:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800421c:	6013      	str	r3, [r2, #0]
 800421e:	4b78      	ldr	r3, [pc, #480]	; (8004400 <HAL_RCC_OscConfig+0x26c>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a77      	ldr	r2, [pc, #476]	; (8004400 <HAL_RCC_OscConfig+0x26c>)
 8004224:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004228:	6013      	str	r3, [r2, #0]
 800422a:	e01d      	b.n	8004268 <HAL_RCC_OscConfig+0xd4>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004234:	d10c      	bne.n	8004250 <HAL_RCC_OscConfig+0xbc>
 8004236:	4b72      	ldr	r3, [pc, #456]	; (8004400 <HAL_RCC_OscConfig+0x26c>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4a71      	ldr	r2, [pc, #452]	; (8004400 <HAL_RCC_OscConfig+0x26c>)
 800423c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004240:	6013      	str	r3, [r2, #0]
 8004242:	4b6f      	ldr	r3, [pc, #444]	; (8004400 <HAL_RCC_OscConfig+0x26c>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a6e      	ldr	r2, [pc, #440]	; (8004400 <HAL_RCC_OscConfig+0x26c>)
 8004248:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800424c:	6013      	str	r3, [r2, #0]
 800424e:	e00b      	b.n	8004268 <HAL_RCC_OscConfig+0xd4>
 8004250:	4b6b      	ldr	r3, [pc, #428]	; (8004400 <HAL_RCC_OscConfig+0x26c>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a6a      	ldr	r2, [pc, #424]	; (8004400 <HAL_RCC_OscConfig+0x26c>)
 8004256:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800425a:	6013      	str	r3, [r2, #0]
 800425c:	4b68      	ldr	r3, [pc, #416]	; (8004400 <HAL_RCC_OscConfig+0x26c>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4a67      	ldr	r2, [pc, #412]	; (8004400 <HAL_RCC_OscConfig+0x26c>)
 8004262:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004266:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d013      	beq.n	8004298 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004270:	f7fe ff48 	bl	8003104 <HAL_GetTick>
 8004274:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004276:	e008      	b.n	800428a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004278:	f7fe ff44 	bl	8003104 <HAL_GetTick>
 800427c:	4602      	mov	r2, r0
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	1ad3      	subs	r3, r2, r3
 8004282:	2b64      	cmp	r3, #100	; 0x64
 8004284:	d901      	bls.n	800428a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004286:	2303      	movs	r3, #3
 8004288:	e200      	b.n	800468c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800428a:	4b5d      	ldr	r3, [pc, #372]	; (8004400 <HAL_RCC_OscConfig+0x26c>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004292:	2b00      	cmp	r3, #0
 8004294:	d0f0      	beq.n	8004278 <HAL_RCC_OscConfig+0xe4>
 8004296:	e014      	b.n	80042c2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004298:	f7fe ff34 	bl	8003104 <HAL_GetTick>
 800429c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800429e:	e008      	b.n	80042b2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042a0:	f7fe ff30 	bl	8003104 <HAL_GetTick>
 80042a4:	4602      	mov	r2, r0
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	1ad3      	subs	r3, r2, r3
 80042aa:	2b64      	cmp	r3, #100	; 0x64
 80042ac:	d901      	bls.n	80042b2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80042ae:	2303      	movs	r3, #3
 80042b0:	e1ec      	b.n	800468c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042b2:	4b53      	ldr	r3, [pc, #332]	; (8004400 <HAL_RCC_OscConfig+0x26c>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d1f0      	bne.n	80042a0 <HAL_RCC_OscConfig+0x10c>
 80042be:	e000      	b.n	80042c2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f003 0302 	and.w	r3, r3, #2
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d063      	beq.n	8004396 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80042ce:	4b4c      	ldr	r3, [pc, #304]	; (8004400 <HAL_RCC_OscConfig+0x26c>)
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	f003 030c 	and.w	r3, r3, #12
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d00b      	beq.n	80042f2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80042da:	4b49      	ldr	r3, [pc, #292]	; (8004400 <HAL_RCC_OscConfig+0x26c>)
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	f003 030c 	and.w	r3, r3, #12
 80042e2:	2b08      	cmp	r3, #8
 80042e4:	d11c      	bne.n	8004320 <HAL_RCC_OscConfig+0x18c>
 80042e6:	4b46      	ldr	r3, [pc, #280]	; (8004400 <HAL_RCC_OscConfig+0x26c>)
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d116      	bne.n	8004320 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042f2:	4b43      	ldr	r3, [pc, #268]	; (8004400 <HAL_RCC_OscConfig+0x26c>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f003 0302 	and.w	r3, r3, #2
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d005      	beq.n	800430a <HAL_RCC_OscConfig+0x176>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	691b      	ldr	r3, [r3, #16]
 8004302:	2b01      	cmp	r3, #1
 8004304:	d001      	beq.n	800430a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e1c0      	b.n	800468c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800430a:	4b3d      	ldr	r3, [pc, #244]	; (8004400 <HAL_RCC_OscConfig+0x26c>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	695b      	ldr	r3, [r3, #20]
 8004316:	00db      	lsls	r3, r3, #3
 8004318:	4939      	ldr	r1, [pc, #228]	; (8004400 <HAL_RCC_OscConfig+0x26c>)
 800431a:	4313      	orrs	r3, r2
 800431c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800431e:	e03a      	b.n	8004396 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	691b      	ldr	r3, [r3, #16]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d020      	beq.n	800436a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004328:	4b36      	ldr	r3, [pc, #216]	; (8004404 <HAL_RCC_OscConfig+0x270>)
 800432a:	2201      	movs	r2, #1
 800432c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800432e:	f7fe fee9 	bl	8003104 <HAL_GetTick>
 8004332:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004334:	e008      	b.n	8004348 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004336:	f7fe fee5 	bl	8003104 <HAL_GetTick>
 800433a:	4602      	mov	r2, r0
 800433c:	693b      	ldr	r3, [r7, #16]
 800433e:	1ad3      	subs	r3, r2, r3
 8004340:	2b02      	cmp	r3, #2
 8004342:	d901      	bls.n	8004348 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004344:	2303      	movs	r3, #3
 8004346:	e1a1      	b.n	800468c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004348:	4b2d      	ldr	r3, [pc, #180]	; (8004400 <HAL_RCC_OscConfig+0x26c>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f003 0302 	and.w	r3, r3, #2
 8004350:	2b00      	cmp	r3, #0
 8004352:	d0f0      	beq.n	8004336 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004354:	4b2a      	ldr	r3, [pc, #168]	; (8004400 <HAL_RCC_OscConfig+0x26c>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	695b      	ldr	r3, [r3, #20]
 8004360:	00db      	lsls	r3, r3, #3
 8004362:	4927      	ldr	r1, [pc, #156]	; (8004400 <HAL_RCC_OscConfig+0x26c>)
 8004364:	4313      	orrs	r3, r2
 8004366:	600b      	str	r3, [r1, #0]
 8004368:	e015      	b.n	8004396 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800436a:	4b26      	ldr	r3, [pc, #152]	; (8004404 <HAL_RCC_OscConfig+0x270>)
 800436c:	2200      	movs	r2, #0
 800436e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004370:	f7fe fec8 	bl	8003104 <HAL_GetTick>
 8004374:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004376:	e008      	b.n	800438a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004378:	f7fe fec4 	bl	8003104 <HAL_GetTick>
 800437c:	4602      	mov	r2, r0
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	1ad3      	subs	r3, r2, r3
 8004382:	2b02      	cmp	r3, #2
 8004384:	d901      	bls.n	800438a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004386:	2303      	movs	r3, #3
 8004388:	e180      	b.n	800468c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800438a:	4b1d      	ldr	r3, [pc, #116]	; (8004400 <HAL_RCC_OscConfig+0x26c>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f003 0302 	and.w	r3, r3, #2
 8004392:	2b00      	cmp	r3, #0
 8004394:	d1f0      	bne.n	8004378 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 0308 	and.w	r3, r3, #8
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d03a      	beq.n	8004418 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	699b      	ldr	r3, [r3, #24]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d019      	beq.n	80043de <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80043aa:	4b17      	ldr	r3, [pc, #92]	; (8004408 <HAL_RCC_OscConfig+0x274>)
 80043ac:	2201      	movs	r2, #1
 80043ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043b0:	f7fe fea8 	bl	8003104 <HAL_GetTick>
 80043b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043b6:	e008      	b.n	80043ca <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043b8:	f7fe fea4 	bl	8003104 <HAL_GetTick>
 80043bc:	4602      	mov	r2, r0
 80043be:	693b      	ldr	r3, [r7, #16]
 80043c0:	1ad3      	subs	r3, r2, r3
 80043c2:	2b02      	cmp	r3, #2
 80043c4:	d901      	bls.n	80043ca <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80043c6:	2303      	movs	r3, #3
 80043c8:	e160      	b.n	800468c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043ca:	4b0d      	ldr	r3, [pc, #52]	; (8004400 <HAL_RCC_OscConfig+0x26c>)
 80043cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ce:	f003 0302 	and.w	r3, r3, #2
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d0f0      	beq.n	80043b8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80043d6:	2001      	movs	r0, #1
 80043d8:	f000 faf4 	bl	80049c4 <RCC_Delay>
 80043dc:	e01c      	b.n	8004418 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80043de:	4b0a      	ldr	r3, [pc, #40]	; (8004408 <HAL_RCC_OscConfig+0x274>)
 80043e0:	2200      	movs	r2, #0
 80043e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043e4:	f7fe fe8e 	bl	8003104 <HAL_GetTick>
 80043e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043ea:	e00f      	b.n	800440c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043ec:	f7fe fe8a 	bl	8003104 <HAL_GetTick>
 80043f0:	4602      	mov	r2, r0
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	1ad3      	subs	r3, r2, r3
 80043f6:	2b02      	cmp	r3, #2
 80043f8:	d908      	bls.n	800440c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80043fa:	2303      	movs	r3, #3
 80043fc:	e146      	b.n	800468c <HAL_RCC_OscConfig+0x4f8>
 80043fe:	bf00      	nop
 8004400:	40021000 	.word	0x40021000
 8004404:	42420000 	.word	0x42420000
 8004408:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800440c:	4b92      	ldr	r3, [pc, #584]	; (8004658 <HAL_RCC_OscConfig+0x4c4>)
 800440e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004410:	f003 0302 	and.w	r3, r3, #2
 8004414:	2b00      	cmp	r3, #0
 8004416:	d1e9      	bne.n	80043ec <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f003 0304 	and.w	r3, r3, #4
 8004420:	2b00      	cmp	r3, #0
 8004422:	f000 80a6 	beq.w	8004572 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004426:	2300      	movs	r3, #0
 8004428:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800442a:	4b8b      	ldr	r3, [pc, #556]	; (8004658 <HAL_RCC_OscConfig+0x4c4>)
 800442c:	69db      	ldr	r3, [r3, #28]
 800442e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004432:	2b00      	cmp	r3, #0
 8004434:	d10d      	bne.n	8004452 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004436:	4b88      	ldr	r3, [pc, #544]	; (8004658 <HAL_RCC_OscConfig+0x4c4>)
 8004438:	69db      	ldr	r3, [r3, #28]
 800443a:	4a87      	ldr	r2, [pc, #540]	; (8004658 <HAL_RCC_OscConfig+0x4c4>)
 800443c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004440:	61d3      	str	r3, [r2, #28]
 8004442:	4b85      	ldr	r3, [pc, #532]	; (8004658 <HAL_RCC_OscConfig+0x4c4>)
 8004444:	69db      	ldr	r3, [r3, #28]
 8004446:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800444a:	60bb      	str	r3, [r7, #8]
 800444c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800444e:	2301      	movs	r3, #1
 8004450:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004452:	4b82      	ldr	r3, [pc, #520]	; (800465c <HAL_RCC_OscConfig+0x4c8>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800445a:	2b00      	cmp	r3, #0
 800445c:	d118      	bne.n	8004490 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800445e:	4b7f      	ldr	r3, [pc, #508]	; (800465c <HAL_RCC_OscConfig+0x4c8>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	4a7e      	ldr	r2, [pc, #504]	; (800465c <HAL_RCC_OscConfig+0x4c8>)
 8004464:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004468:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800446a:	f7fe fe4b 	bl	8003104 <HAL_GetTick>
 800446e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004470:	e008      	b.n	8004484 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004472:	f7fe fe47 	bl	8003104 <HAL_GetTick>
 8004476:	4602      	mov	r2, r0
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	1ad3      	subs	r3, r2, r3
 800447c:	2b64      	cmp	r3, #100	; 0x64
 800447e:	d901      	bls.n	8004484 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004480:	2303      	movs	r3, #3
 8004482:	e103      	b.n	800468c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004484:	4b75      	ldr	r3, [pc, #468]	; (800465c <HAL_RCC_OscConfig+0x4c8>)
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800448c:	2b00      	cmp	r3, #0
 800448e:	d0f0      	beq.n	8004472 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	68db      	ldr	r3, [r3, #12]
 8004494:	2b01      	cmp	r3, #1
 8004496:	d106      	bne.n	80044a6 <HAL_RCC_OscConfig+0x312>
 8004498:	4b6f      	ldr	r3, [pc, #444]	; (8004658 <HAL_RCC_OscConfig+0x4c4>)
 800449a:	6a1b      	ldr	r3, [r3, #32]
 800449c:	4a6e      	ldr	r2, [pc, #440]	; (8004658 <HAL_RCC_OscConfig+0x4c4>)
 800449e:	f043 0301 	orr.w	r3, r3, #1
 80044a2:	6213      	str	r3, [r2, #32]
 80044a4:	e02d      	b.n	8004502 <HAL_RCC_OscConfig+0x36e>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	68db      	ldr	r3, [r3, #12]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d10c      	bne.n	80044c8 <HAL_RCC_OscConfig+0x334>
 80044ae:	4b6a      	ldr	r3, [pc, #424]	; (8004658 <HAL_RCC_OscConfig+0x4c4>)
 80044b0:	6a1b      	ldr	r3, [r3, #32]
 80044b2:	4a69      	ldr	r2, [pc, #420]	; (8004658 <HAL_RCC_OscConfig+0x4c4>)
 80044b4:	f023 0301 	bic.w	r3, r3, #1
 80044b8:	6213      	str	r3, [r2, #32]
 80044ba:	4b67      	ldr	r3, [pc, #412]	; (8004658 <HAL_RCC_OscConfig+0x4c4>)
 80044bc:	6a1b      	ldr	r3, [r3, #32]
 80044be:	4a66      	ldr	r2, [pc, #408]	; (8004658 <HAL_RCC_OscConfig+0x4c4>)
 80044c0:	f023 0304 	bic.w	r3, r3, #4
 80044c4:	6213      	str	r3, [r2, #32]
 80044c6:	e01c      	b.n	8004502 <HAL_RCC_OscConfig+0x36e>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	68db      	ldr	r3, [r3, #12]
 80044cc:	2b05      	cmp	r3, #5
 80044ce:	d10c      	bne.n	80044ea <HAL_RCC_OscConfig+0x356>
 80044d0:	4b61      	ldr	r3, [pc, #388]	; (8004658 <HAL_RCC_OscConfig+0x4c4>)
 80044d2:	6a1b      	ldr	r3, [r3, #32]
 80044d4:	4a60      	ldr	r2, [pc, #384]	; (8004658 <HAL_RCC_OscConfig+0x4c4>)
 80044d6:	f043 0304 	orr.w	r3, r3, #4
 80044da:	6213      	str	r3, [r2, #32]
 80044dc:	4b5e      	ldr	r3, [pc, #376]	; (8004658 <HAL_RCC_OscConfig+0x4c4>)
 80044de:	6a1b      	ldr	r3, [r3, #32]
 80044e0:	4a5d      	ldr	r2, [pc, #372]	; (8004658 <HAL_RCC_OscConfig+0x4c4>)
 80044e2:	f043 0301 	orr.w	r3, r3, #1
 80044e6:	6213      	str	r3, [r2, #32]
 80044e8:	e00b      	b.n	8004502 <HAL_RCC_OscConfig+0x36e>
 80044ea:	4b5b      	ldr	r3, [pc, #364]	; (8004658 <HAL_RCC_OscConfig+0x4c4>)
 80044ec:	6a1b      	ldr	r3, [r3, #32]
 80044ee:	4a5a      	ldr	r2, [pc, #360]	; (8004658 <HAL_RCC_OscConfig+0x4c4>)
 80044f0:	f023 0301 	bic.w	r3, r3, #1
 80044f4:	6213      	str	r3, [r2, #32]
 80044f6:	4b58      	ldr	r3, [pc, #352]	; (8004658 <HAL_RCC_OscConfig+0x4c4>)
 80044f8:	6a1b      	ldr	r3, [r3, #32]
 80044fa:	4a57      	ldr	r2, [pc, #348]	; (8004658 <HAL_RCC_OscConfig+0x4c4>)
 80044fc:	f023 0304 	bic.w	r3, r3, #4
 8004500:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	68db      	ldr	r3, [r3, #12]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d015      	beq.n	8004536 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800450a:	f7fe fdfb 	bl	8003104 <HAL_GetTick>
 800450e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004510:	e00a      	b.n	8004528 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004512:	f7fe fdf7 	bl	8003104 <HAL_GetTick>
 8004516:	4602      	mov	r2, r0
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	1ad3      	subs	r3, r2, r3
 800451c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004520:	4293      	cmp	r3, r2
 8004522:	d901      	bls.n	8004528 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004524:	2303      	movs	r3, #3
 8004526:	e0b1      	b.n	800468c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004528:	4b4b      	ldr	r3, [pc, #300]	; (8004658 <HAL_RCC_OscConfig+0x4c4>)
 800452a:	6a1b      	ldr	r3, [r3, #32]
 800452c:	f003 0302 	and.w	r3, r3, #2
 8004530:	2b00      	cmp	r3, #0
 8004532:	d0ee      	beq.n	8004512 <HAL_RCC_OscConfig+0x37e>
 8004534:	e014      	b.n	8004560 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004536:	f7fe fde5 	bl	8003104 <HAL_GetTick>
 800453a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800453c:	e00a      	b.n	8004554 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800453e:	f7fe fde1 	bl	8003104 <HAL_GetTick>
 8004542:	4602      	mov	r2, r0
 8004544:	693b      	ldr	r3, [r7, #16]
 8004546:	1ad3      	subs	r3, r2, r3
 8004548:	f241 3288 	movw	r2, #5000	; 0x1388
 800454c:	4293      	cmp	r3, r2
 800454e:	d901      	bls.n	8004554 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004550:	2303      	movs	r3, #3
 8004552:	e09b      	b.n	800468c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004554:	4b40      	ldr	r3, [pc, #256]	; (8004658 <HAL_RCC_OscConfig+0x4c4>)
 8004556:	6a1b      	ldr	r3, [r3, #32]
 8004558:	f003 0302 	and.w	r3, r3, #2
 800455c:	2b00      	cmp	r3, #0
 800455e:	d1ee      	bne.n	800453e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004560:	7dfb      	ldrb	r3, [r7, #23]
 8004562:	2b01      	cmp	r3, #1
 8004564:	d105      	bne.n	8004572 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004566:	4b3c      	ldr	r3, [pc, #240]	; (8004658 <HAL_RCC_OscConfig+0x4c4>)
 8004568:	69db      	ldr	r3, [r3, #28]
 800456a:	4a3b      	ldr	r2, [pc, #236]	; (8004658 <HAL_RCC_OscConfig+0x4c4>)
 800456c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004570:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	69db      	ldr	r3, [r3, #28]
 8004576:	2b00      	cmp	r3, #0
 8004578:	f000 8087 	beq.w	800468a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800457c:	4b36      	ldr	r3, [pc, #216]	; (8004658 <HAL_RCC_OscConfig+0x4c4>)
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	f003 030c 	and.w	r3, r3, #12
 8004584:	2b08      	cmp	r3, #8
 8004586:	d061      	beq.n	800464c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	69db      	ldr	r3, [r3, #28]
 800458c:	2b02      	cmp	r3, #2
 800458e:	d146      	bne.n	800461e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004590:	4b33      	ldr	r3, [pc, #204]	; (8004660 <HAL_RCC_OscConfig+0x4cc>)
 8004592:	2200      	movs	r2, #0
 8004594:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004596:	f7fe fdb5 	bl	8003104 <HAL_GetTick>
 800459a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800459c:	e008      	b.n	80045b0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800459e:	f7fe fdb1 	bl	8003104 <HAL_GetTick>
 80045a2:	4602      	mov	r2, r0
 80045a4:	693b      	ldr	r3, [r7, #16]
 80045a6:	1ad3      	subs	r3, r2, r3
 80045a8:	2b02      	cmp	r3, #2
 80045aa:	d901      	bls.n	80045b0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80045ac:	2303      	movs	r3, #3
 80045ae:	e06d      	b.n	800468c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80045b0:	4b29      	ldr	r3, [pc, #164]	; (8004658 <HAL_RCC_OscConfig+0x4c4>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d1f0      	bne.n	800459e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6a1b      	ldr	r3, [r3, #32]
 80045c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045c4:	d108      	bne.n	80045d8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80045c6:	4b24      	ldr	r3, [pc, #144]	; (8004658 <HAL_RCC_OscConfig+0x4c4>)
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	4921      	ldr	r1, [pc, #132]	; (8004658 <HAL_RCC_OscConfig+0x4c4>)
 80045d4:	4313      	orrs	r3, r2
 80045d6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80045d8:	4b1f      	ldr	r3, [pc, #124]	; (8004658 <HAL_RCC_OscConfig+0x4c4>)
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6a19      	ldr	r1, [r3, #32]
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045e8:	430b      	orrs	r3, r1
 80045ea:	491b      	ldr	r1, [pc, #108]	; (8004658 <HAL_RCC_OscConfig+0x4c4>)
 80045ec:	4313      	orrs	r3, r2
 80045ee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80045f0:	4b1b      	ldr	r3, [pc, #108]	; (8004660 <HAL_RCC_OscConfig+0x4cc>)
 80045f2:	2201      	movs	r2, #1
 80045f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045f6:	f7fe fd85 	bl	8003104 <HAL_GetTick>
 80045fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80045fc:	e008      	b.n	8004610 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045fe:	f7fe fd81 	bl	8003104 <HAL_GetTick>
 8004602:	4602      	mov	r2, r0
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	1ad3      	subs	r3, r2, r3
 8004608:	2b02      	cmp	r3, #2
 800460a:	d901      	bls.n	8004610 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800460c:	2303      	movs	r3, #3
 800460e:	e03d      	b.n	800468c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004610:	4b11      	ldr	r3, [pc, #68]	; (8004658 <HAL_RCC_OscConfig+0x4c4>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004618:	2b00      	cmp	r3, #0
 800461a:	d0f0      	beq.n	80045fe <HAL_RCC_OscConfig+0x46a>
 800461c:	e035      	b.n	800468a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800461e:	4b10      	ldr	r3, [pc, #64]	; (8004660 <HAL_RCC_OscConfig+0x4cc>)
 8004620:	2200      	movs	r2, #0
 8004622:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004624:	f7fe fd6e 	bl	8003104 <HAL_GetTick>
 8004628:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800462a:	e008      	b.n	800463e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800462c:	f7fe fd6a 	bl	8003104 <HAL_GetTick>
 8004630:	4602      	mov	r2, r0
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	1ad3      	subs	r3, r2, r3
 8004636:	2b02      	cmp	r3, #2
 8004638:	d901      	bls.n	800463e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800463a:	2303      	movs	r3, #3
 800463c:	e026      	b.n	800468c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800463e:	4b06      	ldr	r3, [pc, #24]	; (8004658 <HAL_RCC_OscConfig+0x4c4>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004646:	2b00      	cmp	r3, #0
 8004648:	d1f0      	bne.n	800462c <HAL_RCC_OscConfig+0x498>
 800464a:	e01e      	b.n	800468a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	69db      	ldr	r3, [r3, #28]
 8004650:	2b01      	cmp	r3, #1
 8004652:	d107      	bne.n	8004664 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004654:	2301      	movs	r3, #1
 8004656:	e019      	b.n	800468c <HAL_RCC_OscConfig+0x4f8>
 8004658:	40021000 	.word	0x40021000
 800465c:	40007000 	.word	0x40007000
 8004660:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004664:	4b0b      	ldr	r3, [pc, #44]	; (8004694 <HAL_RCC_OscConfig+0x500>)
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6a1b      	ldr	r3, [r3, #32]
 8004674:	429a      	cmp	r2, r3
 8004676:	d106      	bne.n	8004686 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004682:	429a      	cmp	r2, r3
 8004684:	d001      	beq.n	800468a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	e000      	b.n	800468c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800468a:	2300      	movs	r3, #0
}
 800468c:	4618      	mov	r0, r3
 800468e:	3718      	adds	r7, #24
 8004690:	46bd      	mov	sp, r7
 8004692:	bd80      	pop	{r7, pc}
 8004694:	40021000 	.word	0x40021000

08004698 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b084      	sub	sp, #16
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
 80046a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d101      	bne.n	80046ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80046a8:	2301      	movs	r3, #1
 80046aa:	e0d0      	b.n	800484e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80046ac:	4b6a      	ldr	r3, [pc, #424]	; (8004858 <HAL_RCC_ClockConfig+0x1c0>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f003 0307 	and.w	r3, r3, #7
 80046b4:	683a      	ldr	r2, [r7, #0]
 80046b6:	429a      	cmp	r2, r3
 80046b8:	d910      	bls.n	80046dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046ba:	4b67      	ldr	r3, [pc, #412]	; (8004858 <HAL_RCC_ClockConfig+0x1c0>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f023 0207 	bic.w	r2, r3, #7
 80046c2:	4965      	ldr	r1, [pc, #404]	; (8004858 <HAL_RCC_ClockConfig+0x1c0>)
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	4313      	orrs	r3, r2
 80046c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046ca:	4b63      	ldr	r3, [pc, #396]	; (8004858 <HAL_RCC_ClockConfig+0x1c0>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 0307 	and.w	r3, r3, #7
 80046d2:	683a      	ldr	r2, [r7, #0]
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d001      	beq.n	80046dc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e0b8      	b.n	800484e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 0302 	and.w	r3, r3, #2
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d020      	beq.n	800472a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f003 0304 	and.w	r3, r3, #4
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d005      	beq.n	8004700 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046f4:	4b59      	ldr	r3, [pc, #356]	; (800485c <HAL_RCC_ClockConfig+0x1c4>)
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	4a58      	ldr	r2, [pc, #352]	; (800485c <HAL_RCC_ClockConfig+0x1c4>)
 80046fa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80046fe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f003 0308 	and.w	r3, r3, #8
 8004708:	2b00      	cmp	r3, #0
 800470a:	d005      	beq.n	8004718 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800470c:	4b53      	ldr	r3, [pc, #332]	; (800485c <HAL_RCC_ClockConfig+0x1c4>)
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	4a52      	ldr	r2, [pc, #328]	; (800485c <HAL_RCC_ClockConfig+0x1c4>)
 8004712:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004716:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004718:	4b50      	ldr	r3, [pc, #320]	; (800485c <HAL_RCC_ClockConfig+0x1c4>)
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	689b      	ldr	r3, [r3, #8]
 8004724:	494d      	ldr	r1, [pc, #308]	; (800485c <HAL_RCC_ClockConfig+0x1c4>)
 8004726:	4313      	orrs	r3, r2
 8004728:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 0301 	and.w	r3, r3, #1
 8004732:	2b00      	cmp	r3, #0
 8004734:	d040      	beq.n	80047b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	2b01      	cmp	r3, #1
 800473c:	d107      	bne.n	800474e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800473e:	4b47      	ldr	r3, [pc, #284]	; (800485c <HAL_RCC_ClockConfig+0x1c4>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004746:	2b00      	cmp	r3, #0
 8004748:	d115      	bne.n	8004776 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	e07f      	b.n	800484e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	2b02      	cmp	r3, #2
 8004754:	d107      	bne.n	8004766 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004756:	4b41      	ldr	r3, [pc, #260]	; (800485c <HAL_RCC_ClockConfig+0x1c4>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800475e:	2b00      	cmp	r3, #0
 8004760:	d109      	bne.n	8004776 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004762:	2301      	movs	r3, #1
 8004764:	e073      	b.n	800484e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004766:	4b3d      	ldr	r3, [pc, #244]	; (800485c <HAL_RCC_ClockConfig+0x1c4>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f003 0302 	and.w	r3, r3, #2
 800476e:	2b00      	cmp	r3, #0
 8004770:	d101      	bne.n	8004776 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e06b      	b.n	800484e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004776:	4b39      	ldr	r3, [pc, #228]	; (800485c <HAL_RCC_ClockConfig+0x1c4>)
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	f023 0203 	bic.w	r2, r3, #3
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	4936      	ldr	r1, [pc, #216]	; (800485c <HAL_RCC_ClockConfig+0x1c4>)
 8004784:	4313      	orrs	r3, r2
 8004786:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004788:	f7fe fcbc 	bl	8003104 <HAL_GetTick>
 800478c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800478e:	e00a      	b.n	80047a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004790:	f7fe fcb8 	bl	8003104 <HAL_GetTick>
 8004794:	4602      	mov	r2, r0
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	f241 3288 	movw	r2, #5000	; 0x1388
 800479e:	4293      	cmp	r3, r2
 80047a0:	d901      	bls.n	80047a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80047a2:	2303      	movs	r3, #3
 80047a4:	e053      	b.n	800484e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047a6:	4b2d      	ldr	r3, [pc, #180]	; (800485c <HAL_RCC_ClockConfig+0x1c4>)
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	f003 020c 	and.w	r2, r3, #12
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	009b      	lsls	r3, r3, #2
 80047b4:	429a      	cmp	r2, r3
 80047b6:	d1eb      	bne.n	8004790 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80047b8:	4b27      	ldr	r3, [pc, #156]	; (8004858 <HAL_RCC_ClockConfig+0x1c0>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f003 0307 	and.w	r3, r3, #7
 80047c0:	683a      	ldr	r2, [r7, #0]
 80047c2:	429a      	cmp	r2, r3
 80047c4:	d210      	bcs.n	80047e8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047c6:	4b24      	ldr	r3, [pc, #144]	; (8004858 <HAL_RCC_ClockConfig+0x1c0>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f023 0207 	bic.w	r2, r3, #7
 80047ce:	4922      	ldr	r1, [pc, #136]	; (8004858 <HAL_RCC_ClockConfig+0x1c0>)
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	4313      	orrs	r3, r2
 80047d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047d6:	4b20      	ldr	r3, [pc, #128]	; (8004858 <HAL_RCC_ClockConfig+0x1c0>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f003 0307 	and.w	r3, r3, #7
 80047de:	683a      	ldr	r2, [r7, #0]
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d001      	beq.n	80047e8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	e032      	b.n	800484e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f003 0304 	and.w	r3, r3, #4
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d008      	beq.n	8004806 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047f4:	4b19      	ldr	r3, [pc, #100]	; (800485c <HAL_RCC_ClockConfig+0x1c4>)
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	68db      	ldr	r3, [r3, #12]
 8004800:	4916      	ldr	r1, [pc, #88]	; (800485c <HAL_RCC_ClockConfig+0x1c4>)
 8004802:	4313      	orrs	r3, r2
 8004804:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f003 0308 	and.w	r3, r3, #8
 800480e:	2b00      	cmp	r3, #0
 8004810:	d009      	beq.n	8004826 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004812:	4b12      	ldr	r3, [pc, #72]	; (800485c <HAL_RCC_ClockConfig+0x1c4>)
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	691b      	ldr	r3, [r3, #16]
 800481e:	00db      	lsls	r3, r3, #3
 8004820:	490e      	ldr	r1, [pc, #56]	; (800485c <HAL_RCC_ClockConfig+0x1c4>)
 8004822:	4313      	orrs	r3, r2
 8004824:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004826:	f000 f821 	bl	800486c <HAL_RCC_GetSysClockFreq>
 800482a:	4602      	mov	r2, r0
 800482c:	4b0b      	ldr	r3, [pc, #44]	; (800485c <HAL_RCC_ClockConfig+0x1c4>)
 800482e:	685b      	ldr	r3, [r3, #4]
 8004830:	091b      	lsrs	r3, r3, #4
 8004832:	f003 030f 	and.w	r3, r3, #15
 8004836:	490a      	ldr	r1, [pc, #40]	; (8004860 <HAL_RCC_ClockConfig+0x1c8>)
 8004838:	5ccb      	ldrb	r3, [r1, r3]
 800483a:	fa22 f303 	lsr.w	r3, r2, r3
 800483e:	4a09      	ldr	r2, [pc, #36]	; (8004864 <HAL_RCC_ClockConfig+0x1cc>)
 8004840:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004842:	4b09      	ldr	r3, [pc, #36]	; (8004868 <HAL_RCC_ClockConfig+0x1d0>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4618      	mov	r0, r3
 8004848:	f7fe fb4c 	bl	8002ee4 <HAL_InitTick>

  return HAL_OK;
 800484c:	2300      	movs	r3, #0
}
 800484e:	4618      	mov	r0, r3
 8004850:	3710      	adds	r7, #16
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}
 8004856:	bf00      	nop
 8004858:	40022000 	.word	0x40022000
 800485c:	40021000 	.word	0x40021000
 8004860:	08009164 	.word	0x08009164
 8004864:	20000014 	.word	0x20000014
 8004868:	20000018 	.word	0x20000018

0800486c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800486c:	b490      	push	{r4, r7}
 800486e:	b08a      	sub	sp, #40	; 0x28
 8004870:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004872:	4b29      	ldr	r3, [pc, #164]	; (8004918 <HAL_RCC_GetSysClockFreq+0xac>)
 8004874:	1d3c      	adds	r4, r7, #4
 8004876:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004878:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800487c:	f240 2301 	movw	r3, #513	; 0x201
 8004880:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004882:	2300      	movs	r3, #0
 8004884:	61fb      	str	r3, [r7, #28]
 8004886:	2300      	movs	r3, #0
 8004888:	61bb      	str	r3, [r7, #24]
 800488a:	2300      	movs	r3, #0
 800488c:	627b      	str	r3, [r7, #36]	; 0x24
 800488e:	2300      	movs	r3, #0
 8004890:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004892:	2300      	movs	r3, #0
 8004894:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004896:	4b21      	ldr	r3, [pc, #132]	; (800491c <HAL_RCC_GetSysClockFreq+0xb0>)
 8004898:	685b      	ldr	r3, [r3, #4]
 800489a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800489c:	69fb      	ldr	r3, [r7, #28]
 800489e:	f003 030c 	and.w	r3, r3, #12
 80048a2:	2b04      	cmp	r3, #4
 80048a4:	d002      	beq.n	80048ac <HAL_RCC_GetSysClockFreq+0x40>
 80048a6:	2b08      	cmp	r3, #8
 80048a8:	d003      	beq.n	80048b2 <HAL_RCC_GetSysClockFreq+0x46>
 80048aa:	e02b      	b.n	8004904 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80048ac:	4b1c      	ldr	r3, [pc, #112]	; (8004920 <HAL_RCC_GetSysClockFreq+0xb4>)
 80048ae:	623b      	str	r3, [r7, #32]
      break;
 80048b0:	e02b      	b.n	800490a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80048b2:	69fb      	ldr	r3, [r7, #28]
 80048b4:	0c9b      	lsrs	r3, r3, #18
 80048b6:	f003 030f 	and.w	r3, r3, #15
 80048ba:	3328      	adds	r3, #40	; 0x28
 80048bc:	443b      	add	r3, r7
 80048be:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80048c2:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80048c4:	69fb      	ldr	r3, [r7, #28]
 80048c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d012      	beq.n	80048f4 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80048ce:	4b13      	ldr	r3, [pc, #76]	; (800491c <HAL_RCC_GetSysClockFreq+0xb0>)
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	0c5b      	lsrs	r3, r3, #17
 80048d4:	f003 0301 	and.w	r3, r3, #1
 80048d8:	3328      	adds	r3, #40	; 0x28
 80048da:	443b      	add	r3, r7
 80048dc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80048e0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	4a0e      	ldr	r2, [pc, #56]	; (8004920 <HAL_RCC_GetSysClockFreq+0xb4>)
 80048e6:	fb03 f202 	mul.w	r2, r3, r2
 80048ea:	69bb      	ldr	r3, [r7, #24]
 80048ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80048f0:	627b      	str	r3, [r7, #36]	; 0x24
 80048f2:	e004      	b.n	80048fe <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	4a0b      	ldr	r2, [pc, #44]	; (8004924 <HAL_RCC_GetSysClockFreq+0xb8>)
 80048f8:	fb02 f303 	mul.w	r3, r2, r3
 80048fc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80048fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004900:	623b      	str	r3, [r7, #32]
      break;
 8004902:	e002      	b.n	800490a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004904:	4b06      	ldr	r3, [pc, #24]	; (8004920 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004906:	623b      	str	r3, [r7, #32]
      break;
 8004908:	bf00      	nop
    }
  }
  return sysclockfreq;
 800490a:	6a3b      	ldr	r3, [r7, #32]
}
 800490c:	4618      	mov	r0, r3
 800490e:	3728      	adds	r7, #40	; 0x28
 8004910:	46bd      	mov	sp, r7
 8004912:	bc90      	pop	{r4, r7}
 8004914:	4770      	bx	lr
 8004916:	bf00      	nop
 8004918:	080090f4 	.word	0x080090f4
 800491c:	40021000 	.word	0x40021000
 8004920:	007a1200 	.word	0x007a1200
 8004924:	003d0900 	.word	0x003d0900

08004928 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004928:	b480      	push	{r7}
 800492a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800492c:	4b02      	ldr	r3, [pc, #8]	; (8004938 <HAL_RCC_GetHCLKFreq+0x10>)
 800492e:	681b      	ldr	r3, [r3, #0]
}
 8004930:	4618      	mov	r0, r3
 8004932:	46bd      	mov	sp, r7
 8004934:	bc80      	pop	{r7}
 8004936:	4770      	bx	lr
 8004938:	20000014 	.word	0x20000014

0800493c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004940:	f7ff fff2 	bl	8004928 <HAL_RCC_GetHCLKFreq>
 8004944:	4602      	mov	r2, r0
 8004946:	4b05      	ldr	r3, [pc, #20]	; (800495c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004948:	685b      	ldr	r3, [r3, #4]
 800494a:	0a1b      	lsrs	r3, r3, #8
 800494c:	f003 0307 	and.w	r3, r3, #7
 8004950:	4903      	ldr	r1, [pc, #12]	; (8004960 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004952:	5ccb      	ldrb	r3, [r1, r3]
 8004954:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004958:	4618      	mov	r0, r3
 800495a:	bd80      	pop	{r7, pc}
 800495c:	40021000 	.word	0x40021000
 8004960:	08009174 	.word	0x08009174

08004964 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004964:	b480      	push	{r7}
 8004966:	b083      	sub	sp, #12
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
 800496c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	220f      	movs	r2, #15
 8004972:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004974:	4b11      	ldr	r3, [pc, #68]	; (80049bc <HAL_RCC_GetClockConfig+0x58>)
 8004976:	685b      	ldr	r3, [r3, #4]
 8004978:	f003 0203 	and.w	r2, r3, #3
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004980:	4b0e      	ldr	r3, [pc, #56]	; (80049bc <HAL_RCC_GetClockConfig+0x58>)
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800498c:	4b0b      	ldr	r3, [pc, #44]	; (80049bc <HAL_RCC_GetClockConfig+0x58>)
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004998:	4b08      	ldr	r3, [pc, #32]	; (80049bc <HAL_RCC_GetClockConfig+0x58>)
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	08db      	lsrs	r3, r3, #3
 800499e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80049a6:	4b06      	ldr	r3, [pc, #24]	; (80049c0 <HAL_RCC_GetClockConfig+0x5c>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f003 0207 	and.w	r2, r3, #7
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80049b2:	bf00      	nop
 80049b4:	370c      	adds	r7, #12
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bc80      	pop	{r7}
 80049ba:	4770      	bx	lr
 80049bc:	40021000 	.word	0x40021000
 80049c0:	40022000 	.word	0x40022000

080049c4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80049c4:	b480      	push	{r7}
 80049c6:	b085      	sub	sp, #20
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80049cc:	4b0a      	ldr	r3, [pc, #40]	; (80049f8 <RCC_Delay+0x34>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a0a      	ldr	r2, [pc, #40]	; (80049fc <RCC_Delay+0x38>)
 80049d2:	fba2 2303 	umull	r2, r3, r2, r3
 80049d6:	0a5b      	lsrs	r3, r3, #9
 80049d8:	687a      	ldr	r2, [r7, #4]
 80049da:	fb02 f303 	mul.w	r3, r2, r3
 80049de:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80049e0:	bf00      	nop
  }
  while (Delay --);
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	1e5a      	subs	r2, r3, #1
 80049e6:	60fa      	str	r2, [r7, #12]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d1f9      	bne.n	80049e0 <RCC_Delay+0x1c>
}
 80049ec:	bf00      	nop
 80049ee:	bf00      	nop
 80049f0:	3714      	adds	r7, #20
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bc80      	pop	{r7}
 80049f6:	4770      	bx	lr
 80049f8:	20000014 	.word	0x20000014
 80049fc:	10624dd3 	.word	0x10624dd3

08004a00 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b082      	sub	sp, #8
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d101      	bne.n	8004a12 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	e076      	b.n	8004b00 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d108      	bne.n	8004a2c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a22:	d009      	beq.n	8004a38 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2200      	movs	r2, #0
 8004a28:	61da      	str	r2, [r3, #28]
 8004a2a:	e005      	b.n	8004a38 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2200      	movs	r2, #0
 8004a36:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a44:	b2db      	uxtb	r3, r3
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d106      	bne.n	8004a58 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004a52:	6878      	ldr	r0, [r7, #4]
 8004a54:	f7fe f980 	bl	8002d58 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2202      	movs	r2, #2
 8004a5c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a6e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004a80:	431a      	orrs	r2, r3
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a8a:	431a      	orrs	r2, r3
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	691b      	ldr	r3, [r3, #16]
 8004a90:	f003 0302 	and.w	r3, r3, #2
 8004a94:	431a      	orrs	r2, r3
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	695b      	ldr	r3, [r3, #20]
 8004a9a:	f003 0301 	and.w	r3, r3, #1
 8004a9e:	431a      	orrs	r2, r3
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	699b      	ldr	r3, [r3, #24]
 8004aa4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004aa8:	431a      	orrs	r2, r3
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	69db      	ldr	r3, [r3, #28]
 8004aae:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004ab2:	431a      	orrs	r2, r3
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6a1b      	ldr	r3, [r3, #32]
 8004ab8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004abc:	ea42 0103 	orr.w	r1, r2, r3
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ac4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	430a      	orrs	r2, r1
 8004ace:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	699b      	ldr	r3, [r3, #24]
 8004ad4:	0c1a      	lsrs	r2, r3, #16
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f002 0204 	and.w	r2, r2, #4
 8004ade:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	69da      	ldr	r2, [r3, #28]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004aee:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2200      	movs	r2, #0
 8004af4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2201      	movs	r2, #1
 8004afa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004afe:	2300      	movs	r3, #0
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	3708      	adds	r7, #8
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bd80      	pop	{r7, pc}

08004b08 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b088      	sub	sp, #32
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	60f8      	str	r0, [r7, #12]
 8004b10:	60b9      	str	r1, [r7, #8]
 8004b12:	603b      	str	r3, [r7, #0]
 8004b14:	4613      	mov	r3, r2
 8004b16:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004b18:	2300      	movs	r3, #0
 8004b1a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004b22:	2b01      	cmp	r3, #1
 8004b24:	d101      	bne.n	8004b2a <HAL_SPI_Transmit+0x22>
 8004b26:	2302      	movs	r3, #2
 8004b28:	e126      	b.n	8004d78 <HAL_SPI_Transmit+0x270>
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2201      	movs	r2, #1
 8004b2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b32:	f7fe fae7 	bl	8003104 <HAL_GetTick>
 8004b36:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004b38:	88fb      	ldrh	r3, [r7, #6]
 8004b3a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004b42:	b2db      	uxtb	r3, r3
 8004b44:	2b01      	cmp	r3, #1
 8004b46:	d002      	beq.n	8004b4e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004b48:	2302      	movs	r3, #2
 8004b4a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004b4c:	e10b      	b.n	8004d66 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004b4e:	68bb      	ldr	r3, [r7, #8]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d002      	beq.n	8004b5a <HAL_SPI_Transmit+0x52>
 8004b54:	88fb      	ldrh	r3, [r7, #6]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d102      	bne.n	8004b60 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004b5e:	e102      	b.n	8004d66 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	2203      	movs	r2, #3
 8004b64:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	68ba      	ldr	r2, [r7, #8]
 8004b72:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	88fa      	ldrh	r2, [r7, #6]
 8004b78:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	88fa      	ldrh	r2, [r7, #6]
 8004b7e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	2200      	movs	r2, #0
 8004b84:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2200      	movs	r2, #0
 8004b96:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ba6:	d10f      	bne.n	8004bc8 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	681a      	ldr	r2, [r3, #0]
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004bb6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	681a      	ldr	r2, [r3, #0]
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004bc6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bd2:	2b40      	cmp	r3, #64	; 0x40
 8004bd4:	d007      	beq.n	8004be6 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	681a      	ldr	r2, [r3, #0]
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004be4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	68db      	ldr	r3, [r3, #12]
 8004bea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004bee:	d14b      	bne.n	8004c88 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d002      	beq.n	8004bfe <HAL_SPI_Transmit+0xf6>
 8004bf8:	8afb      	ldrh	r3, [r7, #22]
 8004bfa:	2b01      	cmp	r3, #1
 8004bfc:	d13e      	bne.n	8004c7c <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c02:	881a      	ldrh	r2, [r3, #0]
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c0e:	1c9a      	adds	r2, r3, #2
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c18:	b29b      	uxth	r3, r3
 8004c1a:	3b01      	subs	r3, #1
 8004c1c:	b29a      	uxth	r2, r3
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004c22:	e02b      	b.n	8004c7c <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	689b      	ldr	r3, [r3, #8]
 8004c2a:	f003 0302 	and.w	r3, r3, #2
 8004c2e:	2b02      	cmp	r3, #2
 8004c30:	d112      	bne.n	8004c58 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c36:	881a      	ldrh	r2, [r3, #0]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c42:	1c9a      	adds	r2, r3, #2
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c4c:	b29b      	uxth	r3, r3
 8004c4e:	3b01      	subs	r3, #1
 8004c50:	b29a      	uxth	r2, r3
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	86da      	strh	r2, [r3, #54]	; 0x36
 8004c56:	e011      	b.n	8004c7c <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c58:	f7fe fa54 	bl	8003104 <HAL_GetTick>
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	69bb      	ldr	r3, [r7, #24]
 8004c60:	1ad3      	subs	r3, r2, r3
 8004c62:	683a      	ldr	r2, [r7, #0]
 8004c64:	429a      	cmp	r2, r3
 8004c66:	d803      	bhi.n	8004c70 <HAL_SPI_Transmit+0x168>
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c6e:	d102      	bne.n	8004c76 <HAL_SPI_Transmit+0x16e>
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d102      	bne.n	8004c7c <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004c76:	2303      	movs	r3, #3
 8004c78:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004c7a:	e074      	b.n	8004d66 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c80:	b29b      	uxth	r3, r3
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d1ce      	bne.n	8004c24 <HAL_SPI_Transmit+0x11c>
 8004c86:	e04c      	b.n	8004d22 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d002      	beq.n	8004c96 <HAL_SPI_Transmit+0x18e>
 8004c90:	8afb      	ldrh	r3, [r7, #22]
 8004c92:	2b01      	cmp	r3, #1
 8004c94:	d140      	bne.n	8004d18 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	330c      	adds	r3, #12
 8004ca0:	7812      	ldrb	r2, [r2, #0]
 8004ca2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ca8:	1c5a      	adds	r2, r3, #1
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004cb2:	b29b      	uxth	r3, r3
 8004cb4:	3b01      	subs	r3, #1
 8004cb6:	b29a      	uxth	r2, r3
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004cbc:	e02c      	b.n	8004d18 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	689b      	ldr	r3, [r3, #8]
 8004cc4:	f003 0302 	and.w	r3, r3, #2
 8004cc8:	2b02      	cmp	r3, #2
 8004cca:	d113      	bne.n	8004cf4 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	330c      	adds	r3, #12
 8004cd6:	7812      	ldrb	r2, [r2, #0]
 8004cd8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cde:	1c5a      	adds	r2, r3, #1
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ce8:	b29b      	uxth	r3, r3
 8004cea:	3b01      	subs	r3, #1
 8004cec:	b29a      	uxth	r2, r3
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	86da      	strh	r2, [r3, #54]	; 0x36
 8004cf2:	e011      	b.n	8004d18 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cf4:	f7fe fa06 	bl	8003104 <HAL_GetTick>
 8004cf8:	4602      	mov	r2, r0
 8004cfa:	69bb      	ldr	r3, [r7, #24]
 8004cfc:	1ad3      	subs	r3, r2, r3
 8004cfe:	683a      	ldr	r2, [r7, #0]
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d803      	bhi.n	8004d0c <HAL_SPI_Transmit+0x204>
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d0a:	d102      	bne.n	8004d12 <HAL_SPI_Transmit+0x20a>
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d102      	bne.n	8004d18 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004d12:	2303      	movs	r3, #3
 8004d14:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004d16:	e026      	b.n	8004d66 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d1c:	b29b      	uxth	r3, r3
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d1cd      	bne.n	8004cbe <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004d22:	69ba      	ldr	r2, [r7, #24]
 8004d24:	6839      	ldr	r1, [r7, #0]
 8004d26:	68f8      	ldr	r0, [r7, #12]
 8004d28:	f000 fcbc 	bl	80056a4 <SPI_EndRxTxTransaction>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d002      	beq.n	8004d38 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	2220      	movs	r2, #32
 8004d36:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	689b      	ldr	r3, [r3, #8]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d10a      	bne.n	8004d56 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004d40:	2300      	movs	r3, #0
 8004d42:	613b      	str	r3, [r7, #16]
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	68db      	ldr	r3, [r3, #12]
 8004d4a:	613b      	str	r3, [r7, #16]
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	689b      	ldr	r3, [r3, #8]
 8004d52:	613b      	str	r3, [r7, #16]
 8004d54:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d002      	beq.n	8004d64 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	77fb      	strb	r3, [r7, #31]
 8004d62:	e000      	b.n	8004d66 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004d64:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	2201      	movs	r2, #1
 8004d6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	2200      	movs	r2, #0
 8004d72:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004d76:	7ffb      	ldrb	r3, [r7, #31]
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	3720      	adds	r7, #32
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	bd80      	pop	{r7, pc}

08004d80 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b088      	sub	sp, #32
 8004d84:	af02      	add	r7, sp, #8
 8004d86:	60f8      	str	r0, [r7, #12]
 8004d88:	60b9      	str	r1, [r7, #8]
 8004d8a:	603b      	str	r3, [r7, #0]
 8004d8c:	4613      	mov	r3, r2
 8004d8e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004d90:	2300      	movs	r3, #0
 8004d92:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d9c:	d112      	bne.n	8004dc4 <HAL_SPI_Receive+0x44>
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d10e      	bne.n	8004dc4 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	2204      	movs	r2, #4
 8004daa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004dae:	88fa      	ldrh	r2, [r7, #6]
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	9300      	str	r3, [sp, #0]
 8004db4:	4613      	mov	r3, r2
 8004db6:	68ba      	ldr	r2, [r7, #8]
 8004db8:	68b9      	ldr	r1, [r7, #8]
 8004dba:	68f8      	ldr	r0, [r7, #12]
 8004dbc:	f000 f8f1 	bl	8004fa2 <HAL_SPI_TransmitReceive>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	e0ea      	b.n	8004f9a <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004dca:	2b01      	cmp	r3, #1
 8004dcc:	d101      	bne.n	8004dd2 <HAL_SPI_Receive+0x52>
 8004dce:	2302      	movs	r3, #2
 8004dd0:	e0e3      	b.n	8004f9a <HAL_SPI_Receive+0x21a>
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2201      	movs	r2, #1
 8004dd6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004dda:	f7fe f993 	bl	8003104 <HAL_GetTick>
 8004dde:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004de6:	b2db      	uxtb	r3, r3
 8004de8:	2b01      	cmp	r3, #1
 8004dea:	d002      	beq.n	8004df2 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004dec:	2302      	movs	r3, #2
 8004dee:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004df0:	e0ca      	b.n	8004f88 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d002      	beq.n	8004dfe <HAL_SPI_Receive+0x7e>
 8004df8:	88fb      	ldrh	r3, [r7, #6]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d102      	bne.n	8004e04 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004e02:	e0c1      	b.n	8004f88 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2204      	movs	r2, #4
 8004e08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	68ba      	ldr	r2, [r7, #8]
 8004e16:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	88fa      	ldrh	r2, [r7, #6]
 8004e1c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	88fa      	ldrh	r2, [r7, #6]
 8004e22:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	2200      	movs	r2, #0
 8004e28:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2200      	movs	r2, #0
 8004e34:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	689b      	ldr	r3, [r3, #8]
 8004e46:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e4a:	d10f      	bne.n	8004e6c <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e5a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	681a      	ldr	r2, [r3, #0]
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004e6a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e76:	2b40      	cmp	r3, #64	; 0x40
 8004e78:	d007      	beq.n	8004e8a <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	681a      	ldr	r2, [r3, #0]
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e88:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	68db      	ldr	r3, [r3, #12]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d162      	bne.n	8004f58 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004e92:	e02e      	b.n	8004ef2 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	689b      	ldr	r3, [r3, #8]
 8004e9a:	f003 0301 	and.w	r3, r3, #1
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d115      	bne.n	8004ece <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f103 020c 	add.w	r2, r3, #12
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eae:	7812      	ldrb	r2, [r2, #0]
 8004eb0:	b2d2      	uxtb	r2, r2
 8004eb2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eb8:	1c5a      	adds	r2, r3, #1
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ec2:	b29b      	uxth	r3, r3
 8004ec4:	3b01      	subs	r3, #1
 8004ec6:	b29a      	uxth	r2, r3
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004ecc:	e011      	b.n	8004ef2 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ece:	f7fe f919 	bl	8003104 <HAL_GetTick>
 8004ed2:	4602      	mov	r2, r0
 8004ed4:	693b      	ldr	r3, [r7, #16]
 8004ed6:	1ad3      	subs	r3, r2, r3
 8004ed8:	683a      	ldr	r2, [r7, #0]
 8004eda:	429a      	cmp	r2, r3
 8004edc:	d803      	bhi.n	8004ee6 <HAL_SPI_Receive+0x166>
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ee4:	d102      	bne.n	8004eec <HAL_SPI_Receive+0x16c>
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d102      	bne.n	8004ef2 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8004eec:	2303      	movs	r3, #3
 8004eee:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004ef0:	e04a      	b.n	8004f88 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ef6:	b29b      	uxth	r3, r3
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d1cb      	bne.n	8004e94 <HAL_SPI_Receive+0x114>
 8004efc:	e031      	b.n	8004f62 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	689b      	ldr	r3, [r3, #8]
 8004f04:	f003 0301 	and.w	r3, r3, #1
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	d113      	bne.n	8004f34 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	68da      	ldr	r2, [r3, #12]
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f16:	b292      	uxth	r2, r2
 8004f18:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f1e:	1c9a      	adds	r2, r3, #2
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f28:	b29b      	uxth	r3, r3
 8004f2a:	3b01      	subs	r3, #1
 8004f2c:	b29a      	uxth	r2, r3
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004f32:	e011      	b.n	8004f58 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f34:	f7fe f8e6 	bl	8003104 <HAL_GetTick>
 8004f38:	4602      	mov	r2, r0
 8004f3a:	693b      	ldr	r3, [r7, #16]
 8004f3c:	1ad3      	subs	r3, r2, r3
 8004f3e:	683a      	ldr	r2, [r7, #0]
 8004f40:	429a      	cmp	r2, r3
 8004f42:	d803      	bhi.n	8004f4c <HAL_SPI_Receive+0x1cc>
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f4a:	d102      	bne.n	8004f52 <HAL_SPI_Receive+0x1d2>
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d102      	bne.n	8004f58 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8004f52:	2303      	movs	r3, #3
 8004f54:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004f56:	e017      	b.n	8004f88 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f5c:	b29b      	uxth	r3, r3
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d1cd      	bne.n	8004efe <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f62:	693a      	ldr	r2, [r7, #16]
 8004f64:	6839      	ldr	r1, [r7, #0]
 8004f66:	68f8      	ldr	r0, [r7, #12]
 8004f68:	f000 fb4a 	bl	8005600 <SPI_EndRxTransaction>
 8004f6c:	4603      	mov	r3, r0
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d002      	beq.n	8004f78 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	2220      	movs	r2, #32
 8004f76:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d002      	beq.n	8004f86 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	75fb      	strb	r3, [r7, #23]
 8004f84:	e000      	b.n	8004f88 <HAL_SPI_Receive+0x208>
  }

error :
 8004f86:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2200      	movs	r2, #0
 8004f94:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004f98:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	3718      	adds	r7, #24
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd80      	pop	{r7, pc}

08004fa2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004fa2:	b580      	push	{r7, lr}
 8004fa4:	b08c      	sub	sp, #48	; 0x30
 8004fa6:	af00      	add	r7, sp, #0
 8004fa8:	60f8      	str	r0, [r7, #12]
 8004faa:	60b9      	str	r1, [r7, #8]
 8004fac:	607a      	str	r2, [r7, #4]
 8004fae:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004fc0:	2b01      	cmp	r3, #1
 8004fc2:	d101      	bne.n	8004fc8 <HAL_SPI_TransmitReceive+0x26>
 8004fc4:	2302      	movs	r3, #2
 8004fc6:	e18a      	b.n	80052de <HAL_SPI_TransmitReceive+0x33c>
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	2201      	movs	r2, #1
 8004fcc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004fd0:	f7fe f898 	bl	8003104 <HAL_GetTick>
 8004fd4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004fdc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004fe6:	887b      	ldrh	r3, [r7, #2]
 8004fe8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004fea:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004fee:	2b01      	cmp	r3, #1
 8004ff0:	d00f      	beq.n	8005012 <HAL_SPI_TransmitReceive+0x70>
 8004ff2:	69fb      	ldr	r3, [r7, #28]
 8004ff4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ff8:	d107      	bne.n	800500a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	689b      	ldr	r3, [r3, #8]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d103      	bne.n	800500a <HAL_SPI_TransmitReceive+0x68>
 8005002:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005006:	2b04      	cmp	r3, #4
 8005008:	d003      	beq.n	8005012 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800500a:	2302      	movs	r3, #2
 800500c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005010:	e15b      	b.n	80052ca <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d005      	beq.n	8005024 <HAL_SPI_TransmitReceive+0x82>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d002      	beq.n	8005024 <HAL_SPI_TransmitReceive+0x82>
 800501e:	887b      	ldrh	r3, [r7, #2]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d103      	bne.n	800502c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005024:	2301      	movs	r3, #1
 8005026:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800502a:	e14e      	b.n	80052ca <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005032:	b2db      	uxtb	r3, r3
 8005034:	2b04      	cmp	r3, #4
 8005036:	d003      	beq.n	8005040 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	2205      	movs	r2, #5
 800503c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2200      	movs	r2, #0
 8005044:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	687a      	ldr	r2, [r7, #4]
 800504a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	887a      	ldrh	r2, [r7, #2]
 8005050:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	887a      	ldrh	r2, [r7, #2]
 8005056:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	68ba      	ldr	r2, [r7, #8]
 800505c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	887a      	ldrh	r2, [r7, #2]
 8005062:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	887a      	ldrh	r2, [r7, #2]
 8005068:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	2200      	movs	r2, #0
 800506e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	2200      	movs	r2, #0
 8005074:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005080:	2b40      	cmp	r3, #64	; 0x40
 8005082:	d007      	beq.n	8005094 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	681a      	ldr	r2, [r3, #0]
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005092:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	68db      	ldr	r3, [r3, #12]
 8005098:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800509c:	d178      	bne.n	8005190 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d002      	beq.n	80050ac <HAL_SPI_TransmitReceive+0x10a>
 80050a6:	8b7b      	ldrh	r3, [r7, #26]
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	d166      	bne.n	800517a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050b0:	881a      	ldrh	r2, [r3, #0]
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050bc:	1c9a      	adds	r2, r3, #2
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050c6:	b29b      	uxth	r3, r3
 80050c8:	3b01      	subs	r3, #1
 80050ca:	b29a      	uxth	r2, r3
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80050d0:	e053      	b.n	800517a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	689b      	ldr	r3, [r3, #8]
 80050d8:	f003 0302 	and.w	r3, r3, #2
 80050dc:	2b02      	cmp	r3, #2
 80050de:	d11b      	bne.n	8005118 <HAL_SPI_TransmitReceive+0x176>
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050e4:	b29b      	uxth	r3, r3
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d016      	beq.n	8005118 <HAL_SPI_TransmitReceive+0x176>
 80050ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050ec:	2b01      	cmp	r3, #1
 80050ee:	d113      	bne.n	8005118 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050f4:	881a      	ldrh	r2, [r3, #0]
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005100:	1c9a      	adds	r2, r3, #2
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800510a:	b29b      	uxth	r3, r3
 800510c:	3b01      	subs	r3, #1
 800510e:	b29a      	uxth	r2, r3
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005114:	2300      	movs	r3, #0
 8005116:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	f003 0301 	and.w	r3, r3, #1
 8005122:	2b01      	cmp	r3, #1
 8005124:	d119      	bne.n	800515a <HAL_SPI_TransmitReceive+0x1b8>
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800512a:	b29b      	uxth	r3, r3
 800512c:	2b00      	cmp	r3, #0
 800512e:	d014      	beq.n	800515a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	68da      	ldr	r2, [r3, #12]
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800513a:	b292      	uxth	r2, r2
 800513c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005142:	1c9a      	adds	r2, r3, #2
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800514c:	b29b      	uxth	r3, r3
 800514e:	3b01      	subs	r3, #1
 8005150:	b29a      	uxth	r2, r3
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005156:	2301      	movs	r3, #1
 8005158:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800515a:	f7fd ffd3 	bl	8003104 <HAL_GetTick>
 800515e:	4602      	mov	r2, r0
 8005160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005162:	1ad3      	subs	r3, r2, r3
 8005164:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005166:	429a      	cmp	r2, r3
 8005168:	d807      	bhi.n	800517a <HAL_SPI_TransmitReceive+0x1d8>
 800516a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800516c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005170:	d003      	beq.n	800517a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005172:	2303      	movs	r3, #3
 8005174:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005178:	e0a7      	b.n	80052ca <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800517e:	b29b      	uxth	r3, r3
 8005180:	2b00      	cmp	r3, #0
 8005182:	d1a6      	bne.n	80050d2 <HAL_SPI_TransmitReceive+0x130>
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005188:	b29b      	uxth	r3, r3
 800518a:	2b00      	cmp	r3, #0
 800518c:	d1a1      	bne.n	80050d2 <HAL_SPI_TransmitReceive+0x130>
 800518e:	e07c      	b.n	800528a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d002      	beq.n	800519e <HAL_SPI_TransmitReceive+0x1fc>
 8005198:	8b7b      	ldrh	r3, [r7, #26]
 800519a:	2b01      	cmp	r3, #1
 800519c:	d16b      	bne.n	8005276 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	330c      	adds	r3, #12
 80051a8:	7812      	ldrb	r2, [r2, #0]
 80051aa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051b0:	1c5a      	adds	r2, r3, #1
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	3b01      	subs	r3, #1
 80051be:	b29a      	uxth	r2, r3
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051c4:	e057      	b.n	8005276 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	689b      	ldr	r3, [r3, #8]
 80051cc:	f003 0302 	and.w	r3, r3, #2
 80051d0:	2b02      	cmp	r3, #2
 80051d2:	d11c      	bne.n	800520e <HAL_SPI_TransmitReceive+0x26c>
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80051d8:	b29b      	uxth	r3, r3
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d017      	beq.n	800520e <HAL_SPI_TransmitReceive+0x26c>
 80051de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d114      	bne.n	800520e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	330c      	adds	r3, #12
 80051ee:	7812      	ldrb	r2, [r2, #0]
 80051f0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051f6:	1c5a      	adds	r2, r3, #1
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005200:	b29b      	uxth	r3, r3
 8005202:	3b01      	subs	r3, #1
 8005204:	b29a      	uxth	r2, r3
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800520a:	2300      	movs	r3, #0
 800520c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	689b      	ldr	r3, [r3, #8]
 8005214:	f003 0301 	and.w	r3, r3, #1
 8005218:	2b01      	cmp	r3, #1
 800521a:	d119      	bne.n	8005250 <HAL_SPI_TransmitReceive+0x2ae>
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005220:	b29b      	uxth	r3, r3
 8005222:	2b00      	cmp	r3, #0
 8005224:	d014      	beq.n	8005250 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	68da      	ldr	r2, [r3, #12]
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005230:	b2d2      	uxtb	r2, r2
 8005232:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005238:	1c5a      	adds	r2, r3, #1
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005242:	b29b      	uxth	r3, r3
 8005244:	3b01      	subs	r3, #1
 8005246:	b29a      	uxth	r2, r3
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800524c:	2301      	movs	r3, #1
 800524e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005250:	f7fd ff58 	bl	8003104 <HAL_GetTick>
 8005254:	4602      	mov	r2, r0
 8005256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005258:	1ad3      	subs	r3, r2, r3
 800525a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800525c:	429a      	cmp	r2, r3
 800525e:	d803      	bhi.n	8005268 <HAL_SPI_TransmitReceive+0x2c6>
 8005260:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005262:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005266:	d102      	bne.n	800526e <HAL_SPI_TransmitReceive+0x2cc>
 8005268:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800526a:	2b00      	cmp	r3, #0
 800526c:	d103      	bne.n	8005276 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800526e:	2303      	movs	r3, #3
 8005270:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005274:	e029      	b.n	80052ca <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800527a:	b29b      	uxth	r3, r3
 800527c:	2b00      	cmp	r3, #0
 800527e:	d1a2      	bne.n	80051c6 <HAL_SPI_TransmitReceive+0x224>
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005284:	b29b      	uxth	r3, r3
 8005286:	2b00      	cmp	r3, #0
 8005288:	d19d      	bne.n	80051c6 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800528a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800528c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800528e:	68f8      	ldr	r0, [r7, #12]
 8005290:	f000 fa08 	bl	80056a4 <SPI_EndRxTxTransaction>
 8005294:	4603      	mov	r3, r0
 8005296:	2b00      	cmp	r3, #0
 8005298:	d006      	beq.n	80052a8 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800529a:	2301      	movs	r3, #1
 800529c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2220      	movs	r2, #32
 80052a4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80052a6:	e010      	b.n	80052ca <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	689b      	ldr	r3, [r3, #8]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d10b      	bne.n	80052c8 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80052b0:	2300      	movs	r3, #0
 80052b2:	617b      	str	r3, [r7, #20]
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	68db      	ldr	r3, [r3, #12]
 80052ba:	617b      	str	r3, [r7, #20]
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	689b      	ldr	r3, [r3, #8]
 80052c2:	617b      	str	r3, [r7, #20]
 80052c4:	697b      	ldr	r3, [r7, #20]
 80052c6:	e000      	b.n	80052ca <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80052c8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	2201      	movs	r2, #1
 80052ce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	2200      	movs	r2, #0
 80052d6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80052da:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80052de:	4618      	mov	r0, r3
 80052e0:	3730      	adds	r7, #48	; 0x30
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}
	...

080052e8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b088      	sub	sp, #32
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	689b      	ldr	r3, [r3, #8]
 80052fe:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005300:	69bb      	ldr	r3, [r7, #24]
 8005302:	099b      	lsrs	r3, r3, #6
 8005304:	f003 0301 	and.w	r3, r3, #1
 8005308:	2b00      	cmp	r3, #0
 800530a:	d10f      	bne.n	800532c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800530c:	69bb      	ldr	r3, [r7, #24]
 800530e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005312:	2b00      	cmp	r3, #0
 8005314:	d00a      	beq.n	800532c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005316:	69fb      	ldr	r3, [r7, #28]
 8005318:	099b      	lsrs	r3, r3, #6
 800531a:	f003 0301 	and.w	r3, r3, #1
 800531e:	2b00      	cmp	r3, #0
 8005320:	d004      	beq.n	800532c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005326:	6878      	ldr	r0, [r7, #4]
 8005328:	4798      	blx	r3
    return;
 800532a:	e0be      	b.n	80054aa <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800532c:	69bb      	ldr	r3, [r7, #24]
 800532e:	085b      	lsrs	r3, r3, #1
 8005330:	f003 0301 	and.w	r3, r3, #1
 8005334:	2b00      	cmp	r3, #0
 8005336:	d00a      	beq.n	800534e <HAL_SPI_IRQHandler+0x66>
 8005338:	69fb      	ldr	r3, [r7, #28]
 800533a:	09db      	lsrs	r3, r3, #7
 800533c:	f003 0301 	and.w	r3, r3, #1
 8005340:	2b00      	cmp	r3, #0
 8005342:	d004      	beq.n	800534e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005348:	6878      	ldr	r0, [r7, #4]
 800534a:	4798      	blx	r3
    return;
 800534c:	e0ad      	b.n	80054aa <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 800534e:	69bb      	ldr	r3, [r7, #24]
 8005350:	095b      	lsrs	r3, r3, #5
 8005352:	f003 0301 	and.w	r3, r3, #1
 8005356:	2b00      	cmp	r3, #0
 8005358:	d106      	bne.n	8005368 <HAL_SPI_IRQHandler+0x80>
 800535a:	69bb      	ldr	r3, [r7, #24]
 800535c:	099b      	lsrs	r3, r3, #6
 800535e:	f003 0301 	and.w	r3, r3, #1
 8005362:	2b00      	cmp	r3, #0
 8005364:	f000 80a1 	beq.w	80054aa <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005368:	69fb      	ldr	r3, [r7, #28]
 800536a:	095b      	lsrs	r3, r3, #5
 800536c:	f003 0301 	and.w	r3, r3, #1
 8005370:	2b00      	cmp	r3, #0
 8005372:	f000 809a 	beq.w	80054aa <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005376:	69bb      	ldr	r3, [r7, #24]
 8005378:	099b      	lsrs	r3, r3, #6
 800537a:	f003 0301 	and.w	r3, r3, #1
 800537e:	2b00      	cmp	r3, #0
 8005380:	d023      	beq.n	80053ca <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005388:	b2db      	uxtb	r3, r3
 800538a:	2b03      	cmp	r3, #3
 800538c:	d011      	beq.n	80053b2 <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005392:	f043 0204 	orr.w	r2, r3, #4
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800539a:	2300      	movs	r3, #0
 800539c:	617b      	str	r3, [r7, #20]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	68db      	ldr	r3, [r3, #12]
 80053a4:	617b      	str	r3, [r7, #20]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	689b      	ldr	r3, [r3, #8]
 80053ac:	617b      	str	r3, [r7, #20]
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	e00b      	b.n	80053ca <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80053b2:	2300      	movs	r3, #0
 80053b4:	613b      	str	r3, [r7, #16]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	68db      	ldr	r3, [r3, #12]
 80053bc:	613b      	str	r3, [r7, #16]
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	613b      	str	r3, [r7, #16]
 80053c6:	693b      	ldr	r3, [r7, #16]
        return;
 80053c8:	e06f      	b.n	80054aa <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80053ca:	69bb      	ldr	r3, [r7, #24]
 80053cc:	095b      	lsrs	r3, r3, #5
 80053ce:	f003 0301 	and.w	r3, r3, #1
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d014      	beq.n	8005400 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053da:	f043 0201 	orr.w	r2, r3, #1
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80053e2:	2300      	movs	r3, #0
 80053e4:	60fb      	str	r3, [r7, #12]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	689b      	ldr	r3, [r3, #8]
 80053ec:	60fb      	str	r3, [r7, #12]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	681a      	ldr	r2, [r3, #0]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053fc:	601a      	str	r2, [r3, #0]
 80053fe:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005404:	2b00      	cmp	r3, #0
 8005406:	d04f      	beq.n	80054a8 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	685a      	ldr	r2, [r3, #4]
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005416:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2201      	movs	r2, #1
 800541c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005420:	69fb      	ldr	r3, [r7, #28]
 8005422:	f003 0302 	and.w	r3, r3, #2
 8005426:	2b00      	cmp	r3, #0
 8005428:	d104      	bne.n	8005434 <HAL_SPI_IRQHandler+0x14c>
 800542a:	69fb      	ldr	r3, [r7, #28]
 800542c:	f003 0301 	and.w	r3, r3, #1
 8005430:	2b00      	cmp	r3, #0
 8005432:	d034      	beq.n	800549e <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	685a      	ldr	r2, [r3, #4]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f022 0203 	bic.w	r2, r2, #3
 8005442:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005448:	2b00      	cmp	r3, #0
 800544a:	d011      	beq.n	8005470 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005450:	4a17      	ldr	r2, [pc, #92]	; (80054b0 <HAL_SPI_IRQHandler+0x1c8>)
 8005452:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005458:	4618      	mov	r0, r3
 800545a:	f7fe fc6f 	bl	8003d3c <HAL_DMA_Abort_IT>
 800545e:	4603      	mov	r3, r0
 8005460:	2b00      	cmp	r3, #0
 8005462:	d005      	beq.n	8005470 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005468:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005474:	2b00      	cmp	r3, #0
 8005476:	d016      	beq.n	80054a6 <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800547c:	4a0c      	ldr	r2, [pc, #48]	; (80054b0 <HAL_SPI_IRQHandler+0x1c8>)
 800547e:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005484:	4618      	mov	r0, r3
 8005486:	f7fe fc59 	bl	8003d3c <HAL_DMA_Abort_IT>
 800548a:	4603      	mov	r3, r0
 800548c:	2b00      	cmp	r3, #0
 800548e:	d00a      	beq.n	80054a6 <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005494:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800549c:	e003      	b.n	80054a6 <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800549e:	6878      	ldr	r0, [r7, #4]
 80054a0:	f000 f808 	bl	80054b4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80054a4:	e000      	b.n	80054a8 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 80054a6:	bf00      	nop
    return;
 80054a8:	bf00      	nop
  }
}
 80054aa:	3720      	adds	r7, #32
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}
 80054b0:	080054c7 	.word	0x080054c7

080054b4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80054b4:	b480      	push	{r7}
 80054b6:	b083      	sub	sp, #12
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80054bc:	bf00      	nop
 80054be:	370c      	adds	r7, #12
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bc80      	pop	{r7}
 80054c4:	4770      	bx	lr

080054c6 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80054c6:	b580      	push	{r7, lr}
 80054c8:	b084      	sub	sp, #16
 80054ca:	af00      	add	r7, sp, #0
 80054cc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054d2:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2200      	movs	r2, #0
 80054d8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	2200      	movs	r2, #0
 80054de:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80054e0:	68f8      	ldr	r0, [r7, #12]
 80054e2:	f7ff ffe7 	bl	80054b4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80054e6:	bf00      	nop
 80054e8:	3710      	adds	r7, #16
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}
	...

080054f0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b088      	sub	sp, #32
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	60f8      	str	r0, [r7, #12]
 80054f8:	60b9      	str	r1, [r7, #8]
 80054fa:	603b      	str	r3, [r7, #0]
 80054fc:	4613      	mov	r3, r2
 80054fe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005500:	f7fd fe00 	bl	8003104 <HAL_GetTick>
 8005504:	4602      	mov	r2, r0
 8005506:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005508:	1a9b      	subs	r3, r3, r2
 800550a:	683a      	ldr	r2, [r7, #0]
 800550c:	4413      	add	r3, r2
 800550e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005510:	f7fd fdf8 	bl	8003104 <HAL_GetTick>
 8005514:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005516:	4b39      	ldr	r3, [pc, #228]	; (80055fc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	015b      	lsls	r3, r3, #5
 800551c:	0d1b      	lsrs	r3, r3, #20
 800551e:	69fa      	ldr	r2, [r7, #28]
 8005520:	fb02 f303 	mul.w	r3, r2, r3
 8005524:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005526:	e054      	b.n	80055d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800552e:	d050      	beq.n	80055d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005530:	f7fd fde8 	bl	8003104 <HAL_GetTick>
 8005534:	4602      	mov	r2, r0
 8005536:	69bb      	ldr	r3, [r7, #24]
 8005538:	1ad3      	subs	r3, r2, r3
 800553a:	69fa      	ldr	r2, [r7, #28]
 800553c:	429a      	cmp	r2, r3
 800553e:	d902      	bls.n	8005546 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005540:	69fb      	ldr	r3, [r7, #28]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d13d      	bne.n	80055c2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	685a      	ldr	r2, [r3, #4]
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005554:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800555e:	d111      	bne.n	8005584 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005568:	d004      	beq.n	8005574 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005572:	d107      	bne.n	8005584 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005582:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005588:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800558c:	d10f      	bne.n	80055ae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	681a      	ldr	r2, [r3, #0]
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800559c:	601a      	str	r2, [r3, #0]
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	681a      	ldr	r2, [r3, #0]
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80055ac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	2201      	movs	r2, #1
 80055b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	2200      	movs	r2, #0
 80055ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80055be:	2303      	movs	r3, #3
 80055c0:	e017      	b.n	80055f2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d101      	bne.n	80055cc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80055c8:	2300      	movs	r3, #0
 80055ca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	3b01      	subs	r3, #1
 80055d0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	689a      	ldr	r2, [r3, #8]
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	4013      	ands	r3, r2
 80055dc:	68ba      	ldr	r2, [r7, #8]
 80055de:	429a      	cmp	r2, r3
 80055e0:	bf0c      	ite	eq
 80055e2:	2301      	moveq	r3, #1
 80055e4:	2300      	movne	r3, #0
 80055e6:	b2db      	uxtb	r3, r3
 80055e8:	461a      	mov	r2, r3
 80055ea:	79fb      	ldrb	r3, [r7, #7]
 80055ec:	429a      	cmp	r2, r3
 80055ee:	d19b      	bne.n	8005528 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80055f0:	2300      	movs	r3, #0
}
 80055f2:	4618      	mov	r0, r3
 80055f4:	3720      	adds	r7, #32
 80055f6:	46bd      	mov	sp, r7
 80055f8:	bd80      	pop	{r7, pc}
 80055fa:	bf00      	nop
 80055fc:	20000014 	.word	0x20000014

08005600 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b086      	sub	sp, #24
 8005604:	af02      	add	r7, sp, #8
 8005606:	60f8      	str	r0, [r7, #12]
 8005608:	60b9      	str	r1, [r7, #8]
 800560a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005614:	d111      	bne.n	800563a <SPI_EndRxTransaction+0x3a>
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	689b      	ldr	r3, [r3, #8]
 800561a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800561e:	d004      	beq.n	800562a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	689b      	ldr	r3, [r3, #8]
 8005624:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005628:	d107      	bne.n	800563a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	681a      	ldr	r2, [r3, #0]
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005638:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005642:	d117      	bne.n	8005674 <SPI_EndRxTransaction+0x74>
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	689b      	ldr	r3, [r3, #8]
 8005648:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800564c:	d112      	bne.n	8005674 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	9300      	str	r3, [sp, #0]
 8005652:	68bb      	ldr	r3, [r7, #8]
 8005654:	2200      	movs	r2, #0
 8005656:	2101      	movs	r1, #1
 8005658:	68f8      	ldr	r0, [r7, #12]
 800565a:	f7ff ff49 	bl	80054f0 <SPI_WaitFlagStateUntilTimeout>
 800565e:	4603      	mov	r3, r0
 8005660:	2b00      	cmp	r3, #0
 8005662:	d01a      	beq.n	800569a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005668:	f043 0220 	orr.w	r2, r3, #32
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005670:	2303      	movs	r3, #3
 8005672:	e013      	b.n	800569c <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	9300      	str	r3, [sp, #0]
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	2200      	movs	r2, #0
 800567c:	2180      	movs	r1, #128	; 0x80
 800567e:	68f8      	ldr	r0, [r7, #12]
 8005680:	f7ff ff36 	bl	80054f0 <SPI_WaitFlagStateUntilTimeout>
 8005684:	4603      	mov	r3, r0
 8005686:	2b00      	cmp	r3, #0
 8005688:	d007      	beq.n	800569a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800568e:	f043 0220 	orr.w	r2, r3, #32
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005696:	2303      	movs	r3, #3
 8005698:	e000      	b.n	800569c <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800569a:	2300      	movs	r3, #0
}
 800569c:	4618      	mov	r0, r3
 800569e:	3710      	adds	r7, #16
 80056a0:	46bd      	mov	sp, r7
 80056a2:	bd80      	pop	{r7, pc}

080056a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b086      	sub	sp, #24
 80056a8:	af02      	add	r7, sp, #8
 80056aa:	60f8      	str	r0, [r7, #12]
 80056ac:	60b9      	str	r1, [r7, #8]
 80056ae:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	9300      	str	r3, [sp, #0]
 80056b4:	68bb      	ldr	r3, [r7, #8]
 80056b6:	2200      	movs	r2, #0
 80056b8:	2180      	movs	r1, #128	; 0x80
 80056ba:	68f8      	ldr	r0, [r7, #12]
 80056bc:	f7ff ff18 	bl	80054f0 <SPI_WaitFlagStateUntilTimeout>
 80056c0:	4603      	mov	r3, r0
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d007      	beq.n	80056d6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056ca:	f043 0220 	orr.w	r2, r3, #32
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80056d2:	2303      	movs	r3, #3
 80056d4:	e000      	b.n	80056d8 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80056d6:	2300      	movs	r3, #0
}
 80056d8:	4618      	mov	r0, r3
 80056da:	3710      	adds	r7, #16
 80056dc:	46bd      	mov	sp, r7
 80056de:	bd80      	pop	{r7, pc}

080056e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b082      	sub	sp, #8
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d101      	bne.n	80056f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80056ee:	2301      	movs	r3, #1
 80056f0:	e041      	b.n	8005776 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056f8:	b2db      	uxtb	r3, r3
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d106      	bne.n	800570c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2200      	movs	r2, #0
 8005702:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005706:	6878      	ldr	r0, [r7, #4]
 8005708:	f000 f839 	bl	800577e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2202      	movs	r2, #2
 8005710:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	3304      	adds	r3, #4
 800571c:	4619      	mov	r1, r3
 800571e:	4610      	mov	r0, r2
 8005720:	f000 f9b4 	bl	8005a8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2201      	movs	r2, #1
 8005728:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2201      	movs	r2, #1
 8005730:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2201      	movs	r2, #1
 8005738:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2201      	movs	r2, #1
 8005740:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2201      	movs	r2, #1
 8005748:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2201      	movs	r2, #1
 8005750:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2201      	movs	r2, #1
 8005758:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2201      	movs	r2, #1
 8005760:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2201      	movs	r2, #1
 8005768:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2201      	movs	r2, #1
 8005770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005774:	2300      	movs	r3, #0
}
 8005776:	4618      	mov	r0, r3
 8005778:	3708      	adds	r7, #8
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}

0800577e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800577e:	b480      	push	{r7}
 8005780:	b083      	sub	sp, #12
 8005782:	af00      	add	r7, sp, #0
 8005784:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005786:	bf00      	nop
 8005788:	370c      	adds	r7, #12
 800578a:	46bd      	mov	sp, r7
 800578c:	bc80      	pop	{r7}
 800578e:	4770      	bx	lr

08005790 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005790:	b480      	push	{r7}
 8005792:	b085      	sub	sp, #20
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800579e:	b2db      	uxtb	r3, r3
 80057a0:	2b01      	cmp	r3, #1
 80057a2:	d001      	beq.n	80057a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80057a4:	2301      	movs	r3, #1
 80057a6:	e03a      	b.n	800581e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2202      	movs	r2, #2
 80057ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	68da      	ldr	r2, [r3, #12]
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f042 0201 	orr.w	r2, r2, #1
 80057be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a18      	ldr	r2, [pc, #96]	; (8005828 <HAL_TIM_Base_Start_IT+0x98>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d00e      	beq.n	80057e8 <HAL_TIM_Base_Start_IT+0x58>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057d2:	d009      	beq.n	80057e8 <HAL_TIM_Base_Start_IT+0x58>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4a14      	ldr	r2, [pc, #80]	; (800582c <HAL_TIM_Base_Start_IT+0x9c>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d004      	beq.n	80057e8 <HAL_TIM_Base_Start_IT+0x58>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a13      	ldr	r2, [pc, #76]	; (8005830 <HAL_TIM_Base_Start_IT+0xa0>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d111      	bne.n	800580c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	689b      	ldr	r3, [r3, #8]
 80057ee:	f003 0307 	and.w	r3, r3, #7
 80057f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	2b06      	cmp	r3, #6
 80057f8:	d010      	beq.n	800581c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	681a      	ldr	r2, [r3, #0]
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f042 0201 	orr.w	r2, r2, #1
 8005808:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800580a:	e007      	b.n	800581c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	681a      	ldr	r2, [r3, #0]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f042 0201 	orr.w	r2, r2, #1
 800581a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800581c:	2300      	movs	r3, #0
}
 800581e:	4618      	mov	r0, r3
 8005820:	3714      	adds	r7, #20
 8005822:	46bd      	mov	sp, r7
 8005824:	bc80      	pop	{r7}
 8005826:	4770      	bx	lr
 8005828:	40012c00 	.word	0x40012c00
 800582c:	40000400 	.word	0x40000400
 8005830:	40000800 	.word	0x40000800

08005834 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b082      	sub	sp, #8
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	691b      	ldr	r3, [r3, #16]
 8005842:	f003 0302 	and.w	r3, r3, #2
 8005846:	2b02      	cmp	r3, #2
 8005848:	d122      	bne.n	8005890 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	68db      	ldr	r3, [r3, #12]
 8005850:	f003 0302 	and.w	r3, r3, #2
 8005854:	2b02      	cmp	r3, #2
 8005856:	d11b      	bne.n	8005890 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f06f 0202 	mvn.w	r2, #2
 8005860:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2201      	movs	r2, #1
 8005866:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	699b      	ldr	r3, [r3, #24]
 800586e:	f003 0303 	and.w	r3, r3, #3
 8005872:	2b00      	cmp	r3, #0
 8005874:	d003      	beq.n	800587e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005876:	6878      	ldr	r0, [r7, #4]
 8005878:	f000 f8ed 	bl	8005a56 <HAL_TIM_IC_CaptureCallback>
 800587c:	e005      	b.n	800588a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	f000 f8e0 	bl	8005a44 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005884:	6878      	ldr	r0, [r7, #4]
 8005886:	f000 f8ef 	bl	8005a68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2200      	movs	r2, #0
 800588e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	691b      	ldr	r3, [r3, #16]
 8005896:	f003 0304 	and.w	r3, r3, #4
 800589a:	2b04      	cmp	r3, #4
 800589c:	d122      	bne.n	80058e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	68db      	ldr	r3, [r3, #12]
 80058a4:	f003 0304 	and.w	r3, r3, #4
 80058a8:	2b04      	cmp	r3, #4
 80058aa:	d11b      	bne.n	80058e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f06f 0204 	mvn.w	r2, #4
 80058b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2202      	movs	r2, #2
 80058ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	699b      	ldr	r3, [r3, #24]
 80058c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d003      	beq.n	80058d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058ca:	6878      	ldr	r0, [r7, #4]
 80058cc:	f000 f8c3 	bl	8005a56 <HAL_TIM_IC_CaptureCallback>
 80058d0:	e005      	b.n	80058de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058d2:	6878      	ldr	r0, [r7, #4]
 80058d4:	f000 f8b6 	bl	8005a44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058d8:	6878      	ldr	r0, [r7, #4]
 80058da:	f000 f8c5 	bl	8005a68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2200      	movs	r2, #0
 80058e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	691b      	ldr	r3, [r3, #16]
 80058ea:	f003 0308 	and.w	r3, r3, #8
 80058ee:	2b08      	cmp	r3, #8
 80058f0:	d122      	bne.n	8005938 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	68db      	ldr	r3, [r3, #12]
 80058f8:	f003 0308 	and.w	r3, r3, #8
 80058fc:	2b08      	cmp	r3, #8
 80058fe:	d11b      	bne.n	8005938 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f06f 0208 	mvn.w	r2, #8
 8005908:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2204      	movs	r2, #4
 800590e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	69db      	ldr	r3, [r3, #28]
 8005916:	f003 0303 	and.w	r3, r3, #3
 800591a:	2b00      	cmp	r3, #0
 800591c:	d003      	beq.n	8005926 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800591e:	6878      	ldr	r0, [r7, #4]
 8005920:	f000 f899 	bl	8005a56 <HAL_TIM_IC_CaptureCallback>
 8005924:	e005      	b.n	8005932 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005926:	6878      	ldr	r0, [r7, #4]
 8005928:	f000 f88c 	bl	8005a44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800592c:	6878      	ldr	r0, [r7, #4]
 800592e:	f000 f89b 	bl	8005a68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2200      	movs	r2, #0
 8005936:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	691b      	ldr	r3, [r3, #16]
 800593e:	f003 0310 	and.w	r3, r3, #16
 8005942:	2b10      	cmp	r3, #16
 8005944:	d122      	bne.n	800598c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	68db      	ldr	r3, [r3, #12]
 800594c:	f003 0310 	and.w	r3, r3, #16
 8005950:	2b10      	cmp	r3, #16
 8005952:	d11b      	bne.n	800598c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f06f 0210 	mvn.w	r2, #16
 800595c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2208      	movs	r2, #8
 8005962:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	69db      	ldr	r3, [r3, #28]
 800596a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800596e:	2b00      	cmp	r3, #0
 8005970:	d003      	beq.n	800597a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005972:	6878      	ldr	r0, [r7, #4]
 8005974:	f000 f86f 	bl	8005a56 <HAL_TIM_IC_CaptureCallback>
 8005978:	e005      	b.n	8005986 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800597a:	6878      	ldr	r0, [r7, #4]
 800597c:	f000 f862 	bl	8005a44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005980:	6878      	ldr	r0, [r7, #4]
 8005982:	f000 f871 	bl	8005a68 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	2200      	movs	r2, #0
 800598a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	691b      	ldr	r3, [r3, #16]
 8005992:	f003 0301 	and.w	r3, r3, #1
 8005996:	2b01      	cmp	r3, #1
 8005998:	d10e      	bne.n	80059b8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	68db      	ldr	r3, [r3, #12]
 80059a0:	f003 0301 	and.w	r3, r3, #1
 80059a4:	2b01      	cmp	r3, #1
 80059a6:	d107      	bne.n	80059b8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f06f 0201 	mvn.w	r2, #1
 80059b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80059b2:	6878      	ldr	r0, [r7, #4]
 80059b4:	f7fd f94c 	bl	8002c50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	691b      	ldr	r3, [r3, #16]
 80059be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059c2:	2b80      	cmp	r3, #128	; 0x80
 80059c4:	d10e      	bne.n	80059e4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	68db      	ldr	r3, [r3, #12]
 80059cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059d0:	2b80      	cmp	r3, #128	; 0x80
 80059d2:	d107      	bne.n	80059e4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80059dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80059de:	6878      	ldr	r0, [r7, #4]
 80059e0:	f000 f8bf 	bl	8005b62 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	691b      	ldr	r3, [r3, #16]
 80059ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059ee:	2b40      	cmp	r3, #64	; 0x40
 80059f0:	d10e      	bne.n	8005a10 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	68db      	ldr	r3, [r3, #12]
 80059f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059fc:	2b40      	cmp	r3, #64	; 0x40
 80059fe:	d107      	bne.n	8005a10 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005a08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005a0a:	6878      	ldr	r0, [r7, #4]
 8005a0c:	f000 f835 	bl	8005a7a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	691b      	ldr	r3, [r3, #16]
 8005a16:	f003 0320 	and.w	r3, r3, #32
 8005a1a:	2b20      	cmp	r3, #32
 8005a1c:	d10e      	bne.n	8005a3c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	68db      	ldr	r3, [r3, #12]
 8005a24:	f003 0320 	and.w	r3, r3, #32
 8005a28:	2b20      	cmp	r3, #32
 8005a2a:	d107      	bne.n	8005a3c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f06f 0220 	mvn.w	r2, #32
 8005a34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f000 f88a 	bl	8005b50 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005a3c:	bf00      	nop
 8005a3e:	3708      	adds	r7, #8
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bd80      	pop	{r7, pc}

08005a44 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a44:	b480      	push	{r7}
 8005a46:	b083      	sub	sp, #12
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005a4c:	bf00      	nop
 8005a4e:	370c      	adds	r7, #12
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bc80      	pop	{r7}
 8005a54:	4770      	bx	lr

08005a56 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005a56:	b480      	push	{r7}
 8005a58:	b083      	sub	sp, #12
 8005a5a:	af00      	add	r7, sp, #0
 8005a5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005a5e:	bf00      	nop
 8005a60:	370c      	adds	r7, #12
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bc80      	pop	{r7}
 8005a66:	4770      	bx	lr

08005a68 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005a68:	b480      	push	{r7}
 8005a6a:	b083      	sub	sp, #12
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005a70:	bf00      	nop
 8005a72:	370c      	adds	r7, #12
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bc80      	pop	{r7}
 8005a78:	4770      	bx	lr

08005a7a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005a7a:	b480      	push	{r7}
 8005a7c:	b083      	sub	sp, #12
 8005a7e:	af00      	add	r7, sp, #0
 8005a80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a82:	bf00      	nop
 8005a84:	370c      	adds	r7, #12
 8005a86:	46bd      	mov	sp, r7
 8005a88:	bc80      	pop	{r7}
 8005a8a:	4770      	bx	lr

08005a8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	b085      	sub	sp, #20
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
 8005a94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	4a29      	ldr	r2, [pc, #164]	; (8005b44 <TIM_Base_SetConfig+0xb8>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d00b      	beq.n	8005abc <TIM_Base_SetConfig+0x30>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005aaa:	d007      	beq.n	8005abc <TIM_Base_SetConfig+0x30>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	4a26      	ldr	r2, [pc, #152]	; (8005b48 <TIM_Base_SetConfig+0xbc>)
 8005ab0:	4293      	cmp	r3, r2
 8005ab2:	d003      	beq.n	8005abc <TIM_Base_SetConfig+0x30>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	4a25      	ldr	r2, [pc, #148]	; (8005b4c <TIM_Base_SetConfig+0xc0>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d108      	bne.n	8005ace <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ac2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	68fa      	ldr	r2, [r7, #12]
 8005aca:	4313      	orrs	r3, r2
 8005acc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	4a1c      	ldr	r2, [pc, #112]	; (8005b44 <TIM_Base_SetConfig+0xb8>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d00b      	beq.n	8005aee <TIM_Base_SetConfig+0x62>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005adc:	d007      	beq.n	8005aee <TIM_Base_SetConfig+0x62>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	4a19      	ldr	r2, [pc, #100]	; (8005b48 <TIM_Base_SetConfig+0xbc>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d003      	beq.n	8005aee <TIM_Base_SetConfig+0x62>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	4a18      	ldr	r2, [pc, #96]	; (8005b4c <TIM_Base_SetConfig+0xc0>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d108      	bne.n	8005b00 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005af4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	68db      	ldr	r3, [r3, #12]
 8005afa:	68fa      	ldr	r2, [r7, #12]
 8005afc:	4313      	orrs	r3, r2
 8005afe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	695b      	ldr	r3, [r3, #20]
 8005b0a:	4313      	orrs	r3, r2
 8005b0c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	68fa      	ldr	r2, [r7, #12]
 8005b12:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	689a      	ldr	r2, [r3, #8]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	681a      	ldr	r2, [r3, #0]
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	4a07      	ldr	r2, [pc, #28]	; (8005b44 <TIM_Base_SetConfig+0xb8>)
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d103      	bne.n	8005b34 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	691a      	ldr	r2, [r3, #16]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2201      	movs	r2, #1
 8005b38:	615a      	str	r2, [r3, #20]
}
 8005b3a:	bf00      	nop
 8005b3c:	3714      	adds	r7, #20
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	bc80      	pop	{r7}
 8005b42:	4770      	bx	lr
 8005b44:	40012c00 	.word	0x40012c00
 8005b48:	40000400 	.word	0x40000400
 8005b4c:	40000800 	.word	0x40000800

08005b50 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005b50:	b480      	push	{r7}
 8005b52:	b083      	sub	sp, #12
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005b58:	bf00      	nop
 8005b5a:	370c      	adds	r7, #12
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bc80      	pop	{r7}
 8005b60:	4770      	bx	lr

08005b62 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005b62:	b480      	push	{r7}
 8005b64:	b083      	sub	sp, #12
 8005b66:	af00      	add	r7, sp, #0
 8005b68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005b6a:	bf00      	nop
 8005b6c:	370c      	adds	r7, #12
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bc80      	pop	{r7}
 8005b72:	4770      	bx	lr

08005b74 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005b74:	b480      	push	{r7}
 8005b76:	b085      	sub	sp, #20
 8005b78:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005b7a:	f3ef 8305 	mrs	r3, IPSR
 8005b7e:	60bb      	str	r3, [r7, #8]
  return(result);
 8005b80:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d10f      	bne.n	8005ba6 <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b86:	f3ef 8310 	mrs	r3, PRIMASK
 8005b8a:	607b      	str	r3, [r7, #4]
  return(result);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d109      	bne.n	8005ba6 <osKernelInitialize+0x32>
 8005b92:	4b10      	ldr	r3, [pc, #64]	; (8005bd4 <osKernelInitialize+0x60>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	2b02      	cmp	r3, #2
 8005b98:	d109      	bne.n	8005bae <osKernelInitialize+0x3a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005b9a:	f3ef 8311 	mrs	r3, BASEPRI
 8005b9e:	603b      	str	r3, [r7, #0]
  return(result);
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d003      	beq.n	8005bae <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8005ba6:	f06f 0305 	mvn.w	r3, #5
 8005baa:	60fb      	str	r3, [r7, #12]
 8005bac:	e00c      	b.n	8005bc8 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005bae:	4b09      	ldr	r3, [pc, #36]	; (8005bd4 <osKernelInitialize+0x60>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d105      	bne.n	8005bc2 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8005bb6:	4b07      	ldr	r3, [pc, #28]	; (8005bd4 <osKernelInitialize+0x60>)
 8005bb8:	2201      	movs	r2, #1
 8005bba:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	60fb      	str	r3, [r7, #12]
 8005bc0:	e002      	b.n	8005bc8 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8005bc2:	f04f 33ff 	mov.w	r3, #4294967295
 8005bc6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005bc8:	68fb      	ldr	r3, [r7, #12]
}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	3714      	adds	r7, #20
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bc80      	pop	{r7}
 8005bd2:	4770      	bx	lr
 8005bd4:	20000328 	.word	0x20000328

08005bd8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b084      	sub	sp, #16
 8005bdc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005bde:	f3ef 8305 	mrs	r3, IPSR
 8005be2:	60bb      	str	r3, [r7, #8]
  return(result);
 8005be4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d10f      	bne.n	8005c0a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005bea:	f3ef 8310 	mrs	r3, PRIMASK
 8005bee:	607b      	str	r3, [r7, #4]
  return(result);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d109      	bne.n	8005c0a <osKernelStart+0x32>
 8005bf6:	4b11      	ldr	r3, [pc, #68]	; (8005c3c <osKernelStart+0x64>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	2b02      	cmp	r3, #2
 8005bfc:	d109      	bne.n	8005c12 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005bfe:	f3ef 8311 	mrs	r3, BASEPRI
 8005c02:	603b      	str	r3, [r7, #0]
  return(result);
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d003      	beq.n	8005c12 <osKernelStart+0x3a>
    stat = osErrorISR;
 8005c0a:	f06f 0305 	mvn.w	r3, #5
 8005c0e:	60fb      	str	r3, [r7, #12]
 8005c10:	e00e      	b.n	8005c30 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8005c12:	4b0a      	ldr	r3, [pc, #40]	; (8005c3c <osKernelStart+0x64>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	2b01      	cmp	r3, #1
 8005c18:	d107      	bne.n	8005c2a <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8005c1a:	4b08      	ldr	r3, [pc, #32]	; (8005c3c <osKernelStart+0x64>)
 8005c1c:	2202      	movs	r2, #2
 8005c1e:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8005c20:	f001 f90e 	bl	8006e40 <vTaskStartScheduler>
      stat = osOK;
 8005c24:	2300      	movs	r3, #0
 8005c26:	60fb      	str	r3, [r7, #12]
 8005c28:	e002      	b.n	8005c30 <osKernelStart+0x58>
    } else {
      stat = osError;
 8005c2a:	f04f 33ff 	mov.w	r3, #4294967295
 8005c2e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005c30:	68fb      	ldr	r3, [r7, #12]
}
 8005c32:	4618      	mov	r0, r3
 8005c34:	3710      	adds	r7, #16
 8005c36:	46bd      	mov	sp, r7
 8005c38:	bd80      	pop	{r7, pc}
 8005c3a:	bf00      	nop
 8005c3c:	20000328 	.word	0x20000328

08005c40 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b092      	sub	sp, #72	; 0x48
 8005c44:	af04      	add	r7, sp, #16
 8005c46:	60f8      	str	r0, [r7, #12]
 8005c48:	60b9      	str	r1, [r7, #8]
 8005c4a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005c50:	f3ef 8305 	mrs	r3, IPSR
 8005c54:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	f040 8094 	bne.w	8005d86 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c5e:	f3ef 8310 	mrs	r3, PRIMASK
 8005c62:	623b      	str	r3, [r7, #32]
  return(result);
 8005c64:	6a3b      	ldr	r3, [r7, #32]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	f040 808d 	bne.w	8005d86 <osThreadNew+0x146>
 8005c6c:	4b48      	ldr	r3, [pc, #288]	; (8005d90 <osThreadNew+0x150>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	2b02      	cmp	r3, #2
 8005c72:	d106      	bne.n	8005c82 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005c74:	f3ef 8311 	mrs	r3, BASEPRI
 8005c78:	61fb      	str	r3, [r7, #28]
  return(result);
 8005c7a:	69fb      	ldr	r3, [r7, #28]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	f040 8082 	bne.w	8005d86 <osThreadNew+0x146>
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d07e      	beq.n	8005d86 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8005c88:	2380      	movs	r3, #128	; 0x80
 8005c8a:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8005c8c:	2318      	movs	r3, #24
 8005c8e:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8005c90:	2300      	movs	r3, #0
 8005c92:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8005c94:	f107 031b 	add.w	r3, r7, #27
 8005c98:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8005c9a:	f04f 33ff 	mov.w	r3, #4294967295
 8005c9e:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d045      	beq.n	8005d32 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d002      	beq.n	8005cb4 <osThreadNew+0x74>
        name = attr->name;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	699b      	ldr	r3, [r3, #24]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d002      	beq.n	8005cc2 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	699b      	ldr	r3, [r3, #24]
 8005cc0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005cc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d008      	beq.n	8005cda <osThreadNew+0x9a>
 8005cc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cca:	2b38      	cmp	r3, #56	; 0x38
 8005ccc:	d805      	bhi.n	8005cda <osThreadNew+0x9a>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	685b      	ldr	r3, [r3, #4]
 8005cd2:	f003 0301 	and.w	r3, r3, #1
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d001      	beq.n	8005cde <osThreadNew+0x9e>
        return (NULL);
 8005cda:	2300      	movs	r3, #0
 8005cdc:	e054      	b.n	8005d88 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	695b      	ldr	r3, [r3, #20]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d003      	beq.n	8005cee <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	695b      	ldr	r3, [r3, #20]
 8005cea:	089b      	lsrs	r3, r3, #2
 8005cec:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	689b      	ldr	r3, [r3, #8]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d00e      	beq.n	8005d14 <osThreadNew+0xd4>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	68db      	ldr	r3, [r3, #12]
 8005cfa:	2bbb      	cmp	r3, #187	; 0xbb
 8005cfc:	d90a      	bls.n	8005d14 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d006      	beq.n	8005d14 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	695b      	ldr	r3, [r3, #20]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d002      	beq.n	8005d14 <osThreadNew+0xd4>
        mem = 1;
 8005d0e:	2301      	movs	r3, #1
 8005d10:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d12:	e010      	b.n	8005d36 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	689b      	ldr	r3, [r3, #8]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d10c      	bne.n	8005d36 <osThreadNew+0xf6>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	68db      	ldr	r3, [r3, #12]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d108      	bne.n	8005d36 <osThreadNew+0xf6>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	691b      	ldr	r3, [r3, #16]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d104      	bne.n	8005d36 <osThreadNew+0xf6>
          mem = 0;
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d30:	e001      	b.n	8005d36 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8005d32:	2300      	movs	r3, #0
 8005d34:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8005d36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d38:	2b01      	cmp	r3, #1
 8005d3a:	d110      	bne.n	8005d5e <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8005d40:	687a      	ldr	r2, [r7, #4]
 8005d42:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005d44:	9202      	str	r2, [sp, #8]
 8005d46:	9301      	str	r3, [sp, #4]
 8005d48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d4a:	9300      	str	r3, [sp, #0]
 8005d4c:	68bb      	ldr	r3, [r7, #8]
 8005d4e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d50:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005d52:	68f8      	ldr	r0, [r7, #12]
 8005d54:	f000 fe12 	bl	800697c <xTaskCreateStatic>
 8005d58:	4603      	mov	r3, r0
 8005d5a:	617b      	str	r3, [r7, #20]
 8005d5c:	e013      	b.n	8005d86 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8005d5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d110      	bne.n	8005d86 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005d64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d66:	b29a      	uxth	r2, r3
 8005d68:	f107 0314 	add.w	r3, r7, #20
 8005d6c:	9301      	str	r3, [sp, #4]
 8005d6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d70:	9300      	str	r3, [sp, #0]
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005d76:	68f8      	ldr	r0, [r7, #12]
 8005d78:	f000 fe5c 	bl	8006a34 <xTaskCreate>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	2b01      	cmp	r3, #1
 8005d80:	d001      	beq.n	8005d86 <osThreadNew+0x146>
          hTask = NULL;
 8005d82:	2300      	movs	r3, #0
 8005d84:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005d86:	697b      	ldr	r3, [r7, #20]
}
 8005d88:	4618      	mov	r0, r3
 8005d8a:	3738      	adds	r7, #56	; 0x38
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	bd80      	pop	{r7, pc}
 8005d90:	20000328 	.word	0x20000328

08005d94 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b086      	sub	sp, #24
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005d9c:	f3ef 8305 	mrs	r3, IPSR
 8005da0:	613b      	str	r3, [r7, #16]
  return(result);
 8005da2:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d10f      	bne.n	8005dc8 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005da8:	f3ef 8310 	mrs	r3, PRIMASK
 8005dac:	60fb      	str	r3, [r7, #12]
  return(result);
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d109      	bne.n	8005dc8 <osDelay+0x34>
 8005db4:	4b0d      	ldr	r3, [pc, #52]	; (8005dec <osDelay+0x58>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	2b02      	cmp	r3, #2
 8005dba:	d109      	bne.n	8005dd0 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005dbc:	f3ef 8311 	mrs	r3, BASEPRI
 8005dc0:	60bb      	str	r3, [r7, #8]
  return(result);
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d003      	beq.n	8005dd0 <osDelay+0x3c>
    stat = osErrorISR;
 8005dc8:	f06f 0305 	mvn.w	r3, #5
 8005dcc:	617b      	str	r3, [r7, #20]
 8005dce:	e007      	b.n	8005de0 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d002      	beq.n	8005de0 <osDelay+0x4c>
      vTaskDelay(ticks);
 8005dda:	6878      	ldr	r0, [r7, #4]
 8005ddc:	f000 fffc 	bl	8006dd8 <vTaskDelay>
    }
  }

  return (stat);
 8005de0:	697b      	ldr	r3, [r7, #20]
}
 8005de2:	4618      	mov	r0, r3
 8005de4:	3718      	adds	r7, #24
 8005de6:	46bd      	mov	sp, r7
 8005de8:	bd80      	pop	{r7, pc}
 8005dea:	bf00      	nop
 8005dec:	20000328 	.word	0x20000328

08005df0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005df0:	b480      	push	{r7}
 8005df2:	b085      	sub	sp, #20
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	60f8      	str	r0, [r7, #12]
 8005df8:	60b9      	str	r1, [r7, #8]
 8005dfa:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	4a06      	ldr	r2, [pc, #24]	; (8005e18 <vApplicationGetIdleTaskMemory+0x28>)
 8005e00:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005e02:	68bb      	ldr	r3, [r7, #8]
 8005e04:	4a05      	ldr	r2, [pc, #20]	; (8005e1c <vApplicationGetIdleTaskMemory+0x2c>)
 8005e06:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2280      	movs	r2, #128	; 0x80
 8005e0c:	601a      	str	r2, [r3, #0]
}
 8005e0e:	bf00      	nop
 8005e10:	3714      	adds	r7, #20
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bc80      	pop	{r7}
 8005e16:	4770      	bx	lr
 8005e18:	2000032c 	.word	0x2000032c
 8005e1c:	200003e8 	.word	0x200003e8

08005e20 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005e20:	b480      	push	{r7}
 8005e22:	b085      	sub	sp, #20
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	60f8      	str	r0, [r7, #12]
 8005e28:	60b9      	str	r1, [r7, #8]
 8005e2a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	4a07      	ldr	r2, [pc, #28]	; (8005e4c <vApplicationGetTimerTaskMemory+0x2c>)
 8005e30:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005e32:	68bb      	ldr	r3, [r7, #8]
 8005e34:	4a06      	ldr	r2, [pc, #24]	; (8005e50 <vApplicationGetTimerTaskMemory+0x30>)
 8005e36:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005e3e:	601a      	str	r2, [r3, #0]
}
 8005e40:	bf00      	nop
 8005e42:	3714      	adds	r7, #20
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bc80      	pop	{r7}
 8005e48:	4770      	bx	lr
 8005e4a:	bf00      	nop
 8005e4c:	200005e8 	.word	0x200005e8
 8005e50:	200006a4 	.word	0x200006a4

08005e54 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005e54:	b480      	push	{r7}
 8005e56:	b083      	sub	sp, #12
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	f103 0208 	add.w	r2, r3, #8
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	f04f 32ff 	mov.w	r2, #4294967295
 8005e6c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	f103 0208 	add.w	r2, r3, #8
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	f103 0208 	add.w	r2, r3, #8
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2200      	movs	r2, #0
 8005e86:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005e88:	bf00      	nop
 8005e8a:	370c      	adds	r7, #12
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bc80      	pop	{r7}
 8005e90:	4770      	bx	lr

08005e92 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005e92:	b480      	push	{r7}
 8005e94:	b083      	sub	sp, #12
 8005e96:	af00      	add	r7, sp, #0
 8005e98:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005ea0:	bf00      	nop
 8005ea2:	370c      	adds	r7, #12
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	bc80      	pop	{r7}
 8005ea8:	4770      	bx	lr

08005eaa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005eaa:	b480      	push	{r7}
 8005eac:	b085      	sub	sp, #20
 8005eae:	af00      	add	r7, sp, #0
 8005eb0:	6078      	str	r0, [r7, #4]
 8005eb2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	685b      	ldr	r3, [r3, #4]
 8005eb8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	68fa      	ldr	r2, [r7, #12]
 8005ebe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	689a      	ldr	r2, [r3, #8]
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	689b      	ldr	r3, [r3, #8]
 8005ecc:	683a      	ldr	r2, [r7, #0]
 8005ece:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	683a      	ldr	r2, [r7, #0]
 8005ed4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	687a      	ldr	r2, [r7, #4]
 8005eda:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	1c5a      	adds	r2, r3, #1
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	601a      	str	r2, [r3, #0]
}
 8005ee6:	bf00      	nop
 8005ee8:	3714      	adds	r7, #20
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bc80      	pop	{r7}
 8005eee:	4770      	bx	lr

08005ef0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b085      	sub	sp, #20
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
 8005ef8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f06:	d103      	bne.n	8005f10 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	691b      	ldr	r3, [r3, #16]
 8005f0c:	60fb      	str	r3, [r7, #12]
 8005f0e:	e00c      	b.n	8005f2a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	3308      	adds	r3, #8
 8005f14:	60fb      	str	r3, [r7, #12]
 8005f16:	e002      	b.n	8005f1e <vListInsert+0x2e>
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	685b      	ldr	r3, [r3, #4]
 8005f1c:	60fb      	str	r3, [r7, #12]
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	68ba      	ldr	r2, [r7, #8]
 8005f26:	429a      	cmp	r2, r3
 8005f28:	d2f6      	bcs.n	8005f18 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	685a      	ldr	r2, [r3, #4]
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	683a      	ldr	r2, [r7, #0]
 8005f38:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	68fa      	ldr	r2, [r7, #12]
 8005f3e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	683a      	ldr	r2, [r7, #0]
 8005f44:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	687a      	ldr	r2, [r7, #4]
 8005f4a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	1c5a      	adds	r2, r3, #1
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	601a      	str	r2, [r3, #0]
}
 8005f56:	bf00      	nop
 8005f58:	3714      	adds	r7, #20
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bc80      	pop	{r7}
 8005f5e:	4770      	bx	lr

08005f60 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005f60:	b480      	push	{r7}
 8005f62:	b085      	sub	sp, #20
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	691b      	ldr	r3, [r3, #16]
 8005f6c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	685b      	ldr	r3, [r3, #4]
 8005f72:	687a      	ldr	r2, [r7, #4]
 8005f74:	6892      	ldr	r2, [r2, #8]
 8005f76:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	689b      	ldr	r3, [r3, #8]
 8005f7c:	687a      	ldr	r2, [r7, #4]
 8005f7e:	6852      	ldr	r2, [r2, #4]
 8005f80:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	687a      	ldr	r2, [r7, #4]
 8005f88:	429a      	cmp	r2, r3
 8005f8a:	d103      	bne.n	8005f94 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	689a      	ldr	r2, [r3, #8]
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2200      	movs	r2, #0
 8005f98:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	1e5a      	subs	r2, r3, #1
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
}
 8005fa8:	4618      	mov	r0, r3
 8005faa:	3714      	adds	r7, #20
 8005fac:	46bd      	mov	sp, r7
 8005fae:	bc80      	pop	{r7}
 8005fb0:	4770      	bx	lr
	...

08005fb4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b084      	sub	sp, #16
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
 8005fbc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d10a      	bne.n	8005fde <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005fc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fcc:	f383 8811 	msr	BASEPRI, r3
 8005fd0:	f3bf 8f6f 	isb	sy
 8005fd4:	f3bf 8f4f 	dsb	sy
 8005fd8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005fda:	bf00      	nop
 8005fdc:	e7fe      	b.n	8005fdc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005fde:	f002 f875 	bl	80080cc <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681a      	ldr	r2, [r3, #0]
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fea:	68f9      	ldr	r1, [r7, #12]
 8005fec:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005fee:	fb01 f303 	mul.w	r3, r1, r3
 8005ff2:	441a      	add	r2, r3
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681a      	ldr	r2, [r3, #0]
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	681a      	ldr	r2, [r3, #0]
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800600e:	3b01      	subs	r3, #1
 8006010:	68f9      	ldr	r1, [r7, #12]
 8006012:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006014:	fb01 f303 	mul.w	r3, r1, r3
 8006018:	441a      	add	r2, r3
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	22ff      	movs	r2, #255	; 0xff
 8006022:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	22ff      	movs	r2, #255	; 0xff
 800602a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d114      	bne.n	800605e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	691b      	ldr	r3, [r3, #16]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d01a      	beq.n	8006072 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	3310      	adds	r3, #16
 8006040:	4618      	mov	r0, r3
 8006042:	f001 f999 	bl	8007378 <xTaskRemoveFromEventList>
 8006046:	4603      	mov	r3, r0
 8006048:	2b00      	cmp	r3, #0
 800604a:	d012      	beq.n	8006072 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800604c:	4b0c      	ldr	r3, [pc, #48]	; (8006080 <xQueueGenericReset+0xcc>)
 800604e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006052:	601a      	str	r2, [r3, #0]
 8006054:	f3bf 8f4f 	dsb	sy
 8006058:	f3bf 8f6f 	isb	sy
 800605c:	e009      	b.n	8006072 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	3310      	adds	r3, #16
 8006062:	4618      	mov	r0, r3
 8006064:	f7ff fef6 	bl	8005e54 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	3324      	adds	r3, #36	; 0x24
 800606c:	4618      	mov	r0, r3
 800606e:	f7ff fef1 	bl	8005e54 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006072:	f002 f85b 	bl	800812c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006076:	2301      	movs	r3, #1
}
 8006078:	4618      	mov	r0, r3
 800607a:	3710      	adds	r7, #16
 800607c:	46bd      	mov	sp, r7
 800607e:	bd80      	pop	{r7, pc}
 8006080:	e000ed04 	.word	0xe000ed04

08006084 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006084:	b580      	push	{r7, lr}
 8006086:	b08e      	sub	sp, #56	; 0x38
 8006088:	af02      	add	r7, sp, #8
 800608a:	60f8      	str	r0, [r7, #12]
 800608c:	60b9      	str	r1, [r7, #8]
 800608e:	607a      	str	r2, [r7, #4]
 8006090:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d10a      	bne.n	80060ae <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8006098:	f04f 0350 	mov.w	r3, #80	; 0x50
 800609c:	f383 8811 	msr	BASEPRI, r3
 80060a0:	f3bf 8f6f 	isb	sy
 80060a4:	f3bf 8f4f 	dsb	sy
 80060a8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80060aa:	bf00      	nop
 80060ac:	e7fe      	b.n	80060ac <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d10a      	bne.n	80060ca <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80060b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060b8:	f383 8811 	msr	BASEPRI, r3
 80060bc:	f3bf 8f6f 	isb	sy
 80060c0:	f3bf 8f4f 	dsb	sy
 80060c4:	627b      	str	r3, [r7, #36]	; 0x24
}
 80060c6:	bf00      	nop
 80060c8:	e7fe      	b.n	80060c8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d002      	beq.n	80060d6 <xQueueGenericCreateStatic+0x52>
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d001      	beq.n	80060da <xQueueGenericCreateStatic+0x56>
 80060d6:	2301      	movs	r3, #1
 80060d8:	e000      	b.n	80060dc <xQueueGenericCreateStatic+0x58>
 80060da:	2300      	movs	r3, #0
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d10a      	bne.n	80060f6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80060e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060e4:	f383 8811 	msr	BASEPRI, r3
 80060e8:	f3bf 8f6f 	isb	sy
 80060ec:	f3bf 8f4f 	dsb	sy
 80060f0:	623b      	str	r3, [r7, #32]
}
 80060f2:	bf00      	nop
 80060f4:	e7fe      	b.n	80060f4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d102      	bne.n	8006102 <xQueueGenericCreateStatic+0x7e>
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d101      	bne.n	8006106 <xQueueGenericCreateStatic+0x82>
 8006102:	2301      	movs	r3, #1
 8006104:	e000      	b.n	8006108 <xQueueGenericCreateStatic+0x84>
 8006106:	2300      	movs	r3, #0
 8006108:	2b00      	cmp	r3, #0
 800610a:	d10a      	bne.n	8006122 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800610c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006110:	f383 8811 	msr	BASEPRI, r3
 8006114:	f3bf 8f6f 	isb	sy
 8006118:	f3bf 8f4f 	dsb	sy
 800611c:	61fb      	str	r3, [r7, #28]
}
 800611e:	bf00      	nop
 8006120:	e7fe      	b.n	8006120 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006122:	2350      	movs	r3, #80	; 0x50
 8006124:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006126:	697b      	ldr	r3, [r7, #20]
 8006128:	2b50      	cmp	r3, #80	; 0x50
 800612a:	d00a      	beq.n	8006142 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800612c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006130:	f383 8811 	msr	BASEPRI, r3
 8006134:	f3bf 8f6f 	isb	sy
 8006138:	f3bf 8f4f 	dsb	sy
 800613c:	61bb      	str	r3, [r7, #24]
}
 800613e:	bf00      	nop
 8006140:	e7fe      	b.n	8006140 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006146:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006148:	2b00      	cmp	r3, #0
 800614a:	d00d      	beq.n	8006168 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800614c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800614e:	2201      	movs	r2, #1
 8006150:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006154:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006158:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800615a:	9300      	str	r3, [sp, #0]
 800615c:	4613      	mov	r3, r2
 800615e:	687a      	ldr	r2, [r7, #4]
 8006160:	68b9      	ldr	r1, [r7, #8]
 8006162:	68f8      	ldr	r0, [r7, #12]
 8006164:	f000 f805 	bl	8006172 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8006168:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800616a:	4618      	mov	r0, r3
 800616c:	3730      	adds	r7, #48	; 0x30
 800616e:	46bd      	mov	sp, r7
 8006170:	bd80      	pop	{r7, pc}

08006172 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006172:	b580      	push	{r7, lr}
 8006174:	b084      	sub	sp, #16
 8006176:	af00      	add	r7, sp, #0
 8006178:	60f8      	str	r0, [r7, #12]
 800617a:	60b9      	str	r1, [r7, #8]
 800617c:	607a      	str	r2, [r7, #4]
 800617e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d103      	bne.n	800618e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006186:	69bb      	ldr	r3, [r7, #24]
 8006188:	69ba      	ldr	r2, [r7, #24]
 800618a:	601a      	str	r2, [r3, #0]
 800618c:	e002      	b.n	8006194 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800618e:	69bb      	ldr	r3, [r7, #24]
 8006190:	687a      	ldr	r2, [r7, #4]
 8006192:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006194:	69bb      	ldr	r3, [r7, #24]
 8006196:	68fa      	ldr	r2, [r7, #12]
 8006198:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800619a:	69bb      	ldr	r3, [r7, #24]
 800619c:	68ba      	ldr	r2, [r7, #8]
 800619e:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80061a0:	2101      	movs	r1, #1
 80061a2:	69b8      	ldr	r0, [r7, #24]
 80061a4:	f7ff ff06 	bl	8005fb4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80061a8:	69bb      	ldr	r3, [r7, #24]
 80061aa:	78fa      	ldrb	r2, [r7, #3]
 80061ac:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80061b0:	bf00      	nop
 80061b2:	3710      	adds	r7, #16
 80061b4:	46bd      	mov	sp, r7
 80061b6:	bd80      	pop	{r7, pc}

080061b8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b08e      	sub	sp, #56	; 0x38
 80061bc:	af00      	add	r7, sp, #0
 80061be:	60f8      	str	r0, [r7, #12]
 80061c0:	60b9      	str	r1, [r7, #8]
 80061c2:	607a      	str	r2, [r7, #4]
 80061c4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80061c6:	2300      	movs	r3, #0
 80061c8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80061ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d10a      	bne.n	80061ea <xQueueGenericSend+0x32>
	__asm volatile
 80061d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061d8:	f383 8811 	msr	BASEPRI, r3
 80061dc:	f3bf 8f6f 	isb	sy
 80061e0:	f3bf 8f4f 	dsb	sy
 80061e4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80061e6:	bf00      	nop
 80061e8:	e7fe      	b.n	80061e8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80061ea:	68bb      	ldr	r3, [r7, #8]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d103      	bne.n	80061f8 <xQueueGenericSend+0x40>
 80061f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d101      	bne.n	80061fc <xQueueGenericSend+0x44>
 80061f8:	2301      	movs	r3, #1
 80061fa:	e000      	b.n	80061fe <xQueueGenericSend+0x46>
 80061fc:	2300      	movs	r3, #0
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d10a      	bne.n	8006218 <xQueueGenericSend+0x60>
	__asm volatile
 8006202:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006206:	f383 8811 	msr	BASEPRI, r3
 800620a:	f3bf 8f6f 	isb	sy
 800620e:	f3bf 8f4f 	dsb	sy
 8006212:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006214:	bf00      	nop
 8006216:	e7fe      	b.n	8006216 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	2b02      	cmp	r3, #2
 800621c:	d103      	bne.n	8006226 <xQueueGenericSend+0x6e>
 800621e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006220:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006222:	2b01      	cmp	r3, #1
 8006224:	d101      	bne.n	800622a <xQueueGenericSend+0x72>
 8006226:	2301      	movs	r3, #1
 8006228:	e000      	b.n	800622c <xQueueGenericSend+0x74>
 800622a:	2300      	movs	r3, #0
 800622c:	2b00      	cmp	r3, #0
 800622e:	d10a      	bne.n	8006246 <xQueueGenericSend+0x8e>
	__asm volatile
 8006230:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006234:	f383 8811 	msr	BASEPRI, r3
 8006238:	f3bf 8f6f 	isb	sy
 800623c:	f3bf 8f4f 	dsb	sy
 8006240:	623b      	str	r3, [r7, #32]
}
 8006242:	bf00      	nop
 8006244:	e7fe      	b.n	8006244 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006246:	f001 fa5d 	bl	8007704 <xTaskGetSchedulerState>
 800624a:	4603      	mov	r3, r0
 800624c:	2b00      	cmp	r3, #0
 800624e:	d102      	bne.n	8006256 <xQueueGenericSend+0x9e>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d101      	bne.n	800625a <xQueueGenericSend+0xa2>
 8006256:	2301      	movs	r3, #1
 8006258:	e000      	b.n	800625c <xQueueGenericSend+0xa4>
 800625a:	2300      	movs	r3, #0
 800625c:	2b00      	cmp	r3, #0
 800625e:	d10a      	bne.n	8006276 <xQueueGenericSend+0xbe>
	__asm volatile
 8006260:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006264:	f383 8811 	msr	BASEPRI, r3
 8006268:	f3bf 8f6f 	isb	sy
 800626c:	f3bf 8f4f 	dsb	sy
 8006270:	61fb      	str	r3, [r7, #28]
}
 8006272:	bf00      	nop
 8006274:	e7fe      	b.n	8006274 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006276:	f001 ff29 	bl	80080cc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800627a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800627c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800627e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006280:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006282:	429a      	cmp	r2, r3
 8006284:	d302      	bcc.n	800628c <xQueueGenericSend+0xd4>
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	2b02      	cmp	r3, #2
 800628a:	d129      	bne.n	80062e0 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800628c:	683a      	ldr	r2, [r7, #0]
 800628e:	68b9      	ldr	r1, [r7, #8]
 8006290:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006292:	f000 fa07 	bl	80066a4 <prvCopyDataToQueue>
 8006296:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006298:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800629a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800629c:	2b00      	cmp	r3, #0
 800629e:	d010      	beq.n	80062c2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80062a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062a2:	3324      	adds	r3, #36	; 0x24
 80062a4:	4618      	mov	r0, r3
 80062a6:	f001 f867 	bl	8007378 <xTaskRemoveFromEventList>
 80062aa:	4603      	mov	r3, r0
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d013      	beq.n	80062d8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80062b0:	4b3f      	ldr	r3, [pc, #252]	; (80063b0 <xQueueGenericSend+0x1f8>)
 80062b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062b6:	601a      	str	r2, [r3, #0]
 80062b8:	f3bf 8f4f 	dsb	sy
 80062bc:	f3bf 8f6f 	isb	sy
 80062c0:	e00a      	b.n	80062d8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80062c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d007      	beq.n	80062d8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80062c8:	4b39      	ldr	r3, [pc, #228]	; (80063b0 <xQueueGenericSend+0x1f8>)
 80062ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062ce:	601a      	str	r2, [r3, #0]
 80062d0:	f3bf 8f4f 	dsb	sy
 80062d4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80062d8:	f001 ff28 	bl	800812c <vPortExitCritical>
				return pdPASS;
 80062dc:	2301      	movs	r3, #1
 80062de:	e063      	b.n	80063a8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d103      	bne.n	80062ee <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80062e6:	f001 ff21 	bl	800812c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80062ea:	2300      	movs	r3, #0
 80062ec:	e05c      	b.n	80063a8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80062ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d106      	bne.n	8006302 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80062f4:	f107 0314 	add.w	r3, r7, #20
 80062f8:	4618      	mov	r0, r3
 80062fa:	f001 f8a1 	bl	8007440 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80062fe:	2301      	movs	r3, #1
 8006300:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006302:	f001 ff13 	bl	800812c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006306:	f000 fe0b 	bl	8006f20 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800630a:	f001 fedf 	bl	80080cc <vPortEnterCritical>
 800630e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006310:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006314:	b25b      	sxtb	r3, r3
 8006316:	f1b3 3fff 	cmp.w	r3, #4294967295
 800631a:	d103      	bne.n	8006324 <xQueueGenericSend+0x16c>
 800631c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800631e:	2200      	movs	r2, #0
 8006320:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006324:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006326:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800632a:	b25b      	sxtb	r3, r3
 800632c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006330:	d103      	bne.n	800633a <xQueueGenericSend+0x182>
 8006332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006334:	2200      	movs	r2, #0
 8006336:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800633a:	f001 fef7 	bl	800812c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800633e:	1d3a      	adds	r2, r7, #4
 8006340:	f107 0314 	add.w	r3, r7, #20
 8006344:	4611      	mov	r1, r2
 8006346:	4618      	mov	r0, r3
 8006348:	f001 f890 	bl	800746c <xTaskCheckForTimeOut>
 800634c:	4603      	mov	r3, r0
 800634e:	2b00      	cmp	r3, #0
 8006350:	d124      	bne.n	800639c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006352:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006354:	f000 fa9e 	bl	8006894 <prvIsQueueFull>
 8006358:	4603      	mov	r3, r0
 800635a:	2b00      	cmp	r3, #0
 800635c:	d018      	beq.n	8006390 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800635e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006360:	3310      	adds	r3, #16
 8006362:	687a      	ldr	r2, [r7, #4]
 8006364:	4611      	mov	r1, r2
 8006366:	4618      	mov	r0, r3
 8006368:	f000 ffb6 	bl	80072d8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800636c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800636e:	f000 fa29 	bl	80067c4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006372:	f000 fde3 	bl	8006f3c <xTaskResumeAll>
 8006376:	4603      	mov	r3, r0
 8006378:	2b00      	cmp	r3, #0
 800637a:	f47f af7c 	bne.w	8006276 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800637e:	4b0c      	ldr	r3, [pc, #48]	; (80063b0 <xQueueGenericSend+0x1f8>)
 8006380:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006384:	601a      	str	r2, [r3, #0]
 8006386:	f3bf 8f4f 	dsb	sy
 800638a:	f3bf 8f6f 	isb	sy
 800638e:	e772      	b.n	8006276 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006390:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006392:	f000 fa17 	bl	80067c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006396:	f000 fdd1 	bl	8006f3c <xTaskResumeAll>
 800639a:	e76c      	b.n	8006276 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800639c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800639e:	f000 fa11 	bl	80067c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80063a2:	f000 fdcb 	bl	8006f3c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80063a6:	2300      	movs	r3, #0
		}
	}
}
 80063a8:	4618      	mov	r0, r3
 80063aa:	3738      	adds	r7, #56	; 0x38
 80063ac:	46bd      	mov	sp, r7
 80063ae:	bd80      	pop	{r7, pc}
 80063b0:	e000ed04 	.word	0xe000ed04

080063b4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b08e      	sub	sp, #56	; 0x38
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	60f8      	str	r0, [r7, #12]
 80063bc:	60b9      	str	r1, [r7, #8]
 80063be:	607a      	str	r2, [r7, #4]
 80063c0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80063c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d10a      	bne.n	80063e2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80063cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063d0:	f383 8811 	msr	BASEPRI, r3
 80063d4:	f3bf 8f6f 	isb	sy
 80063d8:	f3bf 8f4f 	dsb	sy
 80063dc:	627b      	str	r3, [r7, #36]	; 0x24
}
 80063de:	bf00      	nop
 80063e0:	e7fe      	b.n	80063e0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80063e2:	68bb      	ldr	r3, [r7, #8]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d103      	bne.n	80063f0 <xQueueGenericSendFromISR+0x3c>
 80063e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d101      	bne.n	80063f4 <xQueueGenericSendFromISR+0x40>
 80063f0:	2301      	movs	r3, #1
 80063f2:	e000      	b.n	80063f6 <xQueueGenericSendFromISR+0x42>
 80063f4:	2300      	movs	r3, #0
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d10a      	bne.n	8006410 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80063fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063fe:	f383 8811 	msr	BASEPRI, r3
 8006402:	f3bf 8f6f 	isb	sy
 8006406:	f3bf 8f4f 	dsb	sy
 800640a:	623b      	str	r3, [r7, #32]
}
 800640c:	bf00      	nop
 800640e:	e7fe      	b.n	800640e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	2b02      	cmp	r3, #2
 8006414:	d103      	bne.n	800641e <xQueueGenericSendFromISR+0x6a>
 8006416:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006418:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800641a:	2b01      	cmp	r3, #1
 800641c:	d101      	bne.n	8006422 <xQueueGenericSendFromISR+0x6e>
 800641e:	2301      	movs	r3, #1
 8006420:	e000      	b.n	8006424 <xQueueGenericSendFromISR+0x70>
 8006422:	2300      	movs	r3, #0
 8006424:	2b00      	cmp	r3, #0
 8006426:	d10a      	bne.n	800643e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006428:	f04f 0350 	mov.w	r3, #80	; 0x50
 800642c:	f383 8811 	msr	BASEPRI, r3
 8006430:	f3bf 8f6f 	isb	sy
 8006434:	f3bf 8f4f 	dsb	sy
 8006438:	61fb      	str	r3, [r7, #28]
}
 800643a:	bf00      	nop
 800643c:	e7fe      	b.n	800643c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800643e:	f001 ff07 	bl	8008250 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006442:	f3ef 8211 	mrs	r2, BASEPRI
 8006446:	f04f 0350 	mov.w	r3, #80	; 0x50
 800644a:	f383 8811 	msr	BASEPRI, r3
 800644e:	f3bf 8f6f 	isb	sy
 8006452:	f3bf 8f4f 	dsb	sy
 8006456:	61ba      	str	r2, [r7, #24]
 8006458:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800645a:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800645c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800645e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006460:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006462:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006464:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006466:	429a      	cmp	r2, r3
 8006468:	d302      	bcc.n	8006470 <xQueueGenericSendFromISR+0xbc>
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	2b02      	cmp	r3, #2
 800646e:	d12c      	bne.n	80064ca <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006470:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006472:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006476:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800647a:	683a      	ldr	r2, [r7, #0]
 800647c:	68b9      	ldr	r1, [r7, #8]
 800647e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006480:	f000 f910 	bl	80066a4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006484:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8006488:	f1b3 3fff 	cmp.w	r3, #4294967295
 800648c:	d112      	bne.n	80064b4 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800648e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006492:	2b00      	cmp	r3, #0
 8006494:	d016      	beq.n	80064c4 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006498:	3324      	adds	r3, #36	; 0x24
 800649a:	4618      	mov	r0, r3
 800649c:	f000 ff6c 	bl	8007378 <xTaskRemoveFromEventList>
 80064a0:	4603      	mov	r3, r0
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d00e      	beq.n	80064c4 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d00b      	beq.n	80064c4 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2201      	movs	r2, #1
 80064b0:	601a      	str	r2, [r3, #0]
 80064b2:	e007      	b.n	80064c4 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80064b4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80064b8:	3301      	adds	r3, #1
 80064ba:	b2db      	uxtb	r3, r3
 80064bc:	b25a      	sxtb	r2, r3
 80064be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80064c4:	2301      	movs	r3, #1
 80064c6:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80064c8:	e001      	b.n	80064ce <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80064ca:	2300      	movs	r3, #0
 80064cc:	637b      	str	r3, [r7, #52]	; 0x34
 80064ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064d0:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80064d8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80064da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80064dc:	4618      	mov	r0, r3
 80064de:	3738      	adds	r7, #56	; 0x38
 80064e0:	46bd      	mov	sp, r7
 80064e2:	bd80      	pop	{r7, pc}

080064e4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b08c      	sub	sp, #48	; 0x30
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	60f8      	str	r0, [r7, #12]
 80064ec:	60b9      	str	r1, [r7, #8]
 80064ee:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80064f0:	2300      	movs	r3, #0
 80064f2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80064f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d10a      	bne.n	8006514 <xQueueReceive+0x30>
	__asm volatile
 80064fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006502:	f383 8811 	msr	BASEPRI, r3
 8006506:	f3bf 8f6f 	isb	sy
 800650a:	f3bf 8f4f 	dsb	sy
 800650e:	623b      	str	r3, [r7, #32]
}
 8006510:	bf00      	nop
 8006512:	e7fe      	b.n	8006512 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d103      	bne.n	8006522 <xQueueReceive+0x3e>
 800651a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800651c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800651e:	2b00      	cmp	r3, #0
 8006520:	d101      	bne.n	8006526 <xQueueReceive+0x42>
 8006522:	2301      	movs	r3, #1
 8006524:	e000      	b.n	8006528 <xQueueReceive+0x44>
 8006526:	2300      	movs	r3, #0
 8006528:	2b00      	cmp	r3, #0
 800652a:	d10a      	bne.n	8006542 <xQueueReceive+0x5e>
	__asm volatile
 800652c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006530:	f383 8811 	msr	BASEPRI, r3
 8006534:	f3bf 8f6f 	isb	sy
 8006538:	f3bf 8f4f 	dsb	sy
 800653c:	61fb      	str	r3, [r7, #28]
}
 800653e:	bf00      	nop
 8006540:	e7fe      	b.n	8006540 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006542:	f001 f8df 	bl	8007704 <xTaskGetSchedulerState>
 8006546:	4603      	mov	r3, r0
 8006548:	2b00      	cmp	r3, #0
 800654a:	d102      	bne.n	8006552 <xQueueReceive+0x6e>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d101      	bne.n	8006556 <xQueueReceive+0x72>
 8006552:	2301      	movs	r3, #1
 8006554:	e000      	b.n	8006558 <xQueueReceive+0x74>
 8006556:	2300      	movs	r3, #0
 8006558:	2b00      	cmp	r3, #0
 800655a:	d10a      	bne.n	8006572 <xQueueReceive+0x8e>
	__asm volatile
 800655c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006560:	f383 8811 	msr	BASEPRI, r3
 8006564:	f3bf 8f6f 	isb	sy
 8006568:	f3bf 8f4f 	dsb	sy
 800656c:	61bb      	str	r3, [r7, #24]
}
 800656e:	bf00      	nop
 8006570:	e7fe      	b.n	8006570 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8006572:	f001 fdab 	bl	80080cc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006576:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006578:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800657a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800657c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800657e:	2b00      	cmp	r3, #0
 8006580:	d01f      	beq.n	80065c2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006582:	68b9      	ldr	r1, [r7, #8]
 8006584:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006586:	f000 f8f7 	bl	8006778 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800658a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800658c:	1e5a      	subs	r2, r3, #1
 800658e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006590:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006594:	691b      	ldr	r3, [r3, #16]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d00f      	beq.n	80065ba <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800659a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800659c:	3310      	adds	r3, #16
 800659e:	4618      	mov	r0, r3
 80065a0:	f000 feea 	bl	8007378 <xTaskRemoveFromEventList>
 80065a4:	4603      	mov	r3, r0
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d007      	beq.n	80065ba <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80065aa:	4b3d      	ldr	r3, [pc, #244]	; (80066a0 <xQueueReceive+0x1bc>)
 80065ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80065b0:	601a      	str	r2, [r3, #0]
 80065b2:	f3bf 8f4f 	dsb	sy
 80065b6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80065ba:	f001 fdb7 	bl	800812c <vPortExitCritical>
				return pdPASS;
 80065be:	2301      	movs	r3, #1
 80065c0:	e069      	b.n	8006696 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d103      	bne.n	80065d0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80065c8:	f001 fdb0 	bl	800812c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80065cc:	2300      	movs	r3, #0
 80065ce:	e062      	b.n	8006696 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80065d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d106      	bne.n	80065e4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80065d6:	f107 0310 	add.w	r3, r7, #16
 80065da:	4618      	mov	r0, r3
 80065dc:	f000 ff30 	bl	8007440 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80065e0:	2301      	movs	r3, #1
 80065e2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80065e4:	f001 fda2 	bl	800812c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80065e8:	f000 fc9a 	bl	8006f20 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80065ec:	f001 fd6e 	bl	80080cc <vPortEnterCritical>
 80065f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80065f6:	b25b      	sxtb	r3, r3
 80065f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065fc:	d103      	bne.n	8006606 <xQueueReceive+0x122>
 80065fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006600:	2200      	movs	r2, #0
 8006602:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006606:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006608:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800660c:	b25b      	sxtb	r3, r3
 800660e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006612:	d103      	bne.n	800661c <xQueueReceive+0x138>
 8006614:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006616:	2200      	movs	r2, #0
 8006618:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800661c:	f001 fd86 	bl	800812c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006620:	1d3a      	adds	r2, r7, #4
 8006622:	f107 0310 	add.w	r3, r7, #16
 8006626:	4611      	mov	r1, r2
 8006628:	4618      	mov	r0, r3
 800662a:	f000 ff1f 	bl	800746c <xTaskCheckForTimeOut>
 800662e:	4603      	mov	r3, r0
 8006630:	2b00      	cmp	r3, #0
 8006632:	d123      	bne.n	800667c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006634:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006636:	f000 f917 	bl	8006868 <prvIsQueueEmpty>
 800663a:	4603      	mov	r3, r0
 800663c:	2b00      	cmp	r3, #0
 800663e:	d017      	beq.n	8006670 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006642:	3324      	adds	r3, #36	; 0x24
 8006644:	687a      	ldr	r2, [r7, #4]
 8006646:	4611      	mov	r1, r2
 8006648:	4618      	mov	r0, r3
 800664a:	f000 fe45 	bl	80072d8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800664e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006650:	f000 f8b8 	bl	80067c4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006654:	f000 fc72 	bl	8006f3c <xTaskResumeAll>
 8006658:	4603      	mov	r3, r0
 800665a:	2b00      	cmp	r3, #0
 800665c:	d189      	bne.n	8006572 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800665e:	4b10      	ldr	r3, [pc, #64]	; (80066a0 <xQueueReceive+0x1bc>)
 8006660:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006664:	601a      	str	r2, [r3, #0]
 8006666:	f3bf 8f4f 	dsb	sy
 800666a:	f3bf 8f6f 	isb	sy
 800666e:	e780      	b.n	8006572 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006670:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006672:	f000 f8a7 	bl	80067c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006676:	f000 fc61 	bl	8006f3c <xTaskResumeAll>
 800667a:	e77a      	b.n	8006572 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800667c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800667e:	f000 f8a1 	bl	80067c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006682:	f000 fc5b 	bl	8006f3c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006686:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006688:	f000 f8ee 	bl	8006868 <prvIsQueueEmpty>
 800668c:	4603      	mov	r3, r0
 800668e:	2b00      	cmp	r3, #0
 8006690:	f43f af6f 	beq.w	8006572 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006694:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8006696:	4618      	mov	r0, r3
 8006698:	3730      	adds	r7, #48	; 0x30
 800669a:	46bd      	mov	sp, r7
 800669c:	bd80      	pop	{r7, pc}
 800669e:	bf00      	nop
 80066a0:	e000ed04 	.word	0xe000ed04

080066a4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b086      	sub	sp, #24
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	60f8      	str	r0, [r7, #12]
 80066ac:	60b9      	str	r1, [r7, #8]
 80066ae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80066b0:	2300      	movs	r3, #0
 80066b2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066b8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d10d      	bne.n	80066de <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d14d      	bne.n	8006766 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	685b      	ldr	r3, [r3, #4]
 80066ce:	4618      	mov	r0, r3
 80066d0:	f001 f836 	bl	8007740 <xTaskPriorityDisinherit>
 80066d4:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	2200      	movs	r2, #0
 80066da:	605a      	str	r2, [r3, #4]
 80066dc:	e043      	b.n	8006766 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d119      	bne.n	8006718 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	6898      	ldr	r0, [r3, #8]
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066ec:	461a      	mov	r2, r3
 80066ee:	68b9      	ldr	r1, [r7, #8]
 80066f0:	f002 fc16 	bl	8008f20 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	689a      	ldr	r2, [r3, #8]
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066fc:	441a      	add	r2, r3
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	689a      	ldr	r2, [r3, #8]
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	685b      	ldr	r3, [r3, #4]
 800670a:	429a      	cmp	r2, r3
 800670c:	d32b      	bcc.n	8006766 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681a      	ldr	r2, [r3, #0]
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	609a      	str	r2, [r3, #8]
 8006716:	e026      	b.n	8006766 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	68d8      	ldr	r0, [r3, #12]
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006720:	461a      	mov	r2, r3
 8006722:	68b9      	ldr	r1, [r7, #8]
 8006724:	f002 fbfc 	bl	8008f20 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	68da      	ldr	r2, [r3, #12]
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006730:	425b      	negs	r3, r3
 8006732:	441a      	add	r2, r3
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	68da      	ldr	r2, [r3, #12]
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	429a      	cmp	r2, r3
 8006742:	d207      	bcs.n	8006754 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	685a      	ldr	r2, [r3, #4]
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800674c:	425b      	negs	r3, r3
 800674e:	441a      	add	r2, r3
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2b02      	cmp	r3, #2
 8006758:	d105      	bne.n	8006766 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800675a:	693b      	ldr	r3, [r7, #16]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d002      	beq.n	8006766 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006760:	693b      	ldr	r3, [r7, #16]
 8006762:	3b01      	subs	r3, #1
 8006764:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006766:	693b      	ldr	r3, [r7, #16]
 8006768:	1c5a      	adds	r2, r3, #1
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800676e:	697b      	ldr	r3, [r7, #20]
}
 8006770:	4618      	mov	r0, r3
 8006772:	3718      	adds	r7, #24
 8006774:	46bd      	mov	sp, r7
 8006776:	bd80      	pop	{r7, pc}

08006778 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b082      	sub	sp, #8
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
 8006780:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006786:	2b00      	cmp	r3, #0
 8006788:	d018      	beq.n	80067bc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	68da      	ldr	r2, [r3, #12]
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006792:	441a      	add	r2, r3
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	68da      	ldr	r2, [r3, #12]
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	685b      	ldr	r3, [r3, #4]
 80067a0:	429a      	cmp	r2, r3
 80067a2:	d303      	bcc.n	80067ac <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681a      	ldr	r2, [r3, #0]
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	68d9      	ldr	r1, [r3, #12]
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067b4:	461a      	mov	r2, r3
 80067b6:	6838      	ldr	r0, [r7, #0]
 80067b8:	f002 fbb2 	bl	8008f20 <memcpy>
	}
}
 80067bc:	bf00      	nop
 80067be:	3708      	adds	r7, #8
 80067c0:	46bd      	mov	sp, r7
 80067c2:	bd80      	pop	{r7, pc}

080067c4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b084      	sub	sp, #16
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80067cc:	f001 fc7e 	bl	80080cc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80067d6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80067d8:	e011      	b.n	80067fe <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d012      	beq.n	8006808 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	3324      	adds	r3, #36	; 0x24
 80067e6:	4618      	mov	r0, r3
 80067e8:	f000 fdc6 	bl	8007378 <xTaskRemoveFromEventList>
 80067ec:	4603      	mov	r3, r0
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d001      	beq.n	80067f6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80067f2:	f000 fe9d 	bl	8007530 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80067f6:	7bfb      	ldrb	r3, [r7, #15]
 80067f8:	3b01      	subs	r3, #1
 80067fa:	b2db      	uxtb	r3, r3
 80067fc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80067fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006802:	2b00      	cmp	r3, #0
 8006804:	dce9      	bgt.n	80067da <prvUnlockQueue+0x16>
 8006806:	e000      	b.n	800680a <prvUnlockQueue+0x46>
					break;
 8006808:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	22ff      	movs	r2, #255	; 0xff
 800680e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006812:	f001 fc8b 	bl	800812c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006816:	f001 fc59 	bl	80080cc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006820:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006822:	e011      	b.n	8006848 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	691b      	ldr	r3, [r3, #16]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d012      	beq.n	8006852 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	3310      	adds	r3, #16
 8006830:	4618      	mov	r0, r3
 8006832:	f000 fda1 	bl	8007378 <xTaskRemoveFromEventList>
 8006836:	4603      	mov	r3, r0
 8006838:	2b00      	cmp	r3, #0
 800683a:	d001      	beq.n	8006840 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800683c:	f000 fe78 	bl	8007530 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006840:	7bbb      	ldrb	r3, [r7, #14]
 8006842:	3b01      	subs	r3, #1
 8006844:	b2db      	uxtb	r3, r3
 8006846:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006848:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800684c:	2b00      	cmp	r3, #0
 800684e:	dce9      	bgt.n	8006824 <prvUnlockQueue+0x60>
 8006850:	e000      	b.n	8006854 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006852:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	22ff      	movs	r2, #255	; 0xff
 8006858:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800685c:	f001 fc66 	bl	800812c <vPortExitCritical>
}
 8006860:	bf00      	nop
 8006862:	3710      	adds	r7, #16
 8006864:	46bd      	mov	sp, r7
 8006866:	bd80      	pop	{r7, pc}

08006868 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006868:	b580      	push	{r7, lr}
 800686a:	b084      	sub	sp, #16
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006870:	f001 fc2c 	bl	80080cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006878:	2b00      	cmp	r3, #0
 800687a:	d102      	bne.n	8006882 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800687c:	2301      	movs	r3, #1
 800687e:	60fb      	str	r3, [r7, #12]
 8006880:	e001      	b.n	8006886 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006882:	2300      	movs	r3, #0
 8006884:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006886:	f001 fc51 	bl	800812c <vPortExitCritical>

	return xReturn;
 800688a:	68fb      	ldr	r3, [r7, #12]
}
 800688c:	4618      	mov	r0, r3
 800688e:	3710      	adds	r7, #16
 8006890:	46bd      	mov	sp, r7
 8006892:	bd80      	pop	{r7, pc}

08006894 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b084      	sub	sp, #16
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800689c:	f001 fc16 	bl	80080cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068a8:	429a      	cmp	r2, r3
 80068aa:	d102      	bne.n	80068b2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80068ac:	2301      	movs	r3, #1
 80068ae:	60fb      	str	r3, [r7, #12]
 80068b0:	e001      	b.n	80068b6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80068b2:	2300      	movs	r3, #0
 80068b4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80068b6:	f001 fc39 	bl	800812c <vPortExitCritical>

	return xReturn;
 80068ba:	68fb      	ldr	r3, [r7, #12]
}
 80068bc:	4618      	mov	r0, r3
 80068be:	3710      	adds	r7, #16
 80068c0:	46bd      	mov	sp, r7
 80068c2:	bd80      	pop	{r7, pc}

080068c4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80068c4:	b480      	push	{r7}
 80068c6:	b085      	sub	sp, #20
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
 80068cc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80068ce:	2300      	movs	r3, #0
 80068d0:	60fb      	str	r3, [r7, #12]
 80068d2:	e014      	b.n	80068fe <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80068d4:	4a0e      	ldr	r2, [pc, #56]	; (8006910 <vQueueAddToRegistry+0x4c>)
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d10b      	bne.n	80068f8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80068e0:	490b      	ldr	r1, [pc, #44]	; (8006910 <vQueueAddToRegistry+0x4c>)
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	683a      	ldr	r2, [r7, #0]
 80068e6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80068ea:	4a09      	ldr	r2, [pc, #36]	; (8006910 <vQueueAddToRegistry+0x4c>)
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	00db      	lsls	r3, r3, #3
 80068f0:	4413      	add	r3, r2
 80068f2:	687a      	ldr	r2, [r7, #4]
 80068f4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80068f6:	e006      	b.n	8006906 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	3301      	adds	r3, #1
 80068fc:	60fb      	str	r3, [r7, #12]
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	2b07      	cmp	r3, #7
 8006902:	d9e7      	bls.n	80068d4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006904:	bf00      	nop
 8006906:	bf00      	nop
 8006908:	3714      	adds	r7, #20
 800690a:	46bd      	mov	sp, r7
 800690c:	bc80      	pop	{r7}
 800690e:	4770      	bx	lr
 8006910:	20000aa4 	.word	0x20000aa4

08006914 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006914:	b580      	push	{r7, lr}
 8006916:	b086      	sub	sp, #24
 8006918:	af00      	add	r7, sp, #0
 800691a:	60f8      	str	r0, [r7, #12]
 800691c:	60b9      	str	r1, [r7, #8]
 800691e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006924:	f001 fbd2 	bl	80080cc <vPortEnterCritical>
 8006928:	697b      	ldr	r3, [r7, #20]
 800692a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800692e:	b25b      	sxtb	r3, r3
 8006930:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006934:	d103      	bne.n	800693e <vQueueWaitForMessageRestricted+0x2a>
 8006936:	697b      	ldr	r3, [r7, #20]
 8006938:	2200      	movs	r2, #0
 800693a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800693e:	697b      	ldr	r3, [r7, #20]
 8006940:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006944:	b25b      	sxtb	r3, r3
 8006946:	f1b3 3fff 	cmp.w	r3, #4294967295
 800694a:	d103      	bne.n	8006954 <vQueueWaitForMessageRestricted+0x40>
 800694c:	697b      	ldr	r3, [r7, #20]
 800694e:	2200      	movs	r2, #0
 8006950:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006954:	f001 fbea 	bl	800812c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006958:	697b      	ldr	r3, [r7, #20]
 800695a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800695c:	2b00      	cmp	r3, #0
 800695e:	d106      	bne.n	800696e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006960:	697b      	ldr	r3, [r7, #20]
 8006962:	3324      	adds	r3, #36	; 0x24
 8006964:	687a      	ldr	r2, [r7, #4]
 8006966:	68b9      	ldr	r1, [r7, #8]
 8006968:	4618      	mov	r0, r3
 800696a:	f000 fcd9 	bl	8007320 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800696e:	6978      	ldr	r0, [r7, #20]
 8006970:	f7ff ff28 	bl	80067c4 <prvUnlockQueue>
	}
 8006974:	bf00      	nop
 8006976:	3718      	adds	r7, #24
 8006978:	46bd      	mov	sp, r7
 800697a:	bd80      	pop	{r7, pc}

0800697c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800697c:	b580      	push	{r7, lr}
 800697e:	b08e      	sub	sp, #56	; 0x38
 8006980:	af04      	add	r7, sp, #16
 8006982:	60f8      	str	r0, [r7, #12]
 8006984:	60b9      	str	r1, [r7, #8]
 8006986:	607a      	str	r2, [r7, #4]
 8006988:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800698a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800698c:	2b00      	cmp	r3, #0
 800698e:	d10a      	bne.n	80069a6 <xTaskCreateStatic+0x2a>
	__asm volatile
 8006990:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006994:	f383 8811 	msr	BASEPRI, r3
 8006998:	f3bf 8f6f 	isb	sy
 800699c:	f3bf 8f4f 	dsb	sy
 80069a0:	623b      	str	r3, [r7, #32]
}
 80069a2:	bf00      	nop
 80069a4:	e7fe      	b.n	80069a4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80069a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d10a      	bne.n	80069c2 <xTaskCreateStatic+0x46>
	__asm volatile
 80069ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069b0:	f383 8811 	msr	BASEPRI, r3
 80069b4:	f3bf 8f6f 	isb	sy
 80069b8:	f3bf 8f4f 	dsb	sy
 80069bc:	61fb      	str	r3, [r7, #28]
}
 80069be:	bf00      	nop
 80069c0:	e7fe      	b.n	80069c0 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80069c2:	23bc      	movs	r3, #188	; 0xbc
 80069c4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80069c6:	693b      	ldr	r3, [r7, #16]
 80069c8:	2bbc      	cmp	r3, #188	; 0xbc
 80069ca:	d00a      	beq.n	80069e2 <xTaskCreateStatic+0x66>
	__asm volatile
 80069cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069d0:	f383 8811 	msr	BASEPRI, r3
 80069d4:	f3bf 8f6f 	isb	sy
 80069d8:	f3bf 8f4f 	dsb	sy
 80069dc:	61bb      	str	r3, [r7, #24]
}
 80069de:	bf00      	nop
 80069e0:	e7fe      	b.n	80069e0 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80069e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d01e      	beq.n	8006a26 <xTaskCreateStatic+0xaa>
 80069e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d01b      	beq.n	8006a26 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80069ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069f0:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80069f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069f4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80069f6:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80069f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069fa:	2202      	movs	r2, #2
 80069fc:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006a00:	2300      	movs	r3, #0
 8006a02:	9303      	str	r3, [sp, #12]
 8006a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a06:	9302      	str	r3, [sp, #8]
 8006a08:	f107 0314 	add.w	r3, r7, #20
 8006a0c:	9301      	str	r3, [sp, #4]
 8006a0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a10:	9300      	str	r3, [sp, #0]
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	687a      	ldr	r2, [r7, #4]
 8006a16:	68b9      	ldr	r1, [r7, #8]
 8006a18:	68f8      	ldr	r0, [r7, #12]
 8006a1a:	f000 f851 	bl	8006ac0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006a1e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006a20:	f000 f8ec 	bl	8006bfc <prvAddNewTaskToReadyList>
 8006a24:	e001      	b.n	8006a2a <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8006a26:	2300      	movs	r3, #0
 8006a28:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006a2a:	697b      	ldr	r3, [r7, #20]
	}
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	3728      	adds	r7, #40	; 0x28
 8006a30:	46bd      	mov	sp, r7
 8006a32:	bd80      	pop	{r7, pc}

08006a34 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006a34:	b580      	push	{r7, lr}
 8006a36:	b08c      	sub	sp, #48	; 0x30
 8006a38:	af04      	add	r7, sp, #16
 8006a3a:	60f8      	str	r0, [r7, #12]
 8006a3c:	60b9      	str	r1, [r7, #8]
 8006a3e:	603b      	str	r3, [r7, #0]
 8006a40:	4613      	mov	r3, r2
 8006a42:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a44:	88fb      	ldrh	r3, [r7, #6]
 8006a46:	009b      	lsls	r3, r3, #2
 8006a48:	4618      	mov	r0, r3
 8006a4a:	f001 fc3f 	bl	80082cc <pvPortMalloc>
 8006a4e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006a50:	697b      	ldr	r3, [r7, #20]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d00e      	beq.n	8006a74 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8006a56:	20bc      	movs	r0, #188	; 0xbc
 8006a58:	f001 fc38 	bl	80082cc <pvPortMalloc>
 8006a5c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006a5e:	69fb      	ldr	r3, [r7, #28]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d003      	beq.n	8006a6c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006a64:	69fb      	ldr	r3, [r7, #28]
 8006a66:	697a      	ldr	r2, [r7, #20]
 8006a68:	631a      	str	r2, [r3, #48]	; 0x30
 8006a6a:	e005      	b.n	8006a78 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006a6c:	6978      	ldr	r0, [r7, #20]
 8006a6e:	f001 fcf1 	bl	8008454 <vPortFree>
 8006a72:	e001      	b.n	8006a78 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006a74:	2300      	movs	r3, #0
 8006a76:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006a78:	69fb      	ldr	r3, [r7, #28]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d017      	beq.n	8006aae <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006a7e:	69fb      	ldr	r3, [r7, #28]
 8006a80:	2200      	movs	r2, #0
 8006a82:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006a86:	88fa      	ldrh	r2, [r7, #6]
 8006a88:	2300      	movs	r3, #0
 8006a8a:	9303      	str	r3, [sp, #12]
 8006a8c:	69fb      	ldr	r3, [r7, #28]
 8006a8e:	9302      	str	r3, [sp, #8]
 8006a90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a92:	9301      	str	r3, [sp, #4]
 8006a94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a96:	9300      	str	r3, [sp, #0]
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	68b9      	ldr	r1, [r7, #8]
 8006a9c:	68f8      	ldr	r0, [r7, #12]
 8006a9e:	f000 f80f 	bl	8006ac0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006aa2:	69f8      	ldr	r0, [r7, #28]
 8006aa4:	f000 f8aa 	bl	8006bfc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006aa8:	2301      	movs	r3, #1
 8006aaa:	61bb      	str	r3, [r7, #24]
 8006aac:	e002      	b.n	8006ab4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006aae:	f04f 33ff 	mov.w	r3, #4294967295
 8006ab2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006ab4:	69bb      	ldr	r3, [r7, #24]
	}
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	3720      	adds	r7, #32
 8006aba:	46bd      	mov	sp, r7
 8006abc:	bd80      	pop	{r7, pc}
	...

08006ac0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b088      	sub	sp, #32
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	60f8      	str	r0, [r7, #12]
 8006ac8:	60b9      	str	r1, [r7, #8]
 8006aca:	607a      	str	r2, [r7, #4]
 8006acc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006ace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ad0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	009b      	lsls	r3, r3, #2
 8006ad6:	461a      	mov	r2, r3
 8006ad8:	21a5      	movs	r1, #165	; 0xa5
 8006ada:	f002 fa2f 	bl	8008f3c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8006ade:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ae0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006ae8:	3b01      	subs	r3, #1
 8006aea:	009b      	lsls	r3, r3, #2
 8006aec:	4413      	add	r3, r2
 8006aee:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8006af0:	69bb      	ldr	r3, [r7, #24]
 8006af2:	f023 0307 	bic.w	r3, r3, #7
 8006af6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006af8:	69bb      	ldr	r3, [r7, #24]
 8006afa:	f003 0307 	and.w	r3, r3, #7
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d00a      	beq.n	8006b18 <prvInitialiseNewTask+0x58>
	__asm volatile
 8006b02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b06:	f383 8811 	msr	BASEPRI, r3
 8006b0a:	f3bf 8f6f 	isb	sy
 8006b0e:	f3bf 8f4f 	dsb	sy
 8006b12:	617b      	str	r3, [r7, #20]
}
 8006b14:	bf00      	nop
 8006b16:	e7fe      	b.n	8006b16 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006b18:	2300      	movs	r3, #0
 8006b1a:	61fb      	str	r3, [r7, #28]
 8006b1c:	e012      	b.n	8006b44 <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006b1e:	68ba      	ldr	r2, [r7, #8]
 8006b20:	69fb      	ldr	r3, [r7, #28]
 8006b22:	4413      	add	r3, r2
 8006b24:	7819      	ldrb	r1, [r3, #0]
 8006b26:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b28:	69fb      	ldr	r3, [r7, #28]
 8006b2a:	4413      	add	r3, r2
 8006b2c:	3334      	adds	r3, #52	; 0x34
 8006b2e:	460a      	mov	r2, r1
 8006b30:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8006b32:	68ba      	ldr	r2, [r7, #8]
 8006b34:	69fb      	ldr	r3, [r7, #28]
 8006b36:	4413      	add	r3, r2
 8006b38:	781b      	ldrb	r3, [r3, #0]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d006      	beq.n	8006b4c <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006b3e:	69fb      	ldr	r3, [r7, #28]
 8006b40:	3301      	adds	r3, #1
 8006b42:	61fb      	str	r3, [r7, #28]
 8006b44:	69fb      	ldr	r3, [r7, #28]
 8006b46:	2b0f      	cmp	r3, #15
 8006b48:	d9e9      	bls.n	8006b1e <prvInitialiseNewTask+0x5e>
 8006b4a:	e000      	b.n	8006b4e <prvInitialiseNewTask+0x8e>
		{
			break;
 8006b4c:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006b4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b50:	2200      	movs	r2, #0
 8006b52:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006b56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b58:	2b37      	cmp	r3, #55	; 0x37
 8006b5a:	d901      	bls.n	8006b60 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006b5c:	2337      	movs	r3, #55	; 0x37
 8006b5e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006b60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b62:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006b64:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006b66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b68:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006b6a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006b6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b6e:	2200      	movs	r2, #0
 8006b70:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006b72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b74:	3304      	adds	r3, #4
 8006b76:	4618      	mov	r0, r3
 8006b78:	f7ff f98b 	bl	8005e92 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006b7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b7e:	3318      	adds	r3, #24
 8006b80:	4618      	mov	r0, r3
 8006b82:	f7ff f986 	bl	8005e92 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006b86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b8a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b8e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006b92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b94:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006b96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b9a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006b9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006ba4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006bac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bae:	3354      	adds	r3, #84	; 0x54
 8006bb0:	2260      	movs	r2, #96	; 0x60
 8006bb2:	2100      	movs	r1, #0
 8006bb4:	4618      	mov	r0, r3
 8006bb6:	f002 f9c1 	bl	8008f3c <memset>
 8006bba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bbc:	4a0c      	ldr	r2, [pc, #48]	; (8006bf0 <prvInitialiseNewTask+0x130>)
 8006bbe:	659a      	str	r2, [r3, #88]	; 0x58
 8006bc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bc2:	4a0c      	ldr	r2, [pc, #48]	; (8006bf4 <prvInitialiseNewTask+0x134>)
 8006bc4:	65da      	str	r2, [r3, #92]	; 0x5c
 8006bc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bc8:	4a0b      	ldr	r2, [pc, #44]	; (8006bf8 <prvInitialiseNewTask+0x138>)
 8006bca:	661a      	str	r2, [r3, #96]	; 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006bcc:	683a      	ldr	r2, [r7, #0]
 8006bce:	68f9      	ldr	r1, [r7, #12]
 8006bd0:	69b8      	ldr	r0, [r7, #24]
 8006bd2:	f001 f989 	bl	8007ee8 <pxPortInitialiseStack>
 8006bd6:	4602      	mov	r2, r0
 8006bd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bda:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8006bdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d002      	beq.n	8006be8 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006be2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006be4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006be6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006be8:	bf00      	nop
 8006bea:	3720      	adds	r7, #32
 8006bec:	46bd      	mov	sp, r7
 8006bee:	bd80      	pop	{r7, pc}
 8006bf0:	080091d8 	.word	0x080091d8
 8006bf4:	080091f8 	.word	0x080091f8
 8006bf8:	080091b8 	.word	0x080091b8

08006bfc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b082      	sub	sp, #8
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006c04:	f001 fa62 	bl	80080cc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006c08:	4b2d      	ldr	r3, [pc, #180]	; (8006cc0 <prvAddNewTaskToReadyList+0xc4>)
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	3301      	adds	r3, #1
 8006c0e:	4a2c      	ldr	r2, [pc, #176]	; (8006cc0 <prvAddNewTaskToReadyList+0xc4>)
 8006c10:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006c12:	4b2c      	ldr	r3, [pc, #176]	; (8006cc4 <prvAddNewTaskToReadyList+0xc8>)
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d109      	bne.n	8006c2e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006c1a:	4a2a      	ldr	r2, [pc, #168]	; (8006cc4 <prvAddNewTaskToReadyList+0xc8>)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006c20:	4b27      	ldr	r3, [pc, #156]	; (8006cc0 <prvAddNewTaskToReadyList+0xc4>)
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	2b01      	cmp	r3, #1
 8006c26:	d110      	bne.n	8006c4a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006c28:	f000 fca6 	bl	8007578 <prvInitialiseTaskLists>
 8006c2c:	e00d      	b.n	8006c4a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006c2e:	4b26      	ldr	r3, [pc, #152]	; (8006cc8 <prvAddNewTaskToReadyList+0xcc>)
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d109      	bne.n	8006c4a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006c36:	4b23      	ldr	r3, [pc, #140]	; (8006cc4 <prvAddNewTaskToReadyList+0xc8>)
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c40:	429a      	cmp	r2, r3
 8006c42:	d802      	bhi.n	8006c4a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006c44:	4a1f      	ldr	r2, [pc, #124]	; (8006cc4 <prvAddNewTaskToReadyList+0xc8>)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006c4a:	4b20      	ldr	r3, [pc, #128]	; (8006ccc <prvAddNewTaskToReadyList+0xd0>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	3301      	adds	r3, #1
 8006c50:	4a1e      	ldr	r2, [pc, #120]	; (8006ccc <prvAddNewTaskToReadyList+0xd0>)
 8006c52:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006c54:	4b1d      	ldr	r3, [pc, #116]	; (8006ccc <prvAddNewTaskToReadyList+0xd0>)
 8006c56:	681a      	ldr	r2, [r3, #0]
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c60:	4b1b      	ldr	r3, [pc, #108]	; (8006cd0 <prvAddNewTaskToReadyList+0xd4>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	429a      	cmp	r2, r3
 8006c66:	d903      	bls.n	8006c70 <prvAddNewTaskToReadyList+0x74>
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c6c:	4a18      	ldr	r2, [pc, #96]	; (8006cd0 <prvAddNewTaskToReadyList+0xd4>)
 8006c6e:	6013      	str	r3, [r2, #0]
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c74:	4613      	mov	r3, r2
 8006c76:	009b      	lsls	r3, r3, #2
 8006c78:	4413      	add	r3, r2
 8006c7a:	009b      	lsls	r3, r3, #2
 8006c7c:	4a15      	ldr	r2, [pc, #84]	; (8006cd4 <prvAddNewTaskToReadyList+0xd8>)
 8006c7e:	441a      	add	r2, r3
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	3304      	adds	r3, #4
 8006c84:	4619      	mov	r1, r3
 8006c86:	4610      	mov	r0, r2
 8006c88:	f7ff f90f 	bl	8005eaa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006c8c:	f001 fa4e 	bl	800812c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006c90:	4b0d      	ldr	r3, [pc, #52]	; (8006cc8 <prvAddNewTaskToReadyList+0xcc>)
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d00e      	beq.n	8006cb6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006c98:	4b0a      	ldr	r3, [pc, #40]	; (8006cc4 <prvAddNewTaskToReadyList+0xc8>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ca2:	429a      	cmp	r2, r3
 8006ca4:	d207      	bcs.n	8006cb6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006ca6:	4b0c      	ldr	r3, [pc, #48]	; (8006cd8 <prvAddNewTaskToReadyList+0xdc>)
 8006ca8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006cac:	601a      	str	r2, [r3, #0]
 8006cae:	f3bf 8f4f 	dsb	sy
 8006cb2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006cb6:	bf00      	nop
 8006cb8:	3708      	adds	r7, #8
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}
 8006cbe:	bf00      	nop
 8006cc0:	20000fb8 	.word	0x20000fb8
 8006cc4:	20000ae4 	.word	0x20000ae4
 8006cc8:	20000fc4 	.word	0x20000fc4
 8006ccc:	20000fd4 	.word	0x20000fd4
 8006cd0:	20000fc0 	.word	0x20000fc0
 8006cd4:	20000ae8 	.word	0x20000ae8
 8006cd8:	e000ed04 	.word	0xe000ed04

08006cdc <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	b08a      	sub	sp, #40	; 0x28
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
 8006ce4:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d10a      	bne.n	8006d06 <vTaskDelayUntil+0x2a>
	__asm volatile
 8006cf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cf4:	f383 8811 	msr	BASEPRI, r3
 8006cf8:	f3bf 8f6f 	isb	sy
 8006cfc:	f3bf 8f4f 	dsb	sy
 8006d00:	617b      	str	r3, [r7, #20]
}
 8006d02:	bf00      	nop
 8006d04:	e7fe      	b.n	8006d04 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d10a      	bne.n	8006d22 <vTaskDelayUntil+0x46>
	__asm volatile
 8006d0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d10:	f383 8811 	msr	BASEPRI, r3
 8006d14:	f3bf 8f6f 	isb	sy
 8006d18:	f3bf 8f4f 	dsb	sy
 8006d1c:	613b      	str	r3, [r7, #16]
}
 8006d1e:	bf00      	nop
 8006d20:	e7fe      	b.n	8006d20 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 8006d22:	4b2a      	ldr	r3, [pc, #168]	; (8006dcc <vTaskDelayUntil+0xf0>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d00a      	beq.n	8006d40 <vTaskDelayUntil+0x64>
	__asm volatile
 8006d2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d2e:	f383 8811 	msr	BASEPRI, r3
 8006d32:	f3bf 8f6f 	isb	sy
 8006d36:	f3bf 8f4f 	dsb	sy
 8006d3a:	60fb      	str	r3, [r7, #12]
}
 8006d3c:	bf00      	nop
 8006d3e:	e7fe      	b.n	8006d3e <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 8006d40:	f000 f8ee 	bl	8006f20 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8006d44:	4b22      	ldr	r3, [pc, #136]	; (8006dd0 <vTaskDelayUntil+0xf4>)
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	683a      	ldr	r2, [r7, #0]
 8006d50:	4413      	add	r3, r2
 8006d52:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	6a3a      	ldr	r2, [r7, #32]
 8006d5a:	429a      	cmp	r2, r3
 8006d5c:	d20b      	bcs.n	8006d76 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	69fa      	ldr	r2, [r7, #28]
 8006d64:	429a      	cmp	r2, r3
 8006d66:	d211      	bcs.n	8006d8c <vTaskDelayUntil+0xb0>
 8006d68:	69fa      	ldr	r2, [r7, #28]
 8006d6a:	6a3b      	ldr	r3, [r7, #32]
 8006d6c:	429a      	cmp	r2, r3
 8006d6e:	d90d      	bls.n	8006d8c <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8006d70:	2301      	movs	r3, #1
 8006d72:	627b      	str	r3, [r7, #36]	; 0x24
 8006d74:	e00a      	b.n	8006d8c <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	69fa      	ldr	r2, [r7, #28]
 8006d7c:	429a      	cmp	r2, r3
 8006d7e:	d303      	bcc.n	8006d88 <vTaskDelayUntil+0xac>
 8006d80:	69fa      	ldr	r2, [r7, #28]
 8006d82:	6a3b      	ldr	r3, [r7, #32]
 8006d84:	429a      	cmp	r2, r3
 8006d86:	d901      	bls.n	8006d8c <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8006d88:	2301      	movs	r3, #1
 8006d8a:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	69fa      	ldr	r2, [r7, #28]
 8006d90:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8006d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d006      	beq.n	8006da6 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8006d98:	69fa      	ldr	r2, [r7, #28]
 8006d9a:	6a3b      	ldr	r3, [r7, #32]
 8006d9c:	1ad3      	subs	r3, r2, r3
 8006d9e:	2100      	movs	r1, #0
 8006da0:	4618      	mov	r0, r3
 8006da2:	f000 fd3b 	bl	800781c <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8006da6:	f000 f8c9 	bl	8006f3c <xTaskResumeAll>
 8006daa:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006dac:	69bb      	ldr	r3, [r7, #24]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d107      	bne.n	8006dc2 <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 8006db2:	4b08      	ldr	r3, [pc, #32]	; (8006dd4 <vTaskDelayUntil+0xf8>)
 8006db4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006db8:	601a      	str	r2, [r3, #0]
 8006dba:	f3bf 8f4f 	dsb	sy
 8006dbe:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006dc2:	bf00      	nop
 8006dc4:	3728      	adds	r7, #40	; 0x28
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	bd80      	pop	{r7, pc}
 8006dca:	bf00      	nop
 8006dcc:	20000fe0 	.word	0x20000fe0
 8006dd0:	20000fbc 	.word	0x20000fbc
 8006dd4:	e000ed04 	.word	0xe000ed04

08006dd8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006dd8:	b580      	push	{r7, lr}
 8006dda:	b084      	sub	sp, #16
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006de0:	2300      	movs	r3, #0
 8006de2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d017      	beq.n	8006e1a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006dea:	4b13      	ldr	r3, [pc, #76]	; (8006e38 <vTaskDelay+0x60>)
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d00a      	beq.n	8006e08 <vTaskDelay+0x30>
	__asm volatile
 8006df2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006df6:	f383 8811 	msr	BASEPRI, r3
 8006dfa:	f3bf 8f6f 	isb	sy
 8006dfe:	f3bf 8f4f 	dsb	sy
 8006e02:	60bb      	str	r3, [r7, #8]
}
 8006e04:	bf00      	nop
 8006e06:	e7fe      	b.n	8006e06 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006e08:	f000 f88a 	bl	8006f20 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006e0c:	2100      	movs	r1, #0
 8006e0e:	6878      	ldr	r0, [r7, #4]
 8006e10:	f000 fd04 	bl	800781c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006e14:	f000 f892 	bl	8006f3c <xTaskResumeAll>
 8006e18:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d107      	bne.n	8006e30 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006e20:	4b06      	ldr	r3, [pc, #24]	; (8006e3c <vTaskDelay+0x64>)
 8006e22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e26:	601a      	str	r2, [r3, #0]
 8006e28:	f3bf 8f4f 	dsb	sy
 8006e2c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006e30:	bf00      	nop
 8006e32:	3710      	adds	r7, #16
 8006e34:	46bd      	mov	sp, r7
 8006e36:	bd80      	pop	{r7, pc}
 8006e38:	20000fe0 	.word	0x20000fe0
 8006e3c:	e000ed04 	.word	0xe000ed04

08006e40 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b08a      	sub	sp, #40	; 0x28
 8006e44:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006e46:	2300      	movs	r3, #0
 8006e48:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006e4e:	463a      	mov	r2, r7
 8006e50:	1d39      	adds	r1, r7, #4
 8006e52:	f107 0308 	add.w	r3, r7, #8
 8006e56:	4618      	mov	r0, r3
 8006e58:	f7fe ffca 	bl	8005df0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006e5c:	6839      	ldr	r1, [r7, #0]
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	68ba      	ldr	r2, [r7, #8]
 8006e62:	9202      	str	r2, [sp, #8]
 8006e64:	9301      	str	r3, [sp, #4]
 8006e66:	2300      	movs	r3, #0
 8006e68:	9300      	str	r3, [sp, #0]
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	460a      	mov	r2, r1
 8006e6e:	4924      	ldr	r1, [pc, #144]	; (8006f00 <vTaskStartScheduler+0xc0>)
 8006e70:	4824      	ldr	r0, [pc, #144]	; (8006f04 <vTaskStartScheduler+0xc4>)
 8006e72:	f7ff fd83 	bl	800697c <xTaskCreateStatic>
 8006e76:	4603      	mov	r3, r0
 8006e78:	4a23      	ldr	r2, [pc, #140]	; (8006f08 <vTaskStartScheduler+0xc8>)
 8006e7a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006e7c:	4b22      	ldr	r3, [pc, #136]	; (8006f08 <vTaskStartScheduler+0xc8>)
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d002      	beq.n	8006e8a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006e84:	2301      	movs	r3, #1
 8006e86:	617b      	str	r3, [r7, #20]
 8006e88:	e001      	b.n	8006e8e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006e8e:	697b      	ldr	r3, [r7, #20]
 8006e90:	2b01      	cmp	r3, #1
 8006e92:	d102      	bne.n	8006e9a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006e94:	f000 fd16 	bl	80078c4 <xTimerCreateTimerTask>
 8006e98:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006e9a:	697b      	ldr	r3, [r7, #20]
 8006e9c:	2b01      	cmp	r3, #1
 8006e9e:	d11b      	bne.n	8006ed8 <vTaskStartScheduler+0x98>
	__asm volatile
 8006ea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ea4:	f383 8811 	msr	BASEPRI, r3
 8006ea8:	f3bf 8f6f 	isb	sy
 8006eac:	f3bf 8f4f 	dsb	sy
 8006eb0:	613b      	str	r3, [r7, #16]
}
 8006eb2:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006eb4:	4b15      	ldr	r3, [pc, #84]	; (8006f0c <vTaskStartScheduler+0xcc>)
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	3354      	adds	r3, #84	; 0x54
 8006eba:	4a15      	ldr	r2, [pc, #84]	; (8006f10 <vTaskStartScheduler+0xd0>)
 8006ebc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006ebe:	4b15      	ldr	r3, [pc, #84]	; (8006f14 <vTaskStartScheduler+0xd4>)
 8006ec0:	f04f 32ff 	mov.w	r2, #4294967295
 8006ec4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006ec6:	4b14      	ldr	r3, [pc, #80]	; (8006f18 <vTaskStartScheduler+0xd8>)
 8006ec8:	2201      	movs	r2, #1
 8006eca:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8006ecc:	4b13      	ldr	r3, [pc, #76]	; (8006f1c <vTaskStartScheduler+0xdc>)
 8006ece:	2200      	movs	r2, #0
 8006ed0:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006ed2:	f001 f889 	bl	8007fe8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006ed6:	e00e      	b.n	8006ef6 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006ed8:	697b      	ldr	r3, [r7, #20]
 8006eda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ede:	d10a      	bne.n	8006ef6 <vTaskStartScheduler+0xb6>
	__asm volatile
 8006ee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ee4:	f383 8811 	msr	BASEPRI, r3
 8006ee8:	f3bf 8f6f 	isb	sy
 8006eec:	f3bf 8f4f 	dsb	sy
 8006ef0:	60fb      	str	r3, [r7, #12]
}
 8006ef2:	bf00      	nop
 8006ef4:	e7fe      	b.n	8006ef4 <vTaskStartScheduler+0xb4>
}
 8006ef6:	bf00      	nop
 8006ef8:	3718      	adds	r7, #24
 8006efa:	46bd      	mov	sp, r7
 8006efc:	bd80      	pop	{r7, pc}
 8006efe:	bf00      	nop
 8006f00:	08009104 	.word	0x08009104
 8006f04:	08007549 	.word	0x08007549
 8006f08:	20000fdc 	.word	0x20000fdc
 8006f0c:	20000ae4 	.word	0x20000ae4
 8006f10:	20000024 	.word	0x20000024
 8006f14:	20000fd8 	.word	0x20000fd8
 8006f18:	20000fc4 	.word	0x20000fc4
 8006f1c:	20000fbc 	.word	0x20000fbc

08006f20 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006f20:	b480      	push	{r7}
 8006f22:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8006f24:	4b04      	ldr	r3, [pc, #16]	; (8006f38 <vTaskSuspendAll+0x18>)
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	3301      	adds	r3, #1
 8006f2a:	4a03      	ldr	r2, [pc, #12]	; (8006f38 <vTaskSuspendAll+0x18>)
 8006f2c:	6013      	str	r3, [r2, #0]
}
 8006f2e:	bf00      	nop
 8006f30:	46bd      	mov	sp, r7
 8006f32:	bc80      	pop	{r7}
 8006f34:	4770      	bx	lr
 8006f36:	bf00      	nop
 8006f38:	20000fe0 	.word	0x20000fe0

08006f3c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006f3c:	b580      	push	{r7, lr}
 8006f3e:	b084      	sub	sp, #16
 8006f40:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006f42:	2300      	movs	r3, #0
 8006f44:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006f46:	2300      	movs	r3, #0
 8006f48:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006f4a:	4b42      	ldr	r3, [pc, #264]	; (8007054 <xTaskResumeAll+0x118>)
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d10a      	bne.n	8006f68 <xTaskResumeAll+0x2c>
	__asm volatile
 8006f52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f56:	f383 8811 	msr	BASEPRI, r3
 8006f5a:	f3bf 8f6f 	isb	sy
 8006f5e:	f3bf 8f4f 	dsb	sy
 8006f62:	603b      	str	r3, [r7, #0]
}
 8006f64:	bf00      	nop
 8006f66:	e7fe      	b.n	8006f66 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006f68:	f001 f8b0 	bl	80080cc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006f6c:	4b39      	ldr	r3, [pc, #228]	; (8007054 <xTaskResumeAll+0x118>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	3b01      	subs	r3, #1
 8006f72:	4a38      	ldr	r2, [pc, #224]	; (8007054 <xTaskResumeAll+0x118>)
 8006f74:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006f76:	4b37      	ldr	r3, [pc, #220]	; (8007054 <xTaskResumeAll+0x118>)
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d162      	bne.n	8007044 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006f7e:	4b36      	ldr	r3, [pc, #216]	; (8007058 <xTaskResumeAll+0x11c>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d05e      	beq.n	8007044 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006f86:	e02f      	b.n	8006fe8 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8006f88:	4b34      	ldr	r3, [pc, #208]	; (800705c <xTaskResumeAll+0x120>)
 8006f8a:	68db      	ldr	r3, [r3, #12]
 8006f8c:	68db      	ldr	r3, [r3, #12]
 8006f8e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	3318      	adds	r3, #24
 8006f94:	4618      	mov	r0, r3
 8006f96:	f7fe ffe3 	bl	8005f60 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	3304      	adds	r3, #4
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	f7fe ffde 	bl	8005f60 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fa8:	4b2d      	ldr	r3, [pc, #180]	; (8007060 <xTaskResumeAll+0x124>)
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	429a      	cmp	r2, r3
 8006fae:	d903      	bls.n	8006fb8 <xTaskResumeAll+0x7c>
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fb4:	4a2a      	ldr	r2, [pc, #168]	; (8007060 <xTaskResumeAll+0x124>)
 8006fb6:	6013      	str	r3, [r2, #0]
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fbc:	4613      	mov	r3, r2
 8006fbe:	009b      	lsls	r3, r3, #2
 8006fc0:	4413      	add	r3, r2
 8006fc2:	009b      	lsls	r3, r3, #2
 8006fc4:	4a27      	ldr	r2, [pc, #156]	; (8007064 <xTaskResumeAll+0x128>)
 8006fc6:	441a      	add	r2, r3
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	3304      	adds	r3, #4
 8006fcc:	4619      	mov	r1, r3
 8006fce:	4610      	mov	r0, r2
 8006fd0:	f7fe ff6b 	bl	8005eaa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fd8:	4b23      	ldr	r3, [pc, #140]	; (8007068 <xTaskResumeAll+0x12c>)
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fde:	429a      	cmp	r2, r3
 8006fe0:	d302      	bcc.n	8006fe8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006fe2:	4b22      	ldr	r3, [pc, #136]	; (800706c <xTaskResumeAll+0x130>)
 8006fe4:	2201      	movs	r2, #1
 8006fe6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006fe8:	4b1c      	ldr	r3, [pc, #112]	; (800705c <xTaskResumeAll+0x120>)
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d1cb      	bne.n	8006f88 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d001      	beq.n	8006ffa <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006ff6:	f000 fb61 	bl	80076bc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8006ffa:	4b1d      	ldr	r3, [pc, #116]	; (8007070 <xTaskResumeAll+0x134>)
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d010      	beq.n	8007028 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007006:	f000 f845 	bl	8007094 <xTaskIncrementTick>
 800700a:	4603      	mov	r3, r0
 800700c:	2b00      	cmp	r3, #0
 800700e:	d002      	beq.n	8007016 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007010:	4b16      	ldr	r3, [pc, #88]	; (800706c <xTaskResumeAll+0x130>)
 8007012:	2201      	movs	r2, #1
 8007014:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	3b01      	subs	r3, #1
 800701a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d1f1      	bne.n	8007006 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8007022:	4b13      	ldr	r3, [pc, #76]	; (8007070 <xTaskResumeAll+0x134>)
 8007024:	2200      	movs	r2, #0
 8007026:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007028:	4b10      	ldr	r3, [pc, #64]	; (800706c <xTaskResumeAll+0x130>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d009      	beq.n	8007044 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007030:	2301      	movs	r3, #1
 8007032:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007034:	4b0f      	ldr	r3, [pc, #60]	; (8007074 <xTaskResumeAll+0x138>)
 8007036:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800703a:	601a      	str	r2, [r3, #0]
 800703c:	f3bf 8f4f 	dsb	sy
 8007040:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007044:	f001 f872 	bl	800812c <vPortExitCritical>

	return xAlreadyYielded;
 8007048:	68bb      	ldr	r3, [r7, #8]
}
 800704a:	4618      	mov	r0, r3
 800704c:	3710      	adds	r7, #16
 800704e:	46bd      	mov	sp, r7
 8007050:	bd80      	pop	{r7, pc}
 8007052:	bf00      	nop
 8007054:	20000fe0 	.word	0x20000fe0
 8007058:	20000fb8 	.word	0x20000fb8
 800705c:	20000f78 	.word	0x20000f78
 8007060:	20000fc0 	.word	0x20000fc0
 8007064:	20000ae8 	.word	0x20000ae8
 8007068:	20000ae4 	.word	0x20000ae4
 800706c:	20000fcc 	.word	0x20000fcc
 8007070:	20000fc8 	.word	0x20000fc8
 8007074:	e000ed04 	.word	0xe000ed04

08007078 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007078:	b480      	push	{r7}
 800707a:	b083      	sub	sp, #12
 800707c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800707e:	4b04      	ldr	r3, [pc, #16]	; (8007090 <xTaskGetTickCount+0x18>)
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007084:	687b      	ldr	r3, [r7, #4]
}
 8007086:	4618      	mov	r0, r3
 8007088:	370c      	adds	r7, #12
 800708a:	46bd      	mov	sp, r7
 800708c:	bc80      	pop	{r7}
 800708e:	4770      	bx	lr
 8007090:	20000fbc 	.word	0x20000fbc

08007094 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007094:	b580      	push	{r7, lr}
 8007096:	b086      	sub	sp, #24
 8007098:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800709a:	2300      	movs	r3, #0
 800709c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800709e:	4b51      	ldr	r3, [pc, #324]	; (80071e4 <xTaskIncrementTick+0x150>)
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	f040 808e 	bne.w	80071c4 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80070a8:	4b4f      	ldr	r3, [pc, #316]	; (80071e8 <xTaskIncrementTick+0x154>)
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	3301      	adds	r3, #1
 80070ae:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80070b0:	4a4d      	ldr	r2, [pc, #308]	; (80071e8 <xTaskIncrementTick+0x154>)
 80070b2:	693b      	ldr	r3, [r7, #16]
 80070b4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80070b6:	693b      	ldr	r3, [r7, #16]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d120      	bne.n	80070fe <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80070bc:	4b4b      	ldr	r3, [pc, #300]	; (80071ec <xTaskIncrementTick+0x158>)
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d00a      	beq.n	80070dc <xTaskIncrementTick+0x48>
	__asm volatile
 80070c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070ca:	f383 8811 	msr	BASEPRI, r3
 80070ce:	f3bf 8f6f 	isb	sy
 80070d2:	f3bf 8f4f 	dsb	sy
 80070d6:	603b      	str	r3, [r7, #0]
}
 80070d8:	bf00      	nop
 80070da:	e7fe      	b.n	80070da <xTaskIncrementTick+0x46>
 80070dc:	4b43      	ldr	r3, [pc, #268]	; (80071ec <xTaskIncrementTick+0x158>)
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	60fb      	str	r3, [r7, #12]
 80070e2:	4b43      	ldr	r3, [pc, #268]	; (80071f0 <xTaskIncrementTick+0x15c>)
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	4a41      	ldr	r2, [pc, #260]	; (80071ec <xTaskIncrementTick+0x158>)
 80070e8:	6013      	str	r3, [r2, #0]
 80070ea:	4a41      	ldr	r2, [pc, #260]	; (80071f0 <xTaskIncrementTick+0x15c>)
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	6013      	str	r3, [r2, #0]
 80070f0:	4b40      	ldr	r3, [pc, #256]	; (80071f4 <xTaskIncrementTick+0x160>)
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	3301      	adds	r3, #1
 80070f6:	4a3f      	ldr	r2, [pc, #252]	; (80071f4 <xTaskIncrementTick+0x160>)
 80070f8:	6013      	str	r3, [r2, #0]
 80070fa:	f000 fadf 	bl	80076bc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80070fe:	4b3e      	ldr	r3, [pc, #248]	; (80071f8 <xTaskIncrementTick+0x164>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	693a      	ldr	r2, [r7, #16]
 8007104:	429a      	cmp	r2, r3
 8007106:	d34e      	bcc.n	80071a6 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007108:	4b38      	ldr	r3, [pc, #224]	; (80071ec <xTaskIncrementTick+0x158>)
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	2b00      	cmp	r3, #0
 8007110:	d101      	bne.n	8007116 <xTaskIncrementTick+0x82>
 8007112:	2301      	movs	r3, #1
 8007114:	e000      	b.n	8007118 <xTaskIncrementTick+0x84>
 8007116:	2300      	movs	r3, #0
 8007118:	2b00      	cmp	r3, #0
 800711a:	d004      	beq.n	8007126 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800711c:	4b36      	ldr	r3, [pc, #216]	; (80071f8 <xTaskIncrementTick+0x164>)
 800711e:	f04f 32ff 	mov.w	r2, #4294967295
 8007122:	601a      	str	r2, [r3, #0]
					break;
 8007124:	e03f      	b.n	80071a6 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007126:	4b31      	ldr	r3, [pc, #196]	; (80071ec <xTaskIncrementTick+0x158>)
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	68db      	ldr	r3, [r3, #12]
 800712c:	68db      	ldr	r3, [r3, #12]
 800712e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007130:	68bb      	ldr	r3, [r7, #8]
 8007132:	685b      	ldr	r3, [r3, #4]
 8007134:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007136:	693a      	ldr	r2, [r7, #16]
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	429a      	cmp	r2, r3
 800713c:	d203      	bcs.n	8007146 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800713e:	4a2e      	ldr	r2, [pc, #184]	; (80071f8 <xTaskIncrementTick+0x164>)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	6013      	str	r3, [r2, #0]
						break;
 8007144:	e02f      	b.n	80071a6 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007146:	68bb      	ldr	r3, [r7, #8]
 8007148:	3304      	adds	r3, #4
 800714a:	4618      	mov	r0, r3
 800714c:	f7fe ff08 	bl	8005f60 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007150:	68bb      	ldr	r3, [r7, #8]
 8007152:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007154:	2b00      	cmp	r3, #0
 8007156:	d004      	beq.n	8007162 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007158:	68bb      	ldr	r3, [r7, #8]
 800715a:	3318      	adds	r3, #24
 800715c:	4618      	mov	r0, r3
 800715e:	f7fe feff 	bl	8005f60 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007166:	4b25      	ldr	r3, [pc, #148]	; (80071fc <xTaskIncrementTick+0x168>)
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	429a      	cmp	r2, r3
 800716c:	d903      	bls.n	8007176 <xTaskIncrementTick+0xe2>
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007172:	4a22      	ldr	r2, [pc, #136]	; (80071fc <xTaskIncrementTick+0x168>)
 8007174:	6013      	str	r3, [r2, #0]
 8007176:	68bb      	ldr	r3, [r7, #8]
 8007178:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800717a:	4613      	mov	r3, r2
 800717c:	009b      	lsls	r3, r3, #2
 800717e:	4413      	add	r3, r2
 8007180:	009b      	lsls	r3, r3, #2
 8007182:	4a1f      	ldr	r2, [pc, #124]	; (8007200 <xTaskIncrementTick+0x16c>)
 8007184:	441a      	add	r2, r3
 8007186:	68bb      	ldr	r3, [r7, #8]
 8007188:	3304      	adds	r3, #4
 800718a:	4619      	mov	r1, r3
 800718c:	4610      	mov	r0, r2
 800718e:	f7fe fe8c 	bl	8005eaa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007192:	68bb      	ldr	r3, [r7, #8]
 8007194:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007196:	4b1b      	ldr	r3, [pc, #108]	; (8007204 <xTaskIncrementTick+0x170>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800719c:	429a      	cmp	r2, r3
 800719e:	d3b3      	bcc.n	8007108 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80071a0:	2301      	movs	r3, #1
 80071a2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80071a4:	e7b0      	b.n	8007108 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80071a6:	4b17      	ldr	r3, [pc, #92]	; (8007204 <xTaskIncrementTick+0x170>)
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071ac:	4914      	ldr	r1, [pc, #80]	; (8007200 <xTaskIncrementTick+0x16c>)
 80071ae:	4613      	mov	r3, r2
 80071b0:	009b      	lsls	r3, r3, #2
 80071b2:	4413      	add	r3, r2
 80071b4:	009b      	lsls	r3, r3, #2
 80071b6:	440b      	add	r3, r1
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	2b01      	cmp	r3, #1
 80071bc:	d907      	bls.n	80071ce <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80071be:	2301      	movs	r3, #1
 80071c0:	617b      	str	r3, [r7, #20]
 80071c2:	e004      	b.n	80071ce <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80071c4:	4b10      	ldr	r3, [pc, #64]	; (8007208 <xTaskIncrementTick+0x174>)
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	3301      	adds	r3, #1
 80071ca:	4a0f      	ldr	r2, [pc, #60]	; (8007208 <xTaskIncrementTick+0x174>)
 80071cc:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80071ce:	4b0f      	ldr	r3, [pc, #60]	; (800720c <xTaskIncrementTick+0x178>)
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d001      	beq.n	80071da <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 80071d6:	2301      	movs	r3, #1
 80071d8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80071da:	697b      	ldr	r3, [r7, #20]
}
 80071dc:	4618      	mov	r0, r3
 80071de:	3718      	adds	r7, #24
 80071e0:	46bd      	mov	sp, r7
 80071e2:	bd80      	pop	{r7, pc}
 80071e4:	20000fe0 	.word	0x20000fe0
 80071e8:	20000fbc 	.word	0x20000fbc
 80071ec:	20000f70 	.word	0x20000f70
 80071f0:	20000f74 	.word	0x20000f74
 80071f4:	20000fd0 	.word	0x20000fd0
 80071f8:	20000fd8 	.word	0x20000fd8
 80071fc:	20000fc0 	.word	0x20000fc0
 8007200:	20000ae8 	.word	0x20000ae8
 8007204:	20000ae4 	.word	0x20000ae4
 8007208:	20000fc8 	.word	0x20000fc8
 800720c:	20000fcc 	.word	0x20000fcc

08007210 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007210:	b480      	push	{r7}
 8007212:	b085      	sub	sp, #20
 8007214:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007216:	4b2a      	ldr	r3, [pc, #168]	; (80072c0 <vTaskSwitchContext+0xb0>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d003      	beq.n	8007226 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800721e:	4b29      	ldr	r3, [pc, #164]	; (80072c4 <vTaskSwitchContext+0xb4>)
 8007220:	2201      	movs	r2, #1
 8007222:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007224:	e046      	b.n	80072b4 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8007226:	4b27      	ldr	r3, [pc, #156]	; (80072c4 <vTaskSwitchContext+0xb4>)
 8007228:	2200      	movs	r2, #0
 800722a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800722c:	4b26      	ldr	r3, [pc, #152]	; (80072c8 <vTaskSwitchContext+0xb8>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	60fb      	str	r3, [r7, #12]
 8007232:	e010      	b.n	8007256 <vTaskSwitchContext+0x46>
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	2b00      	cmp	r3, #0
 8007238:	d10a      	bne.n	8007250 <vTaskSwitchContext+0x40>
	__asm volatile
 800723a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800723e:	f383 8811 	msr	BASEPRI, r3
 8007242:	f3bf 8f6f 	isb	sy
 8007246:	f3bf 8f4f 	dsb	sy
 800724a:	607b      	str	r3, [r7, #4]
}
 800724c:	bf00      	nop
 800724e:	e7fe      	b.n	800724e <vTaskSwitchContext+0x3e>
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	3b01      	subs	r3, #1
 8007254:	60fb      	str	r3, [r7, #12]
 8007256:	491d      	ldr	r1, [pc, #116]	; (80072cc <vTaskSwitchContext+0xbc>)
 8007258:	68fa      	ldr	r2, [r7, #12]
 800725a:	4613      	mov	r3, r2
 800725c:	009b      	lsls	r3, r3, #2
 800725e:	4413      	add	r3, r2
 8007260:	009b      	lsls	r3, r3, #2
 8007262:	440b      	add	r3, r1
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d0e4      	beq.n	8007234 <vTaskSwitchContext+0x24>
 800726a:	68fa      	ldr	r2, [r7, #12]
 800726c:	4613      	mov	r3, r2
 800726e:	009b      	lsls	r3, r3, #2
 8007270:	4413      	add	r3, r2
 8007272:	009b      	lsls	r3, r3, #2
 8007274:	4a15      	ldr	r2, [pc, #84]	; (80072cc <vTaskSwitchContext+0xbc>)
 8007276:	4413      	add	r3, r2
 8007278:	60bb      	str	r3, [r7, #8]
 800727a:	68bb      	ldr	r3, [r7, #8]
 800727c:	685b      	ldr	r3, [r3, #4]
 800727e:	685a      	ldr	r2, [r3, #4]
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	605a      	str	r2, [r3, #4]
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	685a      	ldr	r2, [r3, #4]
 8007288:	68bb      	ldr	r3, [r7, #8]
 800728a:	3308      	adds	r3, #8
 800728c:	429a      	cmp	r2, r3
 800728e:	d104      	bne.n	800729a <vTaskSwitchContext+0x8a>
 8007290:	68bb      	ldr	r3, [r7, #8]
 8007292:	685b      	ldr	r3, [r3, #4]
 8007294:	685a      	ldr	r2, [r3, #4]
 8007296:	68bb      	ldr	r3, [r7, #8]
 8007298:	605a      	str	r2, [r3, #4]
 800729a:	68bb      	ldr	r3, [r7, #8]
 800729c:	685b      	ldr	r3, [r3, #4]
 800729e:	68db      	ldr	r3, [r3, #12]
 80072a0:	4a0b      	ldr	r2, [pc, #44]	; (80072d0 <vTaskSwitchContext+0xc0>)
 80072a2:	6013      	str	r3, [r2, #0]
 80072a4:	4a08      	ldr	r2, [pc, #32]	; (80072c8 <vTaskSwitchContext+0xb8>)
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80072aa:	4b09      	ldr	r3, [pc, #36]	; (80072d0 <vTaskSwitchContext+0xc0>)
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	3354      	adds	r3, #84	; 0x54
 80072b0:	4a08      	ldr	r2, [pc, #32]	; (80072d4 <vTaskSwitchContext+0xc4>)
 80072b2:	6013      	str	r3, [r2, #0]
}
 80072b4:	bf00      	nop
 80072b6:	3714      	adds	r7, #20
 80072b8:	46bd      	mov	sp, r7
 80072ba:	bc80      	pop	{r7}
 80072bc:	4770      	bx	lr
 80072be:	bf00      	nop
 80072c0:	20000fe0 	.word	0x20000fe0
 80072c4:	20000fcc 	.word	0x20000fcc
 80072c8:	20000fc0 	.word	0x20000fc0
 80072cc:	20000ae8 	.word	0x20000ae8
 80072d0:	20000ae4 	.word	0x20000ae4
 80072d4:	20000024 	.word	0x20000024

080072d8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b084      	sub	sp, #16
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
 80072e0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d10a      	bne.n	80072fe <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80072e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072ec:	f383 8811 	msr	BASEPRI, r3
 80072f0:	f3bf 8f6f 	isb	sy
 80072f4:	f3bf 8f4f 	dsb	sy
 80072f8:	60fb      	str	r3, [r7, #12]
}
 80072fa:	bf00      	nop
 80072fc:	e7fe      	b.n	80072fc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80072fe:	4b07      	ldr	r3, [pc, #28]	; (800731c <vTaskPlaceOnEventList+0x44>)
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	3318      	adds	r3, #24
 8007304:	4619      	mov	r1, r3
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f7fe fdf2 	bl	8005ef0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800730c:	2101      	movs	r1, #1
 800730e:	6838      	ldr	r0, [r7, #0]
 8007310:	f000 fa84 	bl	800781c <prvAddCurrentTaskToDelayedList>
}
 8007314:	bf00      	nop
 8007316:	3710      	adds	r7, #16
 8007318:	46bd      	mov	sp, r7
 800731a:	bd80      	pop	{r7, pc}
 800731c:	20000ae4 	.word	0x20000ae4

08007320 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007320:	b580      	push	{r7, lr}
 8007322:	b086      	sub	sp, #24
 8007324:	af00      	add	r7, sp, #0
 8007326:	60f8      	str	r0, [r7, #12]
 8007328:	60b9      	str	r1, [r7, #8]
 800732a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d10a      	bne.n	8007348 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8007332:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007336:	f383 8811 	msr	BASEPRI, r3
 800733a:	f3bf 8f6f 	isb	sy
 800733e:	f3bf 8f4f 	dsb	sy
 8007342:	617b      	str	r3, [r7, #20]
}
 8007344:	bf00      	nop
 8007346:	e7fe      	b.n	8007346 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007348:	4b0a      	ldr	r3, [pc, #40]	; (8007374 <vTaskPlaceOnEventListRestricted+0x54>)
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	3318      	adds	r3, #24
 800734e:	4619      	mov	r1, r3
 8007350:	68f8      	ldr	r0, [r7, #12]
 8007352:	f7fe fdaa 	bl	8005eaa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d002      	beq.n	8007362 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800735c:	f04f 33ff 	mov.w	r3, #4294967295
 8007360:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007362:	6879      	ldr	r1, [r7, #4]
 8007364:	68b8      	ldr	r0, [r7, #8]
 8007366:	f000 fa59 	bl	800781c <prvAddCurrentTaskToDelayedList>
	}
 800736a:	bf00      	nop
 800736c:	3718      	adds	r7, #24
 800736e:	46bd      	mov	sp, r7
 8007370:	bd80      	pop	{r7, pc}
 8007372:	bf00      	nop
 8007374:	20000ae4 	.word	0x20000ae4

08007378 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b086      	sub	sp, #24
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	68db      	ldr	r3, [r3, #12]
 8007384:	68db      	ldr	r3, [r3, #12]
 8007386:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007388:	693b      	ldr	r3, [r7, #16]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d10a      	bne.n	80073a4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800738e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007392:	f383 8811 	msr	BASEPRI, r3
 8007396:	f3bf 8f6f 	isb	sy
 800739a:	f3bf 8f4f 	dsb	sy
 800739e:	60fb      	str	r3, [r7, #12]
}
 80073a0:	bf00      	nop
 80073a2:	e7fe      	b.n	80073a2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80073a4:	693b      	ldr	r3, [r7, #16]
 80073a6:	3318      	adds	r3, #24
 80073a8:	4618      	mov	r0, r3
 80073aa:	f7fe fdd9 	bl	8005f60 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80073ae:	4b1e      	ldr	r3, [pc, #120]	; (8007428 <xTaskRemoveFromEventList+0xb0>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d11d      	bne.n	80073f2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80073b6:	693b      	ldr	r3, [r7, #16]
 80073b8:	3304      	adds	r3, #4
 80073ba:	4618      	mov	r0, r3
 80073bc:	f7fe fdd0 	bl	8005f60 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80073c0:	693b      	ldr	r3, [r7, #16]
 80073c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073c4:	4b19      	ldr	r3, [pc, #100]	; (800742c <xTaskRemoveFromEventList+0xb4>)
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	429a      	cmp	r2, r3
 80073ca:	d903      	bls.n	80073d4 <xTaskRemoveFromEventList+0x5c>
 80073cc:	693b      	ldr	r3, [r7, #16]
 80073ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073d0:	4a16      	ldr	r2, [pc, #88]	; (800742c <xTaskRemoveFromEventList+0xb4>)
 80073d2:	6013      	str	r3, [r2, #0]
 80073d4:	693b      	ldr	r3, [r7, #16]
 80073d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073d8:	4613      	mov	r3, r2
 80073da:	009b      	lsls	r3, r3, #2
 80073dc:	4413      	add	r3, r2
 80073de:	009b      	lsls	r3, r3, #2
 80073e0:	4a13      	ldr	r2, [pc, #76]	; (8007430 <xTaskRemoveFromEventList+0xb8>)
 80073e2:	441a      	add	r2, r3
 80073e4:	693b      	ldr	r3, [r7, #16]
 80073e6:	3304      	adds	r3, #4
 80073e8:	4619      	mov	r1, r3
 80073ea:	4610      	mov	r0, r2
 80073ec:	f7fe fd5d 	bl	8005eaa <vListInsertEnd>
 80073f0:	e005      	b.n	80073fe <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80073f2:	693b      	ldr	r3, [r7, #16]
 80073f4:	3318      	adds	r3, #24
 80073f6:	4619      	mov	r1, r3
 80073f8:	480e      	ldr	r0, [pc, #56]	; (8007434 <xTaskRemoveFromEventList+0xbc>)
 80073fa:	f7fe fd56 	bl	8005eaa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80073fe:	693b      	ldr	r3, [r7, #16]
 8007400:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007402:	4b0d      	ldr	r3, [pc, #52]	; (8007438 <xTaskRemoveFromEventList+0xc0>)
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007408:	429a      	cmp	r2, r3
 800740a:	d905      	bls.n	8007418 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800740c:	2301      	movs	r3, #1
 800740e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007410:	4b0a      	ldr	r3, [pc, #40]	; (800743c <xTaskRemoveFromEventList+0xc4>)
 8007412:	2201      	movs	r2, #1
 8007414:	601a      	str	r2, [r3, #0]
 8007416:	e001      	b.n	800741c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007418:	2300      	movs	r3, #0
 800741a:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800741c:	697b      	ldr	r3, [r7, #20]
}
 800741e:	4618      	mov	r0, r3
 8007420:	3718      	adds	r7, #24
 8007422:	46bd      	mov	sp, r7
 8007424:	bd80      	pop	{r7, pc}
 8007426:	bf00      	nop
 8007428:	20000fe0 	.word	0x20000fe0
 800742c:	20000fc0 	.word	0x20000fc0
 8007430:	20000ae8 	.word	0x20000ae8
 8007434:	20000f78 	.word	0x20000f78
 8007438:	20000ae4 	.word	0x20000ae4
 800743c:	20000fcc 	.word	0x20000fcc

08007440 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007440:	b480      	push	{r7}
 8007442:	b083      	sub	sp, #12
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007448:	4b06      	ldr	r3, [pc, #24]	; (8007464 <vTaskInternalSetTimeOutState+0x24>)
 800744a:	681a      	ldr	r2, [r3, #0]
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007450:	4b05      	ldr	r3, [pc, #20]	; (8007468 <vTaskInternalSetTimeOutState+0x28>)
 8007452:	681a      	ldr	r2, [r3, #0]
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	605a      	str	r2, [r3, #4]
}
 8007458:	bf00      	nop
 800745a:	370c      	adds	r7, #12
 800745c:	46bd      	mov	sp, r7
 800745e:	bc80      	pop	{r7}
 8007460:	4770      	bx	lr
 8007462:	bf00      	nop
 8007464:	20000fd0 	.word	0x20000fd0
 8007468:	20000fbc 	.word	0x20000fbc

0800746c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800746c:	b580      	push	{r7, lr}
 800746e:	b088      	sub	sp, #32
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
 8007474:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d10a      	bne.n	8007492 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800747c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007480:	f383 8811 	msr	BASEPRI, r3
 8007484:	f3bf 8f6f 	isb	sy
 8007488:	f3bf 8f4f 	dsb	sy
 800748c:	613b      	str	r3, [r7, #16]
}
 800748e:	bf00      	nop
 8007490:	e7fe      	b.n	8007490 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d10a      	bne.n	80074ae <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007498:	f04f 0350 	mov.w	r3, #80	; 0x50
 800749c:	f383 8811 	msr	BASEPRI, r3
 80074a0:	f3bf 8f6f 	isb	sy
 80074a4:	f3bf 8f4f 	dsb	sy
 80074a8:	60fb      	str	r3, [r7, #12]
}
 80074aa:	bf00      	nop
 80074ac:	e7fe      	b.n	80074ac <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80074ae:	f000 fe0d 	bl	80080cc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80074b2:	4b1d      	ldr	r3, [pc, #116]	; (8007528 <xTaskCheckForTimeOut+0xbc>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	685b      	ldr	r3, [r3, #4]
 80074bc:	69ba      	ldr	r2, [r7, #24]
 80074be:	1ad3      	subs	r3, r2, r3
 80074c0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80074c2:	683b      	ldr	r3, [r7, #0]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074ca:	d102      	bne.n	80074d2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80074cc:	2300      	movs	r3, #0
 80074ce:	61fb      	str	r3, [r7, #28]
 80074d0:	e023      	b.n	800751a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681a      	ldr	r2, [r3, #0]
 80074d6:	4b15      	ldr	r3, [pc, #84]	; (800752c <xTaskCheckForTimeOut+0xc0>)
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	429a      	cmp	r2, r3
 80074dc:	d007      	beq.n	80074ee <xTaskCheckForTimeOut+0x82>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	685b      	ldr	r3, [r3, #4]
 80074e2:	69ba      	ldr	r2, [r7, #24]
 80074e4:	429a      	cmp	r2, r3
 80074e6:	d302      	bcc.n	80074ee <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80074e8:	2301      	movs	r3, #1
 80074ea:	61fb      	str	r3, [r7, #28]
 80074ec:	e015      	b.n	800751a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80074ee:	683b      	ldr	r3, [r7, #0]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	697a      	ldr	r2, [r7, #20]
 80074f4:	429a      	cmp	r2, r3
 80074f6:	d20b      	bcs.n	8007510 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	681a      	ldr	r2, [r3, #0]
 80074fc:	697b      	ldr	r3, [r7, #20]
 80074fe:	1ad2      	subs	r2, r2, r3
 8007500:	683b      	ldr	r3, [r7, #0]
 8007502:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007504:	6878      	ldr	r0, [r7, #4]
 8007506:	f7ff ff9b 	bl	8007440 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800750a:	2300      	movs	r3, #0
 800750c:	61fb      	str	r3, [r7, #28]
 800750e:	e004      	b.n	800751a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007510:	683b      	ldr	r3, [r7, #0]
 8007512:	2200      	movs	r2, #0
 8007514:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007516:	2301      	movs	r3, #1
 8007518:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800751a:	f000 fe07 	bl	800812c <vPortExitCritical>

	return xReturn;
 800751e:	69fb      	ldr	r3, [r7, #28]
}
 8007520:	4618      	mov	r0, r3
 8007522:	3720      	adds	r7, #32
 8007524:	46bd      	mov	sp, r7
 8007526:	bd80      	pop	{r7, pc}
 8007528:	20000fbc 	.word	0x20000fbc
 800752c:	20000fd0 	.word	0x20000fd0

08007530 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007530:	b480      	push	{r7}
 8007532:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007534:	4b03      	ldr	r3, [pc, #12]	; (8007544 <vTaskMissedYield+0x14>)
 8007536:	2201      	movs	r2, #1
 8007538:	601a      	str	r2, [r3, #0]
}
 800753a:	bf00      	nop
 800753c:	46bd      	mov	sp, r7
 800753e:	bc80      	pop	{r7}
 8007540:	4770      	bx	lr
 8007542:	bf00      	nop
 8007544:	20000fcc 	.word	0x20000fcc

08007548 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b082      	sub	sp, #8
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007550:	f000 f852 	bl	80075f8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007554:	4b06      	ldr	r3, [pc, #24]	; (8007570 <prvIdleTask+0x28>)
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	2b01      	cmp	r3, #1
 800755a:	d9f9      	bls.n	8007550 <prvIdleTask+0x8>
			{
				taskYIELD();
 800755c:	4b05      	ldr	r3, [pc, #20]	; (8007574 <prvIdleTask+0x2c>)
 800755e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007562:	601a      	str	r2, [r3, #0]
 8007564:	f3bf 8f4f 	dsb	sy
 8007568:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800756c:	e7f0      	b.n	8007550 <prvIdleTask+0x8>
 800756e:	bf00      	nop
 8007570:	20000ae8 	.word	0x20000ae8
 8007574:	e000ed04 	.word	0xe000ed04

08007578 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b082      	sub	sp, #8
 800757c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800757e:	2300      	movs	r3, #0
 8007580:	607b      	str	r3, [r7, #4]
 8007582:	e00c      	b.n	800759e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007584:	687a      	ldr	r2, [r7, #4]
 8007586:	4613      	mov	r3, r2
 8007588:	009b      	lsls	r3, r3, #2
 800758a:	4413      	add	r3, r2
 800758c:	009b      	lsls	r3, r3, #2
 800758e:	4a12      	ldr	r2, [pc, #72]	; (80075d8 <prvInitialiseTaskLists+0x60>)
 8007590:	4413      	add	r3, r2
 8007592:	4618      	mov	r0, r3
 8007594:	f7fe fc5e 	bl	8005e54 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	3301      	adds	r3, #1
 800759c:	607b      	str	r3, [r7, #4]
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	2b37      	cmp	r3, #55	; 0x37
 80075a2:	d9ef      	bls.n	8007584 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80075a4:	480d      	ldr	r0, [pc, #52]	; (80075dc <prvInitialiseTaskLists+0x64>)
 80075a6:	f7fe fc55 	bl	8005e54 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80075aa:	480d      	ldr	r0, [pc, #52]	; (80075e0 <prvInitialiseTaskLists+0x68>)
 80075ac:	f7fe fc52 	bl	8005e54 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80075b0:	480c      	ldr	r0, [pc, #48]	; (80075e4 <prvInitialiseTaskLists+0x6c>)
 80075b2:	f7fe fc4f 	bl	8005e54 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80075b6:	480c      	ldr	r0, [pc, #48]	; (80075e8 <prvInitialiseTaskLists+0x70>)
 80075b8:	f7fe fc4c 	bl	8005e54 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80075bc:	480b      	ldr	r0, [pc, #44]	; (80075ec <prvInitialiseTaskLists+0x74>)
 80075be:	f7fe fc49 	bl	8005e54 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80075c2:	4b0b      	ldr	r3, [pc, #44]	; (80075f0 <prvInitialiseTaskLists+0x78>)
 80075c4:	4a05      	ldr	r2, [pc, #20]	; (80075dc <prvInitialiseTaskLists+0x64>)
 80075c6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80075c8:	4b0a      	ldr	r3, [pc, #40]	; (80075f4 <prvInitialiseTaskLists+0x7c>)
 80075ca:	4a05      	ldr	r2, [pc, #20]	; (80075e0 <prvInitialiseTaskLists+0x68>)
 80075cc:	601a      	str	r2, [r3, #0]
}
 80075ce:	bf00      	nop
 80075d0:	3708      	adds	r7, #8
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bd80      	pop	{r7, pc}
 80075d6:	bf00      	nop
 80075d8:	20000ae8 	.word	0x20000ae8
 80075dc:	20000f48 	.word	0x20000f48
 80075e0:	20000f5c 	.word	0x20000f5c
 80075e4:	20000f78 	.word	0x20000f78
 80075e8:	20000f8c 	.word	0x20000f8c
 80075ec:	20000fa4 	.word	0x20000fa4
 80075f0:	20000f70 	.word	0x20000f70
 80075f4:	20000f74 	.word	0x20000f74

080075f8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	b082      	sub	sp, #8
 80075fc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80075fe:	e019      	b.n	8007634 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007600:	f000 fd64 	bl	80080cc <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8007604:	4b10      	ldr	r3, [pc, #64]	; (8007648 <prvCheckTasksWaitingTermination+0x50>)
 8007606:	68db      	ldr	r3, [r3, #12]
 8007608:	68db      	ldr	r3, [r3, #12]
 800760a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	3304      	adds	r3, #4
 8007610:	4618      	mov	r0, r3
 8007612:	f7fe fca5 	bl	8005f60 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007616:	4b0d      	ldr	r3, [pc, #52]	; (800764c <prvCheckTasksWaitingTermination+0x54>)
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	3b01      	subs	r3, #1
 800761c:	4a0b      	ldr	r2, [pc, #44]	; (800764c <prvCheckTasksWaitingTermination+0x54>)
 800761e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007620:	4b0b      	ldr	r3, [pc, #44]	; (8007650 <prvCheckTasksWaitingTermination+0x58>)
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	3b01      	subs	r3, #1
 8007626:	4a0a      	ldr	r2, [pc, #40]	; (8007650 <prvCheckTasksWaitingTermination+0x58>)
 8007628:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800762a:	f000 fd7f 	bl	800812c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800762e:	6878      	ldr	r0, [r7, #4]
 8007630:	f000 f810 	bl	8007654 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007634:	4b06      	ldr	r3, [pc, #24]	; (8007650 <prvCheckTasksWaitingTermination+0x58>)
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d1e1      	bne.n	8007600 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800763c:	bf00      	nop
 800763e:	bf00      	nop
 8007640:	3708      	adds	r7, #8
 8007642:	46bd      	mov	sp, r7
 8007644:	bd80      	pop	{r7, pc}
 8007646:	bf00      	nop
 8007648:	20000f8c 	.word	0x20000f8c
 800764c:	20000fb8 	.word	0x20000fb8
 8007650:	20000fa0 	.word	0x20000fa0

08007654 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007654:	b580      	push	{r7, lr}
 8007656:	b084      	sub	sp, #16
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	3354      	adds	r3, #84	; 0x54
 8007660:	4618      	mov	r0, r3
 8007662:	f001 fc81 	bl	8008f68 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800766c:	2b00      	cmp	r3, #0
 800766e:	d108      	bne.n	8007682 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007674:	4618      	mov	r0, r3
 8007676:	f000 feed 	bl	8008454 <vPortFree>
				vPortFree( pxTCB );
 800767a:	6878      	ldr	r0, [r7, #4]
 800767c:	f000 feea 	bl	8008454 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007680:	e018      	b.n	80076b4 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8007688:	2b01      	cmp	r3, #1
 800768a:	d103      	bne.n	8007694 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800768c:	6878      	ldr	r0, [r7, #4]
 800768e:	f000 fee1 	bl	8008454 <vPortFree>
	}
 8007692:	e00f      	b.n	80076b4 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800769a:	2b02      	cmp	r3, #2
 800769c:	d00a      	beq.n	80076b4 <prvDeleteTCB+0x60>
	__asm volatile
 800769e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076a2:	f383 8811 	msr	BASEPRI, r3
 80076a6:	f3bf 8f6f 	isb	sy
 80076aa:	f3bf 8f4f 	dsb	sy
 80076ae:	60fb      	str	r3, [r7, #12]
}
 80076b0:	bf00      	nop
 80076b2:	e7fe      	b.n	80076b2 <prvDeleteTCB+0x5e>
	}
 80076b4:	bf00      	nop
 80076b6:	3710      	adds	r7, #16
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}

080076bc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80076bc:	b480      	push	{r7}
 80076be:	b083      	sub	sp, #12
 80076c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80076c2:	4b0e      	ldr	r3, [pc, #56]	; (80076fc <prvResetNextTaskUnblockTime+0x40>)
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d101      	bne.n	80076d0 <prvResetNextTaskUnblockTime+0x14>
 80076cc:	2301      	movs	r3, #1
 80076ce:	e000      	b.n	80076d2 <prvResetNextTaskUnblockTime+0x16>
 80076d0:	2300      	movs	r3, #0
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d004      	beq.n	80076e0 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80076d6:	4b0a      	ldr	r3, [pc, #40]	; (8007700 <prvResetNextTaskUnblockTime+0x44>)
 80076d8:	f04f 32ff 	mov.w	r2, #4294967295
 80076dc:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80076de:	e008      	b.n	80076f2 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80076e0:	4b06      	ldr	r3, [pc, #24]	; (80076fc <prvResetNextTaskUnblockTime+0x40>)
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	68db      	ldr	r3, [r3, #12]
 80076e6:	68db      	ldr	r3, [r3, #12]
 80076e8:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	685b      	ldr	r3, [r3, #4]
 80076ee:	4a04      	ldr	r2, [pc, #16]	; (8007700 <prvResetNextTaskUnblockTime+0x44>)
 80076f0:	6013      	str	r3, [r2, #0]
}
 80076f2:	bf00      	nop
 80076f4:	370c      	adds	r7, #12
 80076f6:	46bd      	mov	sp, r7
 80076f8:	bc80      	pop	{r7}
 80076fa:	4770      	bx	lr
 80076fc:	20000f70 	.word	0x20000f70
 8007700:	20000fd8 	.word	0x20000fd8

08007704 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007704:	b480      	push	{r7}
 8007706:	b083      	sub	sp, #12
 8007708:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800770a:	4b0b      	ldr	r3, [pc, #44]	; (8007738 <xTaskGetSchedulerState+0x34>)
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d102      	bne.n	8007718 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007712:	2301      	movs	r3, #1
 8007714:	607b      	str	r3, [r7, #4]
 8007716:	e008      	b.n	800772a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007718:	4b08      	ldr	r3, [pc, #32]	; (800773c <xTaskGetSchedulerState+0x38>)
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	2b00      	cmp	r3, #0
 800771e:	d102      	bne.n	8007726 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007720:	2302      	movs	r3, #2
 8007722:	607b      	str	r3, [r7, #4]
 8007724:	e001      	b.n	800772a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007726:	2300      	movs	r3, #0
 8007728:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800772a:	687b      	ldr	r3, [r7, #4]
	}
 800772c:	4618      	mov	r0, r3
 800772e:	370c      	adds	r7, #12
 8007730:	46bd      	mov	sp, r7
 8007732:	bc80      	pop	{r7}
 8007734:	4770      	bx	lr
 8007736:	bf00      	nop
 8007738:	20000fc4 	.word	0x20000fc4
 800773c:	20000fe0 	.word	0x20000fe0

08007740 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007740:	b580      	push	{r7, lr}
 8007742:	b086      	sub	sp, #24
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800774c:	2300      	movs	r3, #0
 800774e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d056      	beq.n	8007804 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007756:	4b2e      	ldr	r3, [pc, #184]	; (8007810 <xTaskPriorityDisinherit+0xd0>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	693a      	ldr	r2, [r7, #16]
 800775c:	429a      	cmp	r2, r3
 800775e:	d00a      	beq.n	8007776 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007760:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007764:	f383 8811 	msr	BASEPRI, r3
 8007768:	f3bf 8f6f 	isb	sy
 800776c:	f3bf 8f4f 	dsb	sy
 8007770:	60fb      	str	r3, [r7, #12]
}
 8007772:	bf00      	nop
 8007774:	e7fe      	b.n	8007774 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007776:	693b      	ldr	r3, [r7, #16]
 8007778:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800777a:	2b00      	cmp	r3, #0
 800777c:	d10a      	bne.n	8007794 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800777e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007782:	f383 8811 	msr	BASEPRI, r3
 8007786:	f3bf 8f6f 	isb	sy
 800778a:	f3bf 8f4f 	dsb	sy
 800778e:	60bb      	str	r3, [r7, #8]
}
 8007790:	bf00      	nop
 8007792:	e7fe      	b.n	8007792 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8007794:	693b      	ldr	r3, [r7, #16]
 8007796:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007798:	1e5a      	subs	r2, r3, #1
 800779a:	693b      	ldr	r3, [r7, #16]
 800779c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800779e:	693b      	ldr	r3, [r7, #16]
 80077a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077a2:	693b      	ldr	r3, [r7, #16]
 80077a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80077a6:	429a      	cmp	r2, r3
 80077a8:	d02c      	beq.n	8007804 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80077aa:	693b      	ldr	r3, [r7, #16]
 80077ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d128      	bne.n	8007804 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80077b2:	693b      	ldr	r3, [r7, #16]
 80077b4:	3304      	adds	r3, #4
 80077b6:	4618      	mov	r0, r3
 80077b8:	f7fe fbd2 	bl	8005f60 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80077bc:	693b      	ldr	r3, [r7, #16]
 80077be:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80077c0:	693b      	ldr	r3, [r7, #16]
 80077c2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80077c4:	693b      	ldr	r3, [r7, #16]
 80077c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077c8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80077cc:	693b      	ldr	r3, [r7, #16]
 80077ce:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80077d0:	693b      	ldr	r3, [r7, #16]
 80077d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077d4:	4b0f      	ldr	r3, [pc, #60]	; (8007814 <xTaskPriorityDisinherit+0xd4>)
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	429a      	cmp	r2, r3
 80077da:	d903      	bls.n	80077e4 <xTaskPriorityDisinherit+0xa4>
 80077dc:	693b      	ldr	r3, [r7, #16]
 80077de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077e0:	4a0c      	ldr	r2, [pc, #48]	; (8007814 <xTaskPriorityDisinherit+0xd4>)
 80077e2:	6013      	str	r3, [r2, #0]
 80077e4:	693b      	ldr	r3, [r7, #16]
 80077e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80077e8:	4613      	mov	r3, r2
 80077ea:	009b      	lsls	r3, r3, #2
 80077ec:	4413      	add	r3, r2
 80077ee:	009b      	lsls	r3, r3, #2
 80077f0:	4a09      	ldr	r2, [pc, #36]	; (8007818 <xTaskPriorityDisinherit+0xd8>)
 80077f2:	441a      	add	r2, r3
 80077f4:	693b      	ldr	r3, [r7, #16]
 80077f6:	3304      	adds	r3, #4
 80077f8:	4619      	mov	r1, r3
 80077fa:	4610      	mov	r0, r2
 80077fc:	f7fe fb55 	bl	8005eaa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007800:	2301      	movs	r3, #1
 8007802:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007804:	697b      	ldr	r3, [r7, #20]
	}
 8007806:	4618      	mov	r0, r3
 8007808:	3718      	adds	r7, #24
 800780a:	46bd      	mov	sp, r7
 800780c:	bd80      	pop	{r7, pc}
 800780e:	bf00      	nop
 8007810:	20000ae4 	.word	0x20000ae4
 8007814:	20000fc0 	.word	0x20000fc0
 8007818:	20000ae8 	.word	0x20000ae8

0800781c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800781c:	b580      	push	{r7, lr}
 800781e:	b084      	sub	sp, #16
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
 8007824:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007826:	4b21      	ldr	r3, [pc, #132]	; (80078ac <prvAddCurrentTaskToDelayedList+0x90>)
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800782c:	4b20      	ldr	r3, [pc, #128]	; (80078b0 <prvAddCurrentTaskToDelayedList+0x94>)
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	3304      	adds	r3, #4
 8007832:	4618      	mov	r0, r3
 8007834:	f7fe fb94 	bl	8005f60 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800783e:	d10a      	bne.n	8007856 <prvAddCurrentTaskToDelayedList+0x3a>
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d007      	beq.n	8007856 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007846:	4b1a      	ldr	r3, [pc, #104]	; (80078b0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	3304      	adds	r3, #4
 800784c:	4619      	mov	r1, r3
 800784e:	4819      	ldr	r0, [pc, #100]	; (80078b4 <prvAddCurrentTaskToDelayedList+0x98>)
 8007850:	f7fe fb2b 	bl	8005eaa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007854:	e026      	b.n	80078a4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007856:	68fa      	ldr	r2, [r7, #12]
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	4413      	add	r3, r2
 800785c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800785e:	4b14      	ldr	r3, [pc, #80]	; (80078b0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	68ba      	ldr	r2, [r7, #8]
 8007864:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007866:	68ba      	ldr	r2, [r7, #8]
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	429a      	cmp	r2, r3
 800786c:	d209      	bcs.n	8007882 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800786e:	4b12      	ldr	r3, [pc, #72]	; (80078b8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007870:	681a      	ldr	r2, [r3, #0]
 8007872:	4b0f      	ldr	r3, [pc, #60]	; (80078b0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	3304      	adds	r3, #4
 8007878:	4619      	mov	r1, r3
 800787a:	4610      	mov	r0, r2
 800787c:	f7fe fb38 	bl	8005ef0 <vListInsert>
}
 8007880:	e010      	b.n	80078a4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007882:	4b0e      	ldr	r3, [pc, #56]	; (80078bc <prvAddCurrentTaskToDelayedList+0xa0>)
 8007884:	681a      	ldr	r2, [r3, #0]
 8007886:	4b0a      	ldr	r3, [pc, #40]	; (80078b0 <prvAddCurrentTaskToDelayedList+0x94>)
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	3304      	adds	r3, #4
 800788c:	4619      	mov	r1, r3
 800788e:	4610      	mov	r0, r2
 8007890:	f7fe fb2e 	bl	8005ef0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007894:	4b0a      	ldr	r3, [pc, #40]	; (80078c0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	68ba      	ldr	r2, [r7, #8]
 800789a:	429a      	cmp	r2, r3
 800789c:	d202      	bcs.n	80078a4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800789e:	4a08      	ldr	r2, [pc, #32]	; (80078c0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80078a0:	68bb      	ldr	r3, [r7, #8]
 80078a2:	6013      	str	r3, [r2, #0]
}
 80078a4:	bf00      	nop
 80078a6:	3710      	adds	r7, #16
 80078a8:	46bd      	mov	sp, r7
 80078aa:	bd80      	pop	{r7, pc}
 80078ac:	20000fbc 	.word	0x20000fbc
 80078b0:	20000ae4 	.word	0x20000ae4
 80078b4:	20000fa4 	.word	0x20000fa4
 80078b8:	20000f74 	.word	0x20000f74
 80078bc:	20000f70 	.word	0x20000f70
 80078c0:	20000fd8 	.word	0x20000fd8

080078c4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b08a      	sub	sp, #40	; 0x28
 80078c8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80078ca:	2300      	movs	r3, #0
 80078cc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80078ce:	f000 facb 	bl	8007e68 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80078d2:	4b1c      	ldr	r3, [pc, #112]	; (8007944 <xTimerCreateTimerTask+0x80>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d021      	beq.n	800791e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80078da:	2300      	movs	r3, #0
 80078dc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80078de:	2300      	movs	r3, #0
 80078e0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80078e2:	1d3a      	adds	r2, r7, #4
 80078e4:	f107 0108 	add.w	r1, r7, #8
 80078e8:	f107 030c 	add.w	r3, r7, #12
 80078ec:	4618      	mov	r0, r3
 80078ee:	f7fe fa97 	bl	8005e20 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80078f2:	6879      	ldr	r1, [r7, #4]
 80078f4:	68bb      	ldr	r3, [r7, #8]
 80078f6:	68fa      	ldr	r2, [r7, #12]
 80078f8:	9202      	str	r2, [sp, #8]
 80078fa:	9301      	str	r3, [sp, #4]
 80078fc:	2302      	movs	r3, #2
 80078fe:	9300      	str	r3, [sp, #0]
 8007900:	2300      	movs	r3, #0
 8007902:	460a      	mov	r2, r1
 8007904:	4910      	ldr	r1, [pc, #64]	; (8007948 <xTimerCreateTimerTask+0x84>)
 8007906:	4811      	ldr	r0, [pc, #68]	; (800794c <xTimerCreateTimerTask+0x88>)
 8007908:	f7ff f838 	bl	800697c <xTaskCreateStatic>
 800790c:	4603      	mov	r3, r0
 800790e:	4a10      	ldr	r2, [pc, #64]	; (8007950 <xTimerCreateTimerTask+0x8c>)
 8007910:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007912:	4b0f      	ldr	r3, [pc, #60]	; (8007950 <xTimerCreateTimerTask+0x8c>)
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	2b00      	cmp	r3, #0
 8007918:	d001      	beq.n	800791e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800791a:	2301      	movs	r3, #1
 800791c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800791e:	697b      	ldr	r3, [r7, #20]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d10a      	bne.n	800793a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8007924:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007928:	f383 8811 	msr	BASEPRI, r3
 800792c:	f3bf 8f6f 	isb	sy
 8007930:	f3bf 8f4f 	dsb	sy
 8007934:	613b      	str	r3, [r7, #16]
}
 8007936:	bf00      	nop
 8007938:	e7fe      	b.n	8007938 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800793a:	697b      	ldr	r3, [r7, #20]
}
 800793c:	4618      	mov	r0, r3
 800793e:	3718      	adds	r7, #24
 8007940:	46bd      	mov	sp, r7
 8007942:	bd80      	pop	{r7, pc}
 8007944:	20001014 	.word	0x20001014
 8007948:	0800910c 	.word	0x0800910c
 800794c:	08007a71 	.word	0x08007a71
 8007950:	20001018 	.word	0x20001018

08007954 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007954:	b580      	push	{r7, lr}
 8007956:	b08a      	sub	sp, #40	; 0x28
 8007958:	af00      	add	r7, sp, #0
 800795a:	60f8      	str	r0, [r7, #12]
 800795c:	60b9      	str	r1, [r7, #8]
 800795e:	607a      	str	r2, [r7, #4]
 8007960:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007962:	2300      	movs	r3, #0
 8007964:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d10a      	bne.n	8007982 <xTimerGenericCommand+0x2e>
	__asm volatile
 800796c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007970:	f383 8811 	msr	BASEPRI, r3
 8007974:	f3bf 8f6f 	isb	sy
 8007978:	f3bf 8f4f 	dsb	sy
 800797c:	623b      	str	r3, [r7, #32]
}
 800797e:	bf00      	nop
 8007980:	e7fe      	b.n	8007980 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007982:	4b1a      	ldr	r3, [pc, #104]	; (80079ec <xTimerGenericCommand+0x98>)
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d02a      	beq.n	80079e0 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800798a:	68bb      	ldr	r3, [r7, #8]
 800798c:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007996:	68bb      	ldr	r3, [r7, #8]
 8007998:	2b05      	cmp	r3, #5
 800799a:	dc18      	bgt.n	80079ce <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800799c:	f7ff feb2 	bl	8007704 <xTaskGetSchedulerState>
 80079a0:	4603      	mov	r3, r0
 80079a2:	2b02      	cmp	r3, #2
 80079a4:	d109      	bne.n	80079ba <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80079a6:	4b11      	ldr	r3, [pc, #68]	; (80079ec <xTimerGenericCommand+0x98>)
 80079a8:	6818      	ldr	r0, [r3, #0]
 80079aa:	f107 0110 	add.w	r1, r7, #16
 80079ae:	2300      	movs	r3, #0
 80079b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80079b2:	f7fe fc01 	bl	80061b8 <xQueueGenericSend>
 80079b6:	6278      	str	r0, [r7, #36]	; 0x24
 80079b8:	e012      	b.n	80079e0 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80079ba:	4b0c      	ldr	r3, [pc, #48]	; (80079ec <xTimerGenericCommand+0x98>)
 80079bc:	6818      	ldr	r0, [r3, #0]
 80079be:	f107 0110 	add.w	r1, r7, #16
 80079c2:	2300      	movs	r3, #0
 80079c4:	2200      	movs	r2, #0
 80079c6:	f7fe fbf7 	bl	80061b8 <xQueueGenericSend>
 80079ca:	6278      	str	r0, [r7, #36]	; 0x24
 80079cc:	e008      	b.n	80079e0 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80079ce:	4b07      	ldr	r3, [pc, #28]	; (80079ec <xTimerGenericCommand+0x98>)
 80079d0:	6818      	ldr	r0, [r3, #0]
 80079d2:	f107 0110 	add.w	r1, r7, #16
 80079d6:	2300      	movs	r3, #0
 80079d8:	683a      	ldr	r2, [r7, #0]
 80079da:	f7fe fceb 	bl	80063b4 <xQueueGenericSendFromISR>
 80079de:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80079e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80079e2:	4618      	mov	r0, r3
 80079e4:	3728      	adds	r7, #40	; 0x28
 80079e6:	46bd      	mov	sp, r7
 80079e8:	bd80      	pop	{r7, pc}
 80079ea:	bf00      	nop
 80079ec:	20001014 	.word	0x20001014

080079f0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b088      	sub	sp, #32
 80079f4:	af02      	add	r7, sp, #8
 80079f6:	6078      	str	r0, [r7, #4]
 80079f8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80079fa:	4b1c      	ldr	r3, [pc, #112]	; (8007a6c <prvProcessExpiredTimer+0x7c>)
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	68db      	ldr	r3, [r3, #12]
 8007a00:	68db      	ldr	r3, [r3, #12]
 8007a02:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007a04:	697b      	ldr	r3, [r7, #20]
 8007a06:	3304      	adds	r3, #4
 8007a08:	4618      	mov	r0, r3
 8007a0a:	f7fe faa9 	bl	8005f60 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007a0e:	697b      	ldr	r3, [r7, #20]
 8007a10:	69db      	ldr	r3, [r3, #28]
 8007a12:	2b01      	cmp	r3, #1
 8007a14:	d122      	bne.n	8007a5c <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007a16:	697b      	ldr	r3, [r7, #20]
 8007a18:	699a      	ldr	r2, [r3, #24]
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	18d1      	adds	r1, r2, r3
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	683a      	ldr	r2, [r7, #0]
 8007a22:	6978      	ldr	r0, [r7, #20]
 8007a24:	f000 f8c8 	bl	8007bb8 <prvInsertTimerInActiveList>
 8007a28:	4603      	mov	r3, r0
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d016      	beq.n	8007a5c <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007a2e:	2300      	movs	r3, #0
 8007a30:	9300      	str	r3, [sp, #0]
 8007a32:	2300      	movs	r3, #0
 8007a34:	687a      	ldr	r2, [r7, #4]
 8007a36:	2100      	movs	r1, #0
 8007a38:	6978      	ldr	r0, [r7, #20]
 8007a3a:	f7ff ff8b 	bl	8007954 <xTimerGenericCommand>
 8007a3e:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007a40:	693b      	ldr	r3, [r7, #16]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d10a      	bne.n	8007a5c <prvProcessExpiredTimer+0x6c>
	__asm volatile
 8007a46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a4a:	f383 8811 	msr	BASEPRI, r3
 8007a4e:	f3bf 8f6f 	isb	sy
 8007a52:	f3bf 8f4f 	dsb	sy
 8007a56:	60fb      	str	r3, [r7, #12]
}
 8007a58:	bf00      	nop
 8007a5a:	e7fe      	b.n	8007a5a <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007a5c:	697b      	ldr	r3, [r7, #20]
 8007a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a60:	6978      	ldr	r0, [r7, #20]
 8007a62:	4798      	blx	r3
}
 8007a64:	bf00      	nop
 8007a66:	3718      	adds	r7, #24
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	bd80      	pop	{r7, pc}
 8007a6c:	2000100c 	.word	0x2000100c

08007a70 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b084      	sub	sp, #16
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007a78:	f107 0308 	add.w	r3, r7, #8
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	f000 f857 	bl	8007b30 <prvGetNextExpireTime>
 8007a82:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007a84:	68bb      	ldr	r3, [r7, #8]
 8007a86:	4619      	mov	r1, r3
 8007a88:	68f8      	ldr	r0, [r7, #12]
 8007a8a:	f000 f803 	bl	8007a94 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007a8e:	f000 f8d5 	bl	8007c3c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007a92:	e7f1      	b.n	8007a78 <prvTimerTask+0x8>

08007a94 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007a94:	b580      	push	{r7, lr}
 8007a96:	b084      	sub	sp, #16
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
 8007a9c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007a9e:	f7ff fa3f 	bl	8006f20 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007aa2:	f107 0308 	add.w	r3, r7, #8
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	f000 f866 	bl	8007b78 <prvSampleTimeNow>
 8007aac:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007aae:	68bb      	ldr	r3, [r7, #8]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d130      	bne.n	8007b16 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d10a      	bne.n	8007ad0 <prvProcessTimerOrBlockTask+0x3c>
 8007aba:	687a      	ldr	r2, [r7, #4]
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	429a      	cmp	r2, r3
 8007ac0:	d806      	bhi.n	8007ad0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007ac2:	f7ff fa3b 	bl	8006f3c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007ac6:	68f9      	ldr	r1, [r7, #12]
 8007ac8:	6878      	ldr	r0, [r7, #4]
 8007aca:	f7ff ff91 	bl	80079f0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007ace:	e024      	b.n	8007b1a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d008      	beq.n	8007ae8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007ad6:	4b13      	ldr	r3, [pc, #76]	; (8007b24 <prvProcessTimerOrBlockTask+0x90>)
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	bf0c      	ite	eq
 8007ae0:	2301      	moveq	r3, #1
 8007ae2:	2300      	movne	r3, #0
 8007ae4:	b2db      	uxtb	r3, r3
 8007ae6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007ae8:	4b0f      	ldr	r3, [pc, #60]	; (8007b28 <prvProcessTimerOrBlockTask+0x94>)
 8007aea:	6818      	ldr	r0, [r3, #0]
 8007aec:	687a      	ldr	r2, [r7, #4]
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	1ad3      	subs	r3, r2, r3
 8007af2:	683a      	ldr	r2, [r7, #0]
 8007af4:	4619      	mov	r1, r3
 8007af6:	f7fe ff0d 	bl	8006914 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007afa:	f7ff fa1f 	bl	8006f3c <xTaskResumeAll>
 8007afe:	4603      	mov	r3, r0
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d10a      	bne.n	8007b1a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007b04:	4b09      	ldr	r3, [pc, #36]	; (8007b2c <prvProcessTimerOrBlockTask+0x98>)
 8007b06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b0a:	601a      	str	r2, [r3, #0]
 8007b0c:	f3bf 8f4f 	dsb	sy
 8007b10:	f3bf 8f6f 	isb	sy
}
 8007b14:	e001      	b.n	8007b1a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007b16:	f7ff fa11 	bl	8006f3c <xTaskResumeAll>
}
 8007b1a:	bf00      	nop
 8007b1c:	3710      	adds	r7, #16
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	bd80      	pop	{r7, pc}
 8007b22:	bf00      	nop
 8007b24:	20001010 	.word	0x20001010
 8007b28:	20001014 	.word	0x20001014
 8007b2c:	e000ed04 	.word	0xe000ed04

08007b30 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007b30:	b480      	push	{r7}
 8007b32:	b085      	sub	sp, #20
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007b38:	4b0e      	ldr	r3, [pc, #56]	; (8007b74 <prvGetNextExpireTime+0x44>)
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	bf0c      	ite	eq
 8007b42:	2301      	moveq	r3, #1
 8007b44:	2300      	movne	r3, #0
 8007b46:	b2db      	uxtb	r3, r3
 8007b48:	461a      	mov	r2, r3
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d105      	bne.n	8007b62 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007b56:	4b07      	ldr	r3, [pc, #28]	; (8007b74 <prvGetNextExpireTime+0x44>)
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	68db      	ldr	r3, [r3, #12]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	60fb      	str	r3, [r7, #12]
 8007b60:	e001      	b.n	8007b66 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007b62:	2300      	movs	r3, #0
 8007b64:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007b66:	68fb      	ldr	r3, [r7, #12]
}
 8007b68:	4618      	mov	r0, r3
 8007b6a:	3714      	adds	r7, #20
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	bc80      	pop	{r7}
 8007b70:	4770      	bx	lr
 8007b72:	bf00      	nop
 8007b74:	2000100c 	.word	0x2000100c

08007b78 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b084      	sub	sp, #16
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007b80:	f7ff fa7a 	bl	8007078 <xTaskGetTickCount>
 8007b84:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007b86:	4b0b      	ldr	r3, [pc, #44]	; (8007bb4 <prvSampleTimeNow+0x3c>)
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	68fa      	ldr	r2, [r7, #12]
 8007b8c:	429a      	cmp	r2, r3
 8007b8e:	d205      	bcs.n	8007b9c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007b90:	f000 f908 	bl	8007da4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	2201      	movs	r2, #1
 8007b98:	601a      	str	r2, [r3, #0]
 8007b9a:	e002      	b.n	8007ba2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007ba2:	4a04      	ldr	r2, [pc, #16]	; (8007bb4 <prvSampleTimeNow+0x3c>)
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
}
 8007baa:	4618      	mov	r0, r3
 8007bac:	3710      	adds	r7, #16
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	bd80      	pop	{r7, pc}
 8007bb2:	bf00      	nop
 8007bb4:	2000101c 	.word	0x2000101c

08007bb8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007bb8:	b580      	push	{r7, lr}
 8007bba:	b086      	sub	sp, #24
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	60f8      	str	r0, [r7, #12]
 8007bc0:	60b9      	str	r1, [r7, #8]
 8007bc2:	607a      	str	r2, [r7, #4]
 8007bc4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	68ba      	ldr	r2, [r7, #8]
 8007bce:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	68fa      	ldr	r2, [r7, #12]
 8007bd4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007bd6:	68ba      	ldr	r2, [r7, #8]
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	429a      	cmp	r2, r3
 8007bdc:	d812      	bhi.n	8007c04 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007bde:	687a      	ldr	r2, [r7, #4]
 8007be0:	683b      	ldr	r3, [r7, #0]
 8007be2:	1ad2      	subs	r2, r2, r3
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	699b      	ldr	r3, [r3, #24]
 8007be8:	429a      	cmp	r2, r3
 8007bea:	d302      	bcc.n	8007bf2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007bec:	2301      	movs	r3, #1
 8007bee:	617b      	str	r3, [r7, #20]
 8007bf0:	e01b      	b.n	8007c2a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007bf2:	4b10      	ldr	r3, [pc, #64]	; (8007c34 <prvInsertTimerInActiveList+0x7c>)
 8007bf4:	681a      	ldr	r2, [r3, #0]
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	3304      	adds	r3, #4
 8007bfa:	4619      	mov	r1, r3
 8007bfc:	4610      	mov	r0, r2
 8007bfe:	f7fe f977 	bl	8005ef0 <vListInsert>
 8007c02:	e012      	b.n	8007c2a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007c04:	687a      	ldr	r2, [r7, #4]
 8007c06:	683b      	ldr	r3, [r7, #0]
 8007c08:	429a      	cmp	r2, r3
 8007c0a:	d206      	bcs.n	8007c1a <prvInsertTimerInActiveList+0x62>
 8007c0c:	68ba      	ldr	r2, [r7, #8]
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	429a      	cmp	r2, r3
 8007c12:	d302      	bcc.n	8007c1a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007c14:	2301      	movs	r3, #1
 8007c16:	617b      	str	r3, [r7, #20]
 8007c18:	e007      	b.n	8007c2a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007c1a:	4b07      	ldr	r3, [pc, #28]	; (8007c38 <prvInsertTimerInActiveList+0x80>)
 8007c1c:	681a      	ldr	r2, [r3, #0]
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	3304      	adds	r3, #4
 8007c22:	4619      	mov	r1, r3
 8007c24:	4610      	mov	r0, r2
 8007c26:	f7fe f963 	bl	8005ef0 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007c2a:	697b      	ldr	r3, [r7, #20]
}
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	3718      	adds	r7, #24
 8007c30:	46bd      	mov	sp, r7
 8007c32:	bd80      	pop	{r7, pc}
 8007c34:	20001010 	.word	0x20001010
 8007c38:	2000100c 	.word	0x2000100c

08007c3c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b08e      	sub	sp, #56	; 0x38
 8007c40:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007c42:	e09d      	b.n	8007d80 <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	da18      	bge.n	8007c7c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007c4a:	1d3b      	adds	r3, r7, #4
 8007c4c:	3304      	adds	r3, #4
 8007c4e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007c50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d10a      	bne.n	8007c6c <prvProcessReceivedCommands+0x30>
	__asm volatile
 8007c56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c5a:	f383 8811 	msr	BASEPRI, r3
 8007c5e:	f3bf 8f6f 	isb	sy
 8007c62:	f3bf 8f4f 	dsb	sy
 8007c66:	61fb      	str	r3, [r7, #28]
}
 8007c68:	bf00      	nop
 8007c6a:	e7fe      	b.n	8007c6a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007c6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007c72:	6850      	ldr	r0, [r2, #4]
 8007c74:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007c76:	6892      	ldr	r2, [r2, #8]
 8007c78:	4611      	mov	r1, r2
 8007c7a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	db7d      	blt.n	8007d7e <prvProcessReceivedCommands+0x142>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007c86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c88:	695b      	ldr	r3, [r3, #20]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d004      	beq.n	8007c98 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007c8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c90:	3304      	adds	r3, #4
 8007c92:	4618      	mov	r0, r3
 8007c94:	f7fe f964 	bl	8005f60 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007c98:	463b      	mov	r3, r7
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	f7ff ff6c 	bl	8007b78 <prvSampleTimeNow>
 8007ca0:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2b09      	cmp	r3, #9
 8007ca6:	d86b      	bhi.n	8007d80 <prvProcessReceivedCommands+0x144>
 8007ca8:	a201      	add	r2, pc, #4	; (adr r2, 8007cb0 <prvProcessReceivedCommands+0x74>)
 8007caa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cae:	bf00      	nop
 8007cb0:	08007cd9 	.word	0x08007cd9
 8007cb4:	08007cd9 	.word	0x08007cd9
 8007cb8:	08007cd9 	.word	0x08007cd9
 8007cbc:	08007d81 	.word	0x08007d81
 8007cc0:	08007d35 	.word	0x08007d35
 8007cc4:	08007d6d 	.word	0x08007d6d
 8007cc8:	08007cd9 	.word	0x08007cd9
 8007ccc:	08007cd9 	.word	0x08007cd9
 8007cd0:	08007d81 	.word	0x08007d81
 8007cd4:	08007d35 	.word	0x08007d35
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007cd8:	68ba      	ldr	r2, [r7, #8]
 8007cda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cdc:	699b      	ldr	r3, [r3, #24]
 8007cde:	18d1      	adds	r1, r2, r3
 8007ce0:	68bb      	ldr	r3, [r7, #8]
 8007ce2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ce4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007ce6:	f7ff ff67 	bl	8007bb8 <prvInsertTimerInActiveList>
 8007cea:	4603      	mov	r3, r0
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d047      	beq.n	8007d80 <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007cf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cf4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007cf6:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007cf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cfa:	69db      	ldr	r3, [r3, #28]
 8007cfc:	2b01      	cmp	r3, #1
 8007cfe:	d13f      	bne.n	8007d80 <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007d00:	68ba      	ldr	r2, [r7, #8]
 8007d02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d04:	699b      	ldr	r3, [r3, #24]
 8007d06:	441a      	add	r2, r3
 8007d08:	2300      	movs	r3, #0
 8007d0a:	9300      	str	r3, [sp, #0]
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	2100      	movs	r1, #0
 8007d10:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007d12:	f7ff fe1f 	bl	8007954 <xTimerGenericCommand>
 8007d16:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007d18:	6a3b      	ldr	r3, [r7, #32]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d130      	bne.n	8007d80 <prvProcessReceivedCommands+0x144>
	__asm volatile
 8007d1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d22:	f383 8811 	msr	BASEPRI, r3
 8007d26:	f3bf 8f6f 	isb	sy
 8007d2a:	f3bf 8f4f 	dsb	sy
 8007d2e:	61bb      	str	r3, [r7, #24]
}
 8007d30:	bf00      	nop
 8007d32:	e7fe      	b.n	8007d32 <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007d34:	68ba      	ldr	r2, [r7, #8]
 8007d36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d38:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007d3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d3c:	699b      	ldr	r3, [r3, #24]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d10a      	bne.n	8007d58 <prvProcessReceivedCommands+0x11c>
	__asm volatile
 8007d42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d46:	f383 8811 	msr	BASEPRI, r3
 8007d4a:	f3bf 8f6f 	isb	sy
 8007d4e:	f3bf 8f4f 	dsb	sy
 8007d52:	617b      	str	r3, [r7, #20]
}
 8007d54:	bf00      	nop
 8007d56:	e7fe      	b.n	8007d56 <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007d58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d5a:	699a      	ldr	r2, [r3, #24]
 8007d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d5e:	18d1      	adds	r1, r2, r3
 8007d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d64:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007d66:	f7ff ff27 	bl	8007bb8 <prvInsertTimerInActiveList>
					break;
 8007d6a:	e009      	b.n	8007d80 <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8007d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d6e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d104      	bne.n	8007d80 <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 8007d76:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007d78:	f000 fb6c 	bl	8008454 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007d7c:	e000      	b.n	8007d80 <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8007d7e:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007d80:	4b07      	ldr	r3, [pc, #28]	; (8007da0 <prvProcessReceivedCommands+0x164>)
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	1d39      	adds	r1, r7, #4
 8007d86:	2200      	movs	r2, #0
 8007d88:	4618      	mov	r0, r3
 8007d8a:	f7fe fbab 	bl	80064e4 <xQueueReceive>
 8007d8e:	4603      	mov	r3, r0
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	f47f af57 	bne.w	8007c44 <prvProcessReceivedCommands+0x8>
	}
}
 8007d96:	bf00      	nop
 8007d98:	bf00      	nop
 8007d9a:	3730      	adds	r7, #48	; 0x30
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	bd80      	pop	{r7, pc}
 8007da0:	20001014 	.word	0x20001014

08007da4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b088      	sub	sp, #32
 8007da8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007daa:	e045      	b.n	8007e38 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007dac:	4b2c      	ldr	r3, [pc, #176]	; (8007e60 <prvSwitchTimerLists+0xbc>)
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	68db      	ldr	r3, [r3, #12]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007db6:	4b2a      	ldr	r3, [pc, #168]	; (8007e60 <prvSwitchTimerLists+0xbc>)
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	68db      	ldr	r3, [r3, #12]
 8007dbc:	68db      	ldr	r3, [r3, #12]
 8007dbe:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	3304      	adds	r3, #4
 8007dc4:	4618      	mov	r0, r3
 8007dc6:	f7fe f8cb 	bl	8005f60 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dce:	68f8      	ldr	r0, [r7, #12]
 8007dd0:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	69db      	ldr	r3, [r3, #28]
 8007dd6:	2b01      	cmp	r3, #1
 8007dd8:	d12e      	bne.n	8007e38 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	699b      	ldr	r3, [r3, #24]
 8007dde:	693a      	ldr	r2, [r7, #16]
 8007de0:	4413      	add	r3, r2
 8007de2:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007de4:	68ba      	ldr	r2, [r7, #8]
 8007de6:	693b      	ldr	r3, [r7, #16]
 8007de8:	429a      	cmp	r2, r3
 8007dea:	d90e      	bls.n	8007e0a <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	68ba      	ldr	r2, [r7, #8]
 8007df0:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	68fa      	ldr	r2, [r7, #12]
 8007df6:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007df8:	4b19      	ldr	r3, [pc, #100]	; (8007e60 <prvSwitchTimerLists+0xbc>)
 8007dfa:	681a      	ldr	r2, [r3, #0]
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	3304      	adds	r3, #4
 8007e00:	4619      	mov	r1, r3
 8007e02:	4610      	mov	r0, r2
 8007e04:	f7fe f874 	bl	8005ef0 <vListInsert>
 8007e08:	e016      	b.n	8007e38 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	9300      	str	r3, [sp, #0]
 8007e0e:	2300      	movs	r3, #0
 8007e10:	693a      	ldr	r2, [r7, #16]
 8007e12:	2100      	movs	r1, #0
 8007e14:	68f8      	ldr	r0, [r7, #12]
 8007e16:	f7ff fd9d 	bl	8007954 <xTimerGenericCommand>
 8007e1a:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d10a      	bne.n	8007e38 <prvSwitchTimerLists+0x94>
	__asm volatile
 8007e22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e26:	f383 8811 	msr	BASEPRI, r3
 8007e2a:	f3bf 8f6f 	isb	sy
 8007e2e:	f3bf 8f4f 	dsb	sy
 8007e32:	603b      	str	r3, [r7, #0]
}
 8007e34:	bf00      	nop
 8007e36:	e7fe      	b.n	8007e36 <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007e38:	4b09      	ldr	r3, [pc, #36]	; (8007e60 <prvSwitchTimerLists+0xbc>)
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d1b4      	bne.n	8007dac <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007e42:	4b07      	ldr	r3, [pc, #28]	; (8007e60 <prvSwitchTimerLists+0xbc>)
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007e48:	4b06      	ldr	r3, [pc, #24]	; (8007e64 <prvSwitchTimerLists+0xc0>)
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	4a04      	ldr	r2, [pc, #16]	; (8007e60 <prvSwitchTimerLists+0xbc>)
 8007e4e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007e50:	4a04      	ldr	r2, [pc, #16]	; (8007e64 <prvSwitchTimerLists+0xc0>)
 8007e52:	697b      	ldr	r3, [r7, #20]
 8007e54:	6013      	str	r3, [r2, #0]
}
 8007e56:	bf00      	nop
 8007e58:	3718      	adds	r7, #24
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	bd80      	pop	{r7, pc}
 8007e5e:	bf00      	nop
 8007e60:	2000100c 	.word	0x2000100c
 8007e64:	20001010 	.word	0x20001010

08007e68 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b082      	sub	sp, #8
 8007e6c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007e6e:	f000 f92d 	bl	80080cc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007e72:	4b15      	ldr	r3, [pc, #84]	; (8007ec8 <prvCheckForValidListAndQueue+0x60>)
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d120      	bne.n	8007ebc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007e7a:	4814      	ldr	r0, [pc, #80]	; (8007ecc <prvCheckForValidListAndQueue+0x64>)
 8007e7c:	f7fd ffea 	bl	8005e54 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007e80:	4813      	ldr	r0, [pc, #76]	; (8007ed0 <prvCheckForValidListAndQueue+0x68>)
 8007e82:	f7fd ffe7 	bl	8005e54 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007e86:	4b13      	ldr	r3, [pc, #76]	; (8007ed4 <prvCheckForValidListAndQueue+0x6c>)
 8007e88:	4a10      	ldr	r2, [pc, #64]	; (8007ecc <prvCheckForValidListAndQueue+0x64>)
 8007e8a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007e8c:	4b12      	ldr	r3, [pc, #72]	; (8007ed8 <prvCheckForValidListAndQueue+0x70>)
 8007e8e:	4a10      	ldr	r2, [pc, #64]	; (8007ed0 <prvCheckForValidListAndQueue+0x68>)
 8007e90:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007e92:	2300      	movs	r3, #0
 8007e94:	9300      	str	r3, [sp, #0]
 8007e96:	4b11      	ldr	r3, [pc, #68]	; (8007edc <prvCheckForValidListAndQueue+0x74>)
 8007e98:	4a11      	ldr	r2, [pc, #68]	; (8007ee0 <prvCheckForValidListAndQueue+0x78>)
 8007e9a:	2110      	movs	r1, #16
 8007e9c:	200a      	movs	r0, #10
 8007e9e:	f7fe f8f1 	bl	8006084 <xQueueGenericCreateStatic>
 8007ea2:	4603      	mov	r3, r0
 8007ea4:	4a08      	ldr	r2, [pc, #32]	; (8007ec8 <prvCheckForValidListAndQueue+0x60>)
 8007ea6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007ea8:	4b07      	ldr	r3, [pc, #28]	; (8007ec8 <prvCheckForValidListAndQueue+0x60>)
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d005      	beq.n	8007ebc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007eb0:	4b05      	ldr	r3, [pc, #20]	; (8007ec8 <prvCheckForValidListAndQueue+0x60>)
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	490b      	ldr	r1, [pc, #44]	; (8007ee4 <prvCheckForValidListAndQueue+0x7c>)
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	f7fe fd04 	bl	80068c4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007ebc:	f000 f936 	bl	800812c <vPortExitCritical>
}
 8007ec0:	bf00      	nop
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	bd80      	pop	{r7, pc}
 8007ec6:	bf00      	nop
 8007ec8:	20001014 	.word	0x20001014
 8007ecc:	20000fe4 	.word	0x20000fe4
 8007ed0:	20000ff8 	.word	0x20000ff8
 8007ed4:	2000100c 	.word	0x2000100c
 8007ed8:	20001010 	.word	0x20001010
 8007edc:	200010c0 	.word	0x200010c0
 8007ee0:	20001020 	.word	0x20001020
 8007ee4:	08009114 	.word	0x08009114

08007ee8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007ee8:	b480      	push	{r7}
 8007eea:	b085      	sub	sp, #20
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	60f8      	str	r0, [r7, #12]
 8007ef0:	60b9      	str	r1, [r7, #8]
 8007ef2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	3b04      	subs	r3, #4
 8007ef8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007f00:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	3b04      	subs	r3, #4
 8007f06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007f08:	68bb      	ldr	r3, [r7, #8]
 8007f0a:	f023 0201 	bic.w	r2, r3, #1
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	3b04      	subs	r3, #4
 8007f16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007f18:	4a08      	ldr	r2, [pc, #32]	; (8007f3c <pxPortInitialiseStack+0x54>)
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	3b14      	subs	r3, #20
 8007f22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007f24:	687a      	ldr	r2, [r7, #4]
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	3b20      	subs	r3, #32
 8007f2e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007f30:	68fb      	ldr	r3, [r7, #12]
}
 8007f32:	4618      	mov	r0, r3
 8007f34:	3714      	adds	r7, #20
 8007f36:	46bd      	mov	sp, r7
 8007f38:	bc80      	pop	{r7}
 8007f3a:	4770      	bx	lr
 8007f3c:	08007f41 	.word	0x08007f41

08007f40 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007f40:	b480      	push	{r7}
 8007f42:	b085      	sub	sp, #20
 8007f44:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8007f46:	2300      	movs	r3, #0
 8007f48:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007f4a:	4b12      	ldr	r3, [pc, #72]	; (8007f94 <prvTaskExitError+0x54>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f52:	d00a      	beq.n	8007f6a <prvTaskExitError+0x2a>
	__asm volatile
 8007f54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f58:	f383 8811 	msr	BASEPRI, r3
 8007f5c:	f3bf 8f6f 	isb	sy
 8007f60:	f3bf 8f4f 	dsb	sy
 8007f64:	60fb      	str	r3, [r7, #12]
}
 8007f66:	bf00      	nop
 8007f68:	e7fe      	b.n	8007f68 <prvTaskExitError+0x28>
	__asm volatile
 8007f6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f6e:	f383 8811 	msr	BASEPRI, r3
 8007f72:	f3bf 8f6f 	isb	sy
 8007f76:	f3bf 8f4f 	dsb	sy
 8007f7a:	60bb      	str	r3, [r7, #8]
}
 8007f7c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007f7e:	bf00      	nop
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d0fc      	beq.n	8007f80 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007f86:	bf00      	nop
 8007f88:	bf00      	nop
 8007f8a:	3714      	adds	r7, #20
 8007f8c:	46bd      	mov	sp, r7
 8007f8e:	bc80      	pop	{r7}
 8007f90:	4770      	bx	lr
 8007f92:	bf00      	nop
 8007f94:	20000020 	.word	0x20000020
	...

08007fa0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007fa0:	4b07      	ldr	r3, [pc, #28]	; (8007fc0 <pxCurrentTCBConst2>)
 8007fa2:	6819      	ldr	r1, [r3, #0]
 8007fa4:	6808      	ldr	r0, [r1, #0]
 8007fa6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007faa:	f380 8809 	msr	PSP, r0
 8007fae:	f3bf 8f6f 	isb	sy
 8007fb2:	f04f 0000 	mov.w	r0, #0
 8007fb6:	f380 8811 	msr	BASEPRI, r0
 8007fba:	f04e 0e0d 	orr.w	lr, lr, #13
 8007fbe:	4770      	bx	lr

08007fc0 <pxCurrentTCBConst2>:
 8007fc0:	20000ae4 	.word	0x20000ae4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007fc4:	bf00      	nop
 8007fc6:	bf00      	nop

08007fc8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007fc8:	4806      	ldr	r0, [pc, #24]	; (8007fe4 <prvPortStartFirstTask+0x1c>)
 8007fca:	6800      	ldr	r0, [r0, #0]
 8007fcc:	6800      	ldr	r0, [r0, #0]
 8007fce:	f380 8808 	msr	MSP, r0
 8007fd2:	b662      	cpsie	i
 8007fd4:	b661      	cpsie	f
 8007fd6:	f3bf 8f4f 	dsb	sy
 8007fda:	f3bf 8f6f 	isb	sy
 8007fde:	df00      	svc	0
 8007fe0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007fe2:	bf00      	nop
 8007fe4:	e000ed08 	.word	0xe000ed08

08007fe8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	b084      	sub	sp, #16
 8007fec:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007fee:	4b32      	ldr	r3, [pc, #200]	; (80080b8 <xPortStartScheduler+0xd0>)
 8007ff0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	781b      	ldrb	r3, [r3, #0]
 8007ff6:	b2db      	uxtb	r3, r3
 8007ff8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	22ff      	movs	r2, #255	; 0xff
 8007ffe:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	781b      	ldrb	r3, [r3, #0]
 8008004:	b2db      	uxtb	r3, r3
 8008006:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008008:	78fb      	ldrb	r3, [r7, #3]
 800800a:	b2db      	uxtb	r3, r3
 800800c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008010:	b2da      	uxtb	r2, r3
 8008012:	4b2a      	ldr	r3, [pc, #168]	; (80080bc <xPortStartScheduler+0xd4>)
 8008014:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008016:	4b2a      	ldr	r3, [pc, #168]	; (80080c0 <xPortStartScheduler+0xd8>)
 8008018:	2207      	movs	r2, #7
 800801a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800801c:	e009      	b.n	8008032 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800801e:	4b28      	ldr	r3, [pc, #160]	; (80080c0 <xPortStartScheduler+0xd8>)
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	3b01      	subs	r3, #1
 8008024:	4a26      	ldr	r2, [pc, #152]	; (80080c0 <xPortStartScheduler+0xd8>)
 8008026:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008028:	78fb      	ldrb	r3, [r7, #3]
 800802a:	b2db      	uxtb	r3, r3
 800802c:	005b      	lsls	r3, r3, #1
 800802e:	b2db      	uxtb	r3, r3
 8008030:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008032:	78fb      	ldrb	r3, [r7, #3]
 8008034:	b2db      	uxtb	r3, r3
 8008036:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800803a:	2b80      	cmp	r3, #128	; 0x80
 800803c:	d0ef      	beq.n	800801e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800803e:	4b20      	ldr	r3, [pc, #128]	; (80080c0 <xPortStartScheduler+0xd8>)
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f1c3 0307 	rsb	r3, r3, #7
 8008046:	2b04      	cmp	r3, #4
 8008048:	d00a      	beq.n	8008060 <xPortStartScheduler+0x78>
	__asm volatile
 800804a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800804e:	f383 8811 	msr	BASEPRI, r3
 8008052:	f3bf 8f6f 	isb	sy
 8008056:	f3bf 8f4f 	dsb	sy
 800805a:	60bb      	str	r3, [r7, #8]
}
 800805c:	bf00      	nop
 800805e:	e7fe      	b.n	800805e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008060:	4b17      	ldr	r3, [pc, #92]	; (80080c0 <xPortStartScheduler+0xd8>)
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	021b      	lsls	r3, r3, #8
 8008066:	4a16      	ldr	r2, [pc, #88]	; (80080c0 <xPortStartScheduler+0xd8>)
 8008068:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800806a:	4b15      	ldr	r3, [pc, #84]	; (80080c0 <xPortStartScheduler+0xd8>)
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008072:	4a13      	ldr	r2, [pc, #76]	; (80080c0 <xPortStartScheduler+0xd8>)
 8008074:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	b2da      	uxtb	r2, r3
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800807e:	4b11      	ldr	r3, [pc, #68]	; (80080c4 <xPortStartScheduler+0xdc>)
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	4a10      	ldr	r2, [pc, #64]	; (80080c4 <xPortStartScheduler+0xdc>)
 8008084:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008088:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800808a:	4b0e      	ldr	r3, [pc, #56]	; (80080c4 <xPortStartScheduler+0xdc>)
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	4a0d      	ldr	r2, [pc, #52]	; (80080c4 <xPortStartScheduler+0xdc>)
 8008090:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008094:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008096:	f000 f8b9 	bl	800820c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800809a:	4b0b      	ldr	r3, [pc, #44]	; (80080c8 <xPortStartScheduler+0xe0>)
 800809c:	2200      	movs	r2, #0
 800809e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80080a0:	f7ff ff92 	bl	8007fc8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80080a4:	f7ff f8b4 	bl	8007210 <vTaskSwitchContext>
	prvTaskExitError();
 80080a8:	f7ff ff4a 	bl	8007f40 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80080ac:	2300      	movs	r3, #0
}
 80080ae:	4618      	mov	r0, r3
 80080b0:	3710      	adds	r7, #16
 80080b2:	46bd      	mov	sp, r7
 80080b4:	bd80      	pop	{r7, pc}
 80080b6:	bf00      	nop
 80080b8:	e000e400 	.word	0xe000e400
 80080bc:	20001110 	.word	0x20001110
 80080c0:	20001114 	.word	0x20001114
 80080c4:	e000ed20 	.word	0xe000ed20
 80080c8:	20000020 	.word	0x20000020

080080cc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80080cc:	b480      	push	{r7}
 80080ce:	b083      	sub	sp, #12
 80080d0:	af00      	add	r7, sp, #0
	__asm volatile
 80080d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080d6:	f383 8811 	msr	BASEPRI, r3
 80080da:	f3bf 8f6f 	isb	sy
 80080de:	f3bf 8f4f 	dsb	sy
 80080e2:	607b      	str	r3, [r7, #4]
}
 80080e4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80080e6:	4b0f      	ldr	r3, [pc, #60]	; (8008124 <vPortEnterCritical+0x58>)
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	3301      	adds	r3, #1
 80080ec:	4a0d      	ldr	r2, [pc, #52]	; (8008124 <vPortEnterCritical+0x58>)
 80080ee:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80080f0:	4b0c      	ldr	r3, [pc, #48]	; (8008124 <vPortEnterCritical+0x58>)
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	2b01      	cmp	r3, #1
 80080f6:	d10f      	bne.n	8008118 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80080f8:	4b0b      	ldr	r3, [pc, #44]	; (8008128 <vPortEnterCritical+0x5c>)
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	b2db      	uxtb	r3, r3
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d00a      	beq.n	8008118 <vPortEnterCritical+0x4c>
	__asm volatile
 8008102:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008106:	f383 8811 	msr	BASEPRI, r3
 800810a:	f3bf 8f6f 	isb	sy
 800810e:	f3bf 8f4f 	dsb	sy
 8008112:	603b      	str	r3, [r7, #0]
}
 8008114:	bf00      	nop
 8008116:	e7fe      	b.n	8008116 <vPortEnterCritical+0x4a>
	}
}
 8008118:	bf00      	nop
 800811a:	370c      	adds	r7, #12
 800811c:	46bd      	mov	sp, r7
 800811e:	bc80      	pop	{r7}
 8008120:	4770      	bx	lr
 8008122:	bf00      	nop
 8008124:	20000020 	.word	0x20000020
 8008128:	e000ed04 	.word	0xe000ed04

0800812c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800812c:	b480      	push	{r7}
 800812e:	b083      	sub	sp, #12
 8008130:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008132:	4b11      	ldr	r3, [pc, #68]	; (8008178 <vPortExitCritical+0x4c>)
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	2b00      	cmp	r3, #0
 8008138:	d10a      	bne.n	8008150 <vPortExitCritical+0x24>
	__asm volatile
 800813a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800813e:	f383 8811 	msr	BASEPRI, r3
 8008142:	f3bf 8f6f 	isb	sy
 8008146:	f3bf 8f4f 	dsb	sy
 800814a:	607b      	str	r3, [r7, #4]
}
 800814c:	bf00      	nop
 800814e:	e7fe      	b.n	800814e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008150:	4b09      	ldr	r3, [pc, #36]	; (8008178 <vPortExitCritical+0x4c>)
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	3b01      	subs	r3, #1
 8008156:	4a08      	ldr	r2, [pc, #32]	; (8008178 <vPortExitCritical+0x4c>)
 8008158:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800815a:	4b07      	ldr	r3, [pc, #28]	; (8008178 <vPortExitCritical+0x4c>)
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d105      	bne.n	800816e <vPortExitCritical+0x42>
 8008162:	2300      	movs	r3, #0
 8008164:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	f383 8811 	msr	BASEPRI, r3
}
 800816c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800816e:	bf00      	nop
 8008170:	370c      	adds	r7, #12
 8008172:	46bd      	mov	sp, r7
 8008174:	bc80      	pop	{r7}
 8008176:	4770      	bx	lr
 8008178:	20000020 	.word	0x20000020
 800817c:	00000000 	.word	0x00000000

08008180 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008180:	f3ef 8009 	mrs	r0, PSP
 8008184:	f3bf 8f6f 	isb	sy
 8008188:	4b0d      	ldr	r3, [pc, #52]	; (80081c0 <pxCurrentTCBConst>)
 800818a:	681a      	ldr	r2, [r3, #0]
 800818c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008190:	6010      	str	r0, [r2, #0]
 8008192:	e92d 4008 	stmdb	sp!, {r3, lr}
 8008196:	f04f 0050 	mov.w	r0, #80	; 0x50
 800819a:	f380 8811 	msr	BASEPRI, r0
 800819e:	f7ff f837 	bl	8007210 <vTaskSwitchContext>
 80081a2:	f04f 0000 	mov.w	r0, #0
 80081a6:	f380 8811 	msr	BASEPRI, r0
 80081aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80081ae:	6819      	ldr	r1, [r3, #0]
 80081b0:	6808      	ldr	r0, [r1, #0]
 80081b2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80081b6:	f380 8809 	msr	PSP, r0
 80081ba:	f3bf 8f6f 	isb	sy
 80081be:	4770      	bx	lr

080081c0 <pxCurrentTCBConst>:
 80081c0:	20000ae4 	.word	0x20000ae4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80081c4:	bf00      	nop
 80081c6:	bf00      	nop

080081c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80081c8:	b580      	push	{r7, lr}
 80081ca:	b082      	sub	sp, #8
 80081cc:	af00      	add	r7, sp, #0
	__asm volatile
 80081ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081d2:	f383 8811 	msr	BASEPRI, r3
 80081d6:	f3bf 8f6f 	isb	sy
 80081da:	f3bf 8f4f 	dsb	sy
 80081de:	607b      	str	r3, [r7, #4]
}
 80081e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80081e2:	f7fe ff57 	bl	8007094 <xTaskIncrementTick>
 80081e6:	4603      	mov	r3, r0
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d003      	beq.n	80081f4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80081ec:	4b06      	ldr	r3, [pc, #24]	; (8008208 <SysTick_Handler+0x40>)
 80081ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80081f2:	601a      	str	r2, [r3, #0]
 80081f4:	2300      	movs	r3, #0
 80081f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	f383 8811 	msr	BASEPRI, r3
}
 80081fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008200:	bf00      	nop
 8008202:	3708      	adds	r7, #8
 8008204:	46bd      	mov	sp, r7
 8008206:	bd80      	pop	{r7, pc}
 8008208:	e000ed04 	.word	0xe000ed04

0800820c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800820c:	b480      	push	{r7}
 800820e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008210:	4b0a      	ldr	r3, [pc, #40]	; (800823c <vPortSetupTimerInterrupt+0x30>)
 8008212:	2200      	movs	r2, #0
 8008214:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008216:	4b0a      	ldr	r3, [pc, #40]	; (8008240 <vPortSetupTimerInterrupt+0x34>)
 8008218:	2200      	movs	r2, #0
 800821a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800821c:	4b09      	ldr	r3, [pc, #36]	; (8008244 <vPortSetupTimerInterrupt+0x38>)
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	4a09      	ldr	r2, [pc, #36]	; (8008248 <vPortSetupTimerInterrupt+0x3c>)
 8008222:	fba2 2303 	umull	r2, r3, r2, r3
 8008226:	099b      	lsrs	r3, r3, #6
 8008228:	4a08      	ldr	r2, [pc, #32]	; (800824c <vPortSetupTimerInterrupt+0x40>)
 800822a:	3b01      	subs	r3, #1
 800822c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800822e:	4b03      	ldr	r3, [pc, #12]	; (800823c <vPortSetupTimerInterrupt+0x30>)
 8008230:	2207      	movs	r2, #7
 8008232:	601a      	str	r2, [r3, #0]
}
 8008234:	bf00      	nop
 8008236:	46bd      	mov	sp, r7
 8008238:	bc80      	pop	{r7}
 800823a:	4770      	bx	lr
 800823c:	e000e010 	.word	0xe000e010
 8008240:	e000e018 	.word	0xe000e018
 8008244:	20000014 	.word	0x20000014
 8008248:	10624dd3 	.word	0x10624dd3
 800824c:	e000e014 	.word	0xe000e014

08008250 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008250:	b480      	push	{r7}
 8008252:	b085      	sub	sp, #20
 8008254:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008256:	f3ef 8305 	mrs	r3, IPSR
 800825a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	2b0f      	cmp	r3, #15
 8008260:	d914      	bls.n	800828c <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008262:	4a16      	ldr	r2, [pc, #88]	; (80082bc <vPortValidateInterruptPriority+0x6c>)
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	4413      	add	r3, r2
 8008268:	781b      	ldrb	r3, [r3, #0]
 800826a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800826c:	4b14      	ldr	r3, [pc, #80]	; (80082c0 <vPortValidateInterruptPriority+0x70>)
 800826e:	781b      	ldrb	r3, [r3, #0]
 8008270:	7afa      	ldrb	r2, [r7, #11]
 8008272:	429a      	cmp	r2, r3
 8008274:	d20a      	bcs.n	800828c <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8008276:	f04f 0350 	mov.w	r3, #80	; 0x50
 800827a:	f383 8811 	msr	BASEPRI, r3
 800827e:	f3bf 8f6f 	isb	sy
 8008282:	f3bf 8f4f 	dsb	sy
 8008286:	607b      	str	r3, [r7, #4]
}
 8008288:	bf00      	nop
 800828a:	e7fe      	b.n	800828a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800828c:	4b0d      	ldr	r3, [pc, #52]	; (80082c4 <vPortValidateInterruptPriority+0x74>)
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008294:	4b0c      	ldr	r3, [pc, #48]	; (80082c8 <vPortValidateInterruptPriority+0x78>)
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	429a      	cmp	r2, r3
 800829a:	d90a      	bls.n	80082b2 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800829c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082a0:	f383 8811 	msr	BASEPRI, r3
 80082a4:	f3bf 8f6f 	isb	sy
 80082a8:	f3bf 8f4f 	dsb	sy
 80082ac:	603b      	str	r3, [r7, #0]
}
 80082ae:	bf00      	nop
 80082b0:	e7fe      	b.n	80082b0 <vPortValidateInterruptPriority+0x60>
	}
 80082b2:	bf00      	nop
 80082b4:	3714      	adds	r7, #20
 80082b6:	46bd      	mov	sp, r7
 80082b8:	bc80      	pop	{r7}
 80082ba:	4770      	bx	lr
 80082bc:	e000e3f0 	.word	0xe000e3f0
 80082c0:	20001110 	.word	0x20001110
 80082c4:	e000ed0c 	.word	0xe000ed0c
 80082c8:	20001114 	.word	0x20001114

080082cc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b08a      	sub	sp, #40	; 0x28
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80082d4:	2300      	movs	r3, #0
 80082d6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80082d8:	f7fe fe22 	bl	8006f20 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80082dc:	4b58      	ldr	r3, [pc, #352]	; (8008440 <pvPortMalloc+0x174>)
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d101      	bne.n	80082e8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80082e4:	f000 f910 	bl	8008508 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80082e8:	4b56      	ldr	r3, [pc, #344]	; (8008444 <pvPortMalloc+0x178>)
 80082ea:	681a      	ldr	r2, [r3, #0]
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	4013      	ands	r3, r2
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	f040 808e 	bne.w	8008412 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d01d      	beq.n	8008338 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80082fc:	2208      	movs	r2, #8
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	4413      	add	r3, r2
 8008302:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	f003 0307 	and.w	r3, r3, #7
 800830a:	2b00      	cmp	r3, #0
 800830c:	d014      	beq.n	8008338 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	f023 0307 	bic.w	r3, r3, #7
 8008314:	3308      	adds	r3, #8
 8008316:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	f003 0307 	and.w	r3, r3, #7
 800831e:	2b00      	cmp	r3, #0
 8008320:	d00a      	beq.n	8008338 <pvPortMalloc+0x6c>
	__asm volatile
 8008322:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008326:	f383 8811 	msr	BASEPRI, r3
 800832a:	f3bf 8f6f 	isb	sy
 800832e:	f3bf 8f4f 	dsb	sy
 8008332:	617b      	str	r3, [r7, #20]
}
 8008334:	bf00      	nop
 8008336:	e7fe      	b.n	8008336 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2b00      	cmp	r3, #0
 800833c:	d069      	beq.n	8008412 <pvPortMalloc+0x146>
 800833e:	4b42      	ldr	r3, [pc, #264]	; (8008448 <pvPortMalloc+0x17c>)
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	687a      	ldr	r2, [r7, #4]
 8008344:	429a      	cmp	r2, r3
 8008346:	d864      	bhi.n	8008412 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008348:	4b40      	ldr	r3, [pc, #256]	; (800844c <pvPortMalloc+0x180>)
 800834a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800834c:	4b3f      	ldr	r3, [pc, #252]	; (800844c <pvPortMalloc+0x180>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008352:	e004      	b.n	800835e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008356:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800835e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008360:	685b      	ldr	r3, [r3, #4]
 8008362:	687a      	ldr	r2, [r7, #4]
 8008364:	429a      	cmp	r2, r3
 8008366:	d903      	bls.n	8008370 <pvPortMalloc+0xa4>
 8008368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d1f1      	bne.n	8008354 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008370:	4b33      	ldr	r3, [pc, #204]	; (8008440 <pvPortMalloc+0x174>)
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008376:	429a      	cmp	r2, r3
 8008378:	d04b      	beq.n	8008412 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800837a:	6a3b      	ldr	r3, [r7, #32]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	2208      	movs	r2, #8
 8008380:	4413      	add	r3, r2
 8008382:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008386:	681a      	ldr	r2, [r3, #0]
 8008388:	6a3b      	ldr	r3, [r7, #32]
 800838a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800838c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800838e:	685a      	ldr	r2, [r3, #4]
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	1ad2      	subs	r2, r2, r3
 8008394:	2308      	movs	r3, #8
 8008396:	005b      	lsls	r3, r3, #1
 8008398:	429a      	cmp	r2, r3
 800839a:	d91f      	bls.n	80083dc <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800839c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	4413      	add	r3, r2
 80083a2:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80083a4:	69bb      	ldr	r3, [r7, #24]
 80083a6:	f003 0307 	and.w	r3, r3, #7
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d00a      	beq.n	80083c4 <pvPortMalloc+0xf8>
	__asm volatile
 80083ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083b2:	f383 8811 	msr	BASEPRI, r3
 80083b6:	f3bf 8f6f 	isb	sy
 80083ba:	f3bf 8f4f 	dsb	sy
 80083be:	613b      	str	r3, [r7, #16]
}
 80083c0:	bf00      	nop
 80083c2:	e7fe      	b.n	80083c2 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80083c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083c6:	685a      	ldr	r2, [r3, #4]
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	1ad2      	subs	r2, r2, r3
 80083cc:	69bb      	ldr	r3, [r7, #24]
 80083ce:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80083d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083d2:	687a      	ldr	r2, [r7, #4]
 80083d4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80083d6:	69b8      	ldr	r0, [r7, #24]
 80083d8:	f000 f8f8 	bl	80085cc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80083dc:	4b1a      	ldr	r3, [pc, #104]	; (8008448 <pvPortMalloc+0x17c>)
 80083de:	681a      	ldr	r2, [r3, #0]
 80083e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083e2:	685b      	ldr	r3, [r3, #4]
 80083e4:	1ad3      	subs	r3, r2, r3
 80083e6:	4a18      	ldr	r2, [pc, #96]	; (8008448 <pvPortMalloc+0x17c>)
 80083e8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80083ea:	4b17      	ldr	r3, [pc, #92]	; (8008448 <pvPortMalloc+0x17c>)
 80083ec:	681a      	ldr	r2, [r3, #0]
 80083ee:	4b18      	ldr	r3, [pc, #96]	; (8008450 <pvPortMalloc+0x184>)
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	429a      	cmp	r2, r3
 80083f4:	d203      	bcs.n	80083fe <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80083f6:	4b14      	ldr	r3, [pc, #80]	; (8008448 <pvPortMalloc+0x17c>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	4a15      	ldr	r2, [pc, #84]	; (8008450 <pvPortMalloc+0x184>)
 80083fc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80083fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008400:	685a      	ldr	r2, [r3, #4]
 8008402:	4b10      	ldr	r3, [pc, #64]	; (8008444 <pvPortMalloc+0x178>)
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	431a      	orrs	r2, r3
 8008408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800840a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800840c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800840e:	2200      	movs	r2, #0
 8008410:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008412:	f7fe fd93 	bl	8006f3c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008416:	69fb      	ldr	r3, [r7, #28]
 8008418:	f003 0307 	and.w	r3, r3, #7
 800841c:	2b00      	cmp	r3, #0
 800841e:	d00a      	beq.n	8008436 <pvPortMalloc+0x16a>
	__asm volatile
 8008420:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008424:	f383 8811 	msr	BASEPRI, r3
 8008428:	f3bf 8f6f 	isb	sy
 800842c:	f3bf 8f4f 	dsb	sy
 8008430:	60fb      	str	r3, [r7, #12]
}
 8008432:	bf00      	nop
 8008434:	e7fe      	b.n	8008434 <pvPortMalloc+0x168>
	return pvReturn;
 8008436:	69fb      	ldr	r3, [r7, #28]
}
 8008438:	4618      	mov	r0, r3
 800843a:	3728      	adds	r7, #40	; 0x28
 800843c:	46bd      	mov	sp, r7
 800843e:	bd80      	pop	{r7, pc}
 8008440:	20001d20 	.word	0x20001d20
 8008444:	20001d2c 	.word	0x20001d2c
 8008448:	20001d24 	.word	0x20001d24
 800844c:	20001d18 	.word	0x20001d18
 8008450:	20001d28 	.word	0x20001d28

08008454 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b086      	sub	sp, #24
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d048      	beq.n	80084f8 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008466:	2308      	movs	r3, #8
 8008468:	425b      	negs	r3, r3
 800846a:	697a      	ldr	r2, [r7, #20]
 800846c:	4413      	add	r3, r2
 800846e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008470:	697b      	ldr	r3, [r7, #20]
 8008472:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008474:	693b      	ldr	r3, [r7, #16]
 8008476:	685a      	ldr	r2, [r3, #4]
 8008478:	4b21      	ldr	r3, [pc, #132]	; (8008500 <vPortFree+0xac>)
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	4013      	ands	r3, r2
 800847e:	2b00      	cmp	r3, #0
 8008480:	d10a      	bne.n	8008498 <vPortFree+0x44>
	__asm volatile
 8008482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008486:	f383 8811 	msr	BASEPRI, r3
 800848a:	f3bf 8f6f 	isb	sy
 800848e:	f3bf 8f4f 	dsb	sy
 8008492:	60fb      	str	r3, [r7, #12]
}
 8008494:	bf00      	nop
 8008496:	e7fe      	b.n	8008496 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008498:	693b      	ldr	r3, [r7, #16]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	2b00      	cmp	r3, #0
 800849e:	d00a      	beq.n	80084b6 <vPortFree+0x62>
	__asm volatile
 80084a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084a4:	f383 8811 	msr	BASEPRI, r3
 80084a8:	f3bf 8f6f 	isb	sy
 80084ac:	f3bf 8f4f 	dsb	sy
 80084b0:	60bb      	str	r3, [r7, #8]
}
 80084b2:	bf00      	nop
 80084b4:	e7fe      	b.n	80084b4 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80084b6:	693b      	ldr	r3, [r7, #16]
 80084b8:	685a      	ldr	r2, [r3, #4]
 80084ba:	4b11      	ldr	r3, [pc, #68]	; (8008500 <vPortFree+0xac>)
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	4013      	ands	r3, r2
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d019      	beq.n	80084f8 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80084c4:	693b      	ldr	r3, [r7, #16]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d115      	bne.n	80084f8 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80084cc:	693b      	ldr	r3, [r7, #16]
 80084ce:	685a      	ldr	r2, [r3, #4]
 80084d0:	4b0b      	ldr	r3, [pc, #44]	; (8008500 <vPortFree+0xac>)
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	43db      	mvns	r3, r3
 80084d6:	401a      	ands	r2, r3
 80084d8:	693b      	ldr	r3, [r7, #16]
 80084da:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80084dc:	f7fe fd20 	bl	8006f20 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80084e0:	693b      	ldr	r3, [r7, #16]
 80084e2:	685a      	ldr	r2, [r3, #4]
 80084e4:	4b07      	ldr	r3, [pc, #28]	; (8008504 <vPortFree+0xb0>)
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	4413      	add	r3, r2
 80084ea:	4a06      	ldr	r2, [pc, #24]	; (8008504 <vPortFree+0xb0>)
 80084ec:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80084ee:	6938      	ldr	r0, [r7, #16]
 80084f0:	f000 f86c 	bl	80085cc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80084f4:	f7fe fd22 	bl	8006f3c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80084f8:	bf00      	nop
 80084fa:	3718      	adds	r7, #24
 80084fc:	46bd      	mov	sp, r7
 80084fe:	bd80      	pop	{r7, pc}
 8008500:	20001d2c 	.word	0x20001d2c
 8008504:	20001d24 	.word	0x20001d24

08008508 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008508:	b480      	push	{r7}
 800850a:	b085      	sub	sp, #20
 800850c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800850e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8008512:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008514:	4b27      	ldr	r3, [pc, #156]	; (80085b4 <prvHeapInit+0xac>)
 8008516:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	f003 0307 	and.w	r3, r3, #7
 800851e:	2b00      	cmp	r3, #0
 8008520:	d00c      	beq.n	800853c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	3307      	adds	r3, #7
 8008526:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	f023 0307 	bic.w	r3, r3, #7
 800852e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008530:	68ba      	ldr	r2, [r7, #8]
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	1ad3      	subs	r3, r2, r3
 8008536:	4a1f      	ldr	r2, [pc, #124]	; (80085b4 <prvHeapInit+0xac>)
 8008538:	4413      	add	r3, r2
 800853a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008540:	4a1d      	ldr	r2, [pc, #116]	; (80085b8 <prvHeapInit+0xb0>)
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008546:	4b1c      	ldr	r3, [pc, #112]	; (80085b8 <prvHeapInit+0xb0>)
 8008548:	2200      	movs	r2, #0
 800854a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	68ba      	ldr	r2, [r7, #8]
 8008550:	4413      	add	r3, r2
 8008552:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008554:	2208      	movs	r2, #8
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	1a9b      	subs	r3, r3, r2
 800855a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	f023 0307 	bic.w	r3, r3, #7
 8008562:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	4a15      	ldr	r2, [pc, #84]	; (80085bc <prvHeapInit+0xb4>)
 8008568:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800856a:	4b14      	ldr	r3, [pc, #80]	; (80085bc <prvHeapInit+0xb4>)
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	2200      	movs	r2, #0
 8008570:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008572:	4b12      	ldr	r3, [pc, #72]	; (80085bc <prvHeapInit+0xb4>)
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	2200      	movs	r2, #0
 8008578:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800857e:	683b      	ldr	r3, [r7, #0]
 8008580:	68fa      	ldr	r2, [r7, #12]
 8008582:	1ad2      	subs	r2, r2, r3
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008588:	4b0c      	ldr	r3, [pc, #48]	; (80085bc <prvHeapInit+0xb4>)
 800858a:	681a      	ldr	r2, [r3, #0]
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008590:	683b      	ldr	r3, [r7, #0]
 8008592:	685b      	ldr	r3, [r3, #4]
 8008594:	4a0a      	ldr	r2, [pc, #40]	; (80085c0 <prvHeapInit+0xb8>)
 8008596:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008598:	683b      	ldr	r3, [r7, #0]
 800859a:	685b      	ldr	r3, [r3, #4]
 800859c:	4a09      	ldr	r2, [pc, #36]	; (80085c4 <prvHeapInit+0xbc>)
 800859e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80085a0:	4b09      	ldr	r3, [pc, #36]	; (80085c8 <prvHeapInit+0xc0>)
 80085a2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80085a6:	601a      	str	r2, [r3, #0]
}
 80085a8:	bf00      	nop
 80085aa:	3714      	adds	r7, #20
 80085ac:	46bd      	mov	sp, r7
 80085ae:	bc80      	pop	{r7}
 80085b0:	4770      	bx	lr
 80085b2:	bf00      	nop
 80085b4:	20001118 	.word	0x20001118
 80085b8:	20001d18 	.word	0x20001d18
 80085bc:	20001d20 	.word	0x20001d20
 80085c0:	20001d28 	.word	0x20001d28
 80085c4:	20001d24 	.word	0x20001d24
 80085c8:	20001d2c 	.word	0x20001d2c

080085cc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80085cc:	b480      	push	{r7}
 80085ce:	b085      	sub	sp, #20
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80085d4:	4b27      	ldr	r3, [pc, #156]	; (8008674 <prvInsertBlockIntoFreeList+0xa8>)
 80085d6:	60fb      	str	r3, [r7, #12]
 80085d8:	e002      	b.n	80085e0 <prvInsertBlockIntoFreeList+0x14>
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	60fb      	str	r3, [r7, #12]
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	687a      	ldr	r2, [r7, #4]
 80085e6:	429a      	cmp	r2, r3
 80085e8:	d8f7      	bhi.n	80085da <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	685b      	ldr	r3, [r3, #4]
 80085f2:	68ba      	ldr	r2, [r7, #8]
 80085f4:	4413      	add	r3, r2
 80085f6:	687a      	ldr	r2, [r7, #4]
 80085f8:	429a      	cmp	r2, r3
 80085fa:	d108      	bne.n	800860e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	685a      	ldr	r2, [r3, #4]
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	685b      	ldr	r3, [r3, #4]
 8008604:	441a      	add	r2, r3
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	685b      	ldr	r3, [r3, #4]
 8008616:	68ba      	ldr	r2, [r7, #8]
 8008618:	441a      	add	r2, r3
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	429a      	cmp	r2, r3
 8008620:	d118      	bne.n	8008654 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	681a      	ldr	r2, [r3, #0]
 8008626:	4b14      	ldr	r3, [pc, #80]	; (8008678 <prvInsertBlockIntoFreeList+0xac>)
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	429a      	cmp	r2, r3
 800862c:	d00d      	beq.n	800864a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	685a      	ldr	r2, [r3, #4]
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	685b      	ldr	r3, [r3, #4]
 8008638:	441a      	add	r2, r3
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	681a      	ldr	r2, [r3, #0]
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	601a      	str	r2, [r3, #0]
 8008648:	e008      	b.n	800865c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800864a:	4b0b      	ldr	r3, [pc, #44]	; (8008678 <prvInsertBlockIntoFreeList+0xac>)
 800864c:	681a      	ldr	r2, [r3, #0]
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	601a      	str	r2, [r3, #0]
 8008652:	e003      	b.n	800865c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	681a      	ldr	r2, [r3, #0]
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800865c:	68fa      	ldr	r2, [r7, #12]
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	429a      	cmp	r2, r3
 8008662:	d002      	beq.n	800866a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	687a      	ldr	r2, [r7, #4]
 8008668:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800866a:	bf00      	nop
 800866c:	3714      	adds	r7, #20
 800866e:	46bd      	mov	sp, r7
 8008670:	bc80      	pop	{r7}
 8008672:	4770      	bx	lr
 8008674:	20001d18 	.word	0x20001d18
 8008678:	20001d20 	.word	0x20001d20

0800867c <sqrt>:
 800867c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800867e:	4606      	mov	r6, r0
 8008680:	460f      	mov	r7, r1
 8008682:	f000 f841 	bl	8008708 <__ieee754_sqrt>
 8008686:	4632      	mov	r2, r6
 8008688:	4604      	mov	r4, r0
 800868a:	460d      	mov	r5, r1
 800868c:	463b      	mov	r3, r7
 800868e:	4630      	mov	r0, r6
 8008690:	4639      	mov	r1, r7
 8008692:	f7f8 f9b3 	bl	80009fc <__aeabi_dcmpun>
 8008696:	b990      	cbnz	r0, 80086be <sqrt+0x42>
 8008698:	2200      	movs	r2, #0
 800869a:	2300      	movs	r3, #0
 800869c:	4630      	mov	r0, r6
 800869e:	4639      	mov	r1, r7
 80086a0:	f7f8 f984 	bl	80009ac <__aeabi_dcmplt>
 80086a4:	b158      	cbz	r0, 80086be <sqrt+0x42>
 80086a6:	f000 fc0f 	bl	8008ec8 <__errno>
 80086aa:	2321      	movs	r3, #33	; 0x21
 80086ac:	2200      	movs	r2, #0
 80086ae:	6003      	str	r3, [r0, #0]
 80086b0:	2300      	movs	r3, #0
 80086b2:	4610      	mov	r0, r2
 80086b4:	4619      	mov	r1, r3
 80086b6:	f7f8 f831 	bl	800071c <__aeabi_ddiv>
 80086ba:	4604      	mov	r4, r0
 80086bc:	460d      	mov	r5, r1
 80086be:	4620      	mov	r0, r4
 80086c0:	4629      	mov	r1, r5
 80086c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080086c4 <asinf>:
 80086c4:	b538      	push	{r3, r4, r5, lr}
 80086c6:	4604      	mov	r4, r0
 80086c8:	f000 f8ce 	bl	8008868 <__ieee754_asinf>
 80086cc:	4621      	mov	r1, r4
 80086ce:	4605      	mov	r5, r0
 80086d0:	4620      	mov	r0, r4
 80086d2:	f7f8 fccd 	bl	8001070 <__aeabi_fcmpun>
 80086d6:	b980      	cbnz	r0, 80086fa <asinf+0x36>
 80086d8:	4620      	mov	r0, r4
 80086da:	f000 fbed 	bl	8008eb8 <fabsf>
 80086de:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80086e2:	f7f8 fcbb 	bl	800105c <__aeabi_fcmpgt>
 80086e6:	b140      	cbz	r0, 80086fa <asinf+0x36>
 80086e8:	f000 fbee 	bl	8008ec8 <__errno>
 80086ec:	2321      	movs	r3, #33	; 0x21
 80086ee:	6003      	str	r3, [r0, #0]
 80086f0:	4803      	ldr	r0, [pc, #12]	; (8008700 <asinf+0x3c>)
 80086f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80086f6:	f000 bbe3 	b.w	8008ec0 <nanf>
 80086fa:	4628      	mov	r0, r5
 80086fc:	bd38      	pop	{r3, r4, r5, pc}
 80086fe:	bf00      	nop
 8008700:	0800917c 	.word	0x0800917c

08008704 <atan2f>:
 8008704:	f000 b9f4 	b.w	8008af0 <__ieee754_atan2f>

08008708 <__ieee754_sqrt>:
 8008708:	f8df c158 	ldr.w	ip, [pc, #344]	; 8008864 <__ieee754_sqrt+0x15c>
 800870c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008710:	ea3c 0c01 	bics.w	ip, ip, r1
 8008714:	4606      	mov	r6, r0
 8008716:	460d      	mov	r5, r1
 8008718:	460c      	mov	r4, r1
 800871a:	460a      	mov	r2, r1
 800871c:	4607      	mov	r7, r0
 800871e:	4603      	mov	r3, r0
 8008720:	d10f      	bne.n	8008742 <__ieee754_sqrt+0x3a>
 8008722:	4602      	mov	r2, r0
 8008724:	460b      	mov	r3, r1
 8008726:	f7f7 fecf 	bl	80004c8 <__aeabi_dmul>
 800872a:	4602      	mov	r2, r0
 800872c:	460b      	mov	r3, r1
 800872e:	4630      	mov	r0, r6
 8008730:	4629      	mov	r1, r5
 8008732:	f7f7 fd13 	bl	800015c <__adddf3>
 8008736:	4606      	mov	r6, r0
 8008738:	460d      	mov	r5, r1
 800873a:	4630      	mov	r0, r6
 800873c:	4629      	mov	r1, r5
 800873e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008742:	2900      	cmp	r1, #0
 8008744:	dc0e      	bgt.n	8008764 <__ieee754_sqrt+0x5c>
 8008746:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800874a:	ea5c 0707 	orrs.w	r7, ip, r7
 800874e:	d0f4      	beq.n	800873a <__ieee754_sqrt+0x32>
 8008750:	b141      	cbz	r1, 8008764 <__ieee754_sqrt+0x5c>
 8008752:	4602      	mov	r2, r0
 8008754:	460b      	mov	r3, r1
 8008756:	f7f7 fcff 	bl	8000158 <__aeabi_dsub>
 800875a:	4602      	mov	r2, r0
 800875c:	460b      	mov	r3, r1
 800875e:	f7f7 ffdd 	bl	800071c <__aeabi_ddiv>
 8008762:	e7e8      	b.n	8008736 <__ieee754_sqrt+0x2e>
 8008764:	1521      	asrs	r1, r4, #20
 8008766:	d075      	beq.n	8008854 <__ieee754_sqrt+0x14c>
 8008768:	07cc      	lsls	r4, r1, #31
 800876a:	f04f 0400 	mov.w	r4, #0
 800876e:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8008772:	f2a1 37ff 	subw	r7, r1, #1023	; 0x3ff
 8008776:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800877a:	bf5e      	ittt	pl
 800877c:	0fd9      	lsrpl	r1, r3, #31
 800877e:	005b      	lslpl	r3, r3, #1
 8008780:	eb01 0242 	addpl.w	r2, r1, r2, lsl #1
 8008784:	0fd9      	lsrs	r1, r3, #31
 8008786:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800878a:	2516      	movs	r5, #22
 800878c:	4620      	mov	r0, r4
 800878e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008792:	107f      	asrs	r7, r7, #1
 8008794:	005b      	lsls	r3, r3, #1
 8008796:	1846      	adds	r6, r0, r1
 8008798:	4296      	cmp	r6, r2
 800879a:	bfde      	ittt	le
 800879c:	1b92      	suble	r2, r2, r6
 800879e:	1870      	addle	r0, r6, r1
 80087a0:	1864      	addle	r4, r4, r1
 80087a2:	0052      	lsls	r2, r2, #1
 80087a4:	3d01      	subs	r5, #1
 80087a6:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 80087aa:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80087ae:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80087b2:	d1f0      	bne.n	8008796 <__ieee754_sqrt+0x8e>
 80087b4:	4629      	mov	r1, r5
 80087b6:	f04f 0e20 	mov.w	lr, #32
 80087ba:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80087be:	4282      	cmp	r2, r0
 80087c0:	eb06 0c05 	add.w	ip, r6, r5
 80087c4:	dc02      	bgt.n	80087cc <__ieee754_sqrt+0xc4>
 80087c6:	d113      	bne.n	80087f0 <__ieee754_sqrt+0xe8>
 80087c8:	459c      	cmp	ip, r3
 80087ca:	d811      	bhi.n	80087f0 <__ieee754_sqrt+0xe8>
 80087cc:	f1bc 0f00 	cmp.w	ip, #0
 80087d0:	eb0c 0506 	add.w	r5, ip, r6
 80087d4:	da43      	bge.n	800885e <__ieee754_sqrt+0x156>
 80087d6:	2d00      	cmp	r5, #0
 80087d8:	db41      	blt.n	800885e <__ieee754_sqrt+0x156>
 80087da:	f100 0801 	add.w	r8, r0, #1
 80087de:	1a12      	subs	r2, r2, r0
 80087e0:	4640      	mov	r0, r8
 80087e2:	459c      	cmp	ip, r3
 80087e4:	bf88      	it	hi
 80087e6:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80087ea:	eba3 030c 	sub.w	r3, r3, ip
 80087ee:	4431      	add	r1, r6
 80087f0:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 80087f4:	f1be 0e01 	subs.w	lr, lr, #1
 80087f8:	eb0c 0242 	add.w	r2, ip, r2, lsl #1
 80087fc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008800:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8008804:	d1db      	bne.n	80087be <__ieee754_sqrt+0xb6>
 8008806:	4313      	orrs	r3, r2
 8008808:	d006      	beq.n	8008818 <__ieee754_sqrt+0x110>
 800880a:	1c48      	adds	r0, r1, #1
 800880c:	bf0b      	itete	eq
 800880e:	4671      	moveq	r1, lr
 8008810:	3101      	addne	r1, #1
 8008812:	3401      	addeq	r4, #1
 8008814:	f021 0101 	bicne.w	r1, r1, #1
 8008818:	1063      	asrs	r3, r4, #1
 800881a:	0849      	lsrs	r1, r1, #1
 800881c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8008820:	07e2      	lsls	r2, r4, #31
 8008822:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8008826:	bf48      	it	mi
 8008828:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800882c:	460e      	mov	r6, r1
 800882e:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8008832:	e782      	b.n	800873a <__ieee754_sqrt+0x32>
 8008834:	0ada      	lsrs	r2, r3, #11
 8008836:	3815      	subs	r0, #21
 8008838:	055b      	lsls	r3, r3, #21
 800883a:	2a00      	cmp	r2, #0
 800883c:	d0fa      	beq.n	8008834 <__ieee754_sqrt+0x12c>
 800883e:	02d5      	lsls	r5, r2, #11
 8008840:	d50a      	bpl.n	8008858 <__ieee754_sqrt+0x150>
 8008842:	f1c1 0420 	rsb	r4, r1, #32
 8008846:	fa23 f404 	lsr.w	r4, r3, r4
 800884a:	1e4d      	subs	r5, r1, #1
 800884c:	408b      	lsls	r3, r1
 800884e:	4322      	orrs	r2, r4
 8008850:	1b41      	subs	r1, r0, r5
 8008852:	e789      	b.n	8008768 <__ieee754_sqrt+0x60>
 8008854:	4608      	mov	r0, r1
 8008856:	e7f0      	b.n	800883a <__ieee754_sqrt+0x132>
 8008858:	0052      	lsls	r2, r2, #1
 800885a:	3101      	adds	r1, #1
 800885c:	e7ef      	b.n	800883e <__ieee754_sqrt+0x136>
 800885e:	4680      	mov	r8, r0
 8008860:	e7bd      	b.n	80087de <__ieee754_sqrt+0xd6>
 8008862:	bf00      	nop
 8008864:	7ff00000 	.word	0x7ff00000

08008868 <__ieee754_asinf>:
 8008868:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800886c:	f020 4800 	bic.w	r8, r0, #2147483648	; 0x80000000
 8008870:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 8008874:	4604      	mov	r4, r0
 8008876:	4605      	mov	r5, r0
 8008878:	d10c      	bne.n	8008894 <__ieee754_asinf+0x2c>
 800887a:	498d      	ldr	r1, [pc, #564]	; (8008ab0 <__ieee754_asinf+0x248>)
 800887c:	f7f8 fa32 	bl	8000ce4 <__aeabi_fmul>
 8008880:	498c      	ldr	r1, [pc, #560]	; (8008ab4 <__ieee754_asinf+0x24c>)
 8008882:	4605      	mov	r5, r0
 8008884:	4620      	mov	r0, r4
 8008886:	f7f8 fa2d 	bl	8000ce4 <__aeabi_fmul>
 800888a:	4601      	mov	r1, r0
 800888c:	4628      	mov	r0, r5
 800888e:	f7f8 f921 	bl	8000ad4 <__addsf3>
 8008892:	e006      	b.n	80088a2 <__ieee754_asinf+0x3a>
 8008894:	dd07      	ble.n	80088a6 <__ieee754_asinf+0x3e>
 8008896:	4601      	mov	r1, r0
 8008898:	f7f8 f91a 	bl	8000ad0 <__aeabi_fsub>
 800889c:	4601      	mov	r1, r0
 800889e:	f7f8 fad5 	bl	8000e4c <__aeabi_fdiv>
 80088a2:	4604      	mov	r4, r0
 80088a4:	e00e      	b.n	80088c4 <__ieee754_asinf+0x5c>
 80088a6:	f1b8 5f7c 	cmp.w	r8, #1056964608	; 0x3f000000
 80088aa:	da58      	bge.n	800895e <__ieee754_asinf+0xf6>
 80088ac:	f1b8 5f48 	cmp.w	r8, #838860800	; 0x32000000
 80088b0:	da0b      	bge.n	80088ca <__ieee754_asinf+0x62>
 80088b2:	4981      	ldr	r1, [pc, #516]	; (8008ab8 <__ieee754_asinf+0x250>)
 80088b4:	f7f8 f90e 	bl	8000ad4 <__addsf3>
 80088b8:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80088bc:	f7f8 fbce 	bl	800105c <__aeabi_fcmpgt>
 80088c0:	2800      	cmp	r0, #0
 80088c2:	d04c      	beq.n	800895e <__ieee754_asinf+0xf6>
 80088c4:	4620      	mov	r0, r4
 80088c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088ca:	4601      	mov	r1, r0
 80088cc:	f7f8 fa0a 	bl	8000ce4 <__aeabi_fmul>
 80088d0:	4605      	mov	r5, r0
 80088d2:	497a      	ldr	r1, [pc, #488]	; (8008abc <__ieee754_asinf+0x254>)
 80088d4:	f7f8 fa06 	bl	8000ce4 <__aeabi_fmul>
 80088d8:	4979      	ldr	r1, [pc, #484]	; (8008ac0 <__ieee754_asinf+0x258>)
 80088da:	f7f8 f8fb 	bl	8000ad4 <__addsf3>
 80088de:	4629      	mov	r1, r5
 80088e0:	f7f8 fa00 	bl	8000ce4 <__aeabi_fmul>
 80088e4:	4977      	ldr	r1, [pc, #476]	; (8008ac4 <__ieee754_asinf+0x25c>)
 80088e6:	f7f8 f8f3 	bl	8000ad0 <__aeabi_fsub>
 80088ea:	4629      	mov	r1, r5
 80088ec:	f7f8 f9fa 	bl	8000ce4 <__aeabi_fmul>
 80088f0:	4975      	ldr	r1, [pc, #468]	; (8008ac8 <__ieee754_asinf+0x260>)
 80088f2:	f7f8 f8ef 	bl	8000ad4 <__addsf3>
 80088f6:	4629      	mov	r1, r5
 80088f8:	f7f8 f9f4 	bl	8000ce4 <__aeabi_fmul>
 80088fc:	4973      	ldr	r1, [pc, #460]	; (8008acc <__ieee754_asinf+0x264>)
 80088fe:	f7f8 f8e7 	bl	8000ad0 <__aeabi_fsub>
 8008902:	4629      	mov	r1, r5
 8008904:	f7f8 f9ee 	bl	8000ce4 <__aeabi_fmul>
 8008908:	4971      	ldr	r1, [pc, #452]	; (8008ad0 <__ieee754_asinf+0x268>)
 800890a:	f7f8 f8e3 	bl	8000ad4 <__addsf3>
 800890e:	4629      	mov	r1, r5
 8008910:	f7f8 f9e8 	bl	8000ce4 <__aeabi_fmul>
 8008914:	496f      	ldr	r1, [pc, #444]	; (8008ad4 <__ieee754_asinf+0x26c>)
 8008916:	4606      	mov	r6, r0
 8008918:	4628      	mov	r0, r5
 800891a:	f7f8 f9e3 	bl	8000ce4 <__aeabi_fmul>
 800891e:	496e      	ldr	r1, [pc, #440]	; (8008ad8 <__ieee754_asinf+0x270>)
 8008920:	f7f8 f8d6 	bl	8000ad0 <__aeabi_fsub>
 8008924:	4629      	mov	r1, r5
 8008926:	f7f8 f9dd 	bl	8000ce4 <__aeabi_fmul>
 800892a:	496c      	ldr	r1, [pc, #432]	; (8008adc <__ieee754_asinf+0x274>)
 800892c:	f7f8 f8d2 	bl	8000ad4 <__addsf3>
 8008930:	4629      	mov	r1, r5
 8008932:	f7f8 f9d7 	bl	8000ce4 <__aeabi_fmul>
 8008936:	496a      	ldr	r1, [pc, #424]	; (8008ae0 <__ieee754_asinf+0x278>)
 8008938:	f7f8 f8ca 	bl	8000ad0 <__aeabi_fsub>
 800893c:	4629      	mov	r1, r5
 800893e:	f7f8 f9d1 	bl	8000ce4 <__aeabi_fmul>
 8008942:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8008946:	f7f8 f8c5 	bl	8000ad4 <__addsf3>
 800894a:	4601      	mov	r1, r0
 800894c:	4630      	mov	r0, r6
 800894e:	f7f8 fa7d 	bl	8000e4c <__aeabi_fdiv>
 8008952:	4621      	mov	r1, r4
 8008954:	f7f8 f9c6 	bl	8000ce4 <__aeabi_fmul>
 8008958:	4601      	mov	r1, r0
 800895a:	4620      	mov	r0, r4
 800895c:	e797      	b.n	800888e <__ieee754_asinf+0x26>
 800895e:	4620      	mov	r0, r4
 8008960:	f000 faaa 	bl	8008eb8 <fabsf>
 8008964:	4601      	mov	r1, r0
 8008966:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800896a:	f7f8 f8b1 	bl	8000ad0 <__aeabi_fsub>
 800896e:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8008972:	f7f8 f9b7 	bl	8000ce4 <__aeabi_fmul>
 8008976:	4606      	mov	r6, r0
 8008978:	4950      	ldr	r1, [pc, #320]	; (8008abc <__ieee754_asinf+0x254>)
 800897a:	f7f8 f9b3 	bl	8000ce4 <__aeabi_fmul>
 800897e:	4950      	ldr	r1, [pc, #320]	; (8008ac0 <__ieee754_asinf+0x258>)
 8008980:	f7f8 f8a8 	bl	8000ad4 <__addsf3>
 8008984:	4631      	mov	r1, r6
 8008986:	f7f8 f9ad 	bl	8000ce4 <__aeabi_fmul>
 800898a:	494e      	ldr	r1, [pc, #312]	; (8008ac4 <__ieee754_asinf+0x25c>)
 800898c:	f7f8 f8a0 	bl	8000ad0 <__aeabi_fsub>
 8008990:	4631      	mov	r1, r6
 8008992:	f7f8 f9a7 	bl	8000ce4 <__aeabi_fmul>
 8008996:	494c      	ldr	r1, [pc, #304]	; (8008ac8 <__ieee754_asinf+0x260>)
 8008998:	f7f8 f89c 	bl	8000ad4 <__addsf3>
 800899c:	4631      	mov	r1, r6
 800899e:	f7f8 f9a1 	bl	8000ce4 <__aeabi_fmul>
 80089a2:	494a      	ldr	r1, [pc, #296]	; (8008acc <__ieee754_asinf+0x264>)
 80089a4:	f7f8 f894 	bl	8000ad0 <__aeabi_fsub>
 80089a8:	4631      	mov	r1, r6
 80089aa:	f7f8 f99b 	bl	8000ce4 <__aeabi_fmul>
 80089ae:	4948      	ldr	r1, [pc, #288]	; (8008ad0 <__ieee754_asinf+0x268>)
 80089b0:	f7f8 f890 	bl	8000ad4 <__addsf3>
 80089b4:	4631      	mov	r1, r6
 80089b6:	f7f8 f995 	bl	8000ce4 <__aeabi_fmul>
 80089ba:	4946      	ldr	r1, [pc, #280]	; (8008ad4 <__ieee754_asinf+0x26c>)
 80089bc:	4681      	mov	r9, r0
 80089be:	4630      	mov	r0, r6
 80089c0:	f7f8 f990 	bl	8000ce4 <__aeabi_fmul>
 80089c4:	4944      	ldr	r1, [pc, #272]	; (8008ad8 <__ieee754_asinf+0x270>)
 80089c6:	f7f8 f883 	bl	8000ad0 <__aeabi_fsub>
 80089ca:	4631      	mov	r1, r6
 80089cc:	f7f8 f98a 	bl	8000ce4 <__aeabi_fmul>
 80089d0:	4942      	ldr	r1, [pc, #264]	; (8008adc <__ieee754_asinf+0x274>)
 80089d2:	f7f8 f87f 	bl	8000ad4 <__addsf3>
 80089d6:	4631      	mov	r1, r6
 80089d8:	f7f8 f984 	bl	8000ce4 <__aeabi_fmul>
 80089dc:	4940      	ldr	r1, [pc, #256]	; (8008ae0 <__ieee754_asinf+0x278>)
 80089de:	f7f8 f877 	bl	8000ad0 <__aeabi_fsub>
 80089e2:	4631      	mov	r1, r6
 80089e4:	f7f8 f97e 	bl	8000ce4 <__aeabi_fmul>
 80089e8:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80089ec:	f7f8 f872 	bl	8000ad4 <__addsf3>
 80089f0:	4682      	mov	sl, r0
 80089f2:	4630      	mov	r0, r6
 80089f4:	f000 f902 	bl	8008bfc <__ieee754_sqrtf>
 80089f8:	4b3a      	ldr	r3, [pc, #232]	; (8008ae4 <__ieee754_asinf+0x27c>)
 80089fa:	4607      	mov	r7, r0
 80089fc:	4598      	cmp	r8, r3
 80089fe:	dd1a      	ble.n	8008a36 <__ieee754_asinf+0x1ce>
 8008a00:	4651      	mov	r1, sl
 8008a02:	4648      	mov	r0, r9
 8008a04:	f7f8 fa22 	bl	8000e4c <__aeabi_fdiv>
 8008a08:	4639      	mov	r1, r7
 8008a0a:	f7f8 f96b 	bl	8000ce4 <__aeabi_fmul>
 8008a0e:	4639      	mov	r1, r7
 8008a10:	f7f8 f860 	bl	8000ad4 <__addsf3>
 8008a14:	4601      	mov	r1, r0
 8008a16:	f7f8 f85d 	bl	8000ad4 <__addsf3>
 8008a1a:	4933      	ldr	r1, [pc, #204]	; (8008ae8 <__ieee754_asinf+0x280>)
 8008a1c:	f7f8 f85a 	bl	8000ad4 <__addsf3>
 8008a20:	4601      	mov	r1, r0
 8008a22:	4823      	ldr	r0, [pc, #140]	; (8008ab0 <__ieee754_asinf+0x248>)
 8008a24:	f7f8 f854 	bl	8000ad0 <__aeabi_fsub>
 8008a28:	2d00      	cmp	r5, #0
 8008a2a:	4604      	mov	r4, r0
 8008a2c:	f73f af4a 	bgt.w	80088c4 <__ieee754_asinf+0x5c>
 8008a30:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8008a34:	e735      	b.n	80088a2 <__ieee754_asinf+0x3a>
 8008a36:	4601      	mov	r1, r0
 8008a38:	f420 687f 	bic.w	r8, r0, #4080	; 0xff0
 8008a3c:	f7f8 f84a 	bl	8000ad4 <__addsf3>
 8008a40:	4651      	mov	r1, sl
 8008a42:	4604      	mov	r4, r0
 8008a44:	4648      	mov	r0, r9
 8008a46:	f7f8 fa01 	bl	8000e4c <__aeabi_fdiv>
 8008a4a:	4601      	mov	r1, r0
 8008a4c:	4620      	mov	r0, r4
 8008a4e:	f7f8 f949 	bl	8000ce4 <__aeabi_fmul>
 8008a52:	f028 080f 	bic.w	r8, r8, #15
 8008a56:	4681      	mov	r9, r0
 8008a58:	4641      	mov	r1, r8
 8008a5a:	4640      	mov	r0, r8
 8008a5c:	f7f8 f942 	bl	8000ce4 <__aeabi_fmul>
 8008a60:	4601      	mov	r1, r0
 8008a62:	4630      	mov	r0, r6
 8008a64:	f7f8 f834 	bl	8000ad0 <__aeabi_fsub>
 8008a68:	4641      	mov	r1, r8
 8008a6a:	4604      	mov	r4, r0
 8008a6c:	4638      	mov	r0, r7
 8008a6e:	f7f8 f831 	bl	8000ad4 <__addsf3>
 8008a72:	4601      	mov	r1, r0
 8008a74:	4620      	mov	r0, r4
 8008a76:	f7f8 f9e9 	bl	8000e4c <__aeabi_fdiv>
 8008a7a:	4601      	mov	r1, r0
 8008a7c:	f7f8 f82a 	bl	8000ad4 <__addsf3>
 8008a80:	4601      	mov	r1, r0
 8008a82:	480c      	ldr	r0, [pc, #48]	; (8008ab4 <__ieee754_asinf+0x24c>)
 8008a84:	f7f8 f824 	bl	8000ad0 <__aeabi_fsub>
 8008a88:	4601      	mov	r1, r0
 8008a8a:	4648      	mov	r0, r9
 8008a8c:	f7f8 f820 	bl	8000ad0 <__aeabi_fsub>
 8008a90:	4641      	mov	r1, r8
 8008a92:	4604      	mov	r4, r0
 8008a94:	4640      	mov	r0, r8
 8008a96:	f7f8 f81d 	bl	8000ad4 <__addsf3>
 8008a9a:	4601      	mov	r1, r0
 8008a9c:	4813      	ldr	r0, [pc, #76]	; (8008aec <__ieee754_asinf+0x284>)
 8008a9e:	f7f8 f817 	bl	8000ad0 <__aeabi_fsub>
 8008aa2:	4601      	mov	r1, r0
 8008aa4:	4620      	mov	r0, r4
 8008aa6:	f7f8 f813 	bl	8000ad0 <__aeabi_fsub>
 8008aaa:	4601      	mov	r1, r0
 8008aac:	480f      	ldr	r0, [pc, #60]	; (8008aec <__ieee754_asinf+0x284>)
 8008aae:	e7b9      	b.n	8008a24 <__ieee754_asinf+0x1bc>
 8008ab0:	3fc90fdb 	.word	0x3fc90fdb
 8008ab4:	b33bbd2e 	.word	0xb33bbd2e
 8008ab8:	7149f2ca 	.word	0x7149f2ca
 8008abc:	3811ef08 	.word	0x3811ef08
 8008ac0:	3a4f7f04 	.word	0x3a4f7f04
 8008ac4:	3d241146 	.word	0x3d241146
 8008ac8:	3e4e0aa8 	.word	0x3e4e0aa8
 8008acc:	3ea6b090 	.word	0x3ea6b090
 8008ad0:	3e2aaaab 	.word	0x3e2aaaab
 8008ad4:	3d9dc62e 	.word	0x3d9dc62e
 8008ad8:	3f303361 	.word	0x3f303361
 8008adc:	4001572d 	.word	0x4001572d
 8008ae0:	4019d139 	.word	0x4019d139
 8008ae4:	3f799999 	.word	0x3f799999
 8008ae8:	333bbd2e 	.word	0x333bbd2e
 8008aec:	3f490fdb 	.word	0x3f490fdb

08008af0 <__ieee754_atan2f>:
 8008af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008af2:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8008af6:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8008afa:	4603      	mov	r3, r0
 8008afc:	dc05      	bgt.n	8008b0a <__ieee754_atan2f+0x1a>
 8008afe:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8008b02:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8008b06:	4607      	mov	r7, r0
 8008b08:	dd04      	ble.n	8008b14 <__ieee754_atan2f+0x24>
 8008b0a:	4618      	mov	r0, r3
 8008b0c:	f7f7 ffe2 	bl	8000ad4 <__addsf3>
 8008b10:	4603      	mov	r3, r0
 8008b12:	e011      	b.n	8008b38 <__ieee754_atan2f+0x48>
 8008b14:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 8008b18:	d103      	bne.n	8008b22 <__ieee754_atan2f+0x32>
 8008b1a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008b1e:	f000 b8bf 	b.w	8008ca0 <atanf>
 8008b22:	178c      	asrs	r4, r1, #30
 8008b24:	f004 0402 	and.w	r4, r4, #2
 8008b28:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8008b2c:	b932      	cbnz	r2, 8008b3c <__ieee754_atan2f+0x4c>
 8008b2e:	2c02      	cmp	r4, #2
 8008b30:	d04c      	beq.n	8008bcc <__ieee754_atan2f+0xdc>
 8008b32:	2c03      	cmp	r4, #3
 8008b34:	d100      	bne.n	8008b38 <__ieee754_atan2f+0x48>
 8008b36:	4b29      	ldr	r3, [pc, #164]	; (8008bdc <__ieee754_atan2f+0xec>)
 8008b38:	4618      	mov	r0, r3
 8008b3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b3c:	b91e      	cbnz	r6, 8008b46 <__ieee754_atan2f+0x56>
 8008b3e:	2f00      	cmp	r7, #0
 8008b40:	da4a      	bge.n	8008bd8 <__ieee754_atan2f+0xe8>
 8008b42:	4b27      	ldr	r3, [pc, #156]	; (8008be0 <__ieee754_atan2f+0xf0>)
 8008b44:	e7f8      	b.n	8008b38 <__ieee754_atan2f+0x48>
 8008b46:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8008b4a:	d10e      	bne.n	8008b6a <__ieee754_atan2f+0x7a>
 8008b4c:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8008b50:	f104 34ff 	add.w	r4, r4, #4294967295
 8008b54:	d105      	bne.n	8008b62 <__ieee754_atan2f+0x72>
 8008b56:	2c02      	cmp	r4, #2
 8008b58:	d83a      	bhi.n	8008bd0 <__ieee754_atan2f+0xe0>
 8008b5a:	4b22      	ldr	r3, [pc, #136]	; (8008be4 <__ieee754_atan2f+0xf4>)
 8008b5c:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8008b60:	e7ea      	b.n	8008b38 <__ieee754_atan2f+0x48>
 8008b62:	2c02      	cmp	r4, #2
 8008b64:	d836      	bhi.n	8008bd4 <__ieee754_atan2f+0xe4>
 8008b66:	4b20      	ldr	r3, [pc, #128]	; (8008be8 <__ieee754_atan2f+0xf8>)
 8008b68:	e7f8      	b.n	8008b5c <__ieee754_atan2f+0x6c>
 8008b6a:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8008b6e:	d0e6      	beq.n	8008b3e <__ieee754_atan2f+0x4e>
 8008b70:	1b92      	subs	r2, r2, r6
 8008b72:	f1b2 5ff4 	cmp.w	r2, #511705088	; 0x1e800000
 8008b76:	ea4f 50e2 	mov.w	r0, r2, asr #23
 8008b7a:	da17      	bge.n	8008bac <__ieee754_atan2f+0xbc>
 8008b7c:	2900      	cmp	r1, #0
 8008b7e:	da01      	bge.n	8008b84 <__ieee754_atan2f+0x94>
 8008b80:	303c      	adds	r0, #60	; 0x3c
 8008b82:	db15      	blt.n	8008bb0 <__ieee754_atan2f+0xc0>
 8008b84:	4618      	mov	r0, r3
 8008b86:	f7f8 f961 	bl	8000e4c <__aeabi_fdiv>
 8008b8a:	f000 f995 	bl	8008eb8 <fabsf>
 8008b8e:	f000 f887 	bl	8008ca0 <atanf>
 8008b92:	4603      	mov	r3, r0
 8008b94:	2c01      	cmp	r4, #1
 8008b96:	d00d      	beq.n	8008bb4 <__ieee754_atan2f+0xc4>
 8008b98:	2c02      	cmp	r4, #2
 8008b9a:	d00e      	beq.n	8008bba <__ieee754_atan2f+0xca>
 8008b9c:	2c00      	cmp	r4, #0
 8008b9e:	d0cb      	beq.n	8008b38 <__ieee754_atan2f+0x48>
 8008ba0:	4912      	ldr	r1, [pc, #72]	; (8008bec <__ieee754_atan2f+0xfc>)
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	f7f7 ff96 	bl	8000ad4 <__addsf3>
 8008ba8:	4911      	ldr	r1, [pc, #68]	; (8008bf0 <__ieee754_atan2f+0x100>)
 8008baa:	e00c      	b.n	8008bc6 <__ieee754_atan2f+0xd6>
 8008bac:	4b11      	ldr	r3, [pc, #68]	; (8008bf4 <__ieee754_atan2f+0x104>)
 8008bae:	e7f1      	b.n	8008b94 <__ieee754_atan2f+0xa4>
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	e7ef      	b.n	8008b94 <__ieee754_atan2f+0xa4>
 8008bb4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008bb8:	e7be      	b.n	8008b38 <__ieee754_atan2f+0x48>
 8008bba:	490c      	ldr	r1, [pc, #48]	; (8008bec <__ieee754_atan2f+0xfc>)
 8008bbc:	4618      	mov	r0, r3
 8008bbe:	f7f7 ff89 	bl	8000ad4 <__addsf3>
 8008bc2:	4601      	mov	r1, r0
 8008bc4:	480a      	ldr	r0, [pc, #40]	; (8008bf0 <__ieee754_atan2f+0x100>)
 8008bc6:	f7f7 ff83 	bl	8000ad0 <__aeabi_fsub>
 8008bca:	e7a1      	b.n	8008b10 <__ieee754_atan2f+0x20>
 8008bcc:	4b08      	ldr	r3, [pc, #32]	; (8008bf0 <__ieee754_atan2f+0x100>)
 8008bce:	e7b3      	b.n	8008b38 <__ieee754_atan2f+0x48>
 8008bd0:	4b09      	ldr	r3, [pc, #36]	; (8008bf8 <__ieee754_atan2f+0x108>)
 8008bd2:	e7b1      	b.n	8008b38 <__ieee754_atan2f+0x48>
 8008bd4:	2300      	movs	r3, #0
 8008bd6:	e7af      	b.n	8008b38 <__ieee754_atan2f+0x48>
 8008bd8:	4b06      	ldr	r3, [pc, #24]	; (8008bf4 <__ieee754_atan2f+0x104>)
 8008bda:	e7ad      	b.n	8008b38 <__ieee754_atan2f+0x48>
 8008bdc:	c0490fdb 	.word	0xc0490fdb
 8008be0:	bfc90fdb 	.word	0xbfc90fdb
 8008be4:	08009180 	.word	0x08009180
 8008be8:	0800918c 	.word	0x0800918c
 8008bec:	33bbbd2e 	.word	0x33bbbd2e
 8008bf0:	40490fdb 	.word	0x40490fdb
 8008bf4:	3fc90fdb 	.word	0x3fc90fdb
 8008bf8:	3f490fdb 	.word	0x3f490fdb

08008bfc <__ieee754_sqrtf>:
 8008bfc:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8008c00:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8008c04:	b570      	push	{r4, r5, r6, lr}
 8008c06:	4603      	mov	r3, r0
 8008c08:	4604      	mov	r4, r0
 8008c0a:	d309      	bcc.n	8008c20 <__ieee754_sqrtf+0x24>
 8008c0c:	4601      	mov	r1, r0
 8008c0e:	f7f8 f869 	bl	8000ce4 <__aeabi_fmul>
 8008c12:	4601      	mov	r1, r0
 8008c14:	4620      	mov	r0, r4
 8008c16:	f7f7 ff5d 	bl	8000ad4 <__addsf3>
 8008c1a:	4604      	mov	r4, r0
 8008c1c:	4620      	mov	r0, r4
 8008c1e:	bd70      	pop	{r4, r5, r6, pc}
 8008c20:	2a00      	cmp	r2, #0
 8008c22:	d0fb      	beq.n	8008c1c <__ieee754_sqrtf+0x20>
 8008c24:	2800      	cmp	r0, #0
 8008c26:	da06      	bge.n	8008c36 <__ieee754_sqrtf+0x3a>
 8008c28:	4601      	mov	r1, r0
 8008c2a:	f7f7 ff51 	bl	8000ad0 <__aeabi_fsub>
 8008c2e:	4601      	mov	r1, r0
 8008c30:	f7f8 f90c 	bl	8000e4c <__aeabi_fdiv>
 8008c34:	e7f1      	b.n	8008c1a <__ieee754_sqrtf+0x1e>
 8008c36:	f010 42ff 	ands.w	r2, r0, #2139095040	; 0x7f800000
 8008c3a:	ea4f 51e0 	mov.w	r1, r0, asr #23
 8008c3e:	d029      	beq.n	8008c94 <__ieee754_sqrtf+0x98>
 8008c40:	f3c3 0216 	ubfx	r2, r3, #0, #23
 8008c44:	07cb      	lsls	r3, r1, #31
 8008c46:	f04f 0300 	mov.w	r3, #0
 8008c4a:	f1a1 007f 	sub.w	r0, r1, #127	; 0x7f
 8008c4e:	f04f 0419 	mov.w	r4, #25
 8008c52:	461e      	mov	r6, r3
 8008c54:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8008c58:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8008c5c:	bf58      	it	pl
 8008c5e:	0052      	lslpl	r2, r2, #1
 8008c60:	1040      	asrs	r0, r0, #1
 8008c62:	0052      	lsls	r2, r2, #1
 8008c64:	1875      	adds	r5, r6, r1
 8008c66:	4295      	cmp	r5, r2
 8008c68:	bfde      	ittt	le
 8008c6a:	186e      	addle	r6, r5, r1
 8008c6c:	1b52      	suble	r2, r2, r5
 8008c6e:	185b      	addle	r3, r3, r1
 8008c70:	3c01      	subs	r4, #1
 8008c72:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8008c76:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8008c7a:	d1f3      	bne.n	8008c64 <__ieee754_sqrtf+0x68>
 8008c7c:	b112      	cbz	r2, 8008c84 <__ieee754_sqrtf+0x88>
 8008c7e:	3301      	adds	r3, #1
 8008c80:	f023 0301 	bic.w	r3, r3, #1
 8008c84:	105c      	asrs	r4, r3, #1
 8008c86:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 8008c8a:	eb04 54c0 	add.w	r4, r4, r0, lsl #23
 8008c8e:	e7c5      	b.n	8008c1c <__ieee754_sqrtf+0x20>
 8008c90:	005b      	lsls	r3, r3, #1
 8008c92:	3201      	adds	r2, #1
 8008c94:	0218      	lsls	r0, r3, #8
 8008c96:	d5fb      	bpl.n	8008c90 <__ieee754_sqrtf+0x94>
 8008c98:	3a01      	subs	r2, #1
 8008c9a:	1a89      	subs	r1, r1, r2
 8008c9c:	e7d0      	b.n	8008c40 <__ieee754_sqrtf+0x44>
	...

08008ca0 <atanf>:
 8008ca0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ca4:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 8008ca8:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
 8008cac:	4604      	mov	r4, r0
 8008cae:	4680      	mov	r8, r0
 8008cb0:	db0e      	blt.n	8008cd0 <atanf+0x30>
 8008cb2:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8008cb6:	dd04      	ble.n	8008cc2 <atanf+0x22>
 8008cb8:	4601      	mov	r1, r0
 8008cba:	f7f7 ff0b 	bl	8000ad4 <__addsf3>
 8008cbe:	4604      	mov	r4, r0
 8008cc0:	e003      	b.n	8008cca <atanf+0x2a>
 8008cc2:	2800      	cmp	r0, #0
 8008cc4:	f300 80ce 	bgt.w	8008e64 <atanf+0x1c4>
 8008cc8:	4c67      	ldr	r4, [pc, #412]	; (8008e68 <atanf+0x1c8>)
 8008cca:	4620      	mov	r0, r4
 8008ccc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cd0:	4b66      	ldr	r3, [pc, #408]	; (8008e6c <atanf+0x1cc>)
 8008cd2:	429d      	cmp	r5, r3
 8008cd4:	dc0e      	bgt.n	8008cf4 <atanf+0x54>
 8008cd6:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
 8008cda:	da08      	bge.n	8008cee <atanf+0x4e>
 8008cdc:	4964      	ldr	r1, [pc, #400]	; (8008e70 <atanf+0x1d0>)
 8008cde:	f7f7 fef9 	bl	8000ad4 <__addsf3>
 8008ce2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8008ce6:	f7f8 f9b9 	bl	800105c <__aeabi_fcmpgt>
 8008cea:	2800      	cmp	r0, #0
 8008cec:	d1ed      	bne.n	8008cca <atanf+0x2a>
 8008cee:	f04f 36ff 	mov.w	r6, #4294967295
 8008cf2:	e01c      	b.n	8008d2e <atanf+0x8e>
 8008cf4:	f000 f8e0 	bl	8008eb8 <fabsf>
 8008cf8:	4b5e      	ldr	r3, [pc, #376]	; (8008e74 <atanf+0x1d4>)
 8008cfa:	4604      	mov	r4, r0
 8008cfc:	429d      	cmp	r5, r3
 8008cfe:	dc7c      	bgt.n	8008dfa <atanf+0x15a>
 8008d00:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8008d04:	429d      	cmp	r5, r3
 8008d06:	dc67      	bgt.n	8008dd8 <atanf+0x138>
 8008d08:	4601      	mov	r1, r0
 8008d0a:	f7f7 fee3 	bl	8000ad4 <__addsf3>
 8008d0e:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8008d12:	f7f7 fedd 	bl	8000ad0 <__aeabi_fsub>
 8008d16:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8008d1a:	4605      	mov	r5, r0
 8008d1c:	4620      	mov	r0, r4
 8008d1e:	f7f7 fed9 	bl	8000ad4 <__addsf3>
 8008d22:	4601      	mov	r1, r0
 8008d24:	4628      	mov	r0, r5
 8008d26:	f7f8 f891 	bl	8000e4c <__aeabi_fdiv>
 8008d2a:	2600      	movs	r6, #0
 8008d2c:	4604      	mov	r4, r0
 8008d2e:	4621      	mov	r1, r4
 8008d30:	4620      	mov	r0, r4
 8008d32:	f7f7 ffd7 	bl	8000ce4 <__aeabi_fmul>
 8008d36:	4601      	mov	r1, r0
 8008d38:	4607      	mov	r7, r0
 8008d3a:	f7f7 ffd3 	bl	8000ce4 <__aeabi_fmul>
 8008d3e:	4605      	mov	r5, r0
 8008d40:	494d      	ldr	r1, [pc, #308]	; (8008e78 <atanf+0x1d8>)
 8008d42:	f7f7 ffcf 	bl	8000ce4 <__aeabi_fmul>
 8008d46:	494d      	ldr	r1, [pc, #308]	; (8008e7c <atanf+0x1dc>)
 8008d48:	f7f7 fec4 	bl	8000ad4 <__addsf3>
 8008d4c:	4629      	mov	r1, r5
 8008d4e:	f7f7 ffc9 	bl	8000ce4 <__aeabi_fmul>
 8008d52:	494b      	ldr	r1, [pc, #300]	; (8008e80 <atanf+0x1e0>)
 8008d54:	f7f7 febe 	bl	8000ad4 <__addsf3>
 8008d58:	4629      	mov	r1, r5
 8008d5a:	f7f7 ffc3 	bl	8000ce4 <__aeabi_fmul>
 8008d5e:	4949      	ldr	r1, [pc, #292]	; (8008e84 <atanf+0x1e4>)
 8008d60:	f7f7 feb8 	bl	8000ad4 <__addsf3>
 8008d64:	4629      	mov	r1, r5
 8008d66:	f7f7 ffbd 	bl	8000ce4 <__aeabi_fmul>
 8008d6a:	4947      	ldr	r1, [pc, #284]	; (8008e88 <atanf+0x1e8>)
 8008d6c:	f7f7 feb2 	bl	8000ad4 <__addsf3>
 8008d70:	4629      	mov	r1, r5
 8008d72:	f7f7 ffb7 	bl	8000ce4 <__aeabi_fmul>
 8008d76:	4945      	ldr	r1, [pc, #276]	; (8008e8c <atanf+0x1ec>)
 8008d78:	f7f7 feac 	bl	8000ad4 <__addsf3>
 8008d7c:	4639      	mov	r1, r7
 8008d7e:	f7f7 ffb1 	bl	8000ce4 <__aeabi_fmul>
 8008d82:	4943      	ldr	r1, [pc, #268]	; (8008e90 <atanf+0x1f0>)
 8008d84:	4607      	mov	r7, r0
 8008d86:	4628      	mov	r0, r5
 8008d88:	f7f7 ffac 	bl	8000ce4 <__aeabi_fmul>
 8008d8c:	4941      	ldr	r1, [pc, #260]	; (8008e94 <atanf+0x1f4>)
 8008d8e:	f7f7 fe9f 	bl	8000ad0 <__aeabi_fsub>
 8008d92:	4629      	mov	r1, r5
 8008d94:	f7f7 ffa6 	bl	8000ce4 <__aeabi_fmul>
 8008d98:	493f      	ldr	r1, [pc, #252]	; (8008e98 <atanf+0x1f8>)
 8008d9a:	f7f7 fe99 	bl	8000ad0 <__aeabi_fsub>
 8008d9e:	4629      	mov	r1, r5
 8008da0:	f7f7 ffa0 	bl	8000ce4 <__aeabi_fmul>
 8008da4:	493d      	ldr	r1, [pc, #244]	; (8008e9c <atanf+0x1fc>)
 8008da6:	f7f7 fe93 	bl	8000ad0 <__aeabi_fsub>
 8008daa:	4629      	mov	r1, r5
 8008dac:	f7f7 ff9a 	bl	8000ce4 <__aeabi_fmul>
 8008db0:	493b      	ldr	r1, [pc, #236]	; (8008ea0 <atanf+0x200>)
 8008db2:	f7f7 fe8d 	bl	8000ad0 <__aeabi_fsub>
 8008db6:	4629      	mov	r1, r5
 8008db8:	f7f7 ff94 	bl	8000ce4 <__aeabi_fmul>
 8008dbc:	4601      	mov	r1, r0
 8008dbe:	4638      	mov	r0, r7
 8008dc0:	f7f7 fe88 	bl	8000ad4 <__addsf3>
 8008dc4:	4621      	mov	r1, r4
 8008dc6:	f7f7 ff8d 	bl	8000ce4 <__aeabi_fmul>
 8008dca:	1c73      	adds	r3, r6, #1
 8008dcc:	4601      	mov	r1, r0
 8008dce:	d133      	bne.n	8008e38 <atanf+0x198>
 8008dd0:	4620      	mov	r0, r4
 8008dd2:	f7f7 fe7d 	bl	8000ad0 <__aeabi_fsub>
 8008dd6:	e772      	b.n	8008cbe <atanf+0x1e>
 8008dd8:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8008ddc:	f7f7 fe78 	bl	8000ad0 <__aeabi_fsub>
 8008de0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8008de4:	4605      	mov	r5, r0
 8008de6:	4620      	mov	r0, r4
 8008de8:	f7f7 fe74 	bl	8000ad4 <__addsf3>
 8008dec:	4601      	mov	r1, r0
 8008dee:	4628      	mov	r0, r5
 8008df0:	f7f8 f82c 	bl	8000e4c <__aeabi_fdiv>
 8008df4:	2601      	movs	r6, #1
 8008df6:	4604      	mov	r4, r0
 8008df8:	e799      	b.n	8008d2e <atanf+0x8e>
 8008dfa:	4b2a      	ldr	r3, [pc, #168]	; (8008ea4 <atanf+0x204>)
 8008dfc:	429d      	cmp	r5, r3
 8008dfe:	dc14      	bgt.n	8008e2a <atanf+0x18a>
 8008e00:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 8008e04:	f7f7 fe64 	bl	8000ad0 <__aeabi_fsub>
 8008e08:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 8008e0c:	4605      	mov	r5, r0
 8008e0e:	4620      	mov	r0, r4
 8008e10:	f7f7 ff68 	bl	8000ce4 <__aeabi_fmul>
 8008e14:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8008e18:	f7f7 fe5c 	bl	8000ad4 <__addsf3>
 8008e1c:	4601      	mov	r1, r0
 8008e1e:	4628      	mov	r0, r5
 8008e20:	f7f8 f814 	bl	8000e4c <__aeabi_fdiv>
 8008e24:	2602      	movs	r6, #2
 8008e26:	4604      	mov	r4, r0
 8008e28:	e781      	b.n	8008d2e <atanf+0x8e>
 8008e2a:	4601      	mov	r1, r0
 8008e2c:	481e      	ldr	r0, [pc, #120]	; (8008ea8 <atanf+0x208>)
 8008e2e:	f7f8 f80d 	bl	8000e4c <__aeabi_fdiv>
 8008e32:	2603      	movs	r6, #3
 8008e34:	4604      	mov	r4, r0
 8008e36:	e77a      	b.n	8008d2e <atanf+0x8e>
 8008e38:	4b1c      	ldr	r3, [pc, #112]	; (8008eac <atanf+0x20c>)
 8008e3a:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 8008e3e:	f7f7 fe47 	bl	8000ad0 <__aeabi_fsub>
 8008e42:	4621      	mov	r1, r4
 8008e44:	f7f7 fe44 	bl	8000ad0 <__aeabi_fsub>
 8008e48:	4b19      	ldr	r3, [pc, #100]	; (8008eb0 <atanf+0x210>)
 8008e4a:	4601      	mov	r1, r0
 8008e4c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008e50:	f7f7 fe3e 	bl	8000ad0 <__aeabi_fsub>
 8008e54:	f1b8 0f00 	cmp.w	r8, #0
 8008e58:	4604      	mov	r4, r0
 8008e5a:	f6bf af36 	bge.w	8008cca <atanf+0x2a>
 8008e5e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8008e62:	e72c      	b.n	8008cbe <atanf+0x1e>
 8008e64:	4c13      	ldr	r4, [pc, #76]	; (8008eb4 <atanf+0x214>)
 8008e66:	e730      	b.n	8008cca <atanf+0x2a>
 8008e68:	bfc90fdb 	.word	0xbfc90fdb
 8008e6c:	3edfffff 	.word	0x3edfffff
 8008e70:	7149f2ca 	.word	0x7149f2ca
 8008e74:	3f97ffff 	.word	0x3f97ffff
 8008e78:	3c8569d7 	.word	0x3c8569d7
 8008e7c:	3d4bda59 	.word	0x3d4bda59
 8008e80:	3d886b35 	.word	0x3d886b35
 8008e84:	3dba2e6e 	.word	0x3dba2e6e
 8008e88:	3e124925 	.word	0x3e124925
 8008e8c:	3eaaaaab 	.word	0x3eaaaaab
 8008e90:	bd15a221 	.word	0xbd15a221
 8008e94:	3d6ef16b 	.word	0x3d6ef16b
 8008e98:	3d9d8795 	.word	0x3d9d8795
 8008e9c:	3de38e38 	.word	0x3de38e38
 8008ea0:	3e4ccccd 	.word	0x3e4ccccd
 8008ea4:	401bffff 	.word	0x401bffff
 8008ea8:	bf800000 	.word	0xbf800000
 8008eac:	080091a8 	.word	0x080091a8
 8008eb0:	08009198 	.word	0x08009198
 8008eb4:	3fc90fdb 	.word	0x3fc90fdb

08008eb8 <fabsf>:
 8008eb8:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8008ebc:	4770      	bx	lr
	...

08008ec0 <nanf>:
 8008ec0:	4800      	ldr	r0, [pc, #0]	; (8008ec4 <nanf+0x4>)
 8008ec2:	4770      	bx	lr
 8008ec4:	7fc00000 	.word	0x7fc00000

08008ec8 <__errno>:
 8008ec8:	4b01      	ldr	r3, [pc, #4]	; (8008ed0 <__errno+0x8>)
 8008eca:	6818      	ldr	r0, [r3, #0]
 8008ecc:	4770      	bx	lr
 8008ece:	bf00      	nop
 8008ed0:	20000024 	.word	0x20000024

08008ed4 <__libc_init_array>:
 8008ed4:	b570      	push	{r4, r5, r6, lr}
 8008ed6:	2600      	movs	r6, #0
 8008ed8:	4d0c      	ldr	r5, [pc, #48]	; (8008f0c <__libc_init_array+0x38>)
 8008eda:	4c0d      	ldr	r4, [pc, #52]	; (8008f10 <__libc_init_array+0x3c>)
 8008edc:	1b64      	subs	r4, r4, r5
 8008ede:	10a4      	asrs	r4, r4, #2
 8008ee0:	42a6      	cmp	r6, r4
 8008ee2:	d109      	bne.n	8008ef8 <__libc_init_array+0x24>
 8008ee4:	f000 f8f0 	bl	80090c8 <_init>
 8008ee8:	2600      	movs	r6, #0
 8008eea:	4d0a      	ldr	r5, [pc, #40]	; (8008f14 <__libc_init_array+0x40>)
 8008eec:	4c0a      	ldr	r4, [pc, #40]	; (8008f18 <__libc_init_array+0x44>)
 8008eee:	1b64      	subs	r4, r4, r5
 8008ef0:	10a4      	asrs	r4, r4, #2
 8008ef2:	42a6      	cmp	r6, r4
 8008ef4:	d105      	bne.n	8008f02 <__libc_init_array+0x2e>
 8008ef6:	bd70      	pop	{r4, r5, r6, pc}
 8008ef8:	f855 3b04 	ldr.w	r3, [r5], #4
 8008efc:	4798      	blx	r3
 8008efe:	3601      	adds	r6, #1
 8008f00:	e7ee      	b.n	8008ee0 <__libc_init_array+0xc>
 8008f02:	f855 3b04 	ldr.w	r3, [r5], #4
 8008f06:	4798      	blx	r3
 8008f08:	3601      	adds	r6, #1
 8008f0a:	e7f2      	b.n	8008ef2 <__libc_init_array+0x1e>
 8008f0c:	08009218 	.word	0x08009218
 8008f10:	08009218 	.word	0x08009218
 8008f14:	08009218 	.word	0x08009218
 8008f18:	0800921c 	.word	0x0800921c

08008f1c <__retarget_lock_acquire_recursive>:
 8008f1c:	4770      	bx	lr

08008f1e <__retarget_lock_release_recursive>:
 8008f1e:	4770      	bx	lr

08008f20 <memcpy>:
 8008f20:	440a      	add	r2, r1
 8008f22:	4291      	cmp	r1, r2
 8008f24:	f100 33ff 	add.w	r3, r0, #4294967295
 8008f28:	d100      	bne.n	8008f2c <memcpy+0xc>
 8008f2a:	4770      	bx	lr
 8008f2c:	b510      	push	{r4, lr}
 8008f2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f32:	4291      	cmp	r1, r2
 8008f34:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008f38:	d1f9      	bne.n	8008f2e <memcpy+0xe>
 8008f3a:	bd10      	pop	{r4, pc}

08008f3c <memset>:
 8008f3c:	4603      	mov	r3, r0
 8008f3e:	4402      	add	r2, r0
 8008f40:	4293      	cmp	r3, r2
 8008f42:	d100      	bne.n	8008f46 <memset+0xa>
 8008f44:	4770      	bx	lr
 8008f46:	f803 1b01 	strb.w	r1, [r3], #1
 8008f4a:	e7f9      	b.n	8008f40 <memset+0x4>

08008f4c <cleanup_glue>:
 8008f4c:	b538      	push	{r3, r4, r5, lr}
 8008f4e:	460c      	mov	r4, r1
 8008f50:	6809      	ldr	r1, [r1, #0]
 8008f52:	4605      	mov	r5, r0
 8008f54:	b109      	cbz	r1, 8008f5a <cleanup_glue+0xe>
 8008f56:	f7ff fff9 	bl	8008f4c <cleanup_glue>
 8008f5a:	4621      	mov	r1, r4
 8008f5c:	4628      	mov	r0, r5
 8008f5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f62:	f000 b869 	b.w	8009038 <_free_r>
	...

08008f68 <_reclaim_reent>:
 8008f68:	4b2c      	ldr	r3, [pc, #176]	; (800901c <_reclaim_reent+0xb4>)
 8008f6a:	b570      	push	{r4, r5, r6, lr}
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	4604      	mov	r4, r0
 8008f70:	4283      	cmp	r3, r0
 8008f72:	d051      	beq.n	8009018 <_reclaim_reent+0xb0>
 8008f74:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8008f76:	b143      	cbz	r3, 8008f8a <_reclaim_reent+0x22>
 8008f78:	68db      	ldr	r3, [r3, #12]
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d14a      	bne.n	8009014 <_reclaim_reent+0xac>
 8008f7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f80:	6819      	ldr	r1, [r3, #0]
 8008f82:	b111      	cbz	r1, 8008f8a <_reclaim_reent+0x22>
 8008f84:	4620      	mov	r0, r4
 8008f86:	f000 f857 	bl	8009038 <_free_r>
 8008f8a:	6961      	ldr	r1, [r4, #20]
 8008f8c:	b111      	cbz	r1, 8008f94 <_reclaim_reent+0x2c>
 8008f8e:	4620      	mov	r0, r4
 8008f90:	f000 f852 	bl	8009038 <_free_r>
 8008f94:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008f96:	b111      	cbz	r1, 8008f9e <_reclaim_reent+0x36>
 8008f98:	4620      	mov	r0, r4
 8008f9a:	f000 f84d 	bl	8009038 <_free_r>
 8008f9e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8008fa0:	b111      	cbz	r1, 8008fa8 <_reclaim_reent+0x40>
 8008fa2:	4620      	mov	r0, r4
 8008fa4:	f000 f848 	bl	8009038 <_free_r>
 8008fa8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8008faa:	b111      	cbz	r1, 8008fb2 <_reclaim_reent+0x4a>
 8008fac:	4620      	mov	r0, r4
 8008fae:	f000 f843 	bl	8009038 <_free_r>
 8008fb2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8008fb4:	b111      	cbz	r1, 8008fbc <_reclaim_reent+0x54>
 8008fb6:	4620      	mov	r0, r4
 8008fb8:	f000 f83e 	bl	8009038 <_free_r>
 8008fbc:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8008fbe:	b111      	cbz	r1, 8008fc6 <_reclaim_reent+0x5e>
 8008fc0:	4620      	mov	r0, r4
 8008fc2:	f000 f839 	bl	8009038 <_free_r>
 8008fc6:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8008fc8:	b111      	cbz	r1, 8008fd0 <_reclaim_reent+0x68>
 8008fca:	4620      	mov	r0, r4
 8008fcc:	f000 f834 	bl	8009038 <_free_r>
 8008fd0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008fd2:	b111      	cbz	r1, 8008fda <_reclaim_reent+0x72>
 8008fd4:	4620      	mov	r0, r4
 8008fd6:	f000 f82f 	bl	8009038 <_free_r>
 8008fda:	69a3      	ldr	r3, [r4, #24]
 8008fdc:	b1e3      	cbz	r3, 8009018 <_reclaim_reent+0xb0>
 8008fde:	4620      	mov	r0, r4
 8008fe0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008fe2:	4798      	blx	r3
 8008fe4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8008fe6:	b1b9      	cbz	r1, 8009018 <_reclaim_reent+0xb0>
 8008fe8:	4620      	mov	r0, r4
 8008fea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008fee:	f7ff bfad 	b.w	8008f4c <cleanup_glue>
 8008ff2:	5949      	ldr	r1, [r1, r5]
 8008ff4:	b941      	cbnz	r1, 8009008 <_reclaim_reent+0xa0>
 8008ff6:	3504      	adds	r5, #4
 8008ff8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008ffa:	2d80      	cmp	r5, #128	; 0x80
 8008ffc:	68d9      	ldr	r1, [r3, #12]
 8008ffe:	d1f8      	bne.n	8008ff2 <_reclaim_reent+0x8a>
 8009000:	4620      	mov	r0, r4
 8009002:	f000 f819 	bl	8009038 <_free_r>
 8009006:	e7ba      	b.n	8008f7e <_reclaim_reent+0x16>
 8009008:	680e      	ldr	r6, [r1, #0]
 800900a:	4620      	mov	r0, r4
 800900c:	f000 f814 	bl	8009038 <_free_r>
 8009010:	4631      	mov	r1, r6
 8009012:	e7ef      	b.n	8008ff4 <_reclaim_reent+0x8c>
 8009014:	2500      	movs	r5, #0
 8009016:	e7ef      	b.n	8008ff8 <_reclaim_reent+0x90>
 8009018:	bd70      	pop	{r4, r5, r6, pc}
 800901a:	bf00      	nop
 800901c:	20000024 	.word	0x20000024

08009020 <__malloc_lock>:
 8009020:	4801      	ldr	r0, [pc, #4]	; (8009028 <__malloc_lock+0x8>)
 8009022:	f7ff bf7b 	b.w	8008f1c <__retarget_lock_acquire_recursive>
 8009026:	bf00      	nop
 8009028:	20001d30 	.word	0x20001d30

0800902c <__malloc_unlock>:
 800902c:	4801      	ldr	r0, [pc, #4]	; (8009034 <__malloc_unlock+0x8>)
 800902e:	f7ff bf76 	b.w	8008f1e <__retarget_lock_release_recursive>
 8009032:	bf00      	nop
 8009034:	20001d30 	.word	0x20001d30

08009038 <_free_r>:
 8009038:	b538      	push	{r3, r4, r5, lr}
 800903a:	4605      	mov	r5, r0
 800903c:	2900      	cmp	r1, #0
 800903e:	d040      	beq.n	80090c2 <_free_r+0x8a>
 8009040:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009044:	1f0c      	subs	r4, r1, #4
 8009046:	2b00      	cmp	r3, #0
 8009048:	bfb8      	it	lt
 800904a:	18e4      	addlt	r4, r4, r3
 800904c:	f7ff ffe8 	bl	8009020 <__malloc_lock>
 8009050:	4a1c      	ldr	r2, [pc, #112]	; (80090c4 <_free_r+0x8c>)
 8009052:	6813      	ldr	r3, [r2, #0]
 8009054:	b933      	cbnz	r3, 8009064 <_free_r+0x2c>
 8009056:	6063      	str	r3, [r4, #4]
 8009058:	6014      	str	r4, [r2, #0]
 800905a:	4628      	mov	r0, r5
 800905c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009060:	f7ff bfe4 	b.w	800902c <__malloc_unlock>
 8009064:	42a3      	cmp	r3, r4
 8009066:	d908      	bls.n	800907a <_free_r+0x42>
 8009068:	6820      	ldr	r0, [r4, #0]
 800906a:	1821      	adds	r1, r4, r0
 800906c:	428b      	cmp	r3, r1
 800906e:	bf01      	itttt	eq
 8009070:	6819      	ldreq	r1, [r3, #0]
 8009072:	685b      	ldreq	r3, [r3, #4]
 8009074:	1809      	addeq	r1, r1, r0
 8009076:	6021      	streq	r1, [r4, #0]
 8009078:	e7ed      	b.n	8009056 <_free_r+0x1e>
 800907a:	461a      	mov	r2, r3
 800907c:	685b      	ldr	r3, [r3, #4]
 800907e:	b10b      	cbz	r3, 8009084 <_free_r+0x4c>
 8009080:	42a3      	cmp	r3, r4
 8009082:	d9fa      	bls.n	800907a <_free_r+0x42>
 8009084:	6811      	ldr	r1, [r2, #0]
 8009086:	1850      	adds	r0, r2, r1
 8009088:	42a0      	cmp	r0, r4
 800908a:	d10b      	bne.n	80090a4 <_free_r+0x6c>
 800908c:	6820      	ldr	r0, [r4, #0]
 800908e:	4401      	add	r1, r0
 8009090:	1850      	adds	r0, r2, r1
 8009092:	4283      	cmp	r3, r0
 8009094:	6011      	str	r1, [r2, #0]
 8009096:	d1e0      	bne.n	800905a <_free_r+0x22>
 8009098:	6818      	ldr	r0, [r3, #0]
 800909a:	685b      	ldr	r3, [r3, #4]
 800909c:	4401      	add	r1, r0
 800909e:	6011      	str	r1, [r2, #0]
 80090a0:	6053      	str	r3, [r2, #4]
 80090a2:	e7da      	b.n	800905a <_free_r+0x22>
 80090a4:	d902      	bls.n	80090ac <_free_r+0x74>
 80090a6:	230c      	movs	r3, #12
 80090a8:	602b      	str	r3, [r5, #0]
 80090aa:	e7d6      	b.n	800905a <_free_r+0x22>
 80090ac:	6820      	ldr	r0, [r4, #0]
 80090ae:	1821      	adds	r1, r4, r0
 80090b0:	428b      	cmp	r3, r1
 80090b2:	bf01      	itttt	eq
 80090b4:	6819      	ldreq	r1, [r3, #0]
 80090b6:	685b      	ldreq	r3, [r3, #4]
 80090b8:	1809      	addeq	r1, r1, r0
 80090ba:	6021      	streq	r1, [r4, #0]
 80090bc:	6063      	str	r3, [r4, #4]
 80090be:	6054      	str	r4, [r2, #4]
 80090c0:	e7cb      	b.n	800905a <_free_r+0x22>
 80090c2:	bd38      	pop	{r3, r4, r5, pc}
 80090c4:	20001d34 	.word	0x20001d34

080090c8 <_init>:
 80090c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090ca:	bf00      	nop
 80090cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090ce:	bc08      	pop	{r3}
 80090d0:	469e      	mov	lr, r3
 80090d2:	4770      	bx	lr

080090d4 <_fini>:
 80090d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090d6:	bf00      	nop
 80090d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090da:	bc08      	pop	{r3}
 80090dc:	469e      	mov	lr, r3
 80090de:	4770      	bx	lr
