
3DPetController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000956c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002a6c  080096fc  080096fc  000196fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c168  0800c168  0002001c  2**0
                  CONTENTS
  4 .ARM          00000000  0800c168  0800c168  0002001c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800c168  0800c168  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c168  0800c168  0001c168  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c16c  0800c16c  0001c16c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  0800c170  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003270  2000001c  0800c18c  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000328c  0800c18c  0002328c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025aa7  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000490f  00000000  00000000  00045af3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ac8  00000000  00000000  0004a408  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001908  00000000  00000000  0004bed0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000785b  00000000  00000000  0004d7d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001da3d  00000000  00000000  00055033  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fe612  00000000  00000000  00072a70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00171082  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000070fc  00000000  00000000  001710d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000001c 	.word	0x2000001c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080096e4 	.word	0x080096e4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000020 	.word	0x20000020
 80001cc:	080096e4 	.word	0x080096e4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <_ZN9RectangleC1Emmmm>:
//--------
class Rectangle
{
	public:
		Rectangle(): _x(0), _y(0), _width(0), _height(0) {}
		Rectangle(uint32_t x, uint32_t y, uint32_t w, uint32_t h): _x(x), _y(y), _width(w), _height(h) {}
 80001e0:	b480      	push	{r7}
 80001e2:	b085      	sub	sp, #20
 80001e4:	af00      	add	r7, sp, #0
 80001e6:	60f8      	str	r0, [r7, #12]
 80001e8:	60b9      	str	r1, [r7, #8]
 80001ea:	607a      	str	r2, [r7, #4]
 80001ec:	603b      	str	r3, [r7, #0]
 80001ee:	68fb      	ldr	r3, [r7, #12]
 80001f0:	68ba      	ldr	r2, [r7, #8]
 80001f2:	601a      	str	r2, [r3, #0]
 80001f4:	68fb      	ldr	r3, [r7, #12]
 80001f6:	687a      	ldr	r2, [r7, #4]
 80001f8:	605a      	str	r2, [r3, #4]
 80001fa:	68fb      	ldr	r3, [r7, #12]
 80001fc:	683a      	ldr	r2, [r7, #0]
 80001fe:	609a      	str	r2, [r3, #8]
 8000200:	68fb      	ldr	r3, [r7, #12]
 8000202:	69ba      	ldr	r2, [r7, #24]
 8000204:	60da      	str	r2, [r3, #12]
 8000206:	68fb      	ldr	r3, [r7, #12]
 8000208:	4618      	mov	r0, r3
 800020a:	3714      	adds	r7, #20
 800020c:	46bd      	mov	sp, r7
 800020e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000212:	4770      	bx	lr

08000214 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000218:	f000 fd37 	bl	8000c8a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800021c:	f000 f842 	bl	80002a4 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000220:	f000 f912 	bl	8000448 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8000224:	f000 f8f2 	bl	800040c <_ZL11MX_DMA_Initv>
  MX_I2C1_Init();
 8000228:	f000 f89e 	bl	8000368 <_ZL12MX_I2C1_Initv>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800022c:	f004 fe40 	bl	8004eb0 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of queueMessages */
  queueMessagesHandle = osMessageQueueNew (5, sizeof(Message_TypeDef), &queueMessages_attributes);
 8000230:	4a11      	ldr	r2, [pc, #68]	; (8000278 <main+0x64>)
 8000232:	2108      	movs	r1, #8
 8000234:	2005      	movs	r0, #5
 8000236:	f004 ff32 	bl	800509e <osMessageQueueNew>
 800023a:	4603      	mov	r3, r0
 800023c:	4a0f      	ldr	r2, [pc, #60]	; (800027c <main+0x68>)
 800023e:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000240:	4a0f      	ldr	r2, [pc, #60]	; (8000280 <main+0x6c>)
 8000242:	2100      	movs	r1, #0
 8000244:	480f      	ldr	r0, [pc, #60]	; (8000284 <main+0x70>)
 8000246:	f004 fe7d 	bl	8004f44 <osThreadNew>
 800024a:	4603      	mov	r3, r0
 800024c:	4a0e      	ldr	r2, [pc, #56]	; (8000288 <main+0x74>)
 800024e:	6013      	str	r3, [r2, #0]

  /* creation of display */
  displayHandle = osThreadNew(StartDisplay, NULL, &display_attributes);
 8000250:	4a0e      	ldr	r2, [pc, #56]	; (800028c <main+0x78>)
 8000252:	2100      	movs	r1, #0
 8000254:	480e      	ldr	r0, [pc, #56]	; (8000290 <main+0x7c>)
 8000256:	f004 fe75 	bl	8004f44 <osThreadNew>
 800025a:	4603      	mov	r3, r0
 800025c:	4a0d      	ldr	r2, [pc, #52]	; (8000294 <main+0x80>)
 800025e:	6013      	str	r3, [r2, #0]

  /* creation of buttonScan */
  buttonScanHandle = osThreadNew(StartButtonScan, NULL, &buttonScan_attributes);
 8000260:	4a0d      	ldr	r2, [pc, #52]	; (8000298 <main+0x84>)
 8000262:	2100      	movs	r1, #0
 8000264:	480d      	ldr	r0, [pc, #52]	; (800029c <main+0x88>)
 8000266:	f004 fe6d 	bl	8004f44 <osThreadNew>
 800026a:	4603      	mov	r3, r0
 800026c:	4a0c      	ldr	r2, [pc, #48]	; (80002a0 <main+0x8c>)
 800026e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000270:	f004 fe42 	bl	8004ef8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000274:	e7fe      	b.n	8000274 <main+0x60>
 8000276:	bf00      	nop
 8000278:	080097d8 	.word	0x080097d8
 800027c:	200000d8 	.word	0x200000d8
 8000280:	0800976c 	.word	0x0800976c
 8000284:	080004b9 	.word	0x080004b9
 8000288:	200000cc 	.word	0x200000cc
 800028c:	08009790 	.word	0x08009790
 8000290:	080004c9 	.word	0x080004c9
 8000294:	200000d0 	.word	0x200000d0
 8000298:	080097b4 	.word	0x080097b4
 800029c:	08000649 	.word	0x08000649
 80002a0:	200000d4 	.word	0x200000d4

080002a4 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b096      	sub	sp, #88	; 0x58
 80002a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002aa:	f107 0314 	add.w	r3, r7, #20
 80002ae:	2244      	movs	r2, #68	; 0x44
 80002b0:	2100      	movs	r1, #0
 80002b2:	4618      	mov	r0, r3
 80002b4:	f009 fa06 	bl	80096c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002b8:	463b      	mov	r3, r7
 80002ba:	2200      	movs	r2, #0
 80002bc:	601a      	str	r2, [r3, #0]
 80002be:	605a      	str	r2, [r3, #4]
 80002c0:	609a      	str	r2, [r3, #8]
 80002c2:	60da      	str	r2, [r3, #12]
 80002c4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80002c6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80002ca:	f002 ffc1 	bl	8003250 <HAL_PWREx_ControlVoltageScaling>
 80002ce:	4603      	mov	r3, r0
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	bf14      	ite	ne
 80002d4:	2301      	movne	r3, #1
 80002d6:	2300      	moveq	r3, #0
 80002d8:	b2db      	uxtb	r3, r3
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d001      	beq.n	80002e2 <_Z18SystemClock_Configv+0x3e>
  {
    Error_Handler();
 80002de:	f000 fb2f 	bl	8000940 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80002e2:	2310      	movs	r3, #16
 80002e4:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80002e6:	2301      	movs	r3, #1
 80002e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80002ea:	2300      	movs	r3, #0
 80002ec:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80002ee:	2360      	movs	r3, #96	; 0x60
 80002f0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002f2:	2302      	movs	r3, #2
 80002f4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80002f6:	2301      	movs	r3, #1
 80002f8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80002fa:	2301      	movs	r3, #1
 80002fc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80002fe:	2328      	movs	r3, #40	; 0x28
 8000300:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000302:	2307      	movs	r3, #7
 8000304:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000306:	2302      	movs	r3, #2
 8000308:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800030a:	2302      	movs	r3, #2
 800030c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800030e:	f107 0314 	add.w	r3, r7, #20
 8000312:	4618      	mov	r0, r3
 8000314:	f002 fff2 	bl	80032fc <HAL_RCC_OscConfig>
 8000318:	4603      	mov	r3, r0
 800031a:	2b00      	cmp	r3, #0
 800031c:	bf14      	ite	ne
 800031e:	2301      	movne	r3, #1
 8000320:	2300      	moveq	r3, #0
 8000322:	b2db      	uxtb	r3, r3
 8000324:	2b00      	cmp	r3, #0
 8000326:	d001      	beq.n	800032c <_Z18SystemClock_Configv+0x88>
  {
    Error_Handler();
 8000328:	f000 fb0a 	bl	8000940 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800032c:	230f      	movs	r3, #15
 800032e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000330:	2303      	movs	r3, #3
 8000332:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000334:	2300      	movs	r3, #0
 8000336:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000338:	2300      	movs	r3, #0
 800033a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800033c:	2300      	movs	r3, #0
 800033e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000340:	463b      	mov	r3, r7
 8000342:	2104      	movs	r1, #4
 8000344:	4618      	mov	r0, r3
 8000346:	f003 fbbf 	bl	8003ac8 <HAL_RCC_ClockConfig>
 800034a:	4603      	mov	r3, r0
 800034c:	2b00      	cmp	r3, #0
 800034e:	bf14      	ite	ne
 8000350:	2301      	movne	r3, #1
 8000352:	2300      	moveq	r3, #0
 8000354:	b2db      	uxtb	r3, r3
 8000356:	2b00      	cmp	r3, #0
 8000358:	d001      	beq.n	800035e <_Z18SystemClock_Configv+0xba>
  {
    Error_Handler();
 800035a:	f000 faf1 	bl	8000940 <Error_Handler>
  }
}
 800035e:	bf00      	nop
 8000360:	3758      	adds	r7, #88	; 0x58
 8000362:	46bd      	mov	sp, r7
 8000364:	bd80      	pop	{r7, pc}
	...

08000368 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800036c:	4b24      	ldr	r3, [pc, #144]	; (8000400 <_ZL12MX_I2C1_Initv+0x98>)
 800036e:	4a25      	ldr	r2, [pc, #148]	; (8000404 <_ZL12MX_I2C1_Initv+0x9c>)
 8000370:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300F33;
 8000372:	4b23      	ldr	r3, [pc, #140]	; (8000400 <_ZL12MX_I2C1_Initv+0x98>)
 8000374:	4a24      	ldr	r2, [pc, #144]	; (8000408 <_ZL12MX_I2C1_Initv+0xa0>)
 8000376:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000378:	4b21      	ldr	r3, [pc, #132]	; (8000400 <_ZL12MX_I2C1_Initv+0x98>)
 800037a:	2200      	movs	r2, #0
 800037c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800037e:	4b20      	ldr	r3, [pc, #128]	; (8000400 <_ZL12MX_I2C1_Initv+0x98>)
 8000380:	2201      	movs	r2, #1
 8000382:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000384:	4b1e      	ldr	r3, [pc, #120]	; (8000400 <_ZL12MX_I2C1_Initv+0x98>)
 8000386:	2200      	movs	r2, #0
 8000388:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800038a:	4b1d      	ldr	r3, [pc, #116]	; (8000400 <_ZL12MX_I2C1_Initv+0x98>)
 800038c:	2200      	movs	r2, #0
 800038e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000390:	4b1b      	ldr	r3, [pc, #108]	; (8000400 <_ZL12MX_I2C1_Initv+0x98>)
 8000392:	2200      	movs	r2, #0
 8000394:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000396:	4b1a      	ldr	r3, [pc, #104]	; (8000400 <_ZL12MX_I2C1_Initv+0x98>)
 8000398:	2200      	movs	r2, #0
 800039a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800039c:	4b18      	ldr	r3, [pc, #96]	; (8000400 <_ZL12MX_I2C1_Initv+0x98>)
 800039e:	2200      	movs	r2, #0
 80003a0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80003a2:	4817      	ldr	r0, [pc, #92]	; (8000400 <_ZL12MX_I2C1_Initv+0x98>)
 80003a4:	f001 f994 	bl	80016d0 <HAL_I2C_Init>
 80003a8:	4603      	mov	r3, r0
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	bf14      	ite	ne
 80003ae:	2301      	movne	r3, #1
 80003b0:	2300      	moveq	r3, #0
 80003b2:	b2db      	uxtb	r3, r3
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	d001      	beq.n	80003bc <_ZL12MX_I2C1_Initv+0x54>
  {
    Error_Handler();
 80003b8:	f000 fac2 	bl	8000940 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80003bc:	2100      	movs	r1, #0
 80003be:	4810      	ldr	r0, [pc, #64]	; (8000400 <_ZL12MX_I2C1_Initv+0x98>)
 80003c0:	f002 fe80 	bl	80030c4 <HAL_I2CEx_ConfigAnalogFilter>
 80003c4:	4603      	mov	r3, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	bf14      	ite	ne
 80003ca:	2301      	movne	r3, #1
 80003cc:	2300      	moveq	r3, #0
 80003ce:	b2db      	uxtb	r3, r3
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d001      	beq.n	80003d8 <_ZL12MX_I2C1_Initv+0x70>
  {
    Error_Handler();
 80003d4:	f000 fab4 	bl	8000940 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80003d8:	2100      	movs	r1, #0
 80003da:	4809      	ldr	r0, [pc, #36]	; (8000400 <_ZL12MX_I2C1_Initv+0x98>)
 80003dc:	f002 febd 	bl	800315a <HAL_I2CEx_ConfigDigitalFilter>
 80003e0:	4603      	mov	r3, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	bf14      	ite	ne
 80003e6:	2301      	movne	r3, #1
 80003e8:	2300      	moveq	r3, #0
 80003ea:	b2db      	uxtb	r3, r3
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d001      	beq.n	80003f4 <_ZL12MX_I2C1_Initv+0x8c>
  {
    Error_Handler();
 80003f0:	f000 faa6 	bl	8000940 <Error_Handler>
  }
  /** I2C Fast mode Plus enable
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C1);
 80003f4:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80003f8:	f002 fefc 	bl	80031f4 <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80003fc:	bf00      	nop
 80003fe:	bd80      	pop	{r7, pc}
 8000400:	20000038 	.word	0x20000038
 8000404:	40005400 	.word	0x40005400
 8000408:	00300f33 	.word	0x00300f33

0800040c <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	b082      	sub	sp, #8
 8000410:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000412:	4b0c      	ldr	r3, [pc, #48]	; (8000444 <_ZL11MX_DMA_Initv+0x38>)
 8000414:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000416:	4a0b      	ldr	r2, [pc, #44]	; (8000444 <_ZL11MX_DMA_Initv+0x38>)
 8000418:	f043 0301 	orr.w	r3, r3, #1
 800041c:	6493      	str	r3, [r2, #72]	; 0x48
 800041e:	4b09      	ldr	r3, [pc, #36]	; (8000444 <_ZL11MX_DMA_Initv+0x38>)
 8000420:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000422:	f003 0301 	and.w	r3, r3, #1
 8000426:	607b      	str	r3, [r7, #4]
 8000428:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 800042a:	2200      	movs	r2, #0
 800042c:	2105      	movs	r1, #5
 800042e:	2010      	movs	r0, #16
 8000430:	f000 fd1c 	bl	8000e6c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000434:	2010      	movs	r0, #16
 8000436:	f000 fd35 	bl	8000ea4 <HAL_NVIC_EnableIRQ>

}
 800043a:	bf00      	nop
 800043c:	3708      	adds	r7, #8
 800043e:	46bd      	mov	sp, r7
 8000440:	bd80      	pop	{r7, pc}
 8000442:	bf00      	nop
 8000444:	40021000 	.word	0x40021000

08000448 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	b088      	sub	sp, #32
 800044c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800044e:	f107 030c 	add.w	r3, r7, #12
 8000452:	2200      	movs	r2, #0
 8000454:	601a      	str	r2, [r3, #0]
 8000456:	605a      	str	r2, [r3, #4]
 8000458:	609a      	str	r2, [r3, #8]
 800045a:	60da      	str	r2, [r3, #12]
 800045c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800045e:	4b14      	ldr	r3, [pc, #80]	; (80004b0 <_ZL12MX_GPIO_Initv+0x68>)
 8000460:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000462:	4a13      	ldr	r2, [pc, #76]	; (80004b0 <_ZL12MX_GPIO_Initv+0x68>)
 8000464:	f043 0302 	orr.w	r3, r3, #2
 8000468:	64d3      	str	r3, [r2, #76]	; 0x4c
 800046a:	4b11      	ldr	r3, [pc, #68]	; (80004b0 <_ZL12MX_GPIO_Initv+0x68>)
 800046c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800046e:	f003 0302 	and.w	r3, r3, #2
 8000472:	60bb      	str	r3, [r7, #8]
 8000474:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000476:	4b0e      	ldr	r3, [pc, #56]	; (80004b0 <_ZL12MX_GPIO_Initv+0x68>)
 8000478:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800047a:	4a0d      	ldr	r2, [pc, #52]	; (80004b0 <_ZL12MX_GPIO_Initv+0x68>)
 800047c:	f043 0301 	orr.w	r3, r3, #1
 8000480:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000482:	4b0b      	ldr	r3, [pc, #44]	; (80004b0 <_ZL12MX_GPIO_Initv+0x68>)
 8000484:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000486:	f003 0301 	and.w	r3, r3, #1
 800048a:	607b      	str	r3, [r7, #4]
 800048c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : BUTTON_LEFT_Pin BUTTON_RIGHT_Pin BUTTON_DOWN_Pin BUTTON_UP_Pin
                           BUTTON_SELECT_Pin */
  GPIO_InitStruct.Pin = BUTTON_LEFT_Pin|BUTTON_RIGHT_Pin|BUTTON_DOWN_Pin|BUTTON_UP_Pin
 800048e:	f24e 0306 	movw	r3, #57350	; 0xe006
 8000492:	60fb      	str	r3, [r7, #12]
                          |BUTTON_SELECT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000494:	2300      	movs	r3, #0
 8000496:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000498:	2300      	movs	r3, #0
 800049a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800049c:	f107 030c 	add.w	r3, r7, #12
 80004a0:	4619      	mov	r1, r3
 80004a2:	4804      	ldr	r0, [pc, #16]	; (80004b4 <_ZL12MX_GPIO_Initv+0x6c>)
 80004a4:	f000 ff52 	bl	800134c <HAL_GPIO_Init>

}
 80004a8:	bf00      	nop
 80004aa:	3720      	adds	r7, #32
 80004ac:	46bd      	mov	sp, r7
 80004ae:	bd80      	pop	{r7, pc}
 80004b0:	40021000 	.word	0x40021000
 80004b4:	48000400 	.word	0x48000400

080004b8 <_Z16StartDefaultTaskPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b082      	sub	sp, #8
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80004c0:	2001      	movs	r0, #1
 80004c2:	f004 fdd1 	bl	8005068 <osDelay>
 80004c6:	e7fb      	b.n	80004c0 <_Z16StartDefaultTaskPv+0x8>

080004c8 <_Z12StartDisplayPv>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDisplay */
void StartDisplay(void *argument)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b0be      	sub	sp, #248	; 0xf8
 80004cc:	af02      	add	r7, sp, #8
 80004ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDisplay */
	ssd1306_Init(&hi2c1);
 80004d0:	4858      	ldr	r0, [pc, #352]	; (8000634 <_Z12StartDisplayPv+0x16c>)
 80004d2:	f008 f90d 	bl	80086f0 <_Z12ssd1306_InitP19__I2C_HandleTypeDef>
	Rectangle rectMain(0, 0, SSD1306_WIDTH, SSD1306_HEIGHT);
 80004d6:	f107 00cc 	add.w	r0, r7, #204	; 0xcc
 80004da:	2340      	movs	r3, #64	; 0x40
 80004dc:	9300      	str	r3, [sp, #0]
 80004de:	2380      	movs	r3, #128	; 0x80
 80004e0:	2200      	movs	r2, #0
 80004e2:	2100      	movs	r1, #0
 80004e4:	f7ff fe7c 	bl	80001e0 <_ZN9RectangleC1Emmmm>
	Rectangle rectButton(0, 0, SSD1306_WIDTH, 32);
 80004e8:	f107 00bc 	add.w	r0, r7, #188	; 0xbc
 80004ec:	2320      	movs	r3, #32
 80004ee:	9300      	str	r3, [sp, #0]
 80004f0:	2380      	movs	r3, #128	; 0x80
 80004f2:	2200      	movs	r2, #0
 80004f4:	2100      	movs	r1, #0
 80004f6:	f7ff fe73 	bl	80001e0 <_ZN9RectangleC1Emmmm>
	menu::Button buttonHeating("НАГРЕВ", rectButton, FontVerdana_16x16);
 80004fa:	f107 02bc 	add.w	r2, r7, #188	; 0xbc
 80004fe:	f107 007c 	add.w	r0, r7, #124	; 0x7c
 8000502:	2300      	movs	r3, #0
 8000504:	9300      	str	r3, [sp, #0]
 8000506:	4b4c      	ldr	r3, [pc, #304]	; (8000638 <_Z12StartDisplayPv+0x170>)
 8000508:	494c      	ldr	r1, [pc, #304]	; (800063c <_Z12StartDisplayPv+0x174>)
 800050a:	f007 ffd1 	bl	80084b0 <_ZN4menu6ButtonC1EPKcRK9RectangleRK6font_tPFvvE>
	menu::Button buttonMotor("ДВИГАТЕЛЬ", rectButton, FontVerdana_16x16);
 800050e:	f107 02bc 	add.w	r2, r7, #188	; 0xbc
 8000512:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8000516:	2300      	movs	r3, #0
 8000518:	9300      	str	r3, [sp, #0]
 800051a:	4b47      	ldr	r3, [pc, #284]	; (8000638 <_Z12StartDisplayPv+0x170>)
 800051c:	4948      	ldr	r1, [pc, #288]	; (8000640 <_Z12StartDisplayPv+0x178>)
 800051e:	f007 ffc7 	bl	80084b0 <_ZN4menu6ButtonC1EPKcRK9RectangleRK6font_tPFvvE>
	buttonHeating.focus = true;
 8000522:	2301      	movs	r3, #1
 8000524:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
	buttonHeating.is_toggle = true;
 8000528:	2301      	movs	r3, #1
 800052a:	f887 30b4 	strb.w	r3, [r7, #180]	; 0xb4
	buttonHeating.onClick();
 800052e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8000532:	2108      	movs	r1, #8
 8000534:	4618      	mov	r0, r3
 8000536:	f007 ffe1 	bl	80084fc <_ZN4menu6Button7onClickENS_12ButtonIdTypeE>
	menu::Control *controls[] = { &buttonHeating, &buttonMotor };
 800053a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800053e:	637b      	str	r3, [r7, #52]	; 0x34
 8000540:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000544:	63bb      	str	r3, [r7, #56]	; 0x38
	menu::Screen screenMain(rectMain, nullptr, nullptr, controls, 2);
 8000546:	f107 01cc 	add.w	r1, r7, #204	; 0xcc
 800054a:	f107 0010 	add.w	r0, r7, #16
 800054e:	2302      	movs	r3, #2
 8000550:	9301      	str	r3, [sp, #4]
 8000552:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000556:	9300      	str	r3, [sp, #0]
 8000558:	2300      	movs	r3, #0
 800055a:	2200      	movs	r2, #0
 800055c:	f007 fdcd 	bl	80080fa <_ZN4menu6ScreenC1ERK9RectanglePS0_S4_PPNS_7ControlEh>
	Message_TypeDef message;
	osStatus_t status;
	/* Infinite loop */
	for(;;)
	{
		uint8_t msg_count = osMessageQueueGetCount(queueMessagesHandle);
 8000560:	4b38      	ldr	r3, [pc, #224]	; (8000644 <_Z12StartDisplayPv+0x17c>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	4618      	mov	r0, r3
 8000566:	f004 fecb 	bl	8005300 <osMessageQueueGetCount>
 800056a:	4603      	mov	r3, r0
 800056c:	f887 30e6 	strb.w	r3, [r7, #230]	; 0xe6
		if(msg_count > 0)
 8000570:	f897 30e6 	ldrb.w	r3, [r7, #230]	; 0xe6
 8000574:	2b00      	cmp	r3, #0
 8000576:	d054      	beq.n	8000622 <_Z12StartDisplayPv+0x15a>
		{
			for(uint8_t i = 0; i < msg_count; i++)
 8000578:	2300      	movs	r3, #0
 800057a:	f887 30ef 	strb.w	r3, [r7, #239]	; 0xef
 800057e:	f897 20ef 	ldrb.w	r2, [r7, #239]	; 0xef
 8000582:	f897 30e6 	ldrb.w	r3, [r7, #230]	; 0xe6
 8000586:	429a      	cmp	r2, r3
 8000588:	d24b      	bcs.n	8000622 <_Z12StartDisplayPv+0x15a>
			{
				status = osMessageQueueGet(queueMessagesHandle, &message, 0U, 0);
 800058a:	4b2e      	ldr	r3, [pc, #184]	; (8000644 <_Z12StartDisplayPv+0x17c>)
 800058c:	6818      	ldr	r0, [r3, #0]
 800058e:	f107 0108 	add.w	r1, r7, #8
 8000592:	2300      	movs	r3, #0
 8000594:	2200      	movs	r2, #0
 8000596:	f004 fe55 	bl	8005244 <osMessageQueueGet>
 800059a:	f8c7 00e0 	str.w	r0, [r7, #224]	; 0xe0
				if(status == osOK)
 800059e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d137      	bne.n	8000616 <_Z12StartDisplayPv+0x14e>
				{
					switch(message.id)
 80005a6:	7a3b      	ldrb	r3, [r7, #8]
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d134      	bne.n	8000616 <_Z12StartDisplayPv+0x14e>
					{
						case ID_BUTTON:
						{
							uint32_t id_buttons = *((uint32_t*)message.param);
 80005ac:	68fb      	ldr	r3, [r7, #12]
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8

							if(id_buttons > 0)
 80005b4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d02b      	beq.n	8000614 <_Z12StartDisplayPv+0x14c>
							{
								for(uint8_t bit_pos = 0; bit_pos < 32; bit_pos++)
 80005bc:	2300      	movs	r3, #0
 80005be:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
 80005c2:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
 80005c6:	2b1f      	cmp	r3, #31
 80005c8:	d824      	bhi.n	8000614 <_Z12StartDisplayPv+0x14c>
								{
									uint8_t bit = (1 << bit_pos);
 80005ca:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
 80005ce:	2201      	movs	r2, #1
 80005d0:	fa02 f303 	lsl.w	r3, r2, r3
 80005d4:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
									if(id_buttons & bit)
 80005d8:	f897 20df 	ldrb.w	r2, [r7, #223]	; 0xdf
 80005dc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80005e0:	4013      	ands	r3, r2
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d010      	beq.n	8000608 <_Z12StartDisplayPv+0x140>
									{
										screenMain.onClick((menu::ButtonIdType)bit);
 80005e6:	f897 20df 	ldrb.w	r2, [r7, #223]	; 0xdf
 80005ea:	f107 0310 	add.w	r3, r7, #16
 80005ee:	4611      	mov	r1, r2
 80005f0:	4618      	mov	r0, r3
 80005f2:	f007 fe08 	bl	8008206 <_ZN4menu6Screen7onClickENS_12ButtonIdTypeE>
										id_buttons &= ~bit;
 80005f6:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 80005fa:	43db      	mvns	r3, r3
 80005fc:	461a      	mov	r2, r3
 80005fe:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8000602:	4013      	ands	r3, r2
 8000604:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
								for(uint8_t bit_pos = 0; bit_pos < 32; bit_pos++)
 8000608:	f897 30e7 	ldrb.w	r3, [r7, #231]	; 0xe7
 800060c:	3301      	adds	r3, #1
 800060e:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
 8000612:	e7d6      	b.n	80005c2 <_Z12StartDisplayPv+0xfa>
//									if(id_buttons == 0)
//										break;
								}
							}
						}
						break;
 8000614:	bf00      	nop
			for(uint8_t i = 0; i < msg_count; i++)
 8000616:	f897 30ef 	ldrb.w	r3, [r7, #239]	; 0xef
 800061a:	3301      	adds	r3, #1
 800061c:	f887 30ef 	strb.w	r3, [r7, #239]	; 0xef
 8000620:	e7ad      	b.n	800057e <_Z12StartDisplayPv+0xb6>
					}
				}
			}
		}

		screenMain.draw();
 8000622:	f107 0310 	add.w	r3, r7, #16
 8000626:	4618      	mov	r0, r3
 8000628:	f007 fd8b 	bl	8008142 <_ZN4menu6Screen4drawEv>
		osDelay(50);
 800062c:	2032      	movs	r0, #50	; 0x32
 800062e:	f004 fd1b 	bl	8005068 <osDelay>
	}
 8000632:	e795      	b.n	8000560 <_Z12StartDisplayPv+0x98>
 8000634:	20000038 	.word	0x20000038
 8000638:	20000014 	.word	0x20000014
 800063c:	0800972c 	.word	0x0800972c
 8000640:	0800973c 	.word	0x0800973c
 8000644:	200000d8 	.word	0x200000d8

08000648 <_Z15StartButtonScanPv>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartButtonScan */
void StartButtonScan(void *argument)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b0d8      	sub	sp, #352	; 0x160
 800064c:	af00      	add	r7, sp, #0
 800064e:	1d3b      	adds	r3, r7, #4
 8000650:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartButtonScan */
	button::BUTTON_SetDef set_left =
 8000652:	f507 73a4 	add.w	r3, r7, #328	; 0x148
 8000656:	2200      	movs	r2, #0
 8000658:	601a      	str	r2, [r3, #0]
 800065a:	605a      	str	r2, [r3, #4]
 800065c:	609a      	str	r2, [r3, #8]
 800065e:	60da      	str	r2, [r3, #12]
 8000660:	611a      	str	r2, [r3, #16]
 8000662:	615a      	str	r2, [r3, #20]
 8000664:	4baa      	ldr	r3, [pc, #680]	; (8000910 <_Z15StartButtonScanPv+0x2c8>)
 8000666:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 800066a:	2302      	movs	r3, #2
 800066c:	f8a7 314c 	strh.w	r3, [r7, #332]	; 0x14c
 8000670:	2302      	movs	r3, #2
 8000672:	f887 3155 	strb.w	r3, [r7, #341]	; 0x155
		menu::BUTTON_LEFT,
		GPIO_PIN_RESET,
		button::PRESSED_STATE,
		button::Keyboard::period,
		false
	};
 8000676:	4ba7      	ldr	r3, [pc, #668]	; (8000914 <_Z15StartButtonScanPv+0x2cc>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
	button::BUTTON_SetDef set_right =
 800067e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8000682:	2200      	movs	r2, #0
 8000684:	601a      	str	r2, [r3, #0]
 8000686:	605a      	str	r2, [r3, #4]
 8000688:	609a      	str	r2, [r3, #8]
 800068a:	60da      	str	r2, [r3, #12]
 800068c:	611a      	str	r2, [r3, #16]
 800068e:	615a      	str	r2, [r3, #20]
 8000690:	4b9f      	ldr	r3, [pc, #636]	; (8000910 <_Z15StartButtonScanPv+0x2c8>)
 8000692:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8000696:	2304      	movs	r3, #4
 8000698:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
 800069c:	2301      	movs	r3, #1
 800069e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 80006a2:	2302      	movs	r3, #2
 80006a4:	f887 313d 	strb.w	r3, [r7, #317]	; 0x13d
		menu::BUTTON_RIGHT,
		GPIO_PIN_RESET,
		button::PRESSED_STATE,
		button::Keyboard::period,
		false
	};
 80006a8:	4b9a      	ldr	r3, [pc, #616]	; (8000914 <_Z15StartButtonScanPv+0x2cc>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
	button::BUTTON_SetDef set_up =
 80006b0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80006b4:	2200      	movs	r2, #0
 80006b6:	601a      	str	r2, [r3, #0]
 80006b8:	605a      	str	r2, [r3, #4]
 80006ba:	609a      	str	r2, [r3, #8]
 80006bc:	60da      	str	r2, [r3, #12]
 80006be:	611a      	str	r2, [r3, #16]
 80006c0:	615a      	str	r2, [r3, #20]
 80006c2:	4b93      	ldr	r3, [pc, #588]	; (8000910 <_Z15StartButtonScanPv+0x2c8>)
 80006c4:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80006c8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80006cc:	f8a7 311c 	strh.w	r3, [r7, #284]	; 0x11c
 80006d0:	2302      	movs	r3, #2
 80006d2:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80006d6:	2302      	movs	r3, #2
 80006d8:	f887 3125 	strb.w	r3, [r7, #293]	; 0x125
		menu::BUTTON_UP,
		GPIO_PIN_RESET,
		button::PRESSED_STATE,
		button::Keyboard::period,
		false
	};
 80006dc:	4b8d      	ldr	r3, [pc, #564]	; (8000914 <_Z15StartButtonScanPv+0x2cc>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
	button::BUTTON_SetDef set_down =
 80006e4:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80006e8:	2200      	movs	r2, #0
 80006ea:	601a      	str	r2, [r3, #0]
 80006ec:	605a      	str	r2, [r3, #4]
 80006ee:	609a      	str	r2, [r3, #8]
 80006f0:	60da      	str	r2, [r3, #12]
 80006f2:	611a      	str	r2, [r3, #16]
 80006f4:	615a      	str	r2, [r3, #20]
 80006f6:	4b86      	ldr	r3, [pc, #536]	; (8000910 <_Z15StartButtonScanPv+0x2c8>)
 80006f8:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80006fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000700:	f8a7 3104 	strh.w	r3, [r7, #260]	; 0x104
 8000704:	2304      	movs	r3, #4
 8000706:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800070a:	2302      	movs	r3, #2
 800070c:	f887 310d 	strb.w	r3, [r7, #269]	; 0x10d
		menu::BUTTON_DOWN,
		GPIO_PIN_RESET,
		button::PRESSED_STATE,
		button::Keyboard::period,
		false
	};
 8000710:	4b80      	ldr	r3, [pc, #512]	; (8000914 <_Z15StartButtonScanPv+0x2cc>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
	button::BUTTON_SetDef set_select =
 8000718:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800071c:	2200      	movs	r2, #0
 800071e:	601a      	str	r2, [r3, #0]
 8000720:	605a      	str	r2, [r3, #4]
 8000722:	609a      	str	r2, [r3, #8]
 8000724:	60da      	str	r2, [r3, #12]
 8000726:	611a      	str	r2, [r3, #16]
 8000728:	615a      	str	r2, [r3, #20]
 800072a:	4b79      	ldr	r3, [pc, #484]	; (8000910 <_Z15StartButtonScanPv+0x2c8>)
 800072c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8000730:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000734:	f8a7 30ec 	strh.w	r3, [r7, #236]	; 0xec
 8000738:	2308      	movs	r3, #8
 800073a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800073e:	2302      	movs	r3, #2
 8000740:	f887 30f5 	strb.w	r3, [r7, #245]	; 0xf5
 8000744:	2301      	movs	r3, #1
 8000746:	f887 30fc 	strb.w	r3, [r7, #252]	; 0xfc
		menu::BUTTON_SELECT,
		GPIO_PIN_RESET,
		button::PRESSED_STATE,
		button::Keyboard::period,
		true
	};
 800074a:	4b72      	ldr	r3, [pc, #456]	; (8000914 <_Z15StartButtonScanPv+0x2cc>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
	button::Button button_left(set_left);
 8000752:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 8000756:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800075a:	4611      	mov	r1, r2
 800075c:	4618      	mov	r0, r3
 800075e:	f007 fb3d 	bl	8007ddc <_ZN6button6ButtonC1ERKNS_13BUTTON_SetDefE>
	button::Button button_right(set_right);
 8000762:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8000766:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800076a:	4611      	mov	r1, r2
 800076c:	4618      	mov	r0, r3
 800076e:	f007 fb35 	bl	8007ddc <_ZN6button6ButtonC1ERKNS_13BUTTON_SetDefE>
	button::Button button_up(set_up);
 8000772:	f507 728c 	add.w	r2, r7, #280	; 0x118
 8000776:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800077a:	4611      	mov	r1, r2
 800077c:	4618      	mov	r0, r3
 800077e:	f007 fb2d 	bl	8007ddc <_ZN6button6ButtonC1ERKNS_13BUTTON_SetDefE>
	button::Button button_down(set_down);
 8000782:	f507 7280 	add.w	r2, r7, #256	; 0x100
 8000786:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800078a:	4611      	mov	r1, r2
 800078c:	4618      	mov	r0, r3
 800078e:	f007 fb25 	bl	8007ddc <_ZN6button6ButtonC1ERKNS_13BUTTON_SetDefE>
	button::Button button_select(set_select);
 8000792:	f107 02e8 	add.w	r2, r7, #232	; 0xe8
 8000796:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800079a:	4611      	mov	r1, r2
 800079c:	4618      	mov	r0, r3
 800079e:	f007 fb1d 	bl	8007ddc <_ZN6button6ButtonC1ERKNS_13BUTTON_SetDefE>
	button::Button *buttons[] = { &button_left, &button_right, &button_select, &button_up, &button_down };
 80007a2:	f107 0320 	add.w	r3, r7, #32
 80007a6:	f107 02c4 	add.w	r2, r7, #196	; 0xc4
 80007aa:	601a      	str	r2, [r3, #0]
 80007ac:	f107 0320 	add.w	r3, r7, #32
 80007b0:	f107 02a0 	add.w	r2, r7, #160	; 0xa0
 80007b4:	605a      	str	r2, [r3, #4]
 80007b6:	f107 0320 	add.w	r3, r7, #32
 80007ba:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80007be:	609a      	str	r2, [r3, #8]
 80007c0:	f107 0320 	add.w	r3, r7, #32
 80007c4:	f107 027c 	add.w	r2, r7, #124	; 0x7c
 80007c8:	60da      	str	r2, [r3, #12]
 80007ca:	f107 0320 	add.w	r3, r7, #32
 80007ce:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80007d2:	611a      	str	r2, [r3, #16]
	button::Keyboard keyboard(buttons, 5);
 80007d4:	f107 0120 	add.w	r1, r7, #32
 80007d8:	f107 0318 	add.w	r3, r7, #24
 80007dc:	2205      	movs	r2, #5
 80007de:	4618      	mov	r0, r3
 80007e0:	f007 fb77 	bl	8007ed2 <_ZN6button8KeyboardC1EPPNS_6ButtonEj>
	Message_TypeDef message;
	uint32_t active_buttons;
	/* Infinite loop */
	for(;;)
	{
		active_buttons = 0;
 80007e4:	f107 030c 	add.w	r3, r7, #12
 80007e8:	2200      	movs	r2, #0
 80007ea:	601a      	str	r2, [r3, #0]
		keyboard.scan();
 80007ec:	f107 0318 	add.w	r3, r7, #24
 80007f0:	4618      	mov	r0, r3
 80007f2:	f007 fb81 	bl	8007ef8 <_ZN6button8Keyboard4scanEv>
		if(button_left.is_active)
 80007f6:	f897 30c4 	ldrb.w	r3, [r7, #196]	; 0xc4
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d011      	beq.n	8000822 <_Z15StartButtonScanPv+0x1da>
		{
			active_buttons |= button_left.id();
 80007fe:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000802:	4618      	mov	r0, r3
 8000804:	f007 fb09 	bl	8007e1a <_ZNK6button6Button2idEv>
 8000808:	4602      	mov	r2, r0
 800080a:	f107 030c 	add.w	r3, r7, #12
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	431a      	orrs	r2, r3
 8000812:	f107 030c 	add.w	r3, r7, #12
 8000816:	601a      	str	r2, [r3, #0]
			button_left.reset();
 8000818:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800081c:	4618      	mov	r0, r3
 800081e:	f007 fb2d 	bl	8007e7c <_ZN6button6Button5resetEv>
		}
		if(button_right.is_active)
 8000822:	f897 30a0 	ldrb.w	r3, [r7, #160]	; 0xa0
 8000826:	2b00      	cmp	r3, #0
 8000828:	d011      	beq.n	800084e <_Z15StartButtonScanPv+0x206>
		{
			active_buttons |= button_right.id();
 800082a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800082e:	4618      	mov	r0, r3
 8000830:	f007 faf3 	bl	8007e1a <_ZNK6button6Button2idEv>
 8000834:	4602      	mov	r2, r0
 8000836:	f107 030c 	add.w	r3, r7, #12
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	431a      	orrs	r2, r3
 800083e:	f107 030c 	add.w	r3, r7, #12
 8000842:	601a      	str	r2, [r3, #0]
			button_right.reset();
 8000844:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8000848:	4618      	mov	r0, r3
 800084a:	f007 fb17 	bl	8007e7c <_ZN6button6Button5resetEv>
		}
		if(button_up.is_active)
 800084e:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 8000852:	2b00      	cmp	r3, #0
 8000854:	d011      	beq.n	800087a <_Z15StartButtonScanPv+0x232>
		{
			active_buttons |= button_up.id();
 8000856:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800085a:	4618      	mov	r0, r3
 800085c:	f007 fadd 	bl	8007e1a <_ZNK6button6Button2idEv>
 8000860:	4602      	mov	r2, r0
 8000862:	f107 030c 	add.w	r3, r7, #12
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	431a      	orrs	r2, r3
 800086a:	f107 030c 	add.w	r3, r7, #12
 800086e:	601a      	str	r2, [r3, #0]
			button_up.reset();
 8000870:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8000874:	4618      	mov	r0, r3
 8000876:	f007 fb01 	bl	8007e7c <_ZN6button6Button5resetEv>
		}
		if(button_down.is_active)
 800087a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800087e:	781b      	ldrb	r3, [r3, #0]
 8000880:	2b00      	cmp	r3, #0
 8000882:	d011      	beq.n	80008a8 <_Z15StartButtonScanPv+0x260>
		{
			active_buttons |= button_down.id();
 8000884:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000888:	4618      	mov	r0, r3
 800088a:	f007 fac6 	bl	8007e1a <_ZNK6button6Button2idEv>
 800088e:	4602      	mov	r2, r0
 8000890:	f107 030c 	add.w	r3, r7, #12
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	431a      	orrs	r2, r3
 8000898:	f107 030c 	add.w	r3, r7, #12
 800089c:	601a      	str	r2, [r3, #0]
			button_down.reset();
 800089e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80008a2:	4618      	mov	r0, r3
 80008a4:	f007 faea 	bl	8007e7c <_ZN6button6Button5resetEv>
		}
		if(button_select.is_active)
 80008a8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80008ac:	781b      	ldrb	r3, [r3, #0]
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d011      	beq.n	80008d6 <_Z15StartButtonScanPv+0x28e>
		{
			active_buttons |= button_select.id();
 80008b2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80008b6:	4618      	mov	r0, r3
 80008b8:	f007 faaf 	bl	8007e1a <_ZNK6button6Button2idEv>
 80008bc:	4602      	mov	r2, r0
 80008be:	f107 030c 	add.w	r3, r7, #12
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	431a      	orrs	r2, r3
 80008c6:	f107 030c 	add.w	r3, r7, #12
 80008ca:	601a      	str	r2, [r3, #0]
			button_select.reset();
 80008cc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80008d0:	4618      	mov	r0, r3
 80008d2:	f007 fad3 	bl	8007e7c <_ZN6button6Button5resetEv>
		}

		if(active_buttons != 0)
 80008d6:	f107 030c 	add.w	r3, r7, #12
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d010      	beq.n	8000902 <_Z15StartButtonScanPv+0x2ba>
		{
			message.id = ID_BUTTON;
 80008e0:	f107 0310 	add.w	r3, r7, #16
 80008e4:	2200      	movs	r2, #0
 80008e6:	701a      	strb	r2, [r3, #0]
			message.param = (void*)&active_buttons;
 80008e8:	f107 0310 	add.w	r3, r7, #16
 80008ec:	f107 020c 	add.w	r2, r7, #12
 80008f0:	605a      	str	r2, [r3, #4]
			osMessageQueuePut(queueMessagesHandle, &message, 0U, 0);
 80008f2:	4b09      	ldr	r3, [pc, #36]	; (8000918 <_Z15StartButtonScanPv+0x2d0>)
 80008f4:	6818      	ldr	r0, [r3, #0]
 80008f6:	f107 0110 	add.w	r1, r7, #16
 80008fa:	2300      	movs	r3, #0
 80008fc:	2200      	movs	r2, #0
 80008fe:	f004 fc41 	bl	8005184 <osMessageQueuePut>
		}

		osDelay(keyboard.period);
 8000902:	4b04      	ldr	r3, [pc, #16]	; (8000914 <_Z15StartButtonScanPv+0x2cc>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	4618      	mov	r0, r3
 8000908:	f004 fbae 	bl	8005068 <osDelay>
		active_buttons = 0;
 800090c:	e76a      	b.n	80007e4 <_Z15StartButtonScanPv+0x19c>
 800090e:	bf00      	nop
 8000910:	48000400 	.word	0x48000400
 8000914:	20000010 	.word	0x20000010
 8000918:	200000d8 	.word	0x200000d8

0800091c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	4a04      	ldr	r2, [pc, #16]	; (800093c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800092a:	4293      	cmp	r3, r2
 800092c:	d101      	bne.n	8000932 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800092e:	f000 f9c5 	bl	8000cbc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000932:	bf00      	nop
 8000934:	3708      	adds	r7, #8
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	40014800 	.word	0x40014800

08000940 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000944:	b672      	cpsid	i
}
 8000946:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000948:	e7fe      	b.n	8000948 <Error_Handler+0x8>
	...

0800094c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000952:	4b11      	ldr	r3, [pc, #68]	; (8000998 <HAL_MspInit+0x4c>)
 8000954:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000956:	4a10      	ldr	r2, [pc, #64]	; (8000998 <HAL_MspInit+0x4c>)
 8000958:	f043 0301 	orr.w	r3, r3, #1
 800095c:	6613      	str	r3, [r2, #96]	; 0x60
 800095e:	4b0e      	ldr	r3, [pc, #56]	; (8000998 <HAL_MspInit+0x4c>)
 8000960:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000962:	f003 0301 	and.w	r3, r3, #1
 8000966:	607b      	str	r3, [r7, #4]
 8000968:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800096a:	4b0b      	ldr	r3, [pc, #44]	; (8000998 <HAL_MspInit+0x4c>)
 800096c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800096e:	4a0a      	ldr	r2, [pc, #40]	; (8000998 <HAL_MspInit+0x4c>)
 8000970:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000974:	6593      	str	r3, [r2, #88]	; 0x58
 8000976:	4b08      	ldr	r3, [pc, #32]	; (8000998 <HAL_MspInit+0x4c>)
 8000978:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800097a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800097e:	603b      	str	r3, [r7, #0]
 8000980:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000982:	2200      	movs	r2, #0
 8000984:	210f      	movs	r1, #15
 8000986:	f06f 0001 	mvn.w	r0, #1
 800098a:	f000 fa6f 	bl	8000e6c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800098e:	bf00      	nop
 8000990:	3708      	adds	r7, #8
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	40021000 	.word	0x40021000

0800099c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b0ac      	sub	sp, #176	; 0xb0
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80009a8:	2200      	movs	r2, #0
 80009aa:	601a      	str	r2, [r3, #0]
 80009ac:	605a      	str	r2, [r3, #4]
 80009ae:	609a      	str	r2, [r3, #8]
 80009b0:	60da      	str	r2, [r3, #12]
 80009b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009b4:	f107 0314 	add.w	r3, r7, #20
 80009b8:	2288      	movs	r2, #136	; 0x88
 80009ba:	2100      	movs	r1, #0
 80009bc:	4618      	mov	r0, r3
 80009be:	f008 fe81 	bl	80096c4 <memset>
  if(hi2c->Instance==I2C1)
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	4a39      	ldr	r2, [pc, #228]	; (8000aac <HAL_I2C_MspInit+0x110>)
 80009c8:	4293      	cmp	r3, r2
 80009ca:	d16b      	bne.n	8000aa4 <HAL_I2C_MspInit+0x108>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80009cc:	2340      	movs	r3, #64	; 0x40
 80009ce:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80009d0:	2300      	movs	r3, #0
 80009d2:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009d4:	f107 0314 	add.w	r3, r7, #20
 80009d8:	4618      	mov	r0, r3
 80009da:	f003 fa97 	bl	8003f0c <HAL_RCCEx_PeriphCLKConfig>
 80009de:	4603      	mov	r3, r0
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d001      	beq.n	80009e8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80009e4:	f7ff ffac 	bl	8000940 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009e8:	4b31      	ldr	r3, [pc, #196]	; (8000ab0 <HAL_I2C_MspInit+0x114>)
 80009ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009ec:	4a30      	ldr	r2, [pc, #192]	; (8000ab0 <HAL_I2C_MspInit+0x114>)
 80009ee:	f043 0302 	orr.w	r3, r3, #2
 80009f2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009f4:	4b2e      	ldr	r3, [pc, #184]	; (8000ab0 <HAL_I2C_MspInit+0x114>)
 80009f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009f8:	f003 0302 	and.w	r3, r3, #2
 80009fc:	613b      	str	r3, [r7, #16]
 80009fe:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000a00:	23c0      	movs	r3, #192	; 0xc0
 8000a02:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a06:	2312      	movs	r3, #18
 8000a08:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a12:	2303      	movs	r3, #3
 8000a14:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a18:	2304      	movs	r3, #4
 8000a1a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a1e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000a22:	4619      	mov	r1, r3
 8000a24:	4823      	ldr	r0, [pc, #140]	; (8000ab4 <HAL_I2C_MspInit+0x118>)
 8000a26:	f000 fc91 	bl	800134c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a2a:	4b21      	ldr	r3, [pc, #132]	; (8000ab0 <HAL_I2C_MspInit+0x114>)
 8000a2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a2e:	4a20      	ldr	r2, [pc, #128]	; (8000ab0 <HAL_I2C_MspInit+0x114>)
 8000a30:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000a34:	6593      	str	r3, [r2, #88]	; 0x58
 8000a36:	4b1e      	ldr	r3, [pc, #120]	; (8000ab0 <HAL_I2C_MspInit+0x114>)
 8000a38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a3a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a3e:	60fb      	str	r3, [r7, #12]
 8000a40:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8000a42:	4b1d      	ldr	r3, [pc, #116]	; (8000ab8 <HAL_I2C_MspInit+0x11c>)
 8000a44:	4a1d      	ldr	r2, [pc, #116]	; (8000abc <HAL_I2C_MspInit+0x120>)
 8000a46:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_3;
 8000a48:	4b1b      	ldr	r3, [pc, #108]	; (8000ab8 <HAL_I2C_MspInit+0x11c>)
 8000a4a:	2203      	movs	r2, #3
 8000a4c:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000a4e:	4b1a      	ldr	r3, [pc, #104]	; (8000ab8 <HAL_I2C_MspInit+0x11c>)
 8000a50:	2210      	movs	r2, #16
 8000a52:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a54:	4b18      	ldr	r3, [pc, #96]	; (8000ab8 <HAL_I2C_MspInit+0x11c>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000a5a:	4b17      	ldr	r3, [pc, #92]	; (8000ab8 <HAL_I2C_MspInit+0x11c>)
 8000a5c:	2280      	movs	r2, #128	; 0x80
 8000a5e:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000a60:	4b15      	ldr	r3, [pc, #84]	; (8000ab8 <HAL_I2C_MspInit+0x11c>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000a66:	4b14      	ldr	r3, [pc, #80]	; (8000ab8 <HAL_I2C_MspInit+0x11c>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000a6c:	4b12      	ldr	r3, [pc, #72]	; (8000ab8 <HAL_I2C_MspInit+0x11c>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000a72:	4b11      	ldr	r3, [pc, #68]	; (8000ab8 <HAL_I2C_MspInit+0x11c>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000a78:	480f      	ldr	r0, [pc, #60]	; (8000ab8 <HAL_I2C_MspInit+0x11c>)
 8000a7a:	f000 fa21 	bl	8000ec0 <HAL_DMA_Init>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d001      	beq.n	8000a88 <HAL_I2C_MspInit+0xec>
    {
      Error_Handler();
 8000a84:	f7ff ff5c 	bl	8000940 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	4a0b      	ldr	r2, [pc, #44]	; (8000ab8 <HAL_I2C_MspInit+0x11c>)
 8000a8c:	639a      	str	r2, [r3, #56]	; 0x38
 8000a8e:	4a0a      	ldr	r2, [pc, #40]	; (8000ab8 <HAL_I2C_MspInit+0x11c>)
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8000a94:	2200      	movs	r2, #0
 8000a96:	2105      	movs	r1, #5
 8000a98:	201f      	movs	r0, #31
 8000a9a:	f000 f9e7 	bl	8000e6c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000a9e:	201f      	movs	r0, #31
 8000aa0:	f000 fa00 	bl	8000ea4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000aa4:	bf00      	nop
 8000aa6:	37b0      	adds	r7, #176	; 0xb0
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bd80      	pop	{r7, pc}
 8000aac:	40005400 	.word	0x40005400
 8000ab0:	40021000 	.word	0x40021000
 8000ab4:	48000400 	.word	0x48000400
 8000ab8:	20000084 	.word	0x20000084
 8000abc:	4002006c 	.word	0x4002006c

08000ac0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b08c      	sub	sp, #48	; 0x30
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000acc:	2300      	movs	r3, #0
 8000ace:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM17 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority ,0);
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	6879      	ldr	r1, [r7, #4]
 8000ad4:	201a      	movs	r0, #26
 8000ad6:	f000 f9c9 	bl	8000e6c <HAL_NVIC_SetPriority>

  /* Enable the TIM17 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8000ada:	201a      	movs	r0, #26
 8000adc:	f000 f9e2 	bl	8000ea4 <HAL_NVIC_EnableIRQ>

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8000ae0:	4b1e      	ldr	r3, [pc, #120]	; (8000b5c <HAL_InitTick+0x9c>)
 8000ae2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ae4:	4a1d      	ldr	r2, [pc, #116]	; (8000b5c <HAL_InitTick+0x9c>)
 8000ae6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000aea:	6613      	str	r3, [r2, #96]	; 0x60
 8000aec:	4b1b      	ldr	r3, [pc, #108]	; (8000b5c <HAL_InitTick+0x9c>)
 8000aee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000af0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000af4:	60fb      	str	r3, [r7, #12]
 8000af6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000af8:	f107 0210 	add.w	r2, r7, #16
 8000afc:	f107 0314 	add.w	r3, r7, #20
 8000b00:	4611      	mov	r1, r2
 8000b02:	4618      	mov	r0, r3
 8000b04:	f003 f970 	bl	8003de8 <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000b08:	f003 f958 	bl	8003dbc <HAL_RCC_GetPCLK2Freq>
 8000b0c:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b10:	4a13      	ldr	r2, [pc, #76]	; (8000b60 <HAL_InitTick+0xa0>)
 8000b12:	fba2 2303 	umull	r2, r3, r2, r3
 8000b16:	0c9b      	lsrs	r3, r3, #18
 8000b18:	3b01      	subs	r3, #1
 8000b1a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 8000b1c:	4b11      	ldr	r3, [pc, #68]	; (8000b64 <HAL_InitTick+0xa4>)
 8000b1e:	4a12      	ldr	r2, [pc, #72]	; (8000b68 <HAL_InitTick+0xa8>)
 8000b20:	601a      	str	r2, [r3, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 8000b22:	4b10      	ldr	r3, [pc, #64]	; (8000b64 <HAL_InitTick+0xa4>)
 8000b24:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000b28:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 8000b2a:	4a0e      	ldr	r2, [pc, #56]	; (8000b64 <HAL_InitTick+0xa4>)
 8000b2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b2e:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 8000b30:	4b0c      	ldr	r3, [pc, #48]	; (8000b64 <HAL_InitTick+0xa4>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b36:	4b0b      	ldr	r3, [pc, #44]	; (8000b64 <HAL_InitTick+0xa4>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim17) == HAL_OK)
 8000b3c:	4809      	ldr	r0, [pc, #36]	; (8000b64 <HAL_InitTick+0xa4>)
 8000b3e:	f003 fea1 	bl	8004884 <HAL_TIM_Base_Init>
 8000b42:	4603      	mov	r3, r0
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d104      	bne.n	8000b52 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim17);
 8000b48:	4806      	ldr	r0, [pc, #24]	; (8000b64 <HAL_InitTick+0xa4>)
 8000b4a:	f003 fefd 	bl	8004948 <HAL_TIM_Base_Start_IT>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	e000      	b.n	8000b54 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8000b52:	2301      	movs	r3, #1
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	3730      	adds	r7, #48	; 0x30
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	40021000 	.word	0x40021000
 8000b60:	431bde83 	.word	0x431bde83
 8000b64:	200031fc 	.word	0x200031fc
 8000b68:	40014800 	.word	0x40014800

08000b6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b70:	e7fe      	b.n	8000b70 <NMI_Handler+0x4>

08000b72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b72:	b480      	push	{r7}
 8000b74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b76:	e7fe      	b.n	8000b76 <HardFault_Handler+0x4>

08000b78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b7c:	e7fe      	b.n	8000b7c <MemManage_Handler+0x4>

08000b7e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b7e:	b480      	push	{r7}
 8000b80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b82:	e7fe      	b.n	8000b82 <BusFault_Handler+0x4>

08000b84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b88:	e7fe      	b.n	8000b88 <UsageFault_Handler+0x4>

08000b8a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b8a:	b480      	push	{r7}
 8000b8c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b8e:	bf00      	nop
 8000b90:	46bd      	mov	sp, r7
 8000b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b96:	4770      	bx	lr

08000b98 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8000b9c:	4802      	ldr	r0, [pc, #8]	; (8000ba8 <DMA1_Channel6_IRQHandler+0x10>)
 8000b9e:	f000 fae8 	bl	8001172 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8000ba2:	bf00      	nop
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	bf00      	nop
 8000ba8:	20000084 	.word	0x20000084

08000bac <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8000bb0:	4802      	ldr	r0, [pc, #8]	; (8000bbc <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8000bb2:	f003 ff39 	bl	8004a28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8000bb6:	bf00      	nop
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	200031fc 	.word	0x200031fc

08000bc0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8000bc4:	4802      	ldr	r0, [pc, #8]	; (8000bd0 <I2C1_EV_IRQHandler+0x10>)
 8000bc6:	f001 f810 	bl	8001bea <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8000bca:	bf00      	nop
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	20000038 	.word	0x20000038

08000bd4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000bd8:	4b15      	ldr	r3, [pc, #84]	; (8000c30 <SystemInit+0x5c>)
 8000bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bde:	4a14      	ldr	r2, [pc, #80]	; (8000c30 <SystemInit+0x5c>)
 8000be0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000be4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000be8:	4b12      	ldr	r3, [pc, #72]	; (8000c34 <SystemInit+0x60>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4a11      	ldr	r2, [pc, #68]	; (8000c34 <SystemInit+0x60>)
 8000bee:	f043 0301 	orr.w	r3, r3, #1
 8000bf2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000bf4:	4b0f      	ldr	r3, [pc, #60]	; (8000c34 <SystemInit+0x60>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000bfa:	4b0e      	ldr	r3, [pc, #56]	; (8000c34 <SystemInit+0x60>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	4a0d      	ldr	r2, [pc, #52]	; (8000c34 <SystemInit+0x60>)
 8000c00:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000c04:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000c08:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000c0a:	4b0a      	ldr	r3, [pc, #40]	; (8000c34 <SystemInit+0x60>)
 8000c0c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000c10:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000c12:	4b08      	ldr	r3, [pc, #32]	; (8000c34 <SystemInit+0x60>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	4a07      	ldr	r2, [pc, #28]	; (8000c34 <SystemInit+0x60>)
 8000c18:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c1c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000c1e:	4b05      	ldr	r3, [pc, #20]	; (8000c34 <SystemInit+0x60>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	619a      	str	r2, [r3, #24]
}
 8000c24:	bf00      	nop
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr
 8000c2e:	bf00      	nop
 8000c30:	e000ed00 	.word	0xe000ed00
 8000c34:	40021000 	.word	0x40021000

08000c38 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000c38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c70 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c3c:	f7ff ffca 	bl	8000bd4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000c40:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000c42:	e003      	b.n	8000c4c <LoopCopyDataInit>

08000c44 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000c44:	4b0b      	ldr	r3, [pc, #44]	; (8000c74 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000c46:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000c48:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000c4a:	3104      	adds	r1, #4

08000c4c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000c4c:	480a      	ldr	r0, [pc, #40]	; (8000c78 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000c4e:	4b0b      	ldr	r3, [pc, #44]	; (8000c7c <LoopForever+0xe>)
	adds	r2, r0, r1
 8000c50:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000c52:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000c54:	d3f6      	bcc.n	8000c44 <CopyDataInit>
	ldr	r2, =_sbss
 8000c56:	4a0a      	ldr	r2, [pc, #40]	; (8000c80 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000c58:	e002      	b.n	8000c60 <LoopFillZerobss>

08000c5a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000c5a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000c5c:	f842 3b04 	str.w	r3, [r2], #4

08000c60 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000c60:	4b08      	ldr	r3, [pc, #32]	; (8000c84 <LoopForever+0x16>)
	cmp	r2, r3
 8000c62:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000c64:	d3f9      	bcc.n	8000c5a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c66:	f008 fcfb 	bl	8009660 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c6a:	f7ff fad3 	bl	8000214 <main>

08000c6e <LoopForever>:

LoopForever:
    b LoopForever
 8000c6e:	e7fe      	b.n	8000c6e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000c70:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8000c74:	0800c170 	.word	0x0800c170
	ldr	r0, =_sdata
 8000c78:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000c7c:	2000001c 	.word	0x2000001c
	ldr	r2, =_sbss
 8000c80:	2000001c 	.word	0x2000001c
	ldr	r3, = _ebss
 8000c84:	2000328c 	.word	0x2000328c

08000c88 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c88:	e7fe      	b.n	8000c88 <ADC1_2_IRQHandler>

08000c8a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c8a:	b580      	push	{r7, lr}
 8000c8c:	b082      	sub	sp, #8
 8000c8e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c90:	2300      	movs	r3, #0
 8000c92:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c94:	2003      	movs	r0, #3
 8000c96:	f000 f8de 	bl	8000e56 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c9a:	200f      	movs	r0, #15
 8000c9c:	f7ff ff10 	bl	8000ac0 <HAL_InitTick>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d002      	beq.n	8000cac <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	71fb      	strb	r3, [r7, #7]
 8000caa:	e001      	b.n	8000cb0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000cac:	f7ff fe4e 	bl	800094c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000cb0:	79fb      	ldrb	r3, [r7, #7]
}
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	3708      	adds	r7, #8
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
	...

08000cbc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000cc0:	4b06      	ldr	r3, [pc, #24]	; (8000cdc <HAL_IncTick+0x20>)
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	461a      	mov	r2, r3
 8000cc6:	4b06      	ldr	r3, [pc, #24]	; (8000ce0 <HAL_IncTick+0x24>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	4413      	add	r3, r2
 8000ccc:	4a04      	ldr	r2, [pc, #16]	; (8000ce0 <HAL_IncTick+0x24>)
 8000cce:	6013      	str	r3, [r2, #0]
}
 8000cd0:	bf00      	nop
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop
 8000cdc:	20000008 	.word	0x20000008
 8000ce0:	20003248 	.word	0x20003248

08000ce4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ce8:	4b03      	ldr	r3, [pc, #12]	; (8000cf8 <HAL_GetTick+0x14>)
 8000cea:	681b      	ldr	r3, [r3, #0]
}
 8000cec:	4618      	mov	r0, r3
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop
 8000cf8:	20003248 	.word	0x20003248

08000cfc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b085      	sub	sp, #20
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	f003 0307 	and.w	r3, r3, #7
 8000d0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d0c:	4b0c      	ldr	r3, [pc, #48]	; (8000d40 <__NVIC_SetPriorityGrouping+0x44>)
 8000d0e:	68db      	ldr	r3, [r3, #12]
 8000d10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d12:	68ba      	ldr	r2, [r7, #8]
 8000d14:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d18:	4013      	ands	r3, r2
 8000d1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d20:	68bb      	ldr	r3, [r7, #8]
 8000d22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d24:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d2e:	4a04      	ldr	r2, [pc, #16]	; (8000d40 <__NVIC_SetPriorityGrouping+0x44>)
 8000d30:	68bb      	ldr	r3, [r7, #8]
 8000d32:	60d3      	str	r3, [r2, #12]
}
 8000d34:	bf00      	nop
 8000d36:	3714      	adds	r7, #20
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3e:	4770      	bx	lr
 8000d40:	e000ed00 	.word	0xe000ed00

08000d44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d48:	4b04      	ldr	r3, [pc, #16]	; (8000d5c <__NVIC_GetPriorityGrouping+0x18>)
 8000d4a:	68db      	ldr	r3, [r3, #12]
 8000d4c:	0a1b      	lsrs	r3, r3, #8
 8000d4e:	f003 0307 	and.w	r3, r3, #7
}
 8000d52:	4618      	mov	r0, r3
 8000d54:	46bd      	mov	sp, r7
 8000d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5a:	4770      	bx	lr
 8000d5c:	e000ed00 	.word	0xe000ed00

08000d60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d60:	b480      	push	{r7}
 8000d62:	b083      	sub	sp, #12
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	4603      	mov	r3, r0
 8000d68:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	db0b      	blt.n	8000d8a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d72:	79fb      	ldrb	r3, [r7, #7]
 8000d74:	f003 021f 	and.w	r2, r3, #31
 8000d78:	4907      	ldr	r1, [pc, #28]	; (8000d98 <__NVIC_EnableIRQ+0x38>)
 8000d7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d7e:	095b      	lsrs	r3, r3, #5
 8000d80:	2001      	movs	r0, #1
 8000d82:	fa00 f202 	lsl.w	r2, r0, r2
 8000d86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000d8a:	bf00      	nop
 8000d8c:	370c      	adds	r7, #12
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop
 8000d98:	e000e100 	.word	0xe000e100

08000d9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b083      	sub	sp, #12
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	4603      	mov	r3, r0
 8000da4:	6039      	str	r1, [r7, #0]
 8000da6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000da8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	db0a      	blt.n	8000dc6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	b2da      	uxtb	r2, r3
 8000db4:	490c      	ldr	r1, [pc, #48]	; (8000de8 <__NVIC_SetPriority+0x4c>)
 8000db6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dba:	0112      	lsls	r2, r2, #4
 8000dbc:	b2d2      	uxtb	r2, r2
 8000dbe:	440b      	add	r3, r1
 8000dc0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000dc4:	e00a      	b.n	8000ddc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dc6:	683b      	ldr	r3, [r7, #0]
 8000dc8:	b2da      	uxtb	r2, r3
 8000dca:	4908      	ldr	r1, [pc, #32]	; (8000dec <__NVIC_SetPriority+0x50>)
 8000dcc:	79fb      	ldrb	r3, [r7, #7]
 8000dce:	f003 030f 	and.w	r3, r3, #15
 8000dd2:	3b04      	subs	r3, #4
 8000dd4:	0112      	lsls	r2, r2, #4
 8000dd6:	b2d2      	uxtb	r2, r2
 8000dd8:	440b      	add	r3, r1
 8000dda:	761a      	strb	r2, [r3, #24]
}
 8000ddc:	bf00      	nop
 8000dde:	370c      	adds	r7, #12
 8000de0:	46bd      	mov	sp, r7
 8000de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de6:	4770      	bx	lr
 8000de8:	e000e100 	.word	0xe000e100
 8000dec:	e000ed00 	.word	0xe000ed00

08000df0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000df0:	b480      	push	{r7}
 8000df2:	b089      	sub	sp, #36	; 0x24
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	60f8      	str	r0, [r7, #12]
 8000df8:	60b9      	str	r1, [r7, #8]
 8000dfa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	f003 0307 	and.w	r3, r3, #7
 8000e02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e04:	69fb      	ldr	r3, [r7, #28]
 8000e06:	f1c3 0307 	rsb	r3, r3, #7
 8000e0a:	2b04      	cmp	r3, #4
 8000e0c:	bf28      	it	cs
 8000e0e:	2304      	movcs	r3, #4
 8000e10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e12:	69fb      	ldr	r3, [r7, #28]
 8000e14:	3304      	adds	r3, #4
 8000e16:	2b06      	cmp	r3, #6
 8000e18:	d902      	bls.n	8000e20 <NVIC_EncodePriority+0x30>
 8000e1a:	69fb      	ldr	r3, [r7, #28]
 8000e1c:	3b03      	subs	r3, #3
 8000e1e:	e000      	b.n	8000e22 <NVIC_EncodePriority+0x32>
 8000e20:	2300      	movs	r3, #0
 8000e22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e24:	f04f 32ff 	mov.w	r2, #4294967295
 8000e28:	69bb      	ldr	r3, [r7, #24]
 8000e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2e:	43da      	mvns	r2, r3
 8000e30:	68bb      	ldr	r3, [r7, #8]
 8000e32:	401a      	ands	r2, r3
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e38:	f04f 31ff 	mov.w	r1, #4294967295
 8000e3c:	697b      	ldr	r3, [r7, #20]
 8000e3e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e42:	43d9      	mvns	r1, r3
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e48:	4313      	orrs	r3, r2
         );
}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	3724      	adds	r7, #36	; 0x24
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e54:	4770      	bx	lr

08000e56 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e56:	b580      	push	{r7, lr}
 8000e58:	b082      	sub	sp, #8
 8000e5a:	af00      	add	r7, sp, #0
 8000e5c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e5e:	6878      	ldr	r0, [r7, #4]
 8000e60:	f7ff ff4c 	bl	8000cfc <__NVIC_SetPriorityGrouping>
}
 8000e64:	bf00      	nop
 8000e66:	3708      	adds	r7, #8
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}

08000e6c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b086      	sub	sp, #24
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	4603      	mov	r3, r0
 8000e74:	60b9      	str	r1, [r7, #8]
 8000e76:	607a      	str	r2, [r7, #4]
 8000e78:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e7e:	f7ff ff61 	bl	8000d44 <__NVIC_GetPriorityGrouping>
 8000e82:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e84:	687a      	ldr	r2, [r7, #4]
 8000e86:	68b9      	ldr	r1, [r7, #8]
 8000e88:	6978      	ldr	r0, [r7, #20]
 8000e8a:	f7ff ffb1 	bl	8000df0 <NVIC_EncodePriority>
 8000e8e:	4602      	mov	r2, r0
 8000e90:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e94:	4611      	mov	r1, r2
 8000e96:	4618      	mov	r0, r3
 8000e98:	f7ff ff80 	bl	8000d9c <__NVIC_SetPriority>
}
 8000e9c:	bf00      	nop
 8000e9e:	3718      	adds	r7, #24
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}

08000ea4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	4603      	mov	r3, r0
 8000eac:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000eae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f7ff ff54 	bl	8000d60 <__NVIC_EnableIRQ>
}
 8000eb8:	bf00      	nop
 8000eba:	3708      	adds	r7, #8
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}

08000ec0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	b085      	sub	sp, #20
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d101      	bne.n	8000ed2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8000ece:	2301      	movs	r3, #1
 8000ed0:	e098      	b.n	8001004 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	461a      	mov	r2, r3
 8000ed8:	4b4d      	ldr	r3, [pc, #308]	; (8001010 <HAL_DMA_Init+0x150>)
 8000eda:	429a      	cmp	r2, r3
 8000edc:	d80f      	bhi.n	8000efe <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	461a      	mov	r2, r3
 8000ee4:	4b4b      	ldr	r3, [pc, #300]	; (8001014 <HAL_DMA_Init+0x154>)
 8000ee6:	4413      	add	r3, r2
 8000ee8:	4a4b      	ldr	r2, [pc, #300]	; (8001018 <HAL_DMA_Init+0x158>)
 8000eea:	fba2 2303 	umull	r2, r3, r2, r3
 8000eee:	091b      	lsrs	r3, r3, #4
 8000ef0:	009a      	lsls	r2, r3, #2
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	4a48      	ldr	r2, [pc, #288]	; (800101c <HAL_DMA_Init+0x15c>)
 8000efa:	641a      	str	r2, [r3, #64]	; 0x40
 8000efc:	e00e      	b.n	8000f1c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	461a      	mov	r2, r3
 8000f04:	4b46      	ldr	r3, [pc, #280]	; (8001020 <HAL_DMA_Init+0x160>)
 8000f06:	4413      	add	r3, r2
 8000f08:	4a43      	ldr	r2, [pc, #268]	; (8001018 <HAL_DMA_Init+0x158>)
 8000f0a:	fba2 2303 	umull	r2, r3, r2, r3
 8000f0e:	091b      	lsrs	r3, r3, #4
 8000f10:	009a      	lsls	r2, r3, #2
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	4a42      	ldr	r2, [pc, #264]	; (8001024 <HAL_DMA_Init+0x164>)
 8000f1a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	2202      	movs	r2, #2
 8000f20:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8000f32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000f36:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8000f40:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	691b      	ldr	r3, [r3, #16]
 8000f46:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	699b      	ldr	r3, [r3, #24]
 8000f52:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f58:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	6a1b      	ldr	r3, [r3, #32]
 8000f5e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000f60:	68fa      	ldr	r2, [r7, #12]
 8000f62:	4313      	orrs	r3, r2
 8000f64:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	68fa      	ldr	r2, [r7, #12]
 8000f6c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	689b      	ldr	r3, [r3, #8]
 8000f72:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000f76:	d039      	beq.n	8000fec <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f7c:	4a27      	ldr	r2, [pc, #156]	; (800101c <HAL_DMA_Init+0x15c>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d11a      	bne.n	8000fb8 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000f82:	4b29      	ldr	r3, [pc, #164]	; (8001028 <HAL_DMA_Init+0x168>)
 8000f84:	681a      	ldr	r2, [r3, #0]
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f8a:	f003 031c 	and.w	r3, r3, #28
 8000f8e:	210f      	movs	r1, #15
 8000f90:	fa01 f303 	lsl.w	r3, r1, r3
 8000f94:	43db      	mvns	r3, r3
 8000f96:	4924      	ldr	r1, [pc, #144]	; (8001028 <HAL_DMA_Init+0x168>)
 8000f98:	4013      	ands	r3, r2
 8000f9a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8000f9c:	4b22      	ldr	r3, [pc, #136]	; (8001028 <HAL_DMA_Init+0x168>)
 8000f9e:	681a      	ldr	r2, [r3, #0]
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	6859      	ldr	r1, [r3, #4]
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fa8:	f003 031c 	and.w	r3, r3, #28
 8000fac:	fa01 f303 	lsl.w	r3, r1, r3
 8000fb0:	491d      	ldr	r1, [pc, #116]	; (8001028 <HAL_DMA_Init+0x168>)
 8000fb2:	4313      	orrs	r3, r2
 8000fb4:	600b      	str	r3, [r1, #0]
 8000fb6:	e019      	b.n	8000fec <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000fb8:	4b1c      	ldr	r3, [pc, #112]	; (800102c <HAL_DMA_Init+0x16c>)
 8000fba:	681a      	ldr	r2, [r3, #0]
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fc0:	f003 031c 	and.w	r3, r3, #28
 8000fc4:	210f      	movs	r1, #15
 8000fc6:	fa01 f303 	lsl.w	r3, r1, r3
 8000fca:	43db      	mvns	r3, r3
 8000fcc:	4917      	ldr	r1, [pc, #92]	; (800102c <HAL_DMA_Init+0x16c>)
 8000fce:	4013      	ands	r3, r2
 8000fd0:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8000fd2:	4b16      	ldr	r3, [pc, #88]	; (800102c <HAL_DMA_Init+0x16c>)
 8000fd4:	681a      	ldr	r2, [r3, #0]
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	6859      	ldr	r1, [r3, #4]
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fde:	f003 031c 	and.w	r3, r3, #28
 8000fe2:	fa01 f303 	lsl.w	r3, r1, r3
 8000fe6:	4911      	ldr	r1, [pc, #68]	; (800102c <HAL_DMA_Init+0x16c>)
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	2200      	movs	r2, #0
 8000ff0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8001002:	2300      	movs	r3, #0
}
 8001004:	4618      	mov	r0, r3
 8001006:	3714      	adds	r7, #20
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr
 8001010:	40020407 	.word	0x40020407
 8001014:	bffdfff8 	.word	0xbffdfff8
 8001018:	cccccccd 	.word	0xcccccccd
 800101c:	40020000 	.word	0x40020000
 8001020:	bffdfbf8 	.word	0xbffdfbf8
 8001024:	40020400 	.word	0x40020400
 8001028:	400200a8 	.word	0x400200a8
 800102c:	400204a8 	.word	0x400204a8

08001030 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b086      	sub	sp, #24
 8001034:	af00      	add	r7, sp, #0
 8001036:	60f8      	str	r0, [r7, #12]
 8001038:	60b9      	str	r1, [r7, #8]
 800103a:	607a      	str	r2, [r7, #4]
 800103c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800103e:	2300      	movs	r3, #0
 8001040:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001048:	2b01      	cmp	r3, #1
 800104a:	d101      	bne.n	8001050 <HAL_DMA_Start_IT+0x20>
 800104c:	2302      	movs	r3, #2
 800104e:	e04b      	b.n	80010e8 <HAL_DMA_Start_IT+0xb8>
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	2201      	movs	r2, #1
 8001054:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800105e:	b2db      	uxtb	r3, r3
 8001060:	2b01      	cmp	r3, #1
 8001062:	d13a      	bne.n	80010da <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	2202      	movs	r2, #2
 8001068:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	2200      	movs	r2, #0
 8001070:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	681a      	ldr	r2, [r3, #0]
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f022 0201 	bic.w	r2, r2, #1
 8001080:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	687a      	ldr	r2, [r7, #4]
 8001086:	68b9      	ldr	r1, [r7, #8]
 8001088:	68f8      	ldr	r0, [r7, #12]
 800108a:	f000 f92f 	bl	80012ec <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001092:	2b00      	cmp	r3, #0
 8001094:	d008      	beq.n	80010a8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	681a      	ldr	r2, [r3, #0]
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f042 020e 	orr.w	r2, r2, #14
 80010a4:	601a      	str	r2, [r3, #0]
 80010a6:	e00f      	b.n	80010c8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	681a      	ldr	r2, [r3, #0]
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f022 0204 	bic.w	r2, r2, #4
 80010b6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	681a      	ldr	r2, [r3, #0]
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f042 020a 	orr.w	r2, r2, #10
 80010c6:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	681a      	ldr	r2, [r3, #0]
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	f042 0201 	orr.w	r2, r2, #1
 80010d6:	601a      	str	r2, [r3, #0]
 80010d8:	e005      	b.n	80010e6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	2200      	movs	r2, #0
 80010de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80010e2:	2302      	movs	r3, #2
 80010e4:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80010e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80010e8:	4618      	mov	r0, r3
 80010ea:	3718      	adds	r7, #24
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}

080010f0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b084      	sub	sp, #16
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80010f8:	2300      	movs	r3, #0
 80010fa:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001102:	b2db      	uxtb	r3, r3
 8001104:	2b02      	cmp	r3, #2
 8001106:	d005      	beq.n	8001114 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	2204      	movs	r2, #4
 800110c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800110e:	2301      	movs	r3, #1
 8001110:	73fb      	strb	r3, [r7, #15]
 8001112:	e029      	b.n	8001168 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	681a      	ldr	r2, [r3, #0]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	f022 020e 	bic.w	r2, r2, #14
 8001122:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	681a      	ldr	r2, [r3, #0]
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f022 0201 	bic.w	r2, r2, #1
 8001132:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001138:	f003 021c 	and.w	r2, r3, #28
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001140:	2101      	movs	r1, #1
 8001142:	fa01 f202 	lsl.w	r2, r1, r2
 8001146:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	2201      	movs	r2, #1
 800114c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	2200      	movs	r2, #0
 8001154:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800115c:	2b00      	cmp	r3, #0
 800115e:	d003      	beq.n	8001168 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001164:	6878      	ldr	r0, [r7, #4]
 8001166:	4798      	blx	r3
    }
  }
  return status;
 8001168:	7bfb      	ldrb	r3, [r7, #15]
}
 800116a:	4618      	mov	r0, r3
 800116c:	3710      	adds	r7, #16
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}

08001172 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001172:	b580      	push	{r7, lr}
 8001174:	b084      	sub	sp, #16
 8001176:	af00      	add	r7, sp, #0
 8001178:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800118e:	f003 031c 	and.w	r3, r3, #28
 8001192:	2204      	movs	r2, #4
 8001194:	409a      	lsls	r2, r3
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	4013      	ands	r3, r2
 800119a:	2b00      	cmp	r3, #0
 800119c:	d026      	beq.n	80011ec <HAL_DMA_IRQHandler+0x7a>
 800119e:	68bb      	ldr	r3, [r7, #8]
 80011a0:	f003 0304 	and.w	r3, r3, #4
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d021      	beq.n	80011ec <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	f003 0320 	and.w	r3, r3, #32
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d107      	bne.n	80011c6 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	681a      	ldr	r2, [r3, #0]
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f022 0204 	bic.w	r2, r2, #4
 80011c4:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011ca:	f003 021c 	and.w	r2, r3, #28
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011d2:	2104      	movs	r1, #4
 80011d4:	fa01 f202 	lsl.w	r2, r1, r2
 80011d8:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d071      	beq.n	80012c6 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e6:	6878      	ldr	r0, [r7, #4]
 80011e8:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 80011ea:	e06c      	b.n	80012c6 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011f0:	f003 031c 	and.w	r3, r3, #28
 80011f4:	2202      	movs	r2, #2
 80011f6:	409a      	lsls	r2, r3
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	4013      	ands	r3, r2
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d02e      	beq.n	800125e <HAL_DMA_IRQHandler+0xec>
 8001200:	68bb      	ldr	r3, [r7, #8]
 8001202:	f003 0302 	and.w	r3, r3, #2
 8001206:	2b00      	cmp	r3, #0
 8001208:	d029      	beq.n	800125e <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f003 0320 	and.w	r3, r3, #32
 8001214:	2b00      	cmp	r3, #0
 8001216:	d10b      	bne.n	8001230 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f022 020a 	bic.w	r2, r2, #10
 8001226:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	2201      	movs	r2, #1
 800122c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001234:	f003 021c 	and.w	r2, r3, #28
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800123c:	2102      	movs	r1, #2
 800123e:	fa01 f202 	lsl.w	r2, r1, r2
 8001242:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2200      	movs	r2, #0
 8001248:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001250:	2b00      	cmp	r3, #0
 8001252:	d038      	beq.n	80012c6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001258:	6878      	ldr	r0, [r7, #4]
 800125a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800125c:	e033      	b.n	80012c6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001262:	f003 031c 	and.w	r3, r3, #28
 8001266:	2208      	movs	r2, #8
 8001268:	409a      	lsls	r2, r3
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	4013      	ands	r3, r2
 800126e:	2b00      	cmp	r3, #0
 8001270:	d02a      	beq.n	80012c8 <HAL_DMA_IRQHandler+0x156>
 8001272:	68bb      	ldr	r3, [r7, #8]
 8001274:	f003 0308 	and.w	r3, r3, #8
 8001278:	2b00      	cmp	r3, #0
 800127a:	d025      	beq.n	80012c8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	681a      	ldr	r2, [r3, #0]
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f022 020e 	bic.w	r2, r2, #14
 800128a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001290:	f003 021c 	and.w	r2, r3, #28
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001298:	2101      	movs	r1, #1
 800129a:	fa01 f202 	lsl.w	r2, r1, r2
 800129e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2201      	movs	r2, #1
 80012a4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2201      	movs	r2, #1
 80012aa:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	2200      	movs	r2, #0
 80012b2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d004      	beq.n	80012c8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012c2:	6878      	ldr	r0, [r7, #4]
 80012c4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80012c6:	bf00      	nop
 80012c8:	bf00      	nop
}
 80012ca:	3710      	adds	r7, #16
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd80      	pop	{r7, pc}

080012d0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b083      	sub	sp, #12
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80012de:	b2db      	uxtb	r3, r3
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	370c      	adds	r7, #12
 80012e4:	46bd      	mov	sp, r7
 80012e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ea:	4770      	bx	lr

080012ec <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b085      	sub	sp, #20
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	60f8      	str	r0, [r7, #12]
 80012f4:	60b9      	str	r1, [r7, #8]
 80012f6:	607a      	str	r2, [r7, #4]
 80012f8:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012fe:	f003 021c 	and.w	r2, r3, #28
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001306:	2101      	movs	r1, #1
 8001308:	fa01 f202 	lsl.w	r2, r1, r2
 800130c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	683a      	ldr	r2, [r7, #0]
 8001314:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	689b      	ldr	r3, [r3, #8]
 800131a:	2b10      	cmp	r3, #16
 800131c:	d108      	bne.n	8001330 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	687a      	ldr	r2, [r7, #4]
 8001324:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	68ba      	ldr	r2, [r7, #8]
 800132c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800132e:	e007      	b.n	8001340 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	68ba      	ldr	r2, [r7, #8]
 8001336:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	687a      	ldr	r2, [r7, #4]
 800133e:	60da      	str	r2, [r3, #12]
}
 8001340:	bf00      	nop
 8001342:	3714      	adds	r7, #20
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr

0800134c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800134c:	b480      	push	{r7}
 800134e:	b087      	sub	sp, #28
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001356:	2300      	movs	r3, #0
 8001358:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800135a:	e17f      	b.n	800165c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	2101      	movs	r1, #1
 8001362:	697b      	ldr	r3, [r7, #20]
 8001364:	fa01 f303 	lsl.w	r3, r1, r3
 8001368:	4013      	ands	r3, r2
 800136a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	2b00      	cmp	r3, #0
 8001370:	f000 8171 	beq.w	8001656 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	2b01      	cmp	r3, #1
 800137a:	d00b      	beq.n	8001394 <HAL_GPIO_Init+0x48>
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	2b02      	cmp	r3, #2
 8001382:	d007      	beq.n	8001394 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001388:	2b11      	cmp	r3, #17
 800138a:	d003      	beq.n	8001394 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	2b12      	cmp	r3, #18
 8001392:	d130      	bne.n	80013f6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	689b      	ldr	r3, [r3, #8]
 8001398:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800139a:	697b      	ldr	r3, [r7, #20]
 800139c:	005b      	lsls	r3, r3, #1
 800139e:	2203      	movs	r2, #3
 80013a0:	fa02 f303 	lsl.w	r3, r2, r3
 80013a4:	43db      	mvns	r3, r3
 80013a6:	693a      	ldr	r2, [r7, #16]
 80013a8:	4013      	ands	r3, r2
 80013aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	68da      	ldr	r2, [r3, #12]
 80013b0:	697b      	ldr	r3, [r7, #20]
 80013b2:	005b      	lsls	r3, r3, #1
 80013b4:	fa02 f303 	lsl.w	r3, r2, r3
 80013b8:	693a      	ldr	r2, [r7, #16]
 80013ba:	4313      	orrs	r3, r2
 80013bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	693a      	ldr	r2, [r7, #16]
 80013c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80013ca:	2201      	movs	r2, #1
 80013cc:	697b      	ldr	r3, [r7, #20]
 80013ce:	fa02 f303 	lsl.w	r3, r2, r3
 80013d2:	43db      	mvns	r3, r3
 80013d4:	693a      	ldr	r2, [r7, #16]
 80013d6:	4013      	ands	r3, r2
 80013d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	091b      	lsrs	r3, r3, #4
 80013e0:	f003 0201 	and.w	r2, r3, #1
 80013e4:	697b      	ldr	r3, [r7, #20]
 80013e6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ea:	693a      	ldr	r2, [r7, #16]
 80013ec:	4313      	orrs	r3, r2
 80013ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	693a      	ldr	r2, [r7, #16]
 80013f4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	685b      	ldr	r3, [r3, #4]
 80013fa:	f003 0303 	and.w	r3, r3, #3
 80013fe:	2b03      	cmp	r3, #3
 8001400:	d118      	bne.n	8001434 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001406:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001408:	2201      	movs	r2, #1
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	fa02 f303 	lsl.w	r3, r2, r3
 8001410:	43db      	mvns	r3, r3
 8001412:	693a      	ldr	r2, [r7, #16]
 8001414:	4013      	ands	r3, r2
 8001416:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	08db      	lsrs	r3, r3, #3
 800141e:	f003 0201 	and.w	r2, r3, #1
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	fa02 f303 	lsl.w	r3, r2, r3
 8001428:	693a      	ldr	r2, [r7, #16]
 800142a:	4313      	orrs	r3, r2
 800142c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	693a      	ldr	r2, [r7, #16]
 8001432:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	68db      	ldr	r3, [r3, #12]
 8001438:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	005b      	lsls	r3, r3, #1
 800143e:	2203      	movs	r2, #3
 8001440:	fa02 f303 	lsl.w	r3, r2, r3
 8001444:	43db      	mvns	r3, r3
 8001446:	693a      	ldr	r2, [r7, #16]
 8001448:	4013      	ands	r3, r2
 800144a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	689a      	ldr	r2, [r3, #8]
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	005b      	lsls	r3, r3, #1
 8001454:	fa02 f303 	lsl.w	r3, r2, r3
 8001458:	693a      	ldr	r2, [r7, #16]
 800145a:	4313      	orrs	r3, r2
 800145c:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	693a      	ldr	r2, [r7, #16]
 8001462:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	2b02      	cmp	r3, #2
 800146a:	d003      	beq.n	8001474 <HAL_GPIO_Init+0x128>
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	685b      	ldr	r3, [r3, #4]
 8001470:	2b12      	cmp	r3, #18
 8001472:	d123      	bne.n	80014bc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	08da      	lsrs	r2, r3, #3
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	3208      	adds	r2, #8
 800147c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001480:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	f003 0307 	and.w	r3, r3, #7
 8001488:	009b      	lsls	r3, r3, #2
 800148a:	220f      	movs	r2, #15
 800148c:	fa02 f303 	lsl.w	r3, r2, r3
 8001490:	43db      	mvns	r3, r3
 8001492:	693a      	ldr	r2, [r7, #16]
 8001494:	4013      	ands	r3, r2
 8001496:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	691a      	ldr	r2, [r3, #16]
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	f003 0307 	and.w	r3, r3, #7
 80014a2:	009b      	lsls	r3, r3, #2
 80014a4:	fa02 f303 	lsl.w	r3, r2, r3
 80014a8:	693a      	ldr	r2, [r7, #16]
 80014aa:	4313      	orrs	r3, r2
 80014ac:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	08da      	lsrs	r2, r3, #3
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	3208      	adds	r2, #8
 80014b6:	6939      	ldr	r1, [r7, #16]
 80014b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	005b      	lsls	r3, r3, #1
 80014c6:	2203      	movs	r2, #3
 80014c8:	fa02 f303 	lsl.w	r3, r2, r3
 80014cc:	43db      	mvns	r3, r3
 80014ce:	693a      	ldr	r2, [r7, #16]
 80014d0:	4013      	ands	r3, r2
 80014d2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	f003 0203 	and.w	r2, r3, #3
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	005b      	lsls	r3, r3, #1
 80014e0:	fa02 f303 	lsl.w	r3, r2, r3
 80014e4:	693a      	ldr	r2, [r7, #16]
 80014e6:	4313      	orrs	r3, r2
 80014e8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	693a      	ldr	r2, [r7, #16]
 80014ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	f000 80ac 	beq.w	8001656 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014fe:	4b5f      	ldr	r3, [pc, #380]	; (800167c <HAL_GPIO_Init+0x330>)
 8001500:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001502:	4a5e      	ldr	r2, [pc, #376]	; (800167c <HAL_GPIO_Init+0x330>)
 8001504:	f043 0301 	orr.w	r3, r3, #1
 8001508:	6613      	str	r3, [r2, #96]	; 0x60
 800150a:	4b5c      	ldr	r3, [pc, #368]	; (800167c <HAL_GPIO_Init+0x330>)
 800150c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800150e:	f003 0301 	and.w	r3, r3, #1
 8001512:	60bb      	str	r3, [r7, #8]
 8001514:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001516:	4a5a      	ldr	r2, [pc, #360]	; (8001680 <HAL_GPIO_Init+0x334>)
 8001518:	697b      	ldr	r3, [r7, #20]
 800151a:	089b      	lsrs	r3, r3, #2
 800151c:	3302      	adds	r3, #2
 800151e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001522:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	f003 0303 	and.w	r3, r3, #3
 800152a:	009b      	lsls	r3, r3, #2
 800152c:	220f      	movs	r2, #15
 800152e:	fa02 f303 	lsl.w	r3, r2, r3
 8001532:	43db      	mvns	r3, r3
 8001534:	693a      	ldr	r2, [r7, #16]
 8001536:	4013      	ands	r3, r2
 8001538:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001540:	d025      	beq.n	800158e <HAL_GPIO_Init+0x242>
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	4a4f      	ldr	r2, [pc, #316]	; (8001684 <HAL_GPIO_Init+0x338>)
 8001546:	4293      	cmp	r3, r2
 8001548:	d01f      	beq.n	800158a <HAL_GPIO_Init+0x23e>
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	4a4e      	ldr	r2, [pc, #312]	; (8001688 <HAL_GPIO_Init+0x33c>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d019      	beq.n	8001586 <HAL_GPIO_Init+0x23a>
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	4a4d      	ldr	r2, [pc, #308]	; (800168c <HAL_GPIO_Init+0x340>)
 8001556:	4293      	cmp	r3, r2
 8001558:	d013      	beq.n	8001582 <HAL_GPIO_Init+0x236>
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	4a4c      	ldr	r2, [pc, #304]	; (8001690 <HAL_GPIO_Init+0x344>)
 800155e:	4293      	cmp	r3, r2
 8001560:	d00d      	beq.n	800157e <HAL_GPIO_Init+0x232>
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	4a4b      	ldr	r2, [pc, #300]	; (8001694 <HAL_GPIO_Init+0x348>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d007      	beq.n	800157a <HAL_GPIO_Init+0x22e>
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	4a4a      	ldr	r2, [pc, #296]	; (8001698 <HAL_GPIO_Init+0x34c>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d101      	bne.n	8001576 <HAL_GPIO_Init+0x22a>
 8001572:	2306      	movs	r3, #6
 8001574:	e00c      	b.n	8001590 <HAL_GPIO_Init+0x244>
 8001576:	2307      	movs	r3, #7
 8001578:	e00a      	b.n	8001590 <HAL_GPIO_Init+0x244>
 800157a:	2305      	movs	r3, #5
 800157c:	e008      	b.n	8001590 <HAL_GPIO_Init+0x244>
 800157e:	2304      	movs	r3, #4
 8001580:	e006      	b.n	8001590 <HAL_GPIO_Init+0x244>
 8001582:	2303      	movs	r3, #3
 8001584:	e004      	b.n	8001590 <HAL_GPIO_Init+0x244>
 8001586:	2302      	movs	r3, #2
 8001588:	e002      	b.n	8001590 <HAL_GPIO_Init+0x244>
 800158a:	2301      	movs	r3, #1
 800158c:	e000      	b.n	8001590 <HAL_GPIO_Init+0x244>
 800158e:	2300      	movs	r3, #0
 8001590:	697a      	ldr	r2, [r7, #20]
 8001592:	f002 0203 	and.w	r2, r2, #3
 8001596:	0092      	lsls	r2, r2, #2
 8001598:	4093      	lsls	r3, r2
 800159a:	693a      	ldr	r2, [r7, #16]
 800159c:	4313      	orrs	r3, r2
 800159e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80015a0:	4937      	ldr	r1, [pc, #220]	; (8001680 <HAL_GPIO_Init+0x334>)
 80015a2:	697b      	ldr	r3, [r7, #20]
 80015a4:	089b      	lsrs	r3, r3, #2
 80015a6:	3302      	adds	r3, #2
 80015a8:	693a      	ldr	r2, [r7, #16]
 80015aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80015ae:	4b3b      	ldr	r3, [pc, #236]	; (800169c <HAL_GPIO_Init+0x350>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	43db      	mvns	r3, r3
 80015b8:	693a      	ldr	r2, [r7, #16]
 80015ba:	4013      	ands	r3, r2
 80015bc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d003      	beq.n	80015d2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80015ca:	693a      	ldr	r2, [r7, #16]
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	4313      	orrs	r3, r2
 80015d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80015d2:	4a32      	ldr	r2, [pc, #200]	; (800169c <HAL_GPIO_Init+0x350>)
 80015d4:	693b      	ldr	r3, [r7, #16]
 80015d6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80015d8:	4b30      	ldr	r3, [pc, #192]	; (800169c <HAL_GPIO_Init+0x350>)
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	43db      	mvns	r3, r3
 80015e2:	693a      	ldr	r2, [r7, #16]
 80015e4:	4013      	ands	r3, r2
 80015e6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d003      	beq.n	80015fc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80015f4:	693a      	ldr	r2, [r7, #16]
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	4313      	orrs	r3, r2
 80015fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80015fc:	4a27      	ldr	r2, [pc, #156]	; (800169c <HAL_GPIO_Init+0x350>)
 80015fe:	693b      	ldr	r3, [r7, #16]
 8001600:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001602:	4b26      	ldr	r3, [pc, #152]	; (800169c <HAL_GPIO_Init+0x350>)
 8001604:	689b      	ldr	r3, [r3, #8]
 8001606:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	43db      	mvns	r3, r3
 800160c:	693a      	ldr	r2, [r7, #16]
 800160e:	4013      	ands	r3, r2
 8001610:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800161a:	2b00      	cmp	r3, #0
 800161c:	d003      	beq.n	8001626 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800161e:	693a      	ldr	r2, [r7, #16]
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	4313      	orrs	r3, r2
 8001624:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001626:	4a1d      	ldr	r2, [pc, #116]	; (800169c <HAL_GPIO_Init+0x350>)
 8001628:	693b      	ldr	r3, [r7, #16]
 800162a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800162c:	4b1b      	ldr	r3, [pc, #108]	; (800169c <HAL_GPIO_Init+0x350>)
 800162e:	68db      	ldr	r3, [r3, #12]
 8001630:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	43db      	mvns	r3, r3
 8001636:	693a      	ldr	r2, [r7, #16]
 8001638:	4013      	ands	r3, r2
 800163a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001644:	2b00      	cmp	r3, #0
 8001646:	d003      	beq.n	8001650 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001648:	693a      	ldr	r2, [r7, #16]
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	4313      	orrs	r3, r2
 800164e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001650:	4a12      	ldr	r2, [pc, #72]	; (800169c <HAL_GPIO_Init+0x350>)
 8001652:	693b      	ldr	r3, [r7, #16]
 8001654:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001656:	697b      	ldr	r3, [r7, #20]
 8001658:	3301      	adds	r3, #1
 800165a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	fa22 f303 	lsr.w	r3, r2, r3
 8001666:	2b00      	cmp	r3, #0
 8001668:	f47f ae78 	bne.w	800135c <HAL_GPIO_Init+0x10>
  }
}
 800166c:	bf00      	nop
 800166e:	bf00      	nop
 8001670:	371c      	adds	r7, #28
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	40021000 	.word	0x40021000
 8001680:	40010000 	.word	0x40010000
 8001684:	48000400 	.word	0x48000400
 8001688:	48000800 	.word	0x48000800
 800168c:	48000c00 	.word	0x48000c00
 8001690:	48001000 	.word	0x48001000
 8001694:	48001400 	.word	0x48001400
 8001698:	48001800 	.word	0x48001800
 800169c:	40010400 	.word	0x40010400

080016a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b085      	sub	sp, #20
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
 80016a8:	460b      	mov	r3, r1
 80016aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	691a      	ldr	r2, [r3, #16]
 80016b0:	887b      	ldrh	r3, [r7, #2]
 80016b2:	4013      	ands	r3, r2
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d002      	beq.n	80016be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80016b8:	2301      	movs	r3, #1
 80016ba:	73fb      	strb	r3, [r7, #15]
 80016bc:	e001      	b.n	80016c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80016be:	2300      	movs	r3, #0
 80016c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80016c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	3714      	adds	r7, #20
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr

080016d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d101      	bne.n	80016e2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80016de:	2301      	movs	r3, #1
 80016e0:	e081      	b.n	80017e6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80016e8:	b2db      	uxtb	r3, r3
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d106      	bne.n	80016fc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2200      	movs	r2, #0
 80016f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80016f6:	6878      	ldr	r0, [r7, #4]
 80016f8:	f7ff f950 	bl	800099c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	2224      	movs	r2, #36	; 0x24
 8001700:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	681a      	ldr	r2, [r3, #0]
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f022 0201 	bic.w	r2, r2, #1
 8001712:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	685a      	ldr	r2, [r3, #4]
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001720:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	689a      	ldr	r2, [r3, #8]
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001730:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	68db      	ldr	r3, [r3, #12]
 8001736:	2b01      	cmp	r3, #1
 8001738:	d107      	bne.n	800174a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	689a      	ldr	r2, [r3, #8]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001746:	609a      	str	r2, [r3, #8]
 8001748:	e006      	b.n	8001758 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	689a      	ldr	r2, [r3, #8]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001756:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	68db      	ldr	r3, [r3, #12]
 800175c:	2b02      	cmp	r3, #2
 800175e:	d104      	bne.n	800176a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001768:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	687a      	ldr	r2, [r7, #4]
 8001772:	6812      	ldr	r2, [r2, #0]
 8001774:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001778:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800177c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	68da      	ldr	r2, [r3, #12]
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800178c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	691a      	ldr	r2, [r3, #16]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	695b      	ldr	r3, [r3, #20]
 8001796:	ea42 0103 	orr.w	r1, r2, r3
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	699b      	ldr	r3, [r3, #24]
 800179e:	021a      	lsls	r2, r3, #8
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	430a      	orrs	r2, r1
 80017a6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	69d9      	ldr	r1, [r3, #28]
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	6a1a      	ldr	r2, [r3, #32]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	430a      	orrs	r2, r1
 80017b6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	681a      	ldr	r2, [r3, #0]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f042 0201 	orr.w	r2, r2, #1
 80017c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	2200      	movs	r2, #0
 80017cc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2220      	movs	r2, #32
 80017d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	2200      	movs	r2, #0
 80017da:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2200      	movs	r2, #0
 80017e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80017e4:	2300      	movs	r3, #0
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3708      	adds	r7, #8
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
	...

080017f0 <HAL_I2C_Mem_Write_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                        uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b08a      	sub	sp, #40	; 0x28
 80017f4:	af02      	add	r7, sp, #8
 80017f6:	60f8      	str	r0, [r7, #12]
 80017f8:	4608      	mov	r0, r1
 80017fa:	4611      	mov	r1, r2
 80017fc:	461a      	mov	r2, r3
 80017fe:	4603      	mov	r3, r0
 8001800:	817b      	strh	r3, [r7, #10]
 8001802:	460b      	mov	r3, r1
 8001804:	813b      	strh	r3, [r7, #8]
 8001806:	4613      	mov	r3, r2
 8001808:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001810:	b2db      	uxtb	r3, r3
 8001812:	2b20      	cmp	r3, #32
 8001814:	f040 80d5 	bne.w	80019c2 <HAL_I2C_Mem_Write_DMA+0x1d2>
  {
    if ((pData == NULL) || (Size == 0U))
 8001818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800181a:	2b00      	cmp	r3, #0
 800181c:	d002      	beq.n	8001824 <HAL_I2C_Mem_Write_DMA+0x34>
 800181e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001820:	2b00      	cmp	r3, #0
 8001822:	d105      	bne.n	8001830 <HAL_I2C_Mem_Write_DMA+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	f44f 7200 	mov.w	r2, #512	; 0x200
 800182a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800182c:	2301      	movs	r3, #1
 800182e:	e0c9      	b.n	80019c4 <HAL_I2C_Mem_Write_DMA+0x1d4>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	699b      	ldr	r3, [r3, #24]
 8001836:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800183a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800183e:	d101      	bne.n	8001844 <HAL_I2C_Mem_Write_DMA+0x54>
    {
      return HAL_BUSY;
 8001840:	2302      	movs	r3, #2
 8001842:	e0bf      	b.n	80019c4 <HAL_I2C_Mem_Write_DMA+0x1d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800184a:	2b01      	cmp	r3, #1
 800184c:	d101      	bne.n	8001852 <HAL_I2C_Mem_Write_DMA+0x62>
 800184e:	2302      	movs	r3, #2
 8001850:	e0b8      	b.n	80019c4 <HAL_I2C_Mem_Write_DMA+0x1d4>
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	2201      	movs	r2, #1
 8001856:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800185a:	f7ff fa43 	bl	8000ce4 <HAL_GetTick>
 800185e:	61b8      	str	r0, [r7, #24]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	2221      	movs	r2, #33	; 0x21
 8001864:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	2240      	movs	r2, #64	; 0x40
 800186c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	2200      	movs	r2, #0
 8001874:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800187a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001880:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	4a51      	ldr	r2, [pc, #324]	; (80019cc <HAL_I2C_Mem_Write_DMA+0x1dc>)
 8001886:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	4a51      	ldr	r2, [pc, #324]	; (80019d0 <HAL_I2C_Mem_Write_DMA+0x1e0>)
 800188c:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001892:	b29b      	uxth	r3, r3
 8001894:	2bff      	cmp	r3, #255	; 0xff
 8001896:	d906      	bls.n	80018a6 <HAL_I2C_Mem_Write_DMA+0xb6>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	22ff      	movs	r2, #255	; 0xff
 800189c:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 800189e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80018a2:	61fb      	str	r3, [r7, #28]
 80018a4:	e007      	b.n	80018b6 <HAL_I2C_Mem_Write_DMA+0xc6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018aa:	b29a      	uxth	r2, r3
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 80018b0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80018b4:	61fb      	str	r3, [r7, #28]
    }

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80018b6:	88f8      	ldrh	r0, [r7, #6]
 80018b8:	893a      	ldrh	r2, [r7, #8]
 80018ba:	8979      	ldrh	r1, [r7, #10]
 80018bc:	69bb      	ldr	r3, [r7, #24]
 80018be:	9301      	str	r3, [sp, #4]
 80018c0:	2319      	movs	r3, #25
 80018c2:	9300      	str	r3, [sp, #0]
 80018c4:	4603      	mov	r3, r0
 80018c6:	68f8      	ldr	r0, [r7, #12]
 80018c8:	f000 fcec 	bl	80022a4 <I2C_RequestMemoryWrite>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d005      	beq.n	80018de <HAL_I2C_Mem_Write_DMA+0xee>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	2200      	movs	r2, #0
 80018d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	e072      	b.n	80019c4 <HAL_I2C_Mem_Write_DMA+0x1d4>
    }


    if (hi2c->hdmatx != NULL)
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d020      	beq.n	8001928 <HAL_I2C_Mem_Write_DMA+0x138>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018ea:	4a3a      	ldr	r2, [pc, #232]	; (80019d4 <HAL_I2C_Mem_Write_DMA+0x1e4>)
 80018ec:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018f2:	4a39      	ldr	r2, [pc, #228]	; (80019d8 <HAL_I2C_Mem_Write_DMA+0x1e8>)
 80018f4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018fa:	2200      	movs	r2, #0
 80018fc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->hdmatx->XferAbortCallback = NULL;
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001902:	2200      	movs	r2, #0
 8001904:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the DMA channel */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800190a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	3328      	adds	r3, #40	; 0x28
 8001912:	461a      	mov	r2, r3
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001918:	f7ff fb8a 	bl	8001030 <HAL_DMA_Start_IT>
 800191c:	4603      	mov	r3, r0
 800191e:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 8001920:	7dfb      	ldrb	r3, [r7, #23]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d139      	bne.n	800199a <HAL_I2C_Mem_Write_DMA+0x1aa>
 8001926:	e013      	b.n	8001950 <HAL_I2C_Mem_Write_DMA+0x160>
      hi2c->State     = HAL_I2C_STATE_READY;
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	2220      	movs	r2, #32
 800192c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	2200      	movs	r2, #0
 8001934:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800193c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	2200      	movs	r2, #0
 8001948:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800194c:	2301      	movs	r3, #1
 800194e:	e039      	b.n	80019c4 <HAL_I2C_Mem_Write_DMA+0x1d4>
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001954:	b2da      	uxtb	r2, r3
 8001956:	8979      	ldrh	r1, [r7, #10]
 8001958:	2300      	movs	r3, #0
 800195a:	9300      	str	r3, [sp, #0]
 800195c:	69fb      	ldr	r3, [r7, #28]
 800195e:	68f8      	ldr	r0, [r7, #12]
 8001960:	f001 fac0 	bl	8002ee4 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001968:	b29a      	uxth	r2, r3
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800196e:	1ad3      	subs	r3, r2, r3
 8001970:	b29a      	uxth	r2, r3
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	2200      	movs	r2, #0
 800197a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Note : The I2C interrupts must be enabled after unlocking current process
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR and NACK interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800197e:	2110      	movs	r1, #16
 8001980:	68f8      	ldr	r0, [r7, #12]
 8001982:	f001 fadd 	bl	8002f40 <I2C_Enable_IRQ>

      /* Enable DMA Request */
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001994:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 8001996:	2300      	movs	r3, #0
 8001998:	e014      	b.n	80019c4 <HAL_I2C_Mem_Write_DMA+0x1d4>
      hi2c->State     = HAL_I2C_STATE_READY;
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	2220      	movs	r2, #32
 800199e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	2200      	movs	r2, #0
 80019a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ae:	f043 0210 	orr.w	r2, r3, #16
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	2200      	movs	r2, #0
 80019ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80019be:	2301      	movs	r3, #1
 80019c0:	e000      	b.n	80019c4 <HAL_I2C_Mem_Write_DMA+0x1d4>
  }
  else
  {
    return HAL_BUSY;
 80019c2:	2302      	movs	r3, #2
  }
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3720      	adds	r7, #32
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	ffff0000 	.word	0xffff0000
 80019d0:	08001efd 	.word	0x08001efd
 80019d4:	08002c17 	.word	0x08002c17
 80019d8:	08002cad 	.word	0x08002cad

080019dc <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b08a      	sub	sp, #40	; 0x28
 80019e0:	af02      	add	r7, sp, #8
 80019e2:	60f8      	str	r0, [r7, #12]
 80019e4:	607a      	str	r2, [r7, #4]
 80019e6:	603b      	str	r3, [r7, #0]
 80019e8:	460b      	mov	r3, r1
 80019ea:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80019ec:	2300      	movs	r3, #0
 80019ee:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80019f6:	b2db      	uxtb	r3, r3
 80019f8:	2b20      	cmp	r3, #32
 80019fa:	f040 80f1 	bne.w	8001be0 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	699b      	ldr	r3, [r3, #24]
 8001a04:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001a08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001a0c:	d101      	bne.n	8001a12 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8001a0e:	2302      	movs	r3, #2
 8001a10:	e0e7      	b.n	8001be2 <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001a18:	2b01      	cmp	r3, #1
 8001a1a:	d101      	bne.n	8001a20 <HAL_I2C_IsDeviceReady+0x44>
 8001a1c:	2302      	movs	r3, #2
 8001a1e:	e0e0      	b.n	8001be2 <HAL_I2C_IsDeviceReady+0x206>
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	2201      	movs	r2, #1
 8001a24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	2224      	movs	r2, #36	; 0x24
 8001a2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	2200      	movs	r2, #0
 8001a34:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	68db      	ldr	r3, [r3, #12]
 8001a3a:	2b01      	cmp	r3, #1
 8001a3c:	d107      	bne.n	8001a4e <HAL_I2C_IsDeviceReady+0x72>
 8001a3e:	897b      	ldrh	r3, [r7, #10]
 8001a40:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001a44:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a48:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001a4c:	e004      	b.n	8001a58 <HAL_I2C_IsDeviceReady+0x7c>
 8001a4e:	897b      	ldrh	r3, [r7, #10]
 8001a50:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001a54:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8001a58:	68fa      	ldr	r2, [r7, #12]
 8001a5a:	6812      	ldr	r2, [r2, #0]
 8001a5c:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8001a5e:	f7ff f941 	bl	8000ce4 <HAL_GetTick>
 8001a62:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	699b      	ldr	r3, [r3, #24]
 8001a6a:	f003 0320 	and.w	r3, r3, #32
 8001a6e:	2b20      	cmp	r3, #32
 8001a70:	bf0c      	ite	eq
 8001a72:	2301      	moveq	r3, #1
 8001a74:	2300      	movne	r3, #0
 8001a76:	b2db      	uxtb	r3, r3
 8001a78:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	699b      	ldr	r3, [r3, #24]
 8001a80:	f003 0310 	and.w	r3, r3, #16
 8001a84:	2b10      	cmp	r3, #16
 8001a86:	bf0c      	ite	eq
 8001a88:	2301      	moveq	r3, #1
 8001a8a:	2300      	movne	r3, #0
 8001a8c:	b2db      	uxtb	r3, r3
 8001a8e:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8001a90:	e034      	b.n	8001afc <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a98:	d01a      	beq.n	8001ad0 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001a9a:	f7ff f923 	bl	8000ce4 <HAL_GetTick>
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	69bb      	ldr	r3, [r7, #24]
 8001aa2:	1ad3      	subs	r3, r2, r3
 8001aa4:	683a      	ldr	r2, [r7, #0]
 8001aa6:	429a      	cmp	r2, r3
 8001aa8:	d302      	bcc.n	8001ab0 <HAL_I2C_IsDeviceReady+0xd4>
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d10f      	bne.n	8001ad0 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	2220      	movs	r2, #32
 8001ab4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001abc:	f043 0220 	orr.w	r2, r3, #32
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8001acc:	2301      	movs	r3, #1
 8001ace:	e088      	b.n	8001be2 <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	699b      	ldr	r3, [r3, #24]
 8001ad6:	f003 0320 	and.w	r3, r3, #32
 8001ada:	2b20      	cmp	r3, #32
 8001adc:	bf0c      	ite	eq
 8001ade:	2301      	moveq	r3, #1
 8001ae0:	2300      	movne	r3, #0
 8001ae2:	b2db      	uxtb	r3, r3
 8001ae4:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	699b      	ldr	r3, [r3, #24]
 8001aec:	f003 0310 	and.w	r3, r3, #16
 8001af0:	2b10      	cmp	r3, #16
 8001af2:	bf0c      	ite	eq
 8001af4:	2301      	moveq	r3, #1
 8001af6:	2300      	movne	r3, #0
 8001af8:	b2db      	uxtb	r3, r3
 8001afa:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8001afc:	7ffb      	ldrb	r3, [r7, #31]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d102      	bne.n	8001b08 <HAL_I2C_IsDeviceReady+0x12c>
 8001b02:	7fbb      	ldrb	r3, [r7, #30]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d0c4      	beq.n	8001a92 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	699b      	ldr	r3, [r3, #24]
 8001b0e:	f003 0310 	and.w	r3, r3, #16
 8001b12:	2b10      	cmp	r3, #16
 8001b14:	d01a      	beq.n	8001b4c <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001b16:	69bb      	ldr	r3, [r7, #24]
 8001b18:	9300      	str	r3, [sp, #0]
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	2120      	movs	r1, #32
 8001b20:	68f8      	ldr	r0, [r7, #12]
 8001b22:	f001 f8f8 	bl	8002d16 <I2C_WaitOnFlagUntilTimeout>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	e058      	b.n	8001be2 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	2220      	movs	r2, #32
 8001b36:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	2220      	movs	r2, #32
 8001b3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	2200      	movs	r2, #0
 8001b44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	e04a      	b.n	8001be2 <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001b4c:	69bb      	ldr	r3, [r7, #24]
 8001b4e:	9300      	str	r3, [sp, #0]
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	2200      	movs	r2, #0
 8001b54:	2120      	movs	r1, #32
 8001b56:	68f8      	ldr	r0, [r7, #12]
 8001b58:	f001 f8dd 	bl	8002d16 <I2C_WaitOnFlagUntilTimeout>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d001      	beq.n	8001b66 <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
 8001b64:	e03d      	b.n	8001be2 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	2210      	movs	r2, #16
 8001b6c:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	2220      	movs	r2, #32
 8001b74:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	687a      	ldr	r2, [r7, #4]
 8001b7a:	429a      	cmp	r2, r3
 8001b7c:	d118      	bne.n	8001bb0 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	685a      	ldr	r2, [r3, #4]
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001b8c:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001b8e:	69bb      	ldr	r3, [r7, #24]
 8001b90:	9300      	str	r3, [sp, #0]
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	2200      	movs	r2, #0
 8001b96:	2120      	movs	r1, #32
 8001b98:	68f8      	ldr	r0, [r7, #12]
 8001b9a:	f001 f8bc 	bl	8002d16 <I2C_WaitOnFlagUntilTimeout>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d001      	beq.n	8001ba8 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	e01c      	b.n	8001be2 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2220      	movs	r2, #32
 8001bae:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	3301      	adds	r3, #1
 8001bb4:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	687a      	ldr	r2, [r7, #4]
 8001bba:	429a      	cmp	r2, r3
 8001bbc:	f63f af3b 	bhi.w	8001a36 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	2220      	movs	r2, #32
 8001bc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bcc:	f043 0220 	orr.w	r2, r3, #32
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	e000      	b.n	8001be2 <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 8001be0:	2302      	movs	r3, #2
  }
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3720      	adds	r7, #32
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}

08001bea <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8001bea:	b580      	push	{r7, lr}
 8001bec:	b084      	sub	sp, #16
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	699b      	ldr	r3, [r3, #24]
 8001bf8:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d005      	beq.n	8001c16 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c0e:	68ba      	ldr	r2, [r7, #8]
 8001c10:	68f9      	ldr	r1, [r7, #12]
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	4798      	blx	r3
  }
}
 8001c16:	bf00      	nop
 8001c18:	3710      	adds	r7, #16
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}

08001c1e <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001c1e:	b480      	push	{r7}
 8001c20:	b083      	sub	sp, #12
 8001c22:	af00      	add	r7, sp, #0
 8001c24:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8001c26:	bf00      	nop
 8001c28:	370c      	adds	r7, #12
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr

08001c32 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001c32:	b480      	push	{r7}
 8001c34:	b083      	sub	sp, #12
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8001c3a:	bf00      	nop
 8001c3c:	370c      	adds	r7, #12
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr

08001c46 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001c46:	b480      	push	{r7}
 8001c48:	b083      	sub	sp, #12
 8001c4a:	af00      	add	r7, sp, #0
 8001c4c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8001c4e:	bf00      	nop
 8001c50:	370c      	adds	r7, #12
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr

08001c5a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001c5a:	b480      	push	{r7}
 8001c5c:	b083      	sub	sp, #12
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8001c62:	bf00      	nop
 8001c64:	370c      	adds	r7, #12
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr

08001c6e <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8001c6e:	b480      	push	{r7}
 8001c70:	b083      	sub	sp, #12
 8001c72:	af00      	add	r7, sp, #0
 8001c74:	6078      	str	r0, [r7, #4]
 8001c76:	460b      	mov	r3, r1
 8001c78:	70fb      	strb	r3, [r7, #3]
 8001c7a:	4613      	mov	r3, r2
 8001c7c:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8001c7e:	bf00      	nop
 8001c80:	370c      	adds	r7, #12
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr

08001c8a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001c8a:	b480      	push	{r7}
 8001c8c:	b083      	sub	sp, #12
 8001c8e:	af00      	add	r7, sp, #0
 8001c90:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8001c92:	bf00      	nop
 8001c94:	370c      	adds	r7, #12
 8001c96:	46bd      	mov	sp, r7
 8001c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9c:	4770      	bx	lr

08001c9e <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001c9e:	b480      	push	{r7}
 8001ca0:	b083      	sub	sp, #12
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8001ca6:	bf00      	nop
 8001ca8:	370c      	adds	r7, #12
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr

08001cb2 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8001cb2:	b480      	push	{r7}
 8001cb4:	b083      	sub	sp, #12
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8001cba:	bf00      	nop
 8001cbc:	370c      	adds	r7, #12
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr

08001cc6 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001cc6:	b480      	push	{r7}
 8001cc8:	b083      	sub	sp, #12
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8001cce:	bf00      	nop
 8001cd0:	370c      	adds	r7, #12
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr

08001cda <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8001cda:	b480      	push	{r7}
 8001cdc:	b083      	sub	sp, #12
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ce8:	b2db      	uxtb	r3, r3
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	370c      	adds	r7, #12
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf4:	4770      	bx	lr

08001cf6 <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8001cf6:	b580      	push	{r7, lr}
 8001cf8:	b086      	sub	sp, #24
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	60f8      	str	r0, [r7, #12]
 8001cfe:	60b9      	str	r1, [r7, #8]
 8001d00:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d06:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d101      	bne.n	8001d1a <I2C_Slave_ISR_IT+0x24>
 8001d16:	2302      	movs	r3, #2
 8001d18:	e0ec      	b.n	8001ef4 <I2C_Slave_ISR_IT+0x1fe>
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	2201      	movs	r2, #1
 8001d1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8001d22:	693b      	ldr	r3, [r7, #16]
 8001d24:	095b      	lsrs	r3, r3, #5
 8001d26:	f003 0301 	and.w	r3, r3, #1
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d009      	beq.n	8001d42 <I2C_Slave_ISR_IT+0x4c>
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	095b      	lsrs	r3, r3, #5
 8001d32:	f003 0301 	and.w	r3, r3, #1
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d003      	beq.n	8001d42 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8001d3a:	6939      	ldr	r1, [r7, #16]
 8001d3c:	68f8      	ldr	r0, [r7, #12]
 8001d3e:	f000 fcef 	bl	8002720 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	091b      	lsrs	r3, r3, #4
 8001d46:	f003 0301 	and.w	r3, r3, #1
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d04d      	beq.n	8001dea <I2C_Slave_ISR_IT+0xf4>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	091b      	lsrs	r3, r3, #4
 8001d52:	f003 0301 	and.w	r3, r3, #1
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d047      	beq.n	8001dea <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d5e:	b29b      	uxth	r3, r3
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d128      	bne.n	8001db6 <I2C_Slave_ISR_IT+0xc0>
    {
      /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d6a:	b2db      	uxtb	r3, r3
 8001d6c:	2b28      	cmp	r3, #40	; 0x28
 8001d6e:	d108      	bne.n	8001d82 <I2C_Slave_ISR_IT+0x8c>
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001d76:	d104      	bne.n	8001d82 <I2C_Slave_ISR_IT+0x8c>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8001d78:	6939      	ldr	r1, [r7, #16]
 8001d7a:	68f8      	ldr	r0, [r7, #12]
 8001d7c:	f000 fdda 	bl	8002934 <I2C_ITListenCplt>
 8001d80:	e032      	b.n	8001de8 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	2b29      	cmp	r3, #41	; 0x29
 8001d8c:	d10e      	bne.n	8001dac <I2C_Slave_ISR_IT+0xb6>
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001d94:	d00a      	beq.n	8001dac <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	2210      	movs	r2, #16
 8001d9c:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8001d9e:	68f8      	ldr	r0, [r7, #12]
 8001da0:	f000 ff15 	bl	8002bce <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8001da4:	68f8      	ldr	r0, [r7, #12]
 8001da6:	f000 fb92 	bl	80024ce <I2C_ITSlaveSeqCplt>
 8001daa:	e01d      	b.n	8001de8 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	2210      	movs	r2, #16
 8001db2:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8001db4:	e096      	b.n	8001ee4 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	2210      	movs	r2, #16
 8001dbc:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dc2:	f043 0204 	orr.w	r2, r3, #4
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d004      	beq.n	8001dda <I2C_Slave_ISR_IT+0xe4>
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001dd6:	f040 8085 	bne.w	8001ee4 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dde:	4619      	mov	r1, r3
 8001de0:	68f8      	ldr	r0, [r7, #12]
 8001de2:	f000 fdfd 	bl	80029e0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8001de6:	e07d      	b.n	8001ee4 <I2C_Slave_ISR_IT+0x1ee>
 8001de8:	e07c      	b.n	8001ee4 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	089b      	lsrs	r3, r3, #2
 8001dee:	f003 0301 	and.w	r3, r3, #1
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d030      	beq.n	8001e58 <I2C_Slave_ISR_IT+0x162>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	089b      	lsrs	r3, r3, #2
 8001dfa:	f003 0301 	and.w	r3, r3, #1
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d02a      	beq.n	8001e58 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e06:	b29b      	uxth	r3, r3
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d018      	beq.n	8001e3e <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e16:	b2d2      	uxtb	r2, r2
 8001e18:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e1e:	1c5a      	adds	r2, r3, #1
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e28:	3b01      	subs	r3, #1
 8001e2a:	b29a      	uxth	r2, r3
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e34:	b29b      	uxth	r3, r3
 8001e36:	3b01      	subs	r3, #1
 8001e38:	b29a      	uxth	r2, r3
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e42:	b29b      	uxth	r3, r3
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d14f      	bne.n	8001ee8 <I2C_Slave_ISR_IT+0x1f2>
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001e4e:	d04b      	beq.n	8001ee8 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8001e50:	68f8      	ldr	r0, [r7, #12]
 8001e52:	f000 fb3c 	bl	80024ce <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8001e56:	e047      	b.n	8001ee8 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8001e58:	693b      	ldr	r3, [r7, #16]
 8001e5a:	08db      	lsrs	r3, r3, #3
 8001e5c:	f003 0301 	and.w	r3, r3, #1
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d00a      	beq.n	8001e7a <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	08db      	lsrs	r3, r3, #3
 8001e68:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d004      	beq.n	8001e7a <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8001e70:	6939      	ldr	r1, [r7, #16]
 8001e72:	68f8      	ldr	r0, [r7, #12]
 8001e74:	f000 fa6a 	bl	800234c <I2C_ITAddrCplt>
 8001e78:	e037      	b.n	8001eea <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8001e7a:	693b      	ldr	r3, [r7, #16]
 8001e7c:	085b      	lsrs	r3, r3, #1
 8001e7e:	f003 0301 	and.w	r3, r3, #1
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d031      	beq.n	8001eea <I2C_Slave_ISR_IT+0x1f4>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	085b      	lsrs	r3, r3, #1
 8001e8a:	f003 0301 	and.w	r3, r3, #1
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d02b      	beq.n	8001eea <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e96:	b29b      	uxth	r3, r3
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d018      	beq.n	8001ece <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ea0:	781a      	ldrb	r2, [r3, #0]
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eac:	1c5a      	adds	r2, r3, #1
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001eb6:	b29b      	uxth	r3, r3
 8001eb8:	3b01      	subs	r3, #1
 8001eba:	b29a      	uxth	r2, r3
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ec4:	3b01      	subs	r3, #1
 8001ec6:	b29a      	uxth	r2, r3
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	851a      	strh	r2, [r3, #40]	; 0x28
 8001ecc:	e00d      	b.n	8001eea <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8001ece:	697b      	ldr	r3, [r7, #20]
 8001ed0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ed4:	d002      	beq.n	8001edc <I2C_Slave_ISR_IT+0x1e6>
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d106      	bne.n	8001eea <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8001edc:	68f8      	ldr	r0, [r7, #12]
 8001ede:	f000 faf6 	bl	80024ce <I2C_ITSlaveSeqCplt>
 8001ee2:	e002      	b.n	8001eea <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8001ee4:	bf00      	nop
 8001ee6:	e000      	b.n	8001eea <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 8001ee8:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	2200      	movs	r2, #0
 8001eee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8001ef2:	2300      	movs	r3, #0
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3718      	adds	r7, #24
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}

08001efc <I2C_Master_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b088      	sub	sp, #32
 8001f00:	af02      	add	r7, sp, #8
 8001f02:	60f8      	str	r0, [r7, #12]
 8001f04:	60b9      	str	r1, [r7, #8]
 8001f06:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001f0e:	2b01      	cmp	r3, #1
 8001f10:	d101      	bne.n	8001f16 <I2C_Master_ISR_DMA+0x1a>
 8001f12:	2302      	movs	r3, #2
 8001f14:	e0e1      	b.n	80020da <I2C_Master_ISR_DMA+0x1de>
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	2201      	movs	r2, #1
 8001f1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8001f1e:	68bb      	ldr	r3, [r7, #8]
 8001f20:	091b      	lsrs	r3, r3, #4
 8001f22:	f003 0301 	and.w	r3, r3, #1
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d017      	beq.n	8001f5a <I2C_Master_ISR_DMA+0x5e>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	091b      	lsrs	r3, r3, #4
 8001f2e:	f003 0301 	and.w	r3, r3, #1
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d011      	beq.n	8001f5a <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	2210      	movs	r2, #16
 8001f3c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f42:	f043 0204 	orr.w	r2, r3, #4
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8001f4a:	2120      	movs	r1, #32
 8001f4c:	68f8      	ldr	r0, [r7, #12]
 8001f4e:	f000 fff7 	bl	8002f40 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001f52:	68f8      	ldr	r0, [r7, #12]
 8001f54:	f000 fe3b 	bl	8002bce <I2C_Flush_TXDR>
 8001f58:	e0ba      	b.n	80020d0 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8001f5a:	68bb      	ldr	r3, [r7, #8]
 8001f5c:	09db      	lsrs	r3, r3, #7
 8001f5e:	f003 0301 	and.w	r3, r3, #1
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d072      	beq.n	800204c <I2C_Master_ISR_DMA+0x150>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	099b      	lsrs	r3, r3, #6
 8001f6a:	f003 0301 	and.w	r3, r3, #1
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d06c      	beq.n	800204c <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001f80:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f86:	b29b      	uxth	r3, r3
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d04e      	beq.n	800202a <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	b29b      	uxth	r3, r3
 8001f94:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001f98:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f9e:	b29b      	uxth	r3, r3
 8001fa0:	2bff      	cmp	r3, #255	; 0xff
 8001fa2:	d906      	bls.n	8001fb2 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	22ff      	movs	r2, #255	; 0xff
 8001fa8:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8001faa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001fae:	617b      	str	r3, [r7, #20]
 8001fb0:	e010      	b.n	8001fd4 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fb6:	b29a      	uxth	r2, r3
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fc0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001fc4:	d003      	beq.n	8001fce <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fca:	617b      	str	r3, [r7, #20]
 8001fcc:	e002      	b.n	8001fd4 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8001fce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001fd2:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fd8:	b2da      	uxtb	r2, r3
 8001fda:	8a79      	ldrh	r1, [r7, #18]
 8001fdc:	2300      	movs	r3, #0
 8001fde:	9300      	str	r3, [sp, #0]
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	68f8      	ldr	r0, [r7, #12]
 8001fe4:	f000 ff7e 	bl	8002ee4 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fec:	b29a      	uxth	r2, r3
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ff2:	1ad3      	subs	r3, r2, r3
 8001ff4:	b29a      	uxth	r2, r3
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002000:	b2db      	uxtb	r3, r3
 8002002:	2b22      	cmp	r3, #34	; 0x22
 8002004:	d108      	bne.n	8002018 <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002014:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002016:	e05b      	b.n	80020d0 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002026:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8002028:	e052      	b.n	80020d0 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002034:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002038:	d003      	beq.n	8002042 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800203a:	68f8      	ldr	r0, [r7, #12]
 800203c:	f000 fa0a 	bl	8002454 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8002040:	e046      	b.n	80020d0 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8002042:	2140      	movs	r1, #64	; 0x40
 8002044:	68f8      	ldr	r0, [r7, #12]
 8002046:	f000 fccb 	bl	80029e0 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800204a:	e041      	b.n	80020d0 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	099b      	lsrs	r3, r3, #6
 8002050:	f003 0301 	and.w	r3, r3, #1
 8002054:	2b00      	cmp	r3, #0
 8002056:	d029      	beq.n	80020ac <I2C_Master_ISR_DMA+0x1b0>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	099b      	lsrs	r3, r3, #6
 800205c:	f003 0301 	and.w	r3, r3, #1
 8002060:	2b00      	cmp	r3, #0
 8002062:	d023      	beq.n	80020ac <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002068:	b29b      	uxth	r3, r3
 800206a:	2b00      	cmp	r3, #0
 800206c:	d119      	bne.n	80020a2 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002078:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800207c:	d027      	beq.n	80020ce <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002082:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002086:	d108      	bne.n	800209a <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	685a      	ldr	r2, [r3, #4]
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002096:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8002098:	e019      	b.n	80020ce <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800209a:	68f8      	ldr	r0, [r7, #12]
 800209c:	f000 f9da 	bl	8002454 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 80020a0:	e015      	b.n	80020ce <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80020a2:	2140      	movs	r1, #64	; 0x40
 80020a4:	68f8      	ldr	r0, [r7, #12]
 80020a6:	f000 fc9b 	bl	80029e0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80020aa:	e010      	b.n	80020ce <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	095b      	lsrs	r3, r3, #5
 80020b0:	f003 0301 	and.w	r3, r3, #1
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d00b      	beq.n	80020d0 <I2C_Master_ISR_DMA+0x1d4>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	095b      	lsrs	r3, r3, #5
 80020bc:	f003 0301 	and.w	r3, r3, #1
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d005      	beq.n	80020d0 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80020c4:	68b9      	ldr	r1, [r7, #8]
 80020c6:	68f8      	ldr	r0, [r7, #12]
 80020c8:	f000 fa60 	bl	800258c <I2C_ITMasterCplt>
 80020cc:	e000      	b.n	80020d0 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 80020ce:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	2200      	movs	r2, #0
 80020d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80020d8:	2300      	movs	r3, #0
}
 80020da:	4618      	mov	r0, r3
 80020dc:	3718      	adds	r7, #24
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}

080020e2 <I2C_Slave_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 80020e2:	b580      	push	{r7, lr}
 80020e4:	b088      	sub	sp, #32
 80020e6:	af00      	add	r7, sp, #0
 80020e8:	60f8      	str	r0, [r7, #12]
 80020ea:	60b9      	str	r1, [r7, #8]
 80020ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020f2:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 80020f4:	2300      	movs	r3, #0
 80020f6:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80020fe:	2b01      	cmp	r3, #1
 8002100:	d101      	bne.n	8002106 <I2C_Slave_ISR_DMA+0x24>
 8002102:	2302      	movs	r3, #2
 8002104:	e0c9      	b.n	800229a <I2C_Slave_ISR_DMA+0x1b8>
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	2201      	movs	r2, #1
 800210a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800210e:	68bb      	ldr	r3, [r7, #8]
 8002110:	095b      	lsrs	r3, r3, #5
 8002112:	f003 0301 	and.w	r3, r3, #1
 8002116:	2b00      	cmp	r3, #0
 8002118:	d009      	beq.n	800212e <I2C_Slave_ISR_DMA+0x4c>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	095b      	lsrs	r3, r3, #5
 800211e:	f003 0301 	and.w	r3, r3, #1
 8002122:	2b00      	cmp	r3, #0
 8002124:	d003      	beq.n	800212e <I2C_Slave_ISR_DMA+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8002126:	68b9      	ldr	r1, [r7, #8]
 8002128:	68f8      	ldr	r0, [r7, #12]
 800212a:	f000 faf9 	bl	8002720 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800212e:	68bb      	ldr	r3, [r7, #8]
 8002130:	091b      	lsrs	r3, r3, #4
 8002132:	f003 0301 	and.w	r3, r3, #1
 8002136:	2b00      	cmp	r3, #0
 8002138:	f000 809a 	beq.w	8002270 <I2C_Slave_ISR_DMA+0x18e>
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	091b      	lsrs	r3, r3, #4
 8002140:	f003 0301 	and.w	r3, r3, #1
 8002144:	2b00      	cmp	r3, #0
 8002146:	f000 8093 	beq.w	8002270 <I2C_Slave_ISR_DMA+0x18e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	0b9b      	lsrs	r3, r3, #14
 800214e:	f003 0301 	and.w	r3, r3, #1
 8002152:	2b00      	cmp	r3, #0
 8002154:	d105      	bne.n	8002162 <I2C_Slave_ISR_DMA+0x80>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	0bdb      	lsrs	r3, r3, #15
 800215a:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800215e:	2b00      	cmp	r3, #0
 8002160:	d07f      	beq.n	8002262 <I2C_Slave_ISR_DMA+0x180>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002166:	2b00      	cmp	r3, #0
 8002168:	d00d      	beq.n	8002186 <I2C_Slave_ISR_DMA+0xa4>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	0bdb      	lsrs	r3, r3, #15
 800216e:	f003 0301 	and.w	r3, r3, #1
 8002172:	2b00      	cmp	r3, #0
 8002174:	d007      	beq.n	8002186 <I2C_Slave_ISR_DMA+0xa4>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d101      	bne.n	8002186 <I2C_Slave_ISR_DMA+0xa4>
          {
            treatdmanack = 1U;
 8002182:	2301      	movs	r3, #1
 8002184:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800218a:	2b00      	cmp	r3, #0
 800218c:	d00d      	beq.n	80021aa <I2C_Slave_ISR_DMA+0xc8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	0b9b      	lsrs	r3, r3, #14
 8002192:	f003 0301 	and.w	r3, r3, #1
 8002196:	2b00      	cmp	r3, #0
 8002198:	d007      	beq.n	80021aa <I2C_Slave_ISR_DMA+0xc8>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d101      	bne.n	80021aa <I2C_Slave_ISR_DMA+0xc8>
          {
            treatdmanack = 1U;
 80021a6:	2301      	movs	r3, #1
 80021a8:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 80021aa:	69fb      	ldr	r3, [r7, #28]
 80021ac:	2b01      	cmp	r3, #1
 80021ae:	d128      	bne.n	8002202 <I2C_Slave_ISR_DMA+0x120>
      {
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80021b6:	b2db      	uxtb	r3, r3
 80021b8:	2b28      	cmp	r3, #40	; 0x28
 80021ba:	d108      	bne.n	80021ce <I2C_Slave_ISR_DMA+0xec>
 80021bc:	69bb      	ldr	r3, [r7, #24]
 80021be:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80021c2:	d104      	bne.n	80021ce <I2C_Slave_ISR_DMA+0xec>
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 80021c4:	68b9      	ldr	r1, [r7, #8]
 80021c6:	68f8      	ldr	r0, [r7, #12]
 80021c8:	f000 fbb4 	bl	8002934 <I2C_ITListenCplt>
 80021cc:	e048      	b.n	8002260 <I2C_Slave_ISR_DMA+0x17e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	2b29      	cmp	r3, #41	; 0x29
 80021d8:	d10e      	bne.n	80021f8 <I2C_Slave_ISR_DMA+0x116>
 80021da:	69bb      	ldr	r3, [r7, #24]
 80021dc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80021e0:	d00a      	beq.n	80021f8 <I2C_Slave_ISR_DMA+0x116>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	2210      	movs	r2, #16
 80021e8:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 80021ea:	68f8      	ldr	r0, [r7, #12]
 80021ec:	f000 fcef 	bl	8002bce <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 80021f0:	68f8      	ldr	r0, [r7, #12]
 80021f2:	f000 f96c 	bl	80024ce <I2C_ITSlaveSeqCplt>
 80021f6:	e033      	b.n	8002260 <I2C_Slave_ISR_DMA+0x17e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	2210      	movs	r2, #16
 80021fe:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8002200:	e034      	b.n	800226c <I2C_Slave_ISR_DMA+0x18a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	2210      	movs	r2, #16
 8002208:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800220e:	f043 0204 	orr.w	r2, r3, #4
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800221c:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800221e:	69bb      	ldr	r3, [r7, #24]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d003      	beq.n	800222c <I2C_Slave_ISR_DMA+0x14a>
 8002224:	69bb      	ldr	r3, [r7, #24]
 8002226:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800222a:	d11f      	bne.n	800226c <I2C_Slave_ISR_DMA+0x18a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800222c:	7dfb      	ldrb	r3, [r7, #23]
 800222e:	2b21      	cmp	r3, #33	; 0x21
 8002230:	d002      	beq.n	8002238 <I2C_Slave_ISR_DMA+0x156>
 8002232:	7dfb      	ldrb	r3, [r7, #23]
 8002234:	2b29      	cmp	r3, #41	; 0x29
 8002236:	d103      	bne.n	8002240 <I2C_Slave_ISR_DMA+0x15e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	2221      	movs	r2, #33	; 0x21
 800223c:	631a      	str	r2, [r3, #48]	; 0x30
 800223e:	e008      	b.n	8002252 <I2C_Slave_ISR_DMA+0x170>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002240:	7dfb      	ldrb	r3, [r7, #23]
 8002242:	2b22      	cmp	r3, #34	; 0x22
 8002244:	d002      	beq.n	800224c <I2C_Slave_ISR_DMA+0x16a>
 8002246:	7dfb      	ldrb	r3, [r7, #23]
 8002248:	2b2a      	cmp	r3, #42	; 0x2a
 800224a:	d102      	bne.n	8002252 <I2C_Slave_ISR_DMA+0x170>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	2222      	movs	r2, #34	; 0x22
 8002250:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002256:	4619      	mov	r1, r3
 8002258:	68f8      	ldr	r0, [r7, #12]
 800225a:	f000 fbc1 	bl	80029e0 <I2C_ITError>
      if (treatdmanack == 1U)
 800225e:	e005      	b.n	800226c <I2C_Slave_ISR_DMA+0x18a>
 8002260:	e004      	b.n	800226c <I2C_Slave_ISR_DMA+0x18a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	2210      	movs	r2, #16
 8002268:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800226a:	e011      	b.n	8002290 <I2C_Slave_ISR_DMA+0x1ae>
      if (treatdmanack == 1U)
 800226c:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800226e:	e00f      	b.n	8002290 <I2C_Slave_ISR_DMA+0x1ae>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	08db      	lsrs	r3, r3, #3
 8002274:	f003 0301 	and.w	r3, r3, #1
 8002278:	2b00      	cmp	r3, #0
 800227a:	d009      	beq.n	8002290 <I2C_Slave_ISR_DMA+0x1ae>
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	08db      	lsrs	r3, r3, #3
 8002280:	f003 0301 	and.w	r3, r3, #1
 8002284:	2b00      	cmp	r3, #0
 8002286:	d003      	beq.n	8002290 <I2C_Slave_ISR_DMA+0x1ae>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8002288:	68b9      	ldr	r1, [r7, #8]
 800228a:	68f8      	ldr	r0, [r7, #12]
 800228c:	f000 f85e 	bl	800234c <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	2200      	movs	r2, #0
 8002294:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8002298:	2300      	movs	r3, #0
}
 800229a:	4618      	mov	r0, r3
 800229c:	3720      	adds	r7, #32
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
	...

080022a4 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b086      	sub	sp, #24
 80022a8:	af02      	add	r7, sp, #8
 80022aa:	60f8      	str	r0, [r7, #12]
 80022ac:	4608      	mov	r0, r1
 80022ae:	4611      	mov	r1, r2
 80022b0:	461a      	mov	r2, r3
 80022b2:	4603      	mov	r3, r0
 80022b4:	817b      	strh	r3, [r7, #10]
 80022b6:	460b      	mov	r3, r1
 80022b8:	813b      	strh	r3, [r7, #8]
 80022ba:	4613      	mov	r3, r2
 80022bc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80022be:	88fb      	ldrh	r3, [r7, #6]
 80022c0:	b2da      	uxtb	r2, r3
 80022c2:	8979      	ldrh	r1, [r7, #10]
 80022c4:	4b20      	ldr	r3, [pc, #128]	; (8002348 <I2C_RequestMemoryWrite+0xa4>)
 80022c6:	9300      	str	r3, [sp, #0]
 80022c8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80022cc:	68f8      	ldr	r0, [r7, #12]
 80022ce:	f000 fe09 	bl	8002ee4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80022d2:	69fa      	ldr	r2, [r7, #28]
 80022d4:	69b9      	ldr	r1, [r7, #24]
 80022d6:	68f8      	ldr	r0, [r7, #12]
 80022d8:	f000 fd5d 	bl	8002d96 <I2C_WaitOnTXISFlagUntilTimeout>
 80022dc:	4603      	mov	r3, r0
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d001      	beq.n	80022e6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e02c      	b.n	8002340 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80022e6:	88fb      	ldrh	r3, [r7, #6]
 80022e8:	2b01      	cmp	r3, #1
 80022ea:	d105      	bne.n	80022f8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80022ec:	893b      	ldrh	r3, [r7, #8]
 80022ee:	b2da      	uxtb	r2, r3
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	629a      	str	r2, [r3, #40]	; 0x28
 80022f6:	e015      	b.n	8002324 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80022f8:	893b      	ldrh	r3, [r7, #8]
 80022fa:	0a1b      	lsrs	r3, r3, #8
 80022fc:	b29b      	uxth	r3, r3
 80022fe:	b2da      	uxtb	r2, r3
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002306:	69fa      	ldr	r2, [r7, #28]
 8002308:	69b9      	ldr	r1, [r7, #24]
 800230a:	68f8      	ldr	r0, [r7, #12]
 800230c:	f000 fd43 	bl	8002d96 <I2C_WaitOnTXISFlagUntilTimeout>
 8002310:	4603      	mov	r3, r0
 8002312:	2b00      	cmp	r3, #0
 8002314:	d001      	beq.n	800231a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	e012      	b.n	8002340 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800231a:	893b      	ldrh	r3, [r7, #8]
 800231c:	b2da      	uxtb	r2, r3
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002324:	69fb      	ldr	r3, [r7, #28]
 8002326:	9300      	str	r3, [sp, #0]
 8002328:	69bb      	ldr	r3, [r7, #24]
 800232a:	2200      	movs	r2, #0
 800232c:	2180      	movs	r1, #128	; 0x80
 800232e:	68f8      	ldr	r0, [r7, #12]
 8002330:	f000 fcf1 	bl	8002d16 <I2C_WaitOnFlagUntilTimeout>
 8002334:	4603      	mov	r3, r0
 8002336:	2b00      	cmp	r3, #0
 8002338:	d001      	beq.n	800233e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e000      	b.n	8002340 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800233e:	2300      	movs	r3, #0
}
 8002340:	4618      	mov	r0, r3
 8002342:	3710      	adds	r7, #16
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}
 8002348:	80002000 	.word	0x80002000

0800234c <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b084      	sub	sp, #16
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
 8002354:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800235c:	b2db      	uxtb	r3, r3
 800235e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8002362:	2b28      	cmp	r3, #40	; 0x28
 8002364:	d16a      	bne.n	800243c <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	699b      	ldr	r3, [r3, #24]
 800236c:	0c1b      	lsrs	r3, r3, #16
 800236e:	b2db      	uxtb	r3, r3
 8002370:	f003 0301 	and.w	r3, r3, #1
 8002374:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	699b      	ldr	r3, [r3, #24]
 800237c:	0c1b      	lsrs	r3, r3, #16
 800237e:	b29b      	uxth	r3, r3
 8002380:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8002384:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	b29b      	uxth	r3, r3
 800238e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002392:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	68db      	ldr	r3, [r3, #12]
 800239a:	b29b      	uxth	r3, r3
 800239c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80023a0:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	68db      	ldr	r3, [r3, #12]
 80023a6:	2b02      	cmp	r3, #2
 80023a8:	d138      	bne.n	800241c <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 80023aa:	897b      	ldrh	r3, [r7, #10]
 80023ac:	09db      	lsrs	r3, r3, #7
 80023ae:	b29a      	uxth	r2, r3
 80023b0:	89bb      	ldrh	r3, [r7, #12]
 80023b2:	4053      	eors	r3, r2
 80023b4:	b29b      	uxth	r3, r3
 80023b6:	f003 0306 	and.w	r3, r3, #6
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d11c      	bne.n	80023f8 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80023be:	897b      	ldrh	r3, [r7, #10]
 80023c0:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023c6:	1c5a      	adds	r2, r3, #1
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023d0:	2b02      	cmp	r3, #2
 80023d2:	d13b      	bne.n	800244c <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2200      	movs	r2, #0
 80023d8:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	2208      	movs	r2, #8
 80023e0:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2200      	movs	r2, #0
 80023e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80023ea:	89ba      	ldrh	r2, [r7, #12]
 80023ec:	7bfb      	ldrb	r3, [r7, #15]
 80023ee:	4619      	mov	r1, r3
 80023f0:	6878      	ldr	r0, [r7, #4]
 80023f2:	f7ff fc3c 	bl	8001c6e <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80023f6:	e029      	b.n	800244c <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80023f8:	893b      	ldrh	r3, [r7, #8]
 80023fa:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80023fc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002400:	6878      	ldr	r0, [r7, #4]
 8002402:	f000 fe01 	bl	8003008 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2200      	movs	r2, #0
 800240a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800240e:	89ba      	ldrh	r2, [r7, #12]
 8002410:	7bfb      	ldrb	r3, [r7, #15]
 8002412:	4619      	mov	r1, r3
 8002414:	6878      	ldr	r0, [r7, #4]
 8002416:	f7ff fc2a 	bl	8001c6e <HAL_I2C_AddrCallback>
}
 800241a:	e017      	b.n	800244c <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800241c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	f000 fdf1 	bl	8003008 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2200      	movs	r2, #0
 800242a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800242e:	89ba      	ldrh	r2, [r7, #12]
 8002430:	7bfb      	ldrb	r3, [r7, #15]
 8002432:	4619      	mov	r1, r3
 8002434:	6878      	ldr	r0, [r7, #4]
 8002436:	f7ff fc1a 	bl	8001c6e <HAL_I2C_AddrCallback>
}
 800243a:	e007      	b.n	800244c <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	2208      	movs	r2, #8
 8002442:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2200      	movs	r2, #0
 8002448:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 800244c:	bf00      	nop
 800244e:	3710      	adds	r7, #16
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}

08002454 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b082      	sub	sp, #8
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2200      	movs	r2, #0
 8002460:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800246a:	b2db      	uxtb	r3, r3
 800246c:	2b21      	cmp	r3, #33	; 0x21
 800246e:	d115      	bne.n	800249c <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2220      	movs	r2, #32
 8002474:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2211      	movs	r2, #17
 800247c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2200      	movs	r2, #0
 8002482:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002484:	2101      	movs	r1, #1
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f000 fdbe 	bl	8003008 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2200      	movs	r2, #0
 8002490:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8002494:	6878      	ldr	r0, [r7, #4]
 8002496:	f7ff fbc2 	bl	8001c1e <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800249a:	e014      	b.n	80024c6 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2220      	movs	r2, #32
 80024a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2212      	movs	r2, #18
 80024a8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2200      	movs	r2, #0
 80024ae:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80024b0:	2102      	movs	r1, #2
 80024b2:	6878      	ldr	r0, [r7, #4]
 80024b4:	f000 fda8 	bl	8003008 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2200      	movs	r2, #0
 80024bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 80024c0:	6878      	ldr	r0, [r7, #4]
 80024c2:	f7ff fbb6 	bl	8001c32 <HAL_I2C_MasterRxCpltCallback>
}
 80024c6:	bf00      	nop
 80024c8:	3708      	adds	r7, #8
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}

080024ce <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80024ce:	b580      	push	{r7, lr}
 80024d0:	b084      	sub	sp, #16
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	2200      	movs	r2, #0
 80024e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	0b9b      	lsrs	r3, r3, #14
 80024ea:	f003 0301 	and.w	r3, r3, #1
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d008      	beq.n	8002504 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002500:	601a      	str	r2, [r3, #0]
 8002502:	e00d      	b.n	8002520 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	0bdb      	lsrs	r3, r3, #15
 8002508:	f003 0301 	and.w	r3, r3, #1
 800250c:	2b00      	cmp	r3, #0
 800250e:	d007      	beq.n	8002520 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800251e:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002526:	b2db      	uxtb	r3, r3
 8002528:	2b29      	cmp	r3, #41	; 0x29
 800252a:	d112      	bne.n	8002552 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2228      	movs	r2, #40	; 0x28
 8002530:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2221      	movs	r2, #33	; 0x21
 8002538:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800253a:	2101      	movs	r1, #1
 800253c:	6878      	ldr	r0, [r7, #4]
 800253e:	f000 fd63 	bl	8003008 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2200      	movs	r2, #0
 8002546:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800254a:	6878      	ldr	r0, [r7, #4]
 800254c:	f7ff fb7b 	bl	8001c46 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8002550:	e017      	b.n	8002582 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002558:	b2db      	uxtb	r3, r3
 800255a:	2b2a      	cmp	r3, #42	; 0x2a
 800255c:	d111      	bne.n	8002582 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2228      	movs	r2, #40	; 0x28
 8002562:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2222      	movs	r2, #34	; 0x22
 800256a:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800256c:	2102      	movs	r1, #2
 800256e:	6878      	ldr	r0, [r7, #4]
 8002570:	f000 fd4a 	bl	8003008 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2200      	movs	r2, #0
 8002578:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800257c:	6878      	ldr	r0, [r7, #4]
 800257e:	f7ff fb6c 	bl	8001c5a <HAL_I2C_SlaveRxCpltCallback>
}
 8002582:	bf00      	nop
 8002584:	3710      	adds	r7, #16
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}
	...

0800258c <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b086      	sub	sp, #24
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
 8002594:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	2220      	movs	r2, #32
 80025a0:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80025a8:	b2db      	uxtb	r3, r3
 80025aa:	2b21      	cmp	r3, #33	; 0x21
 80025ac:	d107      	bne.n	80025be <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80025ae:	2101      	movs	r1, #1
 80025b0:	6878      	ldr	r0, [r7, #4]
 80025b2:	f000 fd29 	bl	8003008 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2211      	movs	r2, #17
 80025ba:	631a      	str	r2, [r3, #48]	; 0x30
 80025bc:	e00c      	b.n	80025d8 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	2b22      	cmp	r3, #34	; 0x22
 80025c8:	d106      	bne.n	80025d8 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80025ca:	2102      	movs	r1, #2
 80025cc:	6878      	ldr	r0, [r7, #4]
 80025ce:	f000 fd1b 	bl	8003008 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2212      	movs	r2, #18
 80025d6:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	6859      	ldr	r1, [r3, #4]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681a      	ldr	r2, [r3, #0]
 80025e2:	4b4d      	ldr	r3, [pc, #308]	; (8002718 <I2C_ITMasterCplt+0x18c>)
 80025e4:	400b      	ands	r3, r1
 80025e6:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2200      	movs	r2, #0
 80025ec:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	4a4a      	ldr	r2, [pc, #296]	; (800271c <I2C_ITMasterCplt+0x190>)
 80025f2:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	091b      	lsrs	r3, r3, #4
 80025f8:	f003 0301 	and.w	r3, r3, #1
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d009      	beq.n	8002614 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	2210      	movs	r2, #16
 8002606:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800260c:	f043 0204 	orr.w	r2, r3, #4
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800261a:	b2db      	uxtb	r3, r3
 800261c:	2b60      	cmp	r3, #96	; 0x60
 800261e:	d10b      	bne.n	8002638 <I2C_ITMasterCplt+0xac>
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	089b      	lsrs	r3, r3, #2
 8002624:	f003 0301 	and.w	r3, r3, #1
 8002628:	2b00      	cmp	r3, #0
 800262a:	d005      	beq.n	8002638 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002632:	b2db      	uxtb	r3, r3
 8002634:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8002636:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8002638:	6878      	ldr	r0, [r7, #4]
 800263a:	f000 fac8 	bl	8002bce <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002642:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800264a:	b2db      	uxtb	r3, r3
 800264c:	2b60      	cmp	r3, #96	; 0x60
 800264e:	d002      	beq.n	8002656 <I2C_ITMasterCplt+0xca>
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d006      	beq.n	8002664 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800265a:	4619      	mov	r1, r3
 800265c:	6878      	ldr	r0, [r7, #4]
 800265e:	f000 f9bf 	bl	80029e0 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8002662:	e054      	b.n	800270e <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800266a:	b2db      	uxtb	r3, r3
 800266c:	2b21      	cmp	r3, #33	; 0x21
 800266e:	d124      	bne.n	80026ba <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2220      	movs	r2, #32
 8002674:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2200      	movs	r2, #0
 800267c:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002684:	b2db      	uxtb	r3, r3
 8002686:	2b40      	cmp	r3, #64	; 0x40
 8002688:	d10b      	bne.n	80026a2 <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2200      	movs	r2, #0
 800268e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 800269a:	6878      	ldr	r0, [r7, #4]
 800269c:	f006 ffd6 	bl	800964c <HAL_I2C_MemTxCpltCallback>
}
 80026a0:	e035      	b.n	800270e <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	2200      	movs	r2, #0
 80026a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2200      	movs	r2, #0
 80026ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	f7ff fab3 	bl	8001c1e <HAL_I2C_MasterTxCpltCallback>
}
 80026b8:	e029      	b.n	800270e <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	2b22      	cmp	r3, #34	; 0x22
 80026c4:	d123      	bne.n	800270e <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2220      	movs	r2, #32
 80026ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2200      	movs	r2, #0
 80026d2:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	2b40      	cmp	r3, #64	; 0x40
 80026de:	d10b      	bne.n	80026f8 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2200      	movs	r2, #0
 80026e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2200      	movs	r2, #0
 80026ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 80026f0:	6878      	ldr	r0, [r7, #4]
 80026f2:	f7ff fad4 	bl	8001c9e <HAL_I2C_MemRxCpltCallback>
}
 80026f6:	e00a      	b.n	800270e <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2200      	movs	r2, #0
 80026fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2200      	movs	r2, #0
 8002704:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8002708:	6878      	ldr	r0, [r7, #4]
 800270a:	f7ff fa92 	bl	8001c32 <HAL_I2C_MasterRxCpltCallback>
}
 800270e:	bf00      	nop
 8002710:	3718      	adds	r7, #24
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	fe00e800 	.word	0xfe00e800
 800271c:	ffff0000 	.word	0xffff0000

08002720 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b086      	sub	sp, #24
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
 8002728:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800273c:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	2220      	movs	r2, #32
 8002744:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002746:	7bfb      	ldrb	r3, [r7, #15]
 8002748:	2b21      	cmp	r3, #33	; 0x21
 800274a:	d002      	beq.n	8002752 <I2C_ITSlaveCplt+0x32>
 800274c:	7bfb      	ldrb	r3, [r7, #15]
 800274e:	2b29      	cmp	r3, #41	; 0x29
 8002750:	d108      	bne.n	8002764 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8002752:	f248 0101 	movw	r1, #32769	; 0x8001
 8002756:	6878      	ldr	r0, [r7, #4]
 8002758:	f000 fc56 	bl	8003008 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2221      	movs	r2, #33	; 0x21
 8002760:	631a      	str	r2, [r3, #48]	; 0x30
 8002762:	e00d      	b.n	8002780 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002764:	7bfb      	ldrb	r3, [r7, #15]
 8002766:	2b22      	cmp	r3, #34	; 0x22
 8002768:	d002      	beq.n	8002770 <I2C_ITSlaveCplt+0x50>
 800276a:	7bfb      	ldrb	r3, [r7, #15]
 800276c:	2b2a      	cmp	r3, #42	; 0x2a
 800276e:	d107      	bne.n	8002780 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8002770:	f248 0102 	movw	r1, #32770	; 0x8002
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f000 fc47 	bl	8003008 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2222      	movs	r2, #34	; 0x22
 800277e:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	685a      	ldr	r2, [r3, #4]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800278e:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	6859      	ldr	r1, [r3, #4]
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	4b64      	ldr	r3, [pc, #400]	; (800292c <I2C_ITSlaveCplt+0x20c>)
 800279c:	400b      	ands	r3, r1
 800279e:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80027a0:	6878      	ldr	r0, [r7, #4]
 80027a2:	f000 fa14 	bl	8002bce <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	0b9b      	lsrs	r3, r3, #14
 80027aa:	f003 0301 	and.w	r3, r3, #1
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d013      	beq.n	80027da <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80027c0:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d020      	beq.n	800280c <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	b29a      	uxth	r2, r3
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80027d8:	e018      	b.n	800280c <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	0bdb      	lsrs	r3, r3, #15
 80027de:	f003 0301 	and.w	r3, r3, #1
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d012      	beq.n	800280c <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	681a      	ldr	r2, [r3, #0]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80027f4:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d006      	beq.n	800280c <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	b29a      	uxth	r2, r3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	089b      	lsrs	r3, r3, #2
 8002810:	f003 0301 	and.w	r3, r3, #1
 8002814:	2b00      	cmp	r3, #0
 8002816:	d020      	beq.n	800285a <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	f023 0304 	bic.w	r3, r3, #4
 800281e:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800282a:	b2d2      	uxtb	r2, r2
 800282c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002832:	1c5a      	adds	r2, r3, #1
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800283c:	2b00      	cmp	r3, #0
 800283e:	d00c      	beq.n	800285a <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002844:	3b01      	subs	r3, #1
 8002846:	b29a      	uxth	r2, r3
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002850:	b29b      	uxth	r3, r3
 8002852:	3b01      	subs	r3, #1
 8002854:	b29a      	uxth	r2, r3
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800285e:	b29b      	uxth	r3, r3
 8002860:	2b00      	cmp	r3, #0
 8002862:	d005      	beq.n	8002870 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002868:	f043 0204 	orr.w	r2, r3, #4
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2200      	movs	r2, #0
 8002874:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2200      	movs	r2, #0
 800287c:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002882:	2b00      	cmp	r3, #0
 8002884:	d010      	beq.n	80028a8 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800288a:	4619      	mov	r1, r3
 800288c:	6878      	ldr	r0, [r7, #4]
 800288e:	f000 f8a7 	bl	80029e0 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002898:	b2db      	uxtb	r3, r3
 800289a:	2b28      	cmp	r3, #40	; 0x28
 800289c:	d141      	bne.n	8002922 <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800289e:	6979      	ldr	r1, [r7, #20]
 80028a0:	6878      	ldr	r0, [r7, #4]
 80028a2:	f000 f847 	bl	8002934 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80028a6:	e03c      	b.n	8002922 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028ac:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80028b0:	d014      	beq.n	80028dc <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 80028b2:	6878      	ldr	r0, [r7, #4]
 80028b4:	f7ff fe0b 	bl	80024ce <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	4a1d      	ldr	r2, [pc, #116]	; (8002930 <I2C_ITSlaveCplt+0x210>)
 80028bc:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2220      	movs	r2, #32
 80028c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2200      	movs	r2, #0
 80028ca:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2200      	movs	r2, #0
 80028d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80028d4:	6878      	ldr	r0, [r7, #4]
 80028d6:	f7ff f9d8 	bl	8001c8a <HAL_I2C_ListenCpltCallback>
}
 80028da:	e022      	b.n	8002922 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80028e2:	b2db      	uxtb	r3, r3
 80028e4:	2b22      	cmp	r3, #34	; 0x22
 80028e6:	d10e      	bne.n	8002906 <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2220      	movs	r2, #32
 80028ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2200      	movs	r2, #0
 80028f4:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2200      	movs	r2, #0
 80028fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	f7ff f9ab 	bl	8001c5a <HAL_I2C_SlaveRxCpltCallback>
}
 8002904:	e00d      	b.n	8002922 <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2220      	movs	r2, #32
 800290a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2200      	movs	r2, #0
 8002912:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2200      	movs	r2, #0
 8002918:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800291c:	6878      	ldr	r0, [r7, #4]
 800291e:	f7ff f992 	bl	8001c46 <HAL_I2C_SlaveTxCpltCallback>
}
 8002922:	bf00      	nop
 8002924:	3718      	adds	r7, #24
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	fe00e800 	.word	0xfe00e800
 8002930:	ffff0000 	.word	0xffff0000

08002934 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b082      	sub	sp, #8
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
 800293c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	4a26      	ldr	r2, [pc, #152]	; (80029dc <I2C_ITListenCplt+0xa8>)
 8002942:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2200      	movs	r2, #0
 8002948:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2220      	movs	r2, #32
 800294e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2200      	movs	r2, #0
 8002956:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2200      	movs	r2, #0
 800295e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	089b      	lsrs	r3, r3, #2
 8002964:	f003 0301 	and.w	r3, r3, #1
 8002968:	2b00      	cmp	r3, #0
 800296a:	d022      	beq.n	80029b2 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002976:	b2d2      	uxtb	r2, r2
 8002978:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800297e:	1c5a      	adds	r2, r3, #1
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002988:	2b00      	cmp	r3, #0
 800298a:	d012      	beq.n	80029b2 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002990:	3b01      	subs	r3, #1
 8002992:	b29a      	uxth	r2, r3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800299c:	b29b      	uxth	r3, r3
 800299e:	3b01      	subs	r3, #1
 80029a0:	b29a      	uxth	r2, r3
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029aa:	f043 0204 	orr.w	r2, r3, #4
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80029b2:	f248 0103 	movw	r1, #32771	; 0x8003
 80029b6:	6878      	ldr	r0, [r7, #4]
 80029b8:	f000 fb26 	bl	8003008 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	2210      	movs	r2, #16
 80029c2:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2200      	movs	r2, #0
 80029c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80029cc:	6878      	ldr	r0, [r7, #4]
 80029ce:	f7ff f95c 	bl	8001c8a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80029d2:	bf00      	nop
 80029d4:	3708      	adds	r7, #8
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop
 80029dc:	ffff0000 	.word	0xffff0000

080029e0 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b084      	sub	sp, #16
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
 80029e8:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80029f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2200      	movs	r2, #0
 80029f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	4a5d      	ldr	r2, [pc, #372]	; (8002b74 <I2C_ITError+0x194>)
 80029fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2200      	movs	r2, #0
 8002a04:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	431a      	orrs	r2, r3
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8002a12:	7bfb      	ldrb	r3, [r7, #15]
 8002a14:	2b28      	cmp	r3, #40	; 0x28
 8002a16:	d005      	beq.n	8002a24 <I2C_ITError+0x44>
 8002a18:	7bfb      	ldrb	r3, [r7, #15]
 8002a1a:	2b29      	cmp	r3, #41	; 0x29
 8002a1c:	d002      	beq.n	8002a24 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8002a1e:	7bfb      	ldrb	r3, [r7, #15]
 8002a20:	2b2a      	cmp	r3, #42	; 0x2a
 8002a22:	d10b      	bne.n	8002a3c <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002a24:	2103      	movs	r1, #3
 8002a26:	6878      	ldr	r0, [r7, #4]
 8002a28:	f000 faee 	bl	8003008 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2228      	movs	r2, #40	; 0x28
 8002a30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	4a50      	ldr	r2, [pc, #320]	; (8002b78 <I2C_ITError+0x198>)
 8002a38:	635a      	str	r2, [r3, #52]	; 0x34
 8002a3a:	e011      	b.n	8002a60 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002a3c:	f248 0103 	movw	r1, #32771	; 0x8003
 8002a40:	6878      	ldr	r0, [r7, #4]
 8002a42:	f000 fae1 	bl	8003008 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a4c:	b2db      	uxtb	r3, r3
 8002a4e:	2b60      	cmp	r3, #96	; 0x60
 8002a50:	d003      	beq.n	8002a5a <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2220      	movs	r2, #32
 8002a56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a64:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d039      	beq.n	8002ae2 <I2C_ITError+0x102>
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	2b11      	cmp	r3, #17
 8002a72:	d002      	beq.n	8002a7a <I2C_ITError+0x9a>
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	2b21      	cmp	r3, #33	; 0x21
 8002a78:	d133      	bne.n	8002ae2 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a84:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002a88:	d107      	bne.n	8002a9a <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002a98:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f7fe fc16 	bl	80012d0 <HAL_DMA_GetState>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	2b01      	cmp	r3, #1
 8002aa8:	d017      	beq.n	8002ada <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aae:	4a33      	ldr	r2, [pc, #204]	; (8002b7c <I2C_ITError+0x19c>)
 8002ab0:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f7fe fb16 	bl	80010f0 <HAL_DMA_Abort_IT>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d04d      	beq.n	8002b66 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ace:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ad0:	687a      	ldr	r2, [r7, #4]
 8002ad2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002ad4:	4610      	mov	r0, r2
 8002ad6:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002ad8:	e045      	b.n	8002b66 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f000 f850 	bl	8002b80 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002ae0:	e041      	b.n	8002b66 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d039      	beq.n	8002b5e <I2C_ITError+0x17e>
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	2b12      	cmp	r3, #18
 8002aee:	d002      	beq.n	8002af6 <I2C_ITError+0x116>
 8002af0:	68bb      	ldr	r3, [r7, #8]
 8002af2:	2b22      	cmp	r3, #34	; 0x22
 8002af4:	d133      	bne.n	8002b5e <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b00:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b04:	d107      	bne.n	8002b16 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002b14:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f7fe fbd8 	bl	80012d0 <HAL_DMA_GetState>
 8002b20:	4603      	mov	r3, r0
 8002b22:	2b01      	cmp	r3, #1
 8002b24:	d017      	beq.n	8002b56 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b2a:	4a14      	ldr	r2, [pc, #80]	; (8002b7c <I2C_ITError+0x19c>)
 8002b2c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2200      	movs	r2, #0
 8002b32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7fe fad8 	bl	80010f0 <HAL_DMA_Abort_IT>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d011      	beq.n	8002b6a <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b4c:	687a      	ldr	r2, [r7, #4]
 8002b4e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002b50:	4610      	mov	r0, r2
 8002b52:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002b54:	e009      	b.n	8002b6a <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f000 f812 	bl	8002b80 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002b5c:	e005      	b.n	8002b6a <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8002b5e:	6878      	ldr	r0, [r7, #4]
 8002b60:	f000 f80e 	bl	8002b80 <I2C_TreatErrorCallback>
  }
}
 8002b64:	e002      	b.n	8002b6c <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002b66:	bf00      	nop
 8002b68:	e000      	b.n	8002b6c <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002b6a:	bf00      	nop
}
 8002b6c:	bf00      	nop
 8002b6e:	3710      	adds	r7, #16
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}
 8002b74:	ffff0000 	.word	0xffff0000
 8002b78:	08001cf7 	.word	0x08001cf7
 8002b7c:	08002cdb 	.word	0x08002cdb

08002b80 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b082      	sub	sp, #8
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b8e:	b2db      	uxtb	r3, r3
 8002b90:	2b60      	cmp	r3, #96	; 0x60
 8002b92:	d10e      	bne.n	8002bb2 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2220      	movs	r2, #32
 8002b98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8002baa:	6878      	ldr	r0, [r7, #4]
 8002bac:	f7ff f88b 	bl	8001cc6 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002bb0:	e009      	b.n	8002bc6 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8002bc0:	6878      	ldr	r0, [r7, #4]
 8002bc2:	f7ff f876 	bl	8001cb2 <HAL_I2C_ErrorCallback>
}
 8002bc6:	bf00      	nop
 8002bc8:	3708      	adds	r7, #8
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}

08002bce <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002bce:	b480      	push	{r7}
 8002bd0:	b083      	sub	sp, #12
 8002bd2:	af00      	add	r7, sp, #0
 8002bd4:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	699b      	ldr	r3, [r3, #24]
 8002bdc:	f003 0302 	and.w	r3, r3, #2
 8002be0:	2b02      	cmp	r3, #2
 8002be2:	d103      	bne.n	8002bec <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	2200      	movs	r2, #0
 8002bea:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	699b      	ldr	r3, [r3, #24]
 8002bf2:	f003 0301 	and.w	r3, r3, #1
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d007      	beq.n	8002c0a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	699a      	ldr	r2, [r3, #24]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f042 0201 	orr.w	r2, r2, #1
 8002c08:	619a      	str	r2, [r3, #24]
  }
}
 8002c0a:	bf00      	nop
 8002c0c:	370c      	adds	r7, #12
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr

08002c16 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8002c16:	b580      	push	{r7, lr}
 8002c18:	b084      	sub	sp, #16
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c22:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002c32:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c38:	b29b      	uxth	r3, r3
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d104      	bne.n	8002c48 <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8002c3e:	2120      	movs	r1, #32
 8002c40:	68f8      	ldr	r0, [r7, #12]
 8002c42:	f000 f97d 	bl	8002f40 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8002c46:	e02d      	b.n	8002ca4 <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c4c:	68fa      	ldr	r2, [r7, #12]
 8002c4e:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8002c50:	441a      	add	r2, r3
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c5a:	b29b      	uxth	r3, r3
 8002c5c:	2bff      	cmp	r3, #255	; 0xff
 8002c5e:	d903      	bls.n	8002c68 <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	22ff      	movs	r2, #255	; 0xff
 8002c64:	851a      	strh	r2, [r3, #40]	; 0x28
 8002c66:	e004      	b.n	8002c72 <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c6c:	b29a      	uxth	r2, r3
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize) != HAL_OK)
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	3328      	adds	r3, #40	; 0x28
 8002c82:	461a      	mov	r2, r3
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c88:	f7fe f9d2 	bl	8001030 <HAL_DMA_Start_IT>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d004      	beq.n	8002c9c <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8002c92:	2110      	movs	r1, #16
 8002c94:	68f8      	ldr	r0, [r7, #12]
 8002c96:	f7ff fea3 	bl	80029e0 <I2C_ITError>
}
 8002c9a:	e003      	b.n	8002ca4 <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8002c9c:	2140      	movs	r1, #64	; 0x40
 8002c9e:	68f8      	ldr	r0, [r7, #12]
 8002ca0:	f000 f94e 	bl	8002f40 <I2C_Enable_IRQ>
}
 8002ca4:	bf00      	nop
 8002ca6:	3710      	adds	r7, #16
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}

08002cac <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b084      	sub	sp, #16
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cb8:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	685a      	ldr	r2, [r3, #4]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002cc8:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8002cca:	2110      	movs	r1, #16
 8002ccc:	68f8      	ldr	r0, [r7, #12]
 8002cce:	f7ff fe87 	bl	80029e0 <I2C_ITError>
}
 8002cd2:	bf00      	nop
 8002cd4:	3710      	adds	r7, #16
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}

08002cda <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8002cda:	b580      	push	{r7, lr}
 8002cdc:	b084      	sub	sp, #16
 8002cde:	af00      	add	r7, sp, #0
 8002ce0:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ce6:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d003      	beq.n	8002cf8 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d003      	beq.n	8002d08 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d04:	2200      	movs	r2, #0
 8002d06:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8002d08:	68f8      	ldr	r0, [r7, #12]
 8002d0a:	f7ff ff39 	bl	8002b80 <I2C_TreatErrorCallback>
}
 8002d0e:	bf00      	nop
 8002d10:	3710      	adds	r7, #16
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}

08002d16 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002d16:	b580      	push	{r7, lr}
 8002d18:	b084      	sub	sp, #16
 8002d1a:	af00      	add	r7, sp, #0
 8002d1c:	60f8      	str	r0, [r7, #12]
 8002d1e:	60b9      	str	r1, [r7, #8]
 8002d20:	603b      	str	r3, [r7, #0]
 8002d22:	4613      	mov	r3, r2
 8002d24:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d26:	e022      	b.n	8002d6e <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d2e:	d01e      	beq.n	8002d6e <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d30:	f7fd ffd8 	bl	8000ce4 <HAL_GetTick>
 8002d34:	4602      	mov	r2, r0
 8002d36:	69bb      	ldr	r3, [r7, #24]
 8002d38:	1ad3      	subs	r3, r2, r3
 8002d3a:	683a      	ldr	r2, [r7, #0]
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	d302      	bcc.n	8002d46 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d113      	bne.n	8002d6e <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d4a:	f043 0220 	orr.w	r2, r3, #32
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	2220      	movs	r2, #32
 8002d56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	2200      	movs	r2, #0
 8002d66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e00f      	b.n	8002d8e <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	699a      	ldr	r2, [r3, #24]
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	4013      	ands	r3, r2
 8002d78:	68ba      	ldr	r2, [r7, #8]
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	bf0c      	ite	eq
 8002d7e:	2301      	moveq	r3, #1
 8002d80:	2300      	movne	r3, #0
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	461a      	mov	r2, r3
 8002d86:	79fb      	ldrb	r3, [r7, #7]
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d0cd      	beq.n	8002d28 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002d8c:	2300      	movs	r3, #0
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3710      	adds	r7, #16
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}

08002d96 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d96:	b580      	push	{r7, lr}
 8002d98:	b084      	sub	sp, #16
 8002d9a:	af00      	add	r7, sp, #0
 8002d9c:	60f8      	str	r0, [r7, #12]
 8002d9e:	60b9      	str	r1, [r7, #8]
 8002da0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002da2:	e02c      	b.n	8002dfe <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002da4:	687a      	ldr	r2, [r7, #4]
 8002da6:	68b9      	ldr	r1, [r7, #8]
 8002da8:	68f8      	ldr	r0, [r7, #12]
 8002daa:	f000 f835 	bl	8002e18 <I2C_IsAcknowledgeFailed>
 8002dae:	4603      	mov	r3, r0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d001      	beq.n	8002db8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002db4:	2301      	movs	r3, #1
 8002db6:	e02a      	b.n	8002e0e <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dbe:	d01e      	beq.n	8002dfe <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dc0:	f7fd ff90 	bl	8000ce4 <HAL_GetTick>
 8002dc4:	4602      	mov	r2, r0
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	1ad3      	subs	r3, r2, r3
 8002dca:	68ba      	ldr	r2, [r7, #8]
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d302      	bcc.n	8002dd6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002dd0:	68bb      	ldr	r3, [r7, #8]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d113      	bne.n	8002dfe <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dda:	f043 0220 	orr.w	r2, r3, #32
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2220      	movs	r2, #32
 8002de6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	2200      	movs	r2, #0
 8002dee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	2200      	movs	r2, #0
 8002df6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e007      	b.n	8002e0e <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	699b      	ldr	r3, [r3, #24]
 8002e04:	f003 0302 	and.w	r3, r3, #2
 8002e08:	2b02      	cmp	r3, #2
 8002e0a:	d1cb      	bne.n	8002da4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002e0c:	2300      	movs	r3, #0
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3710      	adds	r7, #16
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}
	...

08002e18 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b084      	sub	sp, #16
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	60f8      	str	r0, [r7, #12]
 8002e20:	60b9      	str	r1, [r7, #8]
 8002e22:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	699b      	ldr	r3, [r3, #24]
 8002e2a:	f003 0310 	and.w	r3, r3, #16
 8002e2e:	2b10      	cmp	r3, #16
 8002e30:	d151      	bne.n	8002ed6 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e32:	e022      	b.n	8002e7a <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e3a:	d01e      	beq.n	8002e7a <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e3c:	f7fd ff52 	bl	8000ce4 <HAL_GetTick>
 8002e40:	4602      	mov	r2, r0
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	1ad3      	subs	r3, r2, r3
 8002e46:	68ba      	ldr	r2, [r7, #8]
 8002e48:	429a      	cmp	r2, r3
 8002e4a:	d302      	bcc.n	8002e52 <I2C_IsAcknowledgeFailed+0x3a>
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d113      	bne.n	8002e7a <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e56:	f043 0220 	orr.w	r2, r3, #32
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	2220      	movs	r2, #32
 8002e62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	2200      	movs	r2, #0
 8002e6a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2200      	movs	r2, #0
 8002e72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002e76:	2301      	movs	r3, #1
 8002e78:	e02e      	b.n	8002ed8 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	699b      	ldr	r3, [r3, #24]
 8002e80:	f003 0320 	and.w	r3, r3, #32
 8002e84:	2b20      	cmp	r3, #32
 8002e86:	d1d5      	bne.n	8002e34 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2210      	movs	r2, #16
 8002e8e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	2220      	movs	r2, #32
 8002e96:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002e98:	68f8      	ldr	r0, [r7, #12]
 8002e9a:	f7ff fe98 	bl	8002bce <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	6859      	ldr	r1, [r3, #4]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	4b0d      	ldr	r3, [pc, #52]	; (8002ee0 <I2C_IsAcknowledgeFailed+0xc8>)
 8002eaa:	400b      	ands	r3, r1
 8002eac:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eb2:	f043 0204 	orr.w	r2, r3, #4
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	2220      	movs	r2, #32
 8002ebe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e000      	b.n	8002ed8 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8002ed6:	2300      	movs	r3, #0
}
 8002ed8:	4618      	mov	r0, r3
 8002eda:	3710      	adds	r7, #16
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bd80      	pop	{r7, pc}
 8002ee0:	fe00e800 	.word	0xfe00e800

08002ee4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b085      	sub	sp, #20
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	60f8      	str	r0, [r7, #12]
 8002eec:	607b      	str	r3, [r7, #4]
 8002eee:	460b      	mov	r3, r1
 8002ef0:	817b      	strh	r3, [r7, #10]
 8002ef2:	4613      	mov	r3, r2
 8002ef4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	685a      	ldr	r2, [r3, #4]
 8002efc:	69bb      	ldr	r3, [r7, #24]
 8002efe:	0d5b      	lsrs	r3, r3, #21
 8002f00:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002f04:	4b0d      	ldr	r3, [pc, #52]	; (8002f3c <I2C_TransferConfig+0x58>)
 8002f06:	430b      	orrs	r3, r1
 8002f08:	43db      	mvns	r3, r3
 8002f0a:	ea02 0103 	and.w	r1, r2, r3
 8002f0e:	897b      	ldrh	r3, [r7, #10]
 8002f10:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002f14:	7a7b      	ldrb	r3, [r7, #9]
 8002f16:	041b      	lsls	r3, r3, #16
 8002f18:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8002f1c:	431a      	orrs	r2, r3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	431a      	orrs	r2, r3
 8002f22:	69bb      	ldr	r3, [r7, #24]
 8002f24:	431a      	orrs	r2, r3
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	430a      	orrs	r2, r1
 8002f2c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8002f2e:	bf00      	nop
 8002f30:	3714      	adds	r7, #20
 8002f32:	46bd      	mov	sp, r7
 8002f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f38:	4770      	bx	lr
 8002f3a:	bf00      	nop
 8002f3c:	03ff63ff 	.word	0x03ff63ff

08002f40 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b085      	sub	sp, #20
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
 8002f48:	460b      	mov	r3, r1
 8002f4a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f54:	4a2a      	ldr	r2, [pc, #168]	; (8003000 <I2C_Enable_IRQ+0xc0>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d004      	beq.n	8002f64 <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8002f5e:	4a29      	ldr	r2, [pc, #164]	; (8003004 <I2C_Enable_IRQ+0xc4>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d11d      	bne.n	8002fa0 <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8002f64:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	da03      	bge.n	8002f74 <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8002f72:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8002f74:	887b      	ldrh	r3, [r7, #2]
 8002f76:	2b10      	cmp	r3, #16
 8002f78:	d103      	bne.n	8002f82 <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8002f80:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8002f82:	887b      	ldrh	r3, [r7, #2]
 8002f84:	2b20      	cmp	r3, #32
 8002f86:	d103      	bne.n	8002f90 <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002f8e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8002f90:	887b      	ldrh	r3, [r7, #2]
 8002f92:	2b40      	cmp	r3, #64	; 0x40
 8002f94:	d125      	bne.n	8002fe2 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f9c:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8002f9e:	e020      	b.n	8002fe2 <I2C_Enable_IRQ+0xa2>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8002fa0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	da03      	bge.n	8002fb0 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8002fae:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8002fb0:	887b      	ldrh	r3, [r7, #2]
 8002fb2:	f003 0301 	and.w	r3, r3, #1
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d003      	beq.n	8002fc2 <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8002fc0:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8002fc2:	887b      	ldrh	r3, [r7, #2]
 8002fc4:	f003 0302 	and.w	r3, r3, #2
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d003      	beq.n	8002fd4 <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8002fd2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8002fd4:	887b      	ldrh	r3, [r7, #2]
 8002fd6:	2b20      	cmp	r3, #32
 8002fd8:	d103      	bne.n	8002fe2 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	f043 0320 	orr.w	r3, r3, #32
 8002fe0:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	6819      	ldr	r1, [r3, #0]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	68fa      	ldr	r2, [r7, #12]
 8002fee:	430a      	orrs	r2, r1
 8002ff0:	601a      	str	r2, [r3, #0]
}
 8002ff2:	bf00      	nop
 8002ff4:	3714      	adds	r7, #20
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffc:	4770      	bx	lr
 8002ffe:	bf00      	nop
 8003000:	08001efd 	.word	0x08001efd
 8003004:	080020e3 	.word	0x080020e3

08003008 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8003008:	b480      	push	{r7}
 800300a:	b085      	sub	sp, #20
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
 8003010:	460b      	mov	r3, r1
 8003012:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8003014:	2300      	movs	r3, #0
 8003016:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003018:	887b      	ldrh	r3, [r7, #2]
 800301a:	f003 0301 	and.w	r3, r3, #1
 800301e:	2b00      	cmp	r3, #0
 8003020:	d00f      	beq.n	8003042 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8003028:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003030:	b2db      	uxtb	r3, r3
 8003032:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003036:	2b28      	cmp	r3, #40	; 0x28
 8003038:	d003      	beq.n	8003042 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8003040:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003042:	887b      	ldrh	r3, [r7, #2]
 8003044:	f003 0302 	and.w	r3, r3, #2
 8003048:	2b00      	cmp	r3, #0
 800304a:	d00f      	beq.n	800306c <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8003052:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800305a:	b2db      	uxtb	r3, r3
 800305c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003060:	2b28      	cmp	r3, #40	; 0x28
 8003062:	d003      	beq.n	800306c <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800306a:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800306c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003070:	2b00      	cmp	r3, #0
 8003072:	da03      	bge.n	800307c <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800307a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800307c:	887b      	ldrh	r3, [r7, #2]
 800307e:	2b10      	cmp	r3, #16
 8003080:	d103      	bne.n	800308a <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8003088:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800308a:	887b      	ldrh	r3, [r7, #2]
 800308c:	2b20      	cmp	r3, #32
 800308e:	d103      	bne.n	8003098 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	f043 0320 	orr.w	r3, r3, #32
 8003096:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8003098:	887b      	ldrh	r3, [r7, #2]
 800309a:	2b40      	cmp	r3, #64	; 0x40
 800309c:	d103      	bne.n	80030a6 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80030a4:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	6819      	ldr	r1, [r3, #0]
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	43da      	mvns	r2, r3
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	400a      	ands	r2, r1
 80030b6:	601a      	str	r2, [r3, #0]
}
 80030b8:	bf00      	nop
 80030ba:	3714      	adds	r7, #20
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr

080030c4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
 80030cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80030d4:	b2db      	uxtb	r3, r3
 80030d6:	2b20      	cmp	r3, #32
 80030d8:	d138      	bne.n	800314c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d101      	bne.n	80030e8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80030e4:	2302      	movs	r3, #2
 80030e6:	e032      	b.n	800314e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2201      	movs	r2, #1
 80030ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2224      	movs	r2, #36	; 0x24
 80030f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f022 0201 	bic.w	r2, r2, #1
 8003106:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003116:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	6819      	ldr	r1, [r3, #0]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	683a      	ldr	r2, [r7, #0]
 8003124:	430a      	orrs	r2, r1
 8003126:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	681a      	ldr	r2, [r3, #0]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f042 0201 	orr.w	r2, r2, #1
 8003136:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2220      	movs	r2, #32
 800313c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2200      	movs	r2, #0
 8003144:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003148:	2300      	movs	r3, #0
 800314a:	e000      	b.n	800314e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800314c:	2302      	movs	r3, #2
  }
}
 800314e:	4618      	mov	r0, r3
 8003150:	370c      	adds	r7, #12
 8003152:	46bd      	mov	sp, r7
 8003154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003158:	4770      	bx	lr

0800315a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800315a:	b480      	push	{r7}
 800315c:	b085      	sub	sp, #20
 800315e:	af00      	add	r7, sp, #0
 8003160:	6078      	str	r0, [r7, #4]
 8003162:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800316a:	b2db      	uxtb	r3, r3
 800316c:	2b20      	cmp	r3, #32
 800316e:	d139      	bne.n	80031e4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003176:	2b01      	cmp	r3, #1
 8003178:	d101      	bne.n	800317e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800317a:	2302      	movs	r3, #2
 800317c:	e033      	b.n	80031e6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2201      	movs	r2, #1
 8003182:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2224      	movs	r2, #36	; 0x24
 800318a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f022 0201 	bic.w	r2, r2, #1
 800319c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80031ac:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	021b      	lsls	r3, r3, #8
 80031b2:	68fa      	ldr	r2, [r7, #12]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	68fa      	ldr	r2, [r7, #12]
 80031be:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	681a      	ldr	r2, [r3, #0]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f042 0201 	orr.w	r2, r2, #1
 80031ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2220      	movs	r2, #32
 80031d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2200      	movs	r2, #0
 80031dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80031e0:	2300      	movs	r3, #0
 80031e2:	e000      	b.n	80031e6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80031e4:	2302      	movs	r3, #2
  }
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	3714      	adds	r7, #20
 80031ea:	46bd      	mov	sp, r7
 80031ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f0:	4770      	bx	lr
	...

080031f4 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C4 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C4 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b085      	sub	sp, #20
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031fc:	4b0b      	ldr	r3, [pc, #44]	; (800322c <HAL_I2CEx_EnableFastModePlus+0x38>)
 80031fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003200:	4a0a      	ldr	r2, [pc, #40]	; (800322c <HAL_I2CEx_EnableFastModePlus+0x38>)
 8003202:	f043 0301 	orr.w	r3, r3, #1
 8003206:	6613      	str	r3, [r2, #96]	; 0x60
 8003208:	4b08      	ldr	r3, [pc, #32]	; (800322c <HAL_I2CEx_EnableFastModePlus+0x38>)
 800320a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800320c:	f003 0301 	and.w	r3, r3, #1
 8003210:	60fb      	str	r3, [r7, #12]
 8003212:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 8003214:	4b06      	ldr	r3, [pc, #24]	; (8003230 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8003216:	685a      	ldr	r2, [r3, #4]
 8003218:	4905      	ldr	r1, [pc, #20]	; (8003230 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	4313      	orrs	r3, r2
 800321e:	604b      	str	r3, [r1, #4]
}
 8003220:	bf00      	nop
 8003222:	3714      	adds	r7, #20
 8003224:	46bd      	mov	sp, r7
 8003226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322a:	4770      	bx	lr
 800322c:	40021000 	.word	0x40021000
 8003230:	40010000 	.word	0x40010000

08003234 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003234:	b480      	push	{r7}
 8003236:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003238:	4b04      	ldr	r3, [pc, #16]	; (800324c <HAL_PWREx_GetVoltageRange+0x18>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003240:	4618      	mov	r0, r3
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr
 800324a:	bf00      	nop
 800324c:	40007000 	.word	0x40007000

08003250 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003250:	b480      	push	{r7}
 8003252:	b085      	sub	sp, #20
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800325e:	d130      	bne.n	80032c2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003260:	4b23      	ldr	r3, [pc, #140]	; (80032f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003268:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800326c:	d038      	beq.n	80032e0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800326e:	4b20      	ldr	r3, [pc, #128]	; (80032f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003276:	4a1e      	ldr	r2, [pc, #120]	; (80032f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003278:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800327c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800327e:	4b1d      	ldr	r3, [pc, #116]	; (80032f4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	2232      	movs	r2, #50	; 0x32
 8003284:	fb02 f303 	mul.w	r3, r2, r3
 8003288:	4a1b      	ldr	r2, [pc, #108]	; (80032f8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800328a:	fba2 2303 	umull	r2, r3, r2, r3
 800328e:	0c9b      	lsrs	r3, r3, #18
 8003290:	3301      	adds	r3, #1
 8003292:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003294:	e002      	b.n	800329c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	3b01      	subs	r3, #1
 800329a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800329c:	4b14      	ldr	r3, [pc, #80]	; (80032f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800329e:	695b      	ldr	r3, [r3, #20]
 80032a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032a8:	d102      	bne.n	80032b0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d1f2      	bne.n	8003296 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80032b0:	4b0f      	ldr	r3, [pc, #60]	; (80032f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80032b2:	695b      	ldr	r3, [r3, #20]
 80032b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032bc:	d110      	bne.n	80032e0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80032be:	2303      	movs	r3, #3
 80032c0:	e00f      	b.n	80032e2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80032c2:	4b0b      	ldr	r3, [pc, #44]	; (80032f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80032ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032ce:	d007      	beq.n	80032e0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80032d0:	4b07      	ldr	r3, [pc, #28]	; (80032f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80032d8:	4a05      	ldr	r2, [pc, #20]	; (80032f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80032da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80032de:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80032e0:	2300      	movs	r3, #0
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	3714      	adds	r7, #20
 80032e6:	46bd      	mov	sp, r7
 80032e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ec:	4770      	bx	lr
 80032ee:	bf00      	nop
 80032f0:	40007000 	.word	0x40007000
 80032f4:	20000000 	.word	0x20000000
 80032f8:	431bde83 	.word	0x431bde83

080032fc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b088      	sub	sp, #32
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d101      	bne.n	800330e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e3d4      	b.n	8003ab8 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800330e:	4ba1      	ldr	r3, [pc, #644]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	f003 030c 	and.w	r3, r3, #12
 8003316:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003318:	4b9e      	ldr	r3, [pc, #632]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	f003 0303 	and.w	r3, r3, #3
 8003320:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f003 0310 	and.w	r3, r3, #16
 800332a:	2b00      	cmp	r3, #0
 800332c:	f000 80e4 	beq.w	80034f8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003330:	69bb      	ldr	r3, [r7, #24]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d007      	beq.n	8003346 <HAL_RCC_OscConfig+0x4a>
 8003336:	69bb      	ldr	r3, [r7, #24]
 8003338:	2b0c      	cmp	r3, #12
 800333a:	f040 808b 	bne.w	8003454 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	2b01      	cmp	r3, #1
 8003342:	f040 8087 	bne.w	8003454 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003346:	4b93      	ldr	r3, [pc, #588]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f003 0302 	and.w	r3, r3, #2
 800334e:	2b00      	cmp	r3, #0
 8003350:	d005      	beq.n	800335e <HAL_RCC_OscConfig+0x62>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	699b      	ldr	r3, [r3, #24]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d101      	bne.n	800335e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	e3ac      	b.n	8003ab8 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6a1a      	ldr	r2, [r3, #32]
 8003362:	4b8c      	ldr	r3, [pc, #560]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f003 0308 	and.w	r3, r3, #8
 800336a:	2b00      	cmp	r3, #0
 800336c:	d004      	beq.n	8003378 <HAL_RCC_OscConfig+0x7c>
 800336e:	4b89      	ldr	r3, [pc, #548]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003376:	e005      	b.n	8003384 <HAL_RCC_OscConfig+0x88>
 8003378:	4b86      	ldr	r3, [pc, #536]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 800337a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800337e:	091b      	lsrs	r3, r3, #4
 8003380:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003384:	4293      	cmp	r3, r2
 8003386:	d223      	bcs.n	80033d0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6a1b      	ldr	r3, [r3, #32]
 800338c:	4618      	mov	r0, r3
 800338e:	f000 fd5d 	bl	8003e4c <RCC_SetFlashLatencyFromMSIRange>
 8003392:	4603      	mov	r3, r0
 8003394:	2b00      	cmp	r3, #0
 8003396:	d001      	beq.n	800339c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003398:	2301      	movs	r3, #1
 800339a:	e38d      	b.n	8003ab8 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800339c:	4b7d      	ldr	r3, [pc, #500]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a7c      	ldr	r2, [pc, #496]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 80033a2:	f043 0308 	orr.w	r3, r3, #8
 80033a6:	6013      	str	r3, [r2, #0]
 80033a8:	4b7a      	ldr	r3, [pc, #488]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6a1b      	ldr	r3, [r3, #32]
 80033b4:	4977      	ldr	r1, [pc, #476]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 80033b6:	4313      	orrs	r3, r2
 80033b8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80033ba:	4b76      	ldr	r3, [pc, #472]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	69db      	ldr	r3, [r3, #28]
 80033c6:	021b      	lsls	r3, r3, #8
 80033c8:	4972      	ldr	r1, [pc, #456]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 80033ca:	4313      	orrs	r3, r2
 80033cc:	604b      	str	r3, [r1, #4]
 80033ce:	e025      	b.n	800341c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80033d0:	4b70      	ldr	r3, [pc, #448]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a6f      	ldr	r2, [pc, #444]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 80033d6:	f043 0308 	orr.w	r3, r3, #8
 80033da:	6013      	str	r3, [r2, #0]
 80033dc:	4b6d      	ldr	r3, [pc, #436]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6a1b      	ldr	r3, [r3, #32]
 80033e8:	496a      	ldr	r1, [pc, #424]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 80033ea:	4313      	orrs	r3, r2
 80033ec:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80033ee:	4b69      	ldr	r3, [pc, #420]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	69db      	ldr	r3, [r3, #28]
 80033fa:	021b      	lsls	r3, r3, #8
 80033fc:	4965      	ldr	r1, [pc, #404]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 80033fe:	4313      	orrs	r3, r2
 8003400:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003402:	69bb      	ldr	r3, [r7, #24]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d109      	bne.n	800341c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6a1b      	ldr	r3, [r3, #32]
 800340c:	4618      	mov	r0, r3
 800340e:	f000 fd1d 	bl	8003e4c <RCC_SetFlashLatencyFromMSIRange>
 8003412:	4603      	mov	r3, r0
 8003414:	2b00      	cmp	r3, #0
 8003416:	d001      	beq.n	800341c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	e34d      	b.n	8003ab8 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800341c:	f000 fc36 	bl	8003c8c <HAL_RCC_GetSysClockFreq>
 8003420:	4602      	mov	r2, r0
 8003422:	4b5c      	ldr	r3, [pc, #368]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	091b      	lsrs	r3, r3, #4
 8003428:	f003 030f 	and.w	r3, r3, #15
 800342c:	495a      	ldr	r1, [pc, #360]	; (8003598 <HAL_RCC_OscConfig+0x29c>)
 800342e:	5ccb      	ldrb	r3, [r1, r3]
 8003430:	f003 031f 	and.w	r3, r3, #31
 8003434:	fa22 f303 	lsr.w	r3, r2, r3
 8003438:	4a58      	ldr	r2, [pc, #352]	; (800359c <HAL_RCC_OscConfig+0x2a0>)
 800343a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800343c:	4b58      	ldr	r3, [pc, #352]	; (80035a0 <HAL_RCC_OscConfig+0x2a4>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4618      	mov	r0, r3
 8003442:	f7fd fb3d 	bl	8000ac0 <HAL_InitTick>
 8003446:	4603      	mov	r3, r0
 8003448:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800344a:	7bfb      	ldrb	r3, [r7, #15]
 800344c:	2b00      	cmp	r3, #0
 800344e:	d052      	beq.n	80034f6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003450:	7bfb      	ldrb	r3, [r7, #15]
 8003452:	e331      	b.n	8003ab8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	699b      	ldr	r3, [r3, #24]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d032      	beq.n	80034c2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800345c:	4b4d      	ldr	r3, [pc, #308]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a4c      	ldr	r2, [pc, #304]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 8003462:	f043 0301 	orr.w	r3, r3, #1
 8003466:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003468:	f7fd fc3c 	bl	8000ce4 <HAL_GetTick>
 800346c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800346e:	e008      	b.n	8003482 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003470:	f7fd fc38 	bl	8000ce4 <HAL_GetTick>
 8003474:	4602      	mov	r2, r0
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	1ad3      	subs	r3, r2, r3
 800347a:	2b02      	cmp	r3, #2
 800347c:	d901      	bls.n	8003482 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800347e:	2303      	movs	r3, #3
 8003480:	e31a      	b.n	8003ab8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003482:	4b44      	ldr	r3, [pc, #272]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f003 0302 	and.w	r3, r3, #2
 800348a:	2b00      	cmp	r3, #0
 800348c:	d0f0      	beq.n	8003470 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800348e:	4b41      	ldr	r3, [pc, #260]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a40      	ldr	r2, [pc, #256]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 8003494:	f043 0308 	orr.w	r3, r3, #8
 8003498:	6013      	str	r3, [r2, #0]
 800349a:	4b3e      	ldr	r3, [pc, #248]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6a1b      	ldr	r3, [r3, #32]
 80034a6:	493b      	ldr	r1, [pc, #236]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 80034a8:	4313      	orrs	r3, r2
 80034aa:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80034ac:	4b39      	ldr	r3, [pc, #228]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	69db      	ldr	r3, [r3, #28]
 80034b8:	021b      	lsls	r3, r3, #8
 80034ba:	4936      	ldr	r1, [pc, #216]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 80034bc:	4313      	orrs	r3, r2
 80034be:	604b      	str	r3, [r1, #4]
 80034c0:	e01a      	b.n	80034f8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80034c2:	4b34      	ldr	r3, [pc, #208]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a33      	ldr	r2, [pc, #204]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 80034c8:	f023 0301 	bic.w	r3, r3, #1
 80034cc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80034ce:	f7fd fc09 	bl	8000ce4 <HAL_GetTick>
 80034d2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80034d4:	e008      	b.n	80034e8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80034d6:	f7fd fc05 	bl	8000ce4 <HAL_GetTick>
 80034da:	4602      	mov	r2, r0
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	1ad3      	subs	r3, r2, r3
 80034e0:	2b02      	cmp	r3, #2
 80034e2:	d901      	bls.n	80034e8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80034e4:	2303      	movs	r3, #3
 80034e6:	e2e7      	b.n	8003ab8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80034e8:	4b2a      	ldr	r3, [pc, #168]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 0302 	and.w	r3, r3, #2
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d1f0      	bne.n	80034d6 <HAL_RCC_OscConfig+0x1da>
 80034f4:	e000      	b.n	80034f8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80034f6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 0301 	and.w	r3, r3, #1
 8003500:	2b00      	cmp	r3, #0
 8003502:	d074      	beq.n	80035ee <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003504:	69bb      	ldr	r3, [r7, #24]
 8003506:	2b08      	cmp	r3, #8
 8003508:	d005      	beq.n	8003516 <HAL_RCC_OscConfig+0x21a>
 800350a:	69bb      	ldr	r3, [r7, #24]
 800350c:	2b0c      	cmp	r3, #12
 800350e:	d10e      	bne.n	800352e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	2b03      	cmp	r3, #3
 8003514:	d10b      	bne.n	800352e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003516:	4b1f      	ldr	r3, [pc, #124]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d064      	beq.n	80035ec <HAL_RCC_OscConfig+0x2f0>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d160      	bne.n	80035ec <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e2c4      	b.n	8003ab8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003536:	d106      	bne.n	8003546 <HAL_RCC_OscConfig+0x24a>
 8003538:	4b16      	ldr	r3, [pc, #88]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4a15      	ldr	r2, [pc, #84]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 800353e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003542:	6013      	str	r3, [r2, #0]
 8003544:	e01d      	b.n	8003582 <HAL_RCC_OscConfig+0x286>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800354e:	d10c      	bne.n	800356a <HAL_RCC_OscConfig+0x26e>
 8003550:	4b10      	ldr	r3, [pc, #64]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a0f      	ldr	r2, [pc, #60]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 8003556:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800355a:	6013      	str	r3, [r2, #0]
 800355c:	4b0d      	ldr	r3, [pc, #52]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a0c      	ldr	r2, [pc, #48]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 8003562:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003566:	6013      	str	r3, [r2, #0]
 8003568:	e00b      	b.n	8003582 <HAL_RCC_OscConfig+0x286>
 800356a:	4b0a      	ldr	r3, [pc, #40]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4a09      	ldr	r2, [pc, #36]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 8003570:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003574:	6013      	str	r3, [r2, #0]
 8003576:	4b07      	ldr	r3, [pc, #28]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a06      	ldr	r2, [pc, #24]	; (8003594 <HAL_RCC_OscConfig+0x298>)
 800357c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003580:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d01c      	beq.n	80035c4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800358a:	f7fd fbab 	bl	8000ce4 <HAL_GetTick>
 800358e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003590:	e011      	b.n	80035b6 <HAL_RCC_OscConfig+0x2ba>
 8003592:	bf00      	nop
 8003594:	40021000 	.word	0x40021000
 8003598:	080097f0 	.word	0x080097f0
 800359c:	20000000 	.word	0x20000000
 80035a0:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035a4:	f7fd fb9e 	bl	8000ce4 <HAL_GetTick>
 80035a8:	4602      	mov	r2, r0
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	1ad3      	subs	r3, r2, r3
 80035ae:	2b64      	cmp	r3, #100	; 0x64
 80035b0:	d901      	bls.n	80035b6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80035b2:	2303      	movs	r3, #3
 80035b4:	e280      	b.n	8003ab8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80035b6:	4baf      	ldr	r3, [pc, #700]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d0f0      	beq.n	80035a4 <HAL_RCC_OscConfig+0x2a8>
 80035c2:	e014      	b.n	80035ee <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035c4:	f7fd fb8e 	bl	8000ce4 <HAL_GetTick>
 80035c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80035ca:	e008      	b.n	80035de <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035cc:	f7fd fb8a 	bl	8000ce4 <HAL_GetTick>
 80035d0:	4602      	mov	r2, r0
 80035d2:	693b      	ldr	r3, [r7, #16]
 80035d4:	1ad3      	subs	r3, r2, r3
 80035d6:	2b64      	cmp	r3, #100	; 0x64
 80035d8:	d901      	bls.n	80035de <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80035da:	2303      	movs	r3, #3
 80035dc:	e26c      	b.n	8003ab8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80035de:	4ba5      	ldr	r3, [pc, #660]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d1f0      	bne.n	80035cc <HAL_RCC_OscConfig+0x2d0>
 80035ea:	e000      	b.n	80035ee <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f003 0302 	and.w	r3, r3, #2
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d060      	beq.n	80036bc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80035fa:	69bb      	ldr	r3, [r7, #24]
 80035fc:	2b04      	cmp	r3, #4
 80035fe:	d005      	beq.n	800360c <HAL_RCC_OscConfig+0x310>
 8003600:	69bb      	ldr	r3, [r7, #24]
 8003602:	2b0c      	cmp	r3, #12
 8003604:	d119      	bne.n	800363a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	2b02      	cmp	r3, #2
 800360a:	d116      	bne.n	800363a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800360c:	4b99      	ldr	r3, [pc, #612]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003614:	2b00      	cmp	r3, #0
 8003616:	d005      	beq.n	8003624 <HAL_RCC_OscConfig+0x328>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d101      	bne.n	8003624 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003620:	2301      	movs	r3, #1
 8003622:	e249      	b.n	8003ab8 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003624:	4b93      	ldr	r3, [pc, #588]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 8003626:	685b      	ldr	r3, [r3, #4]
 8003628:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	691b      	ldr	r3, [r3, #16]
 8003630:	061b      	lsls	r3, r3, #24
 8003632:	4990      	ldr	r1, [pc, #576]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 8003634:	4313      	orrs	r3, r2
 8003636:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003638:	e040      	b.n	80036bc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	68db      	ldr	r3, [r3, #12]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d023      	beq.n	800368a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003642:	4b8c      	ldr	r3, [pc, #560]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a8b      	ldr	r2, [pc, #556]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 8003648:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800364c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800364e:	f7fd fb49 	bl	8000ce4 <HAL_GetTick>
 8003652:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003654:	e008      	b.n	8003668 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003656:	f7fd fb45 	bl	8000ce4 <HAL_GetTick>
 800365a:	4602      	mov	r2, r0
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	1ad3      	subs	r3, r2, r3
 8003660:	2b02      	cmp	r3, #2
 8003662:	d901      	bls.n	8003668 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003664:	2303      	movs	r3, #3
 8003666:	e227      	b.n	8003ab8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003668:	4b82      	ldr	r3, [pc, #520]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003670:	2b00      	cmp	r3, #0
 8003672:	d0f0      	beq.n	8003656 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003674:	4b7f      	ldr	r3, [pc, #508]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	691b      	ldr	r3, [r3, #16]
 8003680:	061b      	lsls	r3, r3, #24
 8003682:	497c      	ldr	r1, [pc, #496]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 8003684:	4313      	orrs	r3, r2
 8003686:	604b      	str	r3, [r1, #4]
 8003688:	e018      	b.n	80036bc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800368a:	4b7a      	ldr	r3, [pc, #488]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a79      	ldr	r2, [pc, #484]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 8003690:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003694:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003696:	f7fd fb25 	bl	8000ce4 <HAL_GetTick>
 800369a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800369c:	e008      	b.n	80036b0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800369e:	f7fd fb21 	bl	8000ce4 <HAL_GetTick>
 80036a2:	4602      	mov	r2, r0
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	1ad3      	subs	r3, r2, r3
 80036a8:	2b02      	cmp	r3, #2
 80036aa:	d901      	bls.n	80036b0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80036ac:	2303      	movs	r3, #3
 80036ae:	e203      	b.n	8003ab8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80036b0:	4b70      	ldr	r3, [pc, #448]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d1f0      	bne.n	800369e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f003 0308 	and.w	r3, r3, #8
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d03c      	beq.n	8003742 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	695b      	ldr	r3, [r3, #20]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d01c      	beq.n	800370a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036d0:	4b68      	ldr	r3, [pc, #416]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 80036d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80036d6:	4a67      	ldr	r2, [pc, #412]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 80036d8:	f043 0301 	orr.w	r3, r3, #1
 80036dc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036e0:	f7fd fb00 	bl	8000ce4 <HAL_GetTick>
 80036e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80036e6:	e008      	b.n	80036fa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036e8:	f7fd fafc 	bl	8000ce4 <HAL_GetTick>
 80036ec:	4602      	mov	r2, r0
 80036ee:	693b      	ldr	r3, [r7, #16]
 80036f0:	1ad3      	subs	r3, r2, r3
 80036f2:	2b02      	cmp	r3, #2
 80036f4:	d901      	bls.n	80036fa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80036f6:	2303      	movs	r3, #3
 80036f8:	e1de      	b.n	8003ab8 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80036fa:	4b5e      	ldr	r3, [pc, #376]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 80036fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003700:	f003 0302 	and.w	r3, r3, #2
 8003704:	2b00      	cmp	r3, #0
 8003706:	d0ef      	beq.n	80036e8 <HAL_RCC_OscConfig+0x3ec>
 8003708:	e01b      	b.n	8003742 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800370a:	4b5a      	ldr	r3, [pc, #360]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 800370c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003710:	4a58      	ldr	r2, [pc, #352]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 8003712:	f023 0301 	bic.w	r3, r3, #1
 8003716:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800371a:	f7fd fae3 	bl	8000ce4 <HAL_GetTick>
 800371e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003720:	e008      	b.n	8003734 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003722:	f7fd fadf 	bl	8000ce4 <HAL_GetTick>
 8003726:	4602      	mov	r2, r0
 8003728:	693b      	ldr	r3, [r7, #16]
 800372a:	1ad3      	subs	r3, r2, r3
 800372c:	2b02      	cmp	r3, #2
 800372e:	d901      	bls.n	8003734 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003730:	2303      	movs	r3, #3
 8003732:	e1c1      	b.n	8003ab8 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003734:	4b4f      	ldr	r3, [pc, #316]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 8003736:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800373a:	f003 0302 	and.w	r3, r3, #2
 800373e:	2b00      	cmp	r3, #0
 8003740:	d1ef      	bne.n	8003722 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f003 0304 	and.w	r3, r3, #4
 800374a:	2b00      	cmp	r3, #0
 800374c:	f000 80a6 	beq.w	800389c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003750:	2300      	movs	r3, #0
 8003752:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003754:	4b47      	ldr	r3, [pc, #284]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 8003756:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003758:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800375c:	2b00      	cmp	r3, #0
 800375e:	d10d      	bne.n	800377c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003760:	4b44      	ldr	r3, [pc, #272]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 8003762:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003764:	4a43      	ldr	r2, [pc, #268]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 8003766:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800376a:	6593      	str	r3, [r2, #88]	; 0x58
 800376c:	4b41      	ldr	r3, [pc, #260]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 800376e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003770:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003774:	60bb      	str	r3, [r7, #8]
 8003776:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003778:	2301      	movs	r3, #1
 800377a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800377c:	4b3e      	ldr	r3, [pc, #248]	; (8003878 <HAL_RCC_OscConfig+0x57c>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003784:	2b00      	cmp	r3, #0
 8003786:	d118      	bne.n	80037ba <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003788:	4b3b      	ldr	r3, [pc, #236]	; (8003878 <HAL_RCC_OscConfig+0x57c>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a3a      	ldr	r2, [pc, #232]	; (8003878 <HAL_RCC_OscConfig+0x57c>)
 800378e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003792:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003794:	f7fd faa6 	bl	8000ce4 <HAL_GetTick>
 8003798:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800379a:	e008      	b.n	80037ae <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800379c:	f7fd faa2 	bl	8000ce4 <HAL_GetTick>
 80037a0:	4602      	mov	r2, r0
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	1ad3      	subs	r3, r2, r3
 80037a6:	2b02      	cmp	r3, #2
 80037a8:	d901      	bls.n	80037ae <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80037aa:	2303      	movs	r3, #3
 80037ac:	e184      	b.n	8003ab8 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037ae:	4b32      	ldr	r3, [pc, #200]	; (8003878 <HAL_RCC_OscConfig+0x57c>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d0f0      	beq.n	800379c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	2b01      	cmp	r3, #1
 80037c0:	d108      	bne.n	80037d4 <HAL_RCC_OscConfig+0x4d8>
 80037c2:	4b2c      	ldr	r3, [pc, #176]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 80037c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037c8:	4a2a      	ldr	r2, [pc, #168]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 80037ca:	f043 0301 	orr.w	r3, r3, #1
 80037ce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80037d2:	e024      	b.n	800381e <HAL_RCC_OscConfig+0x522>
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	2b05      	cmp	r3, #5
 80037da:	d110      	bne.n	80037fe <HAL_RCC_OscConfig+0x502>
 80037dc:	4b25      	ldr	r3, [pc, #148]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 80037de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037e2:	4a24      	ldr	r2, [pc, #144]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 80037e4:	f043 0304 	orr.w	r3, r3, #4
 80037e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80037ec:	4b21      	ldr	r3, [pc, #132]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 80037ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037f2:	4a20      	ldr	r2, [pc, #128]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 80037f4:	f043 0301 	orr.w	r3, r3, #1
 80037f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80037fc:	e00f      	b.n	800381e <HAL_RCC_OscConfig+0x522>
 80037fe:	4b1d      	ldr	r3, [pc, #116]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 8003800:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003804:	4a1b      	ldr	r2, [pc, #108]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 8003806:	f023 0301 	bic.w	r3, r3, #1
 800380a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800380e:	4b19      	ldr	r3, [pc, #100]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 8003810:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003814:	4a17      	ldr	r2, [pc, #92]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 8003816:	f023 0304 	bic.w	r3, r3, #4
 800381a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	689b      	ldr	r3, [r3, #8]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d016      	beq.n	8003854 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003826:	f7fd fa5d 	bl	8000ce4 <HAL_GetTick>
 800382a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800382c:	e00a      	b.n	8003844 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800382e:	f7fd fa59 	bl	8000ce4 <HAL_GetTick>
 8003832:	4602      	mov	r2, r0
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	1ad3      	subs	r3, r2, r3
 8003838:	f241 3288 	movw	r2, #5000	; 0x1388
 800383c:	4293      	cmp	r3, r2
 800383e:	d901      	bls.n	8003844 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8003840:	2303      	movs	r3, #3
 8003842:	e139      	b.n	8003ab8 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003844:	4b0b      	ldr	r3, [pc, #44]	; (8003874 <HAL_RCC_OscConfig+0x578>)
 8003846:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800384a:	f003 0302 	and.w	r3, r3, #2
 800384e:	2b00      	cmp	r3, #0
 8003850:	d0ed      	beq.n	800382e <HAL_RCC_OscConfig+0x532>
 8003852:	e01a      	b.n	800388a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003854:	f7fd fa46 	bl	8000ce4 <HAL_GetTick>
 8003858:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800385a:	e00f      	b.n	800387c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800385c:	f7fd fa42 	bl	8000ce4 <HAL_GetTick>
 8003860:	4602      	mov	r2, r0
 8003862:	693b      	ldr	r3, [r7, #16]
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	f241 3288 	movw	r2, #5000	; 0x1388
 800386a:	4293      	cmp	r3, r2
 800386c:	d906      	bls.n	800387c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800386e:	2303      	movs	r3, #3
 8003870:	e122      	b.n	8003ab8 <HAL_RCC_OscConfig+0x7bc>
 8003872:	bf00      	nop
 8003874:	40021000 	.word	0x40021000
 8003878:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800387c:	4b90      	ldr	r3, [pc, #576]	; (8003ac0 <HAL_RCC_OscConfig+0x7c4>)
 800387e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003882:	f003 0302 	and.w	r3, r3, #2
 8003886:	2b00      	cmp	r3, #0
 8003888:	d1e8      	bne.n	800385c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800388a:	7ffb      	ldrb	r3, [r7, #31]
 800388c:	2b01      	cmp	r3, #1
 800388e:	d105      	bne.n	800389c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003890:	4b8b      	ldr	r3, [pc, #556]	; (8003ac0 <HAL_RCC_OscConfig+0x7c4>)
 8003892:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003894:	4a8a      	ldr	r2, [pc, #552]	; (8003ac0 <HAL_RCC_OscConfig+0x7c4>)
 8003896:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800389a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	f000 8108 	beq.w	8003ab6 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038aa:	2b02      	cmp	r3, #2
 80038ac:	f040 80d0 	bne.w	8003a50 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80038b0:	4b83      	ldr	r3, [pc, #524]	; (8003ac0 <HAL_RCC_OscConfig+0x7c4>)
 80038b2:	68db      	ldr	r3, [r3, #12]
 80038b4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80038b6:	697b      	ldr	r3, [r7, #20]
 80038b8:	f003 0203 	and.w	r2, r3, #3
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038c0:	429a      	cmp	r2, r3
 80038c2:	d130      	bne.n	8003926 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ce:	3b01      	subs	r3, #1
 80038d0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80038d2:	429a      	cmp	r2, r3
 80038d4:	d127      	bne.n	8003926 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038e0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80038e2:	429a      	cmp	r2, r3
 80038e4:	d11f      	bne.n	8003926 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038ec:	687a      	ldr	r2, [r7, #4]
 80038ee:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80038f0:	2a07      	cmp	r2, #7
 80038f2:	bf14      	ite	ne
 80038f4:	2201      	movne	r2, #1
 80038f6:	2200      	moveq	r2, #0
 80038f8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d113      	bne.n	8003926 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003908:	085b      	lsrs	r3, r3, #1
 800390a:	3b01      	subs	r3, #1
 800390c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800390e:	429a      	cmp	r2, r3
 8003910:	d109      	bne.n	8003926 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800391c:	085b      	lsrs	r3, r3, #1
 800391e:	3b01      	subs	r3, #1
 8003920:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003922:	429a      	cmp	r2, r3
 8003924:	d06e      	beq.n	8003a04 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003926:	69bb      	ldr	r3, [r7, #24]
 8003928:	2b0c      	cmp	r3, #12
 800392a:	d069      	beq.n	8003a00 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800392c:	4b64      	ldr	r3, [pc, #400]	; (8003ac0 <HAL_RCC_OscConfig+0x7c4>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003934:	2b00      	cmp	r3, #0
 8003936:	d105      	bne.n	8003944 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003938:	4b61      	ldr	r3, [pc, #388]	; (8003ac0 <HAL_RCC_OscConfig+0x7c4>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003940:	2b00      	cmp	r3, #0
 8003942:	d001      	beq.n	8003948 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	e0b7      	b.n	8003ab8 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003948:	4b5d      	ldr	r3, [pc, #372]	; (8003ac0 <HAL_RCC_OscConfig+0x7c4>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a5c      	ldr	r2, [pc, #368]	; (8003ac0 <HAL_RCC_OscConfig+0x7c4>)
 800394e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003952:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003954:	f7fd f9c6 	bl	8000ce4 <HAL_GetTick>
 8003958:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800395a:	e008      	b.n	800396e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800395c:	f7fd f9c2 	bl	8000ce4 <HAL_GetTick>
 8003960:	4602      	mov	r2, r0
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	1ad3      	subs	r3, r2, r3
 8003966:	2b02      	cmp	r3, #2
 8003968:	d901      	bls.n	800396e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800396a:	2303      	movs	r3, #3
 800396c:	e0a4      	b.n	8003ab8 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800396e:	4b54      	ldr	r3, [pc, #336]	; (8003ac0 <HAL_RCC_OscConfig+0x7c4>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003976:	2b00      	cmp	r3, #0
 8003978:	d1f0      	bne.n	800395c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800397a:	4b51      	ldr	r3, [pc, #324]	; (8003ac0 <HAL_RCC_OscConfig+0x7c4>)
 800397c:	68da      	ldr	r2, [r3, #12]
 800397e:	4b51      	ldr	r3, [pc, #324]	; (8003ac4 <HAL_RCC_OscConfig+0x7c8>)
 8003980:	4013      	ands	r3, r2
 8003982:	687a      	ldr	r2, [r7, #4]
 8003984:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003986:	687a      	ldr	r2, [r7, #4]
 8003988:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800398a:	3a01      	subs	r2, #1
 800398c:	0112      	lsls	r2, r2, #4
 800398e:	4311      	orrs	r1, r2
 8003990:	687a      	ldr	r2, [r7, #4]
 8003992:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003994:	0212      	lsls	r2, r2, #8
 8003996:	4311      	orrs	r1, r2
 8003998:	687a      	ldr	r2, [r7, #4]
 800399a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800399c:	0852      	lsrs	r2, r2, #1
 800399e:	3a01      	subs	r2, #1
 80039a0:	0552      	lsls	r2, r2, #21
 80039a2:	4311      	orrs	r1, r2
 80039a4:	687a      	ldr	r2, [r7, #4]
 80039a6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80039a8:	0852      	lsrs	r2, r2, #1
 80039aa:	3a01      	subs	r2, #1
 80039ac:	0652      	lsls	r2, r2, #25
 80039ae:	4311      	orrs	r1, r2
 80039b0:	687a      	ldr	r2, [r7, #4]
 80039b2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80039b4:	0912      	lsrs	r2, r2, #4
 80039b6:	0452      	lsls	r2, r2, #17
 80039b8:	430a      	orrs	r2, r1
 80039ba:	4941      	ldr	r1, [pc, #260]	; (8003ac0 <HAL_RCC_OscConfig+0x7c4>)
 80039bc:	4313      	orrs	r3, r2
 80039be:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80039c0:	4b3f      	ldr	r3, [pc, #252]	; (8003ac0 <HAL_RCC_OscConfig+0x7c4>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a3e      	ldr	r2, [pc, #248]	; (8003ac0 <HAL_RCC_OscConfig+0x7c4>)
 80039c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80039ca:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80039cc:	4b3c      	ldr	r3, [pc, #240]	; (8003ac0 <HAL_RCC_OscConfig+0x7c4>)
 80039ce:	68db      	ldr	r3, [r3, #12]
 80039d0:	4a3b      	ldr	r2, [pc, #236]	; (8003ac0 <HAL_RCC_OscConfig+0x7c4>)
 80039d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80039d6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80039d8:	f7fd f984 	bl	8000ce4 <HAL_GetTick>
 80039dc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039de:	e008      	b.n	80039f2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039e0:	f7fd f980 	bl	8000ce4 <HAL_GetTick>
 80039e4:	4602      	mov	r2, r0
 80039e6:	693b      	ldr	r3, [r7, #16]
 80039e8:	1ad3      	subs	r3, r2, r3
 80039ea:	2b02      	cmp	r3, #2
 80039ec:	d901      	bls.n	80039f2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80039ee:	2303      	movs	r3, #3
 80039f0:	e062      	b.n	8003ab8 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039f2:	4b33      	ldr	r3, [pc, #204]	; (8003ac0 <HAL_RCC_OscConfig+0x7c4>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d0f0      	beq.n	80039e0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80039fe:	e05a      	b.n	8003ab6 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e059      	b.n	8003ab8 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a04:	4b2e      	ldr	r3, [pc, #184]	; (8003ac0 <HAL_RCC_OscConfig+0x7c4>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d152      	bne.n	8003ab6 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003a10:	4b2b      	ldr	r3, [pc, #172]	; (8003ac0 <HAL_RCC_OscConfig+0x7c4>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a2a      	ldr	r2, [pc, #168]	; (8003ac0 <HAL_RCC_OscConfig+0x7c4>)
 8003a16:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003a1a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003a1c:	4b28      	ldr	r3, [pc, #160]	; (8003ac0 <HAL_RCC_OscConfig+0x7c4>)
 8003a1e:	68db      	ldr	r3, [r3, #12]
 8003a20:	4a27      	ldr	r2, [pc, #156]	; (8003ac0 <HAL_RCC_OscConfig+0x7c4>)
 8003a22:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003a26:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003a28:	f7fd f95c 	bl	8000ce4 <HAL_GetTick>
 8003a2c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a2e:	e008      	b.n	8003a42 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a30:	f7fd f958 	bl	8000ce4 <HAL_GetTick>
 8003a34:	4602      	mov	r2, r0
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	1ad3      	subs	r3, r2, r3
 8003a3a:	2b02      	cmp	r3, #2
 8003a3c:	d901      	bls.n	8003a42 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003a3e:	2303      	movs	r3, #3
 8003a40:	e03a      	b.n	8003ab8 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a42:	4b1f      	ldr	r3, [pc, #124]	; (8003ac0 <HAL_RCC_OscConfig+0x7c4>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d0f0      	beq.n	8003a30 <HAL_RCC_OscConfig+0x734>
 8003a4e:	e032      	b.n	8003ab6 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003a50:	69bb      	ldr	r3, [r7, #24]
 8003a52:	2b0c      	cmp	r3, #12
 8003a54:	d02d      	beq.n	8003ab2 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a56:	4b1a      	ldr	r3, [pc, #104]	; (8003ac0 <HAL_RCC_OscConfig+0x7c4>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a19      	ldr	r2, [pc, #100]	; (8003ac0 <HAL_RCC_OscConfig+0x7c4>)
 8003a5c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003a60:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8003a62:	4b17      	ldr	r3, [pc, #92]	; (8003ac0 <HAL_RCC_OscConfig+0x7c4>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d105      	bne.n	8003a7a <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003a6e:	4b14      	ldr	r3, [pc, #80]	; (8003ac0 <HAL_RCC_OscConfig+0x7c4>)
 8003a70:	68db      	ldr	r3, [r3, #12]
 8003a72:	4a13      	ldr	r2, [pc, #76]	; (8003ac0 <HAL_RCC_OscConfig+0x7c4>)
 8003a74:	f023 0303 	bic.w	r3, r3, #3
 8003a78:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003a7a:	4b11      	ldr	r3, [pc, #68]	; (8003ac0 <HAL_RCC_OscConfig+0x7c4>)
 8003a7c:	68db      	ldr	r3, [r3, #12]
 8003a7e:	4a10      	ldr	r2, [pc, #64]	; (8003ac0 <HAL_RCC_OscConfig+0x7c4>)
 8003a80:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003a84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a88:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a8a:	f7fd f92b 	bl	8000ce4 <HAL_GetTick>
 8003a8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a90:	e008      	b.n	8003aa4 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a92:	f7fd f927 	bl	8000ce4 <HAL_GetTick>
 8003a96:	4602      	mov	r2, r0
 8003a98:	693b      	ldr	r3, [r7, #16]
 8003a9a:	1ad3      	subs	r3, r2, r3
 8003a9c:	2b02      	cmp	r3, #2
 8003a9e:	d901      	bls.n	8003aa4 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8003aa0:	2303      	movs	r3, #3
 8003aa2:	e009      	b.n	8003ab8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003aa4:	4b06      	ldr	r3, [pc, #24]	; (8003ac0 <HAL_RCC_OscConfig+0x7c4>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d1f0      	bne.n	8003a92 <HAL_RCC_OscConfig+0x796>
 8003ab0:	e001      	b.n	8003ab6 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e000      	b.n	8003ab8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8003ab6:	2300      	movs	r3, #0
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	3720      	adds	r7, #32
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}
 8003ac0:	40021000 	.word	0x40021000
 8003ac4:	f99d808c 	.word	0xf99d808c

08003ac8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b084      	sub	sp, #16
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
 8003ad0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d101      	bne.n	8003adc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	e0c8      	b.n	8003c6e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003adc:	4b66      	ldr	r3, [pc, #408]	; (8003c78 <HAL_RCC_ClockConfig+0x1b0>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f003 0307 	and.w	r3, r3, #7
 8003ae4:	683a      	ldr	r2, [r7, #0]
 8003ae6:	429a      	cmp	r2, r3
 8003ae8:	d910      	bls.n	8003b0c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003aea:	4b63      	ldr	r3, [pc, #396]	; (8003c78 <HAL_RCC_ClockConfig+0x1b0>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f023 0207 	bic.w	r2, r3, #7
 8003af2:	4961      	ldr	r1, [pc, #388]	; (8003c78 <HAL_RCC_ClockConfig+0x1b0>)
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	4313      	orrs	r3, r2
 8003af8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003afa:	4b5f      	ldr	r3, [pc, #380]	; (8003c78 <HAL_RCC_ClockConfig+0x1b0>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f003 0307 	and.w	r3, r3, #7
 8003b02:	683a      	ldr	r2, [r7, #0]
 8003b04:	429a      	cmp	r2, r3
 8003b06:	d001      	beq.n	8003b0c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	e0b0      	b.n	8003c6e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f003 0301 	and.w	r3, r3, #1
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d04c      	beq.n	8003bb2 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	2b03      	cmp	r3, #3
 8003b1e:	d107      	bne.n	8003b30 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b20:	4b56      	ldr	r3, [pc, #344]	; (8003c7c <HAL_RCC_ClockConfig+0x1b4>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d121      	bne.n	8003b70 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	e09e      	b.n	8003c6e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	2b02      	cmp	r3, #2
 8003b36:	d107      	bne.n	8003b48 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b38:	4b50      	ldr	r3, [pc, #320]	; (8003c7c <HAL_RCC_ClockConfig+0x1b4>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d115      	bne.n	8003b70 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e092      	b.n	8003c6e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d107      	bne.n	8003b60 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003b50:	4b4a      	ldr	r3, [pc, #296]	; (8003c7c <HAL_RCC_ClockConfig+0x1b4>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f003 0302 	and.w	r3, r3, #2
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d109      	bne.n	8003b70 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e086      	b.n	8003c6e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b60:	4b46      	ldr	r3, [pc, #280]	; (8003c7c <HAL_RCC_ClockConfig+0x1b4>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d101      	bne.n	8003b70 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	e07e      	b.n	8003c6e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003b70:	4b42      	ldr	r3, [pc, #264]	; (8003c7c <HAL_RCC_ClockConfig+0x1b4>)
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	f023 0203 	bic.w	r2, r3, #3
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	493f      	ldr	r1, [pc, #252]	; (8003c7c <HAL_RCC_ClockConfig+0x1b4>)
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b82:	f7fd f8af 	bl	8000ce4 <HAL_GetTick>
 8003b86:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b88:	e00a      	b.n	8003ba0 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b8a:	f7fd f8ab 	bl	8000ce4 <HAL_GetTick>
 8003b8e:	4602      	mov	r2, r0
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	1ad3      	subs	r3, r2, r3
 8003b94:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d901      	bls.n	8003ba0 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8003b9c:	2303      	movs	r3, #3
 8003b9e:	e066      	b.n	8003c6e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ba0:	4b36      	ldr	r3, [pc, #216]	; (8003c7c <HAL_RCC_ClockConfig+0x1b4>)
 8003ba2:	689b      	ldr	r3, [r3, #8]
 8003ba4:	f003 020c 	and.w	r2, r3, #12
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	009b      	lsls	r3, r3, #2
 8003bae:	429a      	cmp	r2, r3
 8003bb0:	d1eb      	bne.n	8003b8a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f003 0302 	and.w	r3, r3, #2
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d008      	beq.n	8003bd0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bbe:	4b2f      	ldr	r3, [pc, #188]	; (8003c7c <HAL_RCC_ClockConfig+0x1b4>)
 8003bc0:	689b      	ldr	r3, [r3, #8]
 8003bc2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	689b      	ldr	r3, [r3, #8]
 8003bca:	492c      	ldr	r1, [pc, #176]	; (8003c7c <HAL_RCC_ClockConfig+0x1b4>)
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003bd0:	4b29      	ldr	r3, [pc, #164]	; (8003c78 <HAL_RCC_ClockConfig+0x1b0>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 0307 	and.w	r3, r3, #7
 8003bd8:	683a      	ldr	r2, [r7, #0]
 8003bda:	429a      	cmp	r2, r3
 8003bdc:	d210      	bcs.n	8003c00 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bde:	4b26      	ldr	r3, [pc, #152]	; (8003c78 <HAL_RCC_ClockConfig+0x1b0>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f023 0207 	bic.w	r2, r3, #7
 8003be6:	4924      	ldr	r1, [pc, #144]	; (8003c78 <HAL_RCC_ClockConfig+0x1b0>)
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	4313      	orrs	r3, r2
 8003bec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bee:	4b22      	ldr	r3, [pc, #136]	; (8003c78 <HAL_RCC_ClockConfig+0x1b0>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f003 0307 	and.w	r3, r3, #7
 8003bf6:	683a      	ldr	r2, [r7, #0]
 8003bf8:	429a      	cmp	r2, r3
 8003bfa:	d001      	beq.n	8003c00 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e036      	b.n	8003c6e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f003 0304 	and.w	r3, r3, #4
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d008      	beq.n	8003c1e <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c0c:	4b1b      	ldr	r3, [pc, #108]	; (8003c7c <HAL_RCC_ClockConfig+0x1b4>)
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	68db      	ldr	r3, [r3, #12]
 8003c18:	4918      	ldr	r1, [pc, #96]	; (8003c7c <HAL_RCC_ClockConfig+0x1b4>)
 8003c1a:	4313      	orrs	r3, r2
 8003c1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f003 0308 	and.w	r3, r3, #8
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d009      	beq.n	8003c3e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c2a:	4b14      	ldr	r3, [pc, #80]	; (8003c7c <HAL_RCC_ClockConfig+0x1b4>)
 8003c2c:	689b      	ldr	r3, [r3, #8]
 8003c2e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	691b      	ldr	r3, [r3, #16]
 8003c36:	00db      	lsls	r3, r3, #3
 8003c38:	4910      	ldr	r1, [pc, #64]	; (8003c7c <HAL_RCC_ClockConfig+0x1b4>)
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003c3e:	f000 f825 	bl	8003c8c <HAL_RCC_GetSysClockFreq>
 8003c42:	4602      	mov	r2, r0
 8003c44:	4b0d      	ldr	r3, [pc, #52]	; (8003c7c <HAL_RCC_ClockConfig+0x1b4>)
 8003c46:	689b      	ldr	r3, [r3, #8]
 8003c48:	091b      	lsrs	r3, r3, #4
 8003c4a:	f003 030f 	and.w	r3, r3, #15
 8003c4e:	490c      	ldr	r1, [pc, #48]	; (8003c80 <HAL_RCC_ClockConfig+0x1b8>)
 8003c50:	5ccb      	ldrb	r3, [r1, r3]
 8003c52:	f003 031f 	and.w	r3, r3, #31
 8003c56:	fa22 f303 	lsr.w	r3, r2, r3
 8003c5a:	4a0a      	ldr	r2, [pc, #40]	; (8003c84 <HAL_RCC_ClockConfig+0x1bc>)
 8003c5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003c5e:	4b0a      	ldr	r3, [pc, #40]	; (8003c88 <HAL_RCC_ClockConfig+0x1c0>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	4618      	mov	r0, r3
 8003c64:	f7fc ff2c 	bl	8000ac0 <HAL_InitTick>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	72fb      	strb	r3, [r7, #11]

  return status;
 8003c6c:	7afb      	ldrb	r3, [r7, #11]
}
 8003c6e:	4618      	mov	r0, r3
 8003c70:	3710      	adds	r7, #16
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	bf00      	nop
 8003c78:	40022000 	.word	0x40022000
 8003c7c:	40021000 	.word	0x40021000
 8003c80:	080097f0 	.word	0x080097f0
 8003c84:	20000000 	.word	0x20000000
 8003c88:	20000004 	.word	0x20000004

08003c8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b089      	sub	sp, #36	; 0x24
 8003c90:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003c92:	2300      	movs	r3, #0
 8003c94:	61fb      	str	r3, [r7, #28]
 8003c96:	2300      	movs	r3, #0
 8003c98:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c9a:	4b3e      	ldr	r3, [pc, #248]	; (8003d94 <HAL_RCC_GetSysClockFreq+0x108>)
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	f003 030c 	and.w	r3, r3, #12
 8003ca2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ca4:	4b3b      	ldr	r3, [pc, #236]	; (8003d94 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	f003 0303 	and.w	r3, r3, #3
 8003cac:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003cae:	693b      	ldr	r3, [r7, #16]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d005      	beq.n	8003cc0 <HAL_RCC_GetSysClockFreq+0x34>
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	2b0c      	cmp	r3, #12
 8003cb8:	d121      	bne.n	8003cfe <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2b01      	cmp	r3, #1
 8003cbe:	d11e      	bne.n	8003cfe <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003cc0:	4b34      	ldr	r3, [pc, #208]	; (8003d94 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f003 0308 	and.w	r3, r3, #8
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d107      	bne.n	8003cdc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003ccc:	4b31      	ldr	r3, [pc, #196]	; (8003d94 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003cd2:	0a1b      	lsrs	r3, r3, #8
 8003cd4:	f003 030f 	and.w	r3, r3, #15
 8003cd8:	61fb      	str	r3, [r7, #28]
 8003cda:	e005      	b.n	8003ce8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003cdc:	4b2d      	ldr	r3, [pc, #180]	; (8003d94 <HAL_RCC_GetSysClockFreq+0x108>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	091b      	lsrs	r3, r3, #4
 8003ce2:	f003 030f 	and.w	r3, r3, #15
 8003ce6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003ce8:	4a2b      	ldr	r2, [pc, #172]	; (8003d98 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003cea:	69fb      	ldr	r3, [r7, #28]
 8003cec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cf0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d10d      	bne.n	8003d14 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003cf8:	69fb      	ldr	r3, [r7, #28]
 8003cfa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003cfc:	e00a      	b.n	8003d14 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	2b04      	cmp	r3, #4
 8003d02:	d102      	bne.n	8003d0a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003d04:	4b25      	ldr	r3, [pc, #148]	; (8003d9c <HAL_RCC_GetSysClockFreq+0x110>)
 8003d06:	61bb      	str	r3, [r7, #24]
 8003d08:	e004      	b.n	8003d14 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	2b08      	cmp	r3, #8
 8003d0e:	d101      	bne.n	8003d14 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003d10:	4b23      	ldr	r3, [pc, #140]	; (8003da0 <HAL_RCC_GetSysClockFreq+0x114>)
 8003d12:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	2b0c      	cmp	r3, #12
 8003d18:	d134      	bne.n	8003d84 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003d1a:	4b1e      	ldr	r3, [pc, #120]	; (8003d94 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d1c:	68db      	ldr	r3, [r3, #12]
 8003d1e:	f003 0303 	and.w	r3, r3, #3
 8003d22:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	2b02      	cmp	r3, #2
 8003d28:	d003      	beq.n	8003d32 <HAL_RCC_GetSysClockFreq+0xa6>
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	2b03      	cmp	r3, #3
 8003d2e:	d003      	beq.n	8003d38 <HAL_RCC_GetSysClockFreq+0xac>
 8003d30:	e005      	b.n	8003d3e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003d32:	4b1a      	ldr	r3, [pc, #104]	; (8003d9c <HAL_RCC_GetSysClockFreq+0x110>)
 8003d34:	617b      	str	r3, [r7, #20]
      break;
 8003d36:	e005      	b.n	8003d44 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003d38:	4b19      	ldr	r3, [pc, #100]	; (8003da0 <HAL_RCC_GetSysClockFreq+0x114>)
 8003d3a:	617b      	str	r3, [r7, #20]
      break;
 8003d3c:	e002      	b.n	8003d44 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003d3e:	69fb      	ldr	r3, [r7, #28]
 8003d40:	617b      	str	r3, [r7, #20]
      break;
 8003d42:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d44:	4b13      	ldr	r3, [pc, #76]	; (8003d94 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d46:	68db      	ldr	r3, [r3, #12]
 8003d48:	091b      	lsrs	r3, r3, #4
 8003d4a:	f003 0307 	and.w	r3, r3, #7
 8003d4e:	3301      	adds	r3, #1
 8003d50:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003d52:	4b10      	ldr	r3, [pc, #64]	; (8003d94 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d54:	68db      	ldr	r3, [r3, #12]
 8003d56:	0a1b      	lsrs	r3, r3, #8
 8003d58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d5c:	697a      	ldr	r2, [r7, #20]
 8003d5e:	fb02 f203 	mul.w	r2, r2, r3
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d68:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003d6a:	4b0a      	ldr	r3, [pc, #40]	; (8003d94 <HAL_RCC_GetSysClockFreq+0x108>)
 8003d6c:	68db      	ldr	r3, [r3, #12]
 8003d6e:	0e5b      	lsrs	r3, r3, #25
 8003d70:	f003 0303 	and.w	r3, r3, #3
 8003d74:	3301      	adds	r3, #1
 8003d76:	005b      	lsls	r3, r3, #1
 8003d78:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003d7a:	697a      	ldr	r2, [r7, #20]
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d82:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003d84:	69bb      	ldr	r3, [r7, #24]
}
 8003d86:	4618      	mov	r0, r3
 8003d88:	3724      	adds	r7, #36	; 0x24
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d90:	4770      	bx	lr
 8003d92:	bf00      	nop
 8003d94:	40021000 	.word	0x40021000
 8003d98:	08009808 	.word	0x08009808
 8003d9c:	00f42400 	.word	0x00f42400
 8003da0:	007a1200 	.word	0x007a1200

08003da4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003da4:	b480      	push	{r7}
 8003da6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003da8:	4b03      	ldr	r3, [pc, #12]	; (8003db8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003daa:	681b      	ldr	r3, [r3, #0]
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	46bd      	mov	sp, r7
 8003db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db4:	4770      	bx	lr
 8003db6:	bf00      	nop
 8003db8:	20000000 	.word	0x20000000

08003dbc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003dc0:	f7ff fff0 	bl	8003da4 <HAL_RCC_GetHCLKFreq>
 8003dc4:	4602      	mov	r2, r0
 8003dc6:	4b06      	ldr	r3, [pc, #24]	; (8003de0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	0adb      	lsrs	r3, r3, #11
 8003dcc:	f003 0307 	and.w	r3, r3, #7
 8003dd0:	4904      	ldr	r1, [pc, #16]	; (8003de4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003dd2:	5ccb      	ldrb	r3, [r1, r3]
 8003dd4:	f003 031f 	and.w	r3, r3, #31
 8003dd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ddc:	4618      	mov	r0, r3
 8003dde:	bd80      	pop	{r7, pc}
 8003de0:	40021000 	.word	0x40021000
 8003de4:	08009800 	.word	0x08009800

08003de8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b083      	sub	sp, #12
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
 8003df0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	220f      	movs	r2, #15
 8003df6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003df8:	4b12      	ldr	r3, [pc, #72]	; (8003e44 <HAL_RCC_GetClockConfig+0x5c>)
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	f003 0203 	and.w	r2, r3, #3
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003e04:	4b0f      	ldr	r3, [pc, #60]	; (8003e44 <HAL_RCC_GetClockConfig+0x5c>)
 8003e06:	689b      	ldr	r3, [r3, #8]
 8003e08:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003e10:	4b0c      	ldr	r3, [pc, #48]	; (8003e44 <HAL_RCC_GetClockConfig+0x5c>)
 8003e12:	689b      	ldr	r3, [r3, #8]
 8003e14:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003e1c:	4b09      	ldr	r3, [pc, #36]	; (8003e44 <HAL_RCC_GetClockConfig+0x5c>)
 8003e1e:	689b      	ldr	r3, [r3, #8]
 8003e20:	08db      	lsrs	r3, r3, #3
 8003e22:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003e2a:	4b07      	ldr	r3, [pc, #28]	; (8003e48 <HAL_RCC_GetClockConfig+0x60>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f003 0207 	and.w	r2, r3, #7
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	601a      	str	r2, [r3, #0]
}
 8003e36:	bf00      	nop
 8003e38:	370c      	adds	r7, #12
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e40:	4770      	bx	lr
 8003e42:	bf00      	nop
 8003e44:	40021000 	.word	0x40021000
 8003e48:	40022000 	.word	0x40022000

08003e4c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b086      	sub	sp, #24
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003e54:	2300      	movs	r3, #0
 8003e56:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003e58:	4b2a      	ldr	r3, [pc, #168]	; (8003f04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d003      	beq.n	8003e6c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003e64:	f7ff f9e6 	bl	8003234 <HAL_PWREx_GetVoltageRange>
 8003e68:	6178      	str	r0, [r7, #20]
 8003e6a:	e014      	b.n	8003e96 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003e6c:	4b25      	ldr	r3, [pc, #148]	; (8003f04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e70:	4a24      	ldr	r2, [pc, #144]	; (8003f04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e76:	6593      	str	r3, [r2, #88]	; 0x58
 8003e78:	4b22      	ldr	r3, [pc, #136]	; (8003f04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e80:	60fb      	str	r3, [r7, #12]
 8003e82:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003e84:	f7ff f9d6 	bl	8003234 <HAL_PWREx_GetVoltageRange>
 8003e88:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003e8a:	4b1e      	ldr	r3, [pc, #120]	; (8003f04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e8e:	4a1d      	ldr	r2, [pc, #116]	; (8003f04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003e90:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e94:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e9c:	d10b      	bne.n	8003eb6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2b80      	cmp	r3, #128	; 0x80
 8003ea2:	d919      	bls.n	8003ed8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2ba0      	cmp	r3, #160	; 0xa0
 8003ea8:	d902      	bls.n	8003eb0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003eaa:	2302      	movs	r3, #2
 8003eac:	613b      	str	r3, [r7, #16]
 8003eae:	e013      	b.n	8003ed8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	613b      	str	r3, [r7, #16]
 8003eb4:	e010      	b.n	8003ed8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2b80      	cmp	r3, #128	; 0x80
 8003eba:	d902      	bls.n	8003ec2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003ebc:	2303      	movs	r3, #3
 8003ebe:	613b      	str	r3, [r7, #16]
 8003ec0:	e00a      	b.n	8003ed8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2b80      	cmp	r3, #128	; 0x80
 8003ec6:	d102      	bne.n	8003ece <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003ec8:	2302      	movs	r3, #2
 8003eca:	613b      	str	r3, [r7, #16]
 8003ecc:	e004      	b.n	8003ed8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2b70      	cmp	r3, #112	; 0x70
 8003ed2:	d101      	bne.n	8003ed8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003ed8:	4b0b      	ldr	r3, [pc, #44]	; (8003f08 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f023 0207 	bic.w	r2, r3, #7
 8003ee0:	4909      	ldr	r1, [pc, #36]	; (8003f08 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003ee8:	4b07      	ldr	r3, [pc, #28]	; (8003f08 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f003 0307 	and.w	r3, r3, #7
 8003ef0:	693a      	ldr	r2, [r7, #16]
 8003ef2:	429a      	cmp	r2, r3
 8003ef4:	d001      	beq.n	8003efa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e000      	b.n	8003efc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003efa:	2300      	movs	r3, #0
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	3718      	adds	r7, #24
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}
 8003f04:	40021000 	.word	0x40021000
 8003f08:	40022000 	.word	0x40022000

08003f0c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b086      	sub	sp, #24
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003f14:	2300      	movs	r3, #0
 8003f16:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003f18:	2300      	movs	r3, #0
 8003f1a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d041      	beq.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003f2c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003f30:	d02a      	beq.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003f32:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003f36:	d824      	bhi.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003f38:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003f3c:	d008      	beq.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003f3e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003f42:	d81e      	bhi.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d00a      	beq.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003f48:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003f4c:	d010      	beq.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003f4e:	e018      	b.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003f50:	4b86      	ldr	r3, [pc, #536]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	4a85      	ldr	r2, [pc, #532]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f56:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f5a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003f5c:	e015      	b.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	3304      	adds	r3, #4
 8003f62:	2100      	movs	r1, #0
 8003f64:	4618      	mov	r0, r3
 8003f66:	f000 fabb 	bl	80044e0 <RCCEx_PLLSAI1_Config>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003f6e:	e00c      	b.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	3320      	adds	r3, #32
 8003f74:	2100      	movs	r1, #0
 8003f76:	4618      	mov	r0, r3
 8003f78:	f000 fba6 	bl	80046c8 <RCCEx_PLLSAI2_Config>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003f80:	e003      	b.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f82:	2301      	movs	r3, #1
 8003f84:	74fb      	strb	r3, [r7, #19]
      break;
 8003f86:	e000      	b.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003f88:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f8a:	7cfb      	ldrb	r3, [r7, #19]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d10b      	bne.n	8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003f90:	4b76      	ldr	r3, [pc, #472]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003f92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f96:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003f9e:	4973      	ldr	r1, [pc, #460]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003fa6:	e001      	b.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fa8:	7cfb      	ldrb	r3, [r7, #19]
 8003faa:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d041      	beq.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003fbc:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003fc0:	d02a      	beq.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003fc2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003fc6:	d824      	bhi.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003fc8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003fcc:	d008      	beq.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003fce:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003fd2:	d81e      	bhi.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d00a      	beq.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003fd8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003fdc:	d010      	beq.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003fde:	e018      	b.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003fe0:	4b62      	ldr	r3, [pc, #392]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fe2:	68db      	ldr	r3, [r3, #12]
 8003fe4:	4a61      	ldr	r2, [pc, #388]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003fe6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fea:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003fec:	e015      	b.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	3304      	adds	r3, #4
 8003ff2:	2100      	movs	r1, #0
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	f000 fa73 	bl	80044e0 <RCCEx_PLLSAI1_Config>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003ffe:	e00c      	b.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	3320      	adds	r3, #32
 8004004:	2100      	movs	r1, #0
 8004006:	4618      	mov	r0, r3
 8004008:	f000 fb5e 	bl	80046c8 <RCCEx_PLLSAI2_Config>
 800400c:	4603      	mov	r3, r0
 800400e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004010:	e003      	b.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	74fb      	strb	r3, [r7, #19]
      break;
 8004016:	e000      	b.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004018:	bf00      	nop
    }

    if(ret == HAL_OK)
 800401a:	7cfb      	ldrb	r3, [r7, #19]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d10b      	bne.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004020:	4b52      	ldr	r3, [pc, #328]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004022:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004026:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800402e:	494f      	ldr	r1, [pc, #316]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004030:	4313      	orrs	r3, r2
 8004032:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004036:	e001      	b.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004038:	7cfb      	ldrb	r3, [r7, #19]
 800403a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004044:	2b00      	cmp	r3, #0
 8004046:	f000 80a0 	beq.w	800418a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800404a:	2300      	movs	r3, #0
 800404c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800404e:	4b47      	ldr	r3, [pc, #284]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004050:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004052:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004056:	2b00      	cmp	r3, #0
 8004058:	d101      	bne.n	800405e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800405a:	2301      	movs	r3, #1
 800405c:	e000      	b.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800405e:	2300      	movs	r3, #0
 8004060:	2b00      	cmp	r3, #0
 8004062:	d00d      	beq.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004064:	4b41      	ldr	r3, [pc, #260]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004066:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004068:	4a40      	ldr	r2, [pc, #256]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800406a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800406e:	6593      	str	r3, [r2, #88]	; 0x58
 8004070:	4b3e      	ldr	r3, [pc, #248]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004072:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004074:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004078:	60bb      	str	r3, [r7, #8]
 800407a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800407c:	2301      	movs	r3, #1
 800407e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004080:	4b3b      	ldr	r3, [pc, #236]	; (8004170 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a3a      	ldr	r2, [pc, #232]	; (8004170 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004086:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800408a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800408c:	f7fc fe2a 	bl	8000ce4 <HAL_GetTick>
 8004090:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004092:	e009      	b.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004094:	f7fc fe26 	bl	8000ce4 <HAL_GetTick>
 8004098:	4602      	mov	r2, r0
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	1ad3      	subs	r3, r2, r3
 800409e:	2b02      	cmp	r3, #2
 80040a0:	d902      	bls.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80040a2:	2303      	movs	r3, #3
 80040a4:	74fb      	strb	r3, [r7, #19]
        break;
 80040a6:	e005      	b.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80040a8:	4b31      	ldr	r3, [pc, #196]	; (8004170 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d0ef      	beq.n	8004094 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80040b4:	7cfb      	ldrb	r3, [r7, #19]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d15c      	bne.n	8004174 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80040ba:	4b2c      	ldr	r3, [pc, #176]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040c0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040c4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80040c6:	697b      	ldr	r3, [r7, #20]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d01f      	beq.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x200>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80040d2:	697a      	ldr	r2, [r7, #20]
 80040d4:	429a      	cmp	r2, r3
 80040d6:	d019      	beq.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80040d8:	4b24      	ldr	r3, [pc, #144]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040e2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80040e4:	4b21      	ldr	r3, [pc, #132]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040ea:	4a20      	ldr	r2, [pc, #128]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80040f4:	4b1d      	ldr	r3, [pc, #116]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040fa:	4a1c      	ldr	r2, [pc, #112]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004100:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004104:	4a19      	ldr	r2, [pc, #100]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004106:	697b      	ldr	r3, [r7, #20]
 8004108:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800410c:	697b      	ldr	r3, [r7, #20]
 800410e:	f003 0301 	and.w	r3, r3, #1
 8004112:	2b00      	cmp	r3, #0
 8004114:	d016      	beq.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004116:	f7fc fde5 	bl	8000ce4 <HAL_GetTick>
 800411a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800411c:	e00b      	b.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800411e:	f7fc fde1 	bl	8000ce4 <HAL_GetTick>
 8004122:	4602      	mov	r2, r0
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	1ad3      	subs	r3, r2, r3
 8004128:	f241 3288 	movw	r2, #5000	; 0x1388
 800412c:	4293      	cmp	r3, r2
 800412e:	d902      	bls.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004130:	2303      	movs	r3, #3
 8004132:	74fb      	strb	r3, [r7, #19]
            break;
 8004134:	e006      	b.n	8004144 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004136:	4b0d      	ldr	r3, [pc, #52]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004138:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800413c:	f003 0302 	and.w	r3, r3, #2
 8004140:	2b00      	cmp	r3, #0
 8004142:	d0ec      	beq.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004144:	7cfb      	ldrb	r3, [r7, #19]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d10c      	bne.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800414a:	4b08      	ldr	r3, [pc, #32]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800414c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004150:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800415a:	4904      	ldr	r1, [pc, #16]	; (800416c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800415c:	4313      	orrs	r3, r2
 800415e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004162:	e009      	b.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004164:	7cfb      	ldrb	r3, [r7, #19]
 8004166:	74bb      	strb	r3, [r7, #18]
 8004168:	e006      	b.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800416a:	bf00      	nop
 800416c:	40021000 	.word	0x40021000
 8004170:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004174:	7cfb      	ldrb	r3, [r7, #19]
 8004176:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004178:	7c7b      	ldrb	r3, [r7, #17]
 800417a:	2b01      	cmp	r3, #1
 800417c:	d105      	bne.n	800418a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800417e:	4b9e      	ldr	r3, [pc, #632]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004180:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004182:	4a9d      	ldr	r2, [pc, #628]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004184:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004188:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f003 0301 	and.w	r3, r3, #1
 8004192:	2b00      	cmp	r3, #0
 8004194:	d00a      	beq.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004196:	4b98      	ldr	r3, [pc, #608]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004198:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800419c:	f023 0203 	bic.w	r2, r3, #3
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041a4:	4994      	ldr	r1, [pc, #592]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041a6:	4313      	orrs	r3, r2
 80041a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 0302 	and.w	r3, r3, #2
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d00a      	beq.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80041b8:	4b8f      	ldr	r3, [pc, #572]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041be:	f023 020c 	bic.w	r2, r3, #12
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041c6:	498c      	ldr	r1, [pc, #560]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041c8:	4313      	orrs	r3, r2
 80041ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f003 0304 	and.w	r3, r3, #4
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d00a      	beq.n	80041f0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80041da:	4b87      	ldr	r3, [pc, #540]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041e0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e8:	4983      	ldr	r1, [pc, #524]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041ea:	4313      	orrs	r3, r2
 80041ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 0308 	and.w	r3, r3, #8
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d00a      	beq.n	8004212 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80041fc:	4b7e      	ldr	r3, [pc, #504]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80041fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004202:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800420a:	497b      	ldr	r1, [pc, #492]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800420c:	4313      	orrs	r3, r2
 800420e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f003 0310 	and.w	r3, r3, #16
 800421a:	2b00      	cmp	r3, #0
 800421c:	d00a      	beq.n	8004234 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800421e:	4b76      	ldr	r3, [pc, #472]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004220:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004224:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800422c:	4972      	ldr	r1, [pc, #456]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800422e:	4313      	orrs	r3, r2
 8004230:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f003 0320 	and.w	r3, r3, #32
 800423c:	2b00      	cmp	r3, #0
 800423e:	d00a      	beq.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004240:	4b6d      	ldr	r3, [pc, #436]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004242:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004246:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800424e:	496a      	ldr	r1, [pc, #424]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004250:	4313      	orrs	r3, r2
 8004252:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800425e:	2b00      	cmp	r3, #0
 8004260:	d00a      	beq.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004262:	4b65      	ldr	r3, [pc, #404]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004264:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004268:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004270:	4961      	ldr	r1, [pc, #388]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004272:	4313      	orrs	r3, r2
 8004274:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004280:	2b00      	cmp	r3, #0
 8004282:	d00a      	beq.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004284:	4b5c      	ldr	r3, [pc, #368]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004286:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800428a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004292:	4959      	ldr	r1, [pc, #356]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004294:	4313      	orrs	r3, r2
 8004296:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d00a      	beq.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80042a6:	4b54      	ldr	r3, [pc, #336]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042ac:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042b4:	4950      	ldr	r1, [pc, #320]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042b6:	4313      	orrs	r3, r2
 80042b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d00a      	beq.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80042c8:	4b4b      	ldr	r3, [pc, #300]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042ce:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042d6:	4948      	ldr	r1, [pc, #288]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042d8:	4313      	orrs	r3, r2
 80042da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d00a      	beq.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80042ea:	4b43      	ldr	r3, [pc, #268]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042f0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042f8:	493f      	ldr	r1, [pc, #252]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042fa:	4313      	orrs	r3, r2
 80042fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004308:	2b00      	cmp	r3, #0
 800430a:	d028      	beq.n	800435e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800430c:	4b3a      	ldr	r3, [pc, #232]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800430e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004312:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800431a:	4937      	ldr	r1, [pc, #220]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800431c:	4313      	orrs	r3, r2
 800431e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004326:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800432a:	d106      	bne.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800432c:	4b32      	ldr	r3, [pc, #200]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800432e:	68db      	ldr	r3, [r3, #12]
 8004330:	4a31      	ldr	r2, [pc, #196]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004332:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004336:	60d3      	str	r3, [r2, #12]
 8004338:	e011      	b.n	800435e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800433e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004342:	d10c      	bne.n	800435e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	3304      	adds	r3, #4
 8004348:	2101      	movs	r1, #1
 800434a:	4618      	mov	r0, r3
 800434c:	f000 f8c8 	bl	80044e0 <RCCEx_PLLSAI1_Config>
 8004350:	4603      	mov	r3, r0
 8004352:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004354:	7cfb      	ldrb	r3, [r7, #19]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d001      	beq.n	800435e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800435a:	7cfb      	ldrb	r3, [r7, #19]
 800435c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004366:	2b00      	cmp	r3, #0
 8004368:	d028      	beq.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800436a:	4b23      	ldr	r3, [pc, #140]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800436c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004370:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004378:	491f      	ldr	r1, [pc, #124]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800437a:	4313      	orrs	r3, r2
 800437c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004384:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004388:	d106      	bne.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800438a:	4b1b      	ldr	r3, [pc, #108]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800438c:	68db      	ldr	r3, [r3, #12]
 800438e:	4a1a      	ldr	r2, [pc, #104]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004390:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004394:	60d3      	str	r3, [r2, #12]
 8004396:	e011      	b.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800439c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80043a0:	d10c      	bne.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	3304      	adds	r3, #4
 80043a6:	2101      	movs	r1, #1
 80043a8:	4618      	mov	r0, r3
 80043aa:	f000 f899 	bl	80044e0 <RCCEx_PLLSAI1_Config>
 80043ae:	4603      	mov	r3, r0
 80043b0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80043b2:	7cfb      	ldrb	r3, [r7, #19]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d001      	beq.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80043b8:	7cfb      	ldrb	r3, [r7, #19]
 80043ba:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d02b      	beq.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80043c8:	4b0b      	ldr	r3, [pc, #44]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043ce:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043d6:	4908      	ldr	r1, [pc, #32]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043d8:	4313      	orrs	r3, r2
 80043da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80043e6:	d109      	bne.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043e8:	4b03      	ldr	r3, [pc, #12]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043ea:	68db      	ldr	r3, [r3, #12]
 80043ec:	4a02      	ldr	r2, [pc, #8]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80043f2:	60d3      	str	r3, [r2, #12]
 80043f4:	e014      	b.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80043f6:	bf00      	nop
 80043f8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004400:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004404:	d10c      	bne.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	3304      	adds	r3, #4
 800440a:	2101      	movs	r1, #1
 800440c:	4618      	mov	r0, r3
 800440e:	f000 f867 	bl	80044e0 <RCCEx_PLLSAI1_Config>
 8004412:	4603      	mov	r3, r0
 8004414:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004416:	7cfb      	ldrb	r3, [r7, #19]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d001      	beq.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800441c:	7cfb      	ldrb	r3, [r7, #19]
 800441e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004428:	2b00      	cmp	r3, #0
 800442a:	d02f      	beq.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800442c:	4b2b      	ldr	r3, [pc, #172]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800442e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004432:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800443a:	4928      	ldr	r1, [pc, #160]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800443c:	4313      	orrs	r3, r2
 800443e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004446:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800444a:	d10d      	bne.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	3304      	adds	r3, #4
 8004450:	2102      	movs	r1, #2
 8004452:	4618      	mov	r0, r3
 8004454:	f000 f844 	bl	80044e0 <RCCEx_PLLSAI1_Config>
 8004458:	4603      	mov	r3, r0
 800445a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800445c:	7cfb      	ldrb	r3, [r7, #19]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d014      	beq.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004462:	7cfb      	ldrb	r3, [r7, #19]
 8004464:	74bb      	strb	r3, [r7, #18]
 8004466:	e011      	b.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800446c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004470:	d10c      	bne.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	3320      	adds	r3, #32
 8004476:	2102      	movs	r1, #2
 8004478:	4618      	mov	r0, r3
 800447a:	f000 f925 	bl	80046c8 <RCCEx_PLLSAI2_Config>
 800447e:	4603      	mov	r3, r0
 8004480:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004482:	7cfb      	ldrb	r3, [r7, #19]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d001      	beq.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004488:	7cfb      	ldrb	r3, [r7, #19]
 800448a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004494:	2b00      	cmp	r3, #0
 8004496:	d00a      	beq.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004498:	4b10      	ldr	r3, [pc, #64]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800449a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800449e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80044a6:	490d      	ldr	r1, [pc, #52]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80044a8:	4313      	orrs	r3, r2
 80044aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d00b      	beq.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80044ba:	4b08      	ldr	r3, [pc, #32]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80044bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044c0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80044ca:	4904      	ldr	r1, [pc, #16]	; (80044dc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80044cc:	4313      	orrs	r3, r2
 80044ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80044d2:	7cbb      	ldrb	r3, [r7, #18]
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	3718      	adds	r7, #24
 80044d8:	46bd      	mov	sp, r7
 80044da:	bd80      	pop	{r7, pc}
 80044dc:	40021000 	.word	0x40021000

080044e0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b084      	sub	sp, #16
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
 80044e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80044ea:	2300      	movs	r3, #0
 80044ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80044ee:	4b75      	ldr	r3, [pc, #468]	; (80046c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044f0:	68db      	ldr	r3, [r3, #12]
 80044f2:	f003 0303 	and.w	r3, r3, #3
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d018      	beq.n	800452c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80044fa:	4b72      	ldr	r3, [pc, #456]	; (80046c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80044fc:	68db      	ldr	r3, [r3, #12]
 80044fe:	f003 0203 	and.w	r2, r3, #3
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	429a      	cmp	r2, r3
 8004508:	d10d      	bne.n	8004526 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
       ||
 800450e:	2b00      	cmp	r3, #0
 8004510:	d009      	beq.n	8004526 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004512:	4b6c      	ldr	r3, [pc, #432]	; (80046c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004514:	68db      	ldr	r3, [r3, #12]
 8004516:	091b      	lsrs	r3, r3, #4
 8004518:	f003 0307 	and.w	r3, r3, #7
 800451c:	1c5a      	adds	r2, r3, #1
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	685b      	ldr	r3, [r3, #4]
       ||
 8004522:	429a      	cmp	r2, r3
 8004524:	d047      	beq.n	80045b6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	73fb      	strb	r3, [r7, #15]
 800452a:	e044      	b.n	80045b6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	2b03      	cmp	r3, #3
 8004532:	d018      	beq.n	8004566 <RCCEx_PLLSAI1_Config+0x86>
 8004534:	2b03      	cmp	r3, #3
 8004536:	d825      	bhi.n	8004584 <RCCEx_PLLSAI1_Config+0xa4>
 8004538:	2b01      	cmp	r3, #1
 800453a:	d002      	beq.n	8004542 <RCCEx_PLLSAI1_Config+0x62>
 800453c:	2b02      	cmp	r3, #2
 800453e:	d009      	beq.n	8004554 <RCCEx_PLLSAI1_Config+0x74>
 8004540:	e020      	b.n	8004584 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004542:	4b60      	ldr	r3, [pc, #384]	; (80046c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f003 0302 	and.w	r3, r3, #2
 800454a:	2b00      	cmp	r3, #0
 800454c:	d11d      	bne.n	800458a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800454e:	2301      	movs	r3, #1
 8004550:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004552:	e01a      	b.n	800458a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004554:	4b5b      	ldr	r3, [pc, #364]	; (80046c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800455c:	2b00      	cmp	r3, #0
 800455e:	d116      	bne.n	800458e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004560:	2301      	movs	r3, #1
 8004562:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004564:	e013      	b.n	800458e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004566:	4b57      	ldr	r3, [pc, #348]	; (80046c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800456e:	2b00      	cmp	r3, #0
 8004570:	d10f      	bne.n	8004592 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004572:	4b54      	ldr	r3, [pc, #336]	; (80046c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800457a:	2b00      	cmp	r3, #0
 800457c:	d109      	bne.n	8004592 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004582:	e006      	b.n	8004592 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004584:	2301      	movs	r3, #1
 8004586:	73fb      	strb	r3, [r7, #15]
      break;
 8004588:	e004      	b.n	8004594 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800458a:	bf00      	nop
 800458c:	e002      	b.n	8004594 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800458e:	bf00      	nop
 8004590:	e000      	b.n	8004594 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004592:	bf00      	nop
    }

    if(status == HAL_OK)
 8004594:	7bfb      	ldrb	r3, [r7, #15]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d10d      	bne.n	80045b6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800459a:	4b4a      	ldr	r3, [pc, #296]	; (80046c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800459c:	68db      	ldr	r3, [r3, #12]
 800459e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6819      	ldr	r1, [r3, #0]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	3b01      	subs	r3, #1
 80045ac:	011b      	lsls	r3, r3, #4
 80045ae:	430b      	orrs	r3, r1
 80045b0:	4944      	ldr	r1, [pc, #272]	; (80046c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045b2:	4313      	orrs	r3, r2
 80045b4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80045b6:	7bfb      	ldrb	r3, [r7, #15]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d17d      	bne.n	80046b8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80045bc:	4b41      	ldr	r3, [pc, #260]	; (80046c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a40      	ldr	r2, [pc, #256]	; (80046c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045c2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80045c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045c8:	f7fc fb8c 	bl	8000ce4 <HAL_GetTick>
 80045cc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80045ce:	e009      	b.n	80045e4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80045d0:	f7fc fb88 	bl	8000ce4 <HAL_GetTick>
 80045d4:	4602      	mov	r2, r0
 80045d6:	68bb      	ldr	r3, [r7, #8]
 80045d8:	1ad3      	subs	r3, r2, r3
 80045da:	2b02      	cmp	r3, #2
 80045dc:	d902      	bls.n	80045e4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80045de:	2303      	movs	r3, #3
 80045e0:	73fb      	strb	r3, [r7, #15]
        break;
 80045e2:	e005      	b.n	80045f0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80045e4:	4b37      	ldr	r3, [pc, #220]	; (80046c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d1ef      	bne.n	80045d0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80045f0:	7bfb      	ldrb	r3, [r7, #15]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d160      	bne.n	80046b8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d111      	bne.n	8004620 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80045fc:	4b31      	ldr	r3, [pc, #196]	; (80046c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045fe:	691b      	ldr	r3, [r3, #16]
 8004600:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004604:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004608:	687a      	ldr	r2, [r7, #4]
 800460a:	6892      	ldr	r2, [r2, #8]
 800460c:	0211      	lsls	r1, r2, #8
 800460e:	687a      	ldr	r2, [r7, #4]
 8004610:	68d2      	ldr	r2, [r2, #12]
 8004612:	0912      	lsrs	r2, r2, #4
 8004614:	0452      	lsls	r2, r2, #17
 8004616:	430a      	orrs	r2, r1
 8004618:	492a      	ldr	r1, [pc, #168]	; (80046c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800461a:	4313      	orrs	r3, r2
 800461c:	610b      	str	r3, [r1, #16]
 800461e:	e027      	b.n	8004670 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	2b01      	cmp	r3, #1
 8004624:	d112      	bne.n	800464c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004626:	4b27      	ldr	r3, [pc, #156]	; (80046c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004628:	691b      	ldr	r3, [r3, #16]
 800462a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800462e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004632:	687a      	ldr	r2, [r7, #4]
 8004634:	6892      	ldr	r2, [r2, #8]
 8004636:	0211      	lsls	r1, r2, #8
 8004638:	687a      	ldr	r2, [r7, #4]
 800463a:	6912      	ldr	r2, [r2, #16]
 800463c:	0852      	lsrs	r2, r2, #1
 800463e:	3a01      	subs	r2, #1
 8004640:	0552      	lsls	r2, r2, #21
 8004642:	430a      	orrs	r2, r1
 8004644:	491f      	ldr	r1, [pc, #124]	; (80046c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004646:	4313      	orrs	r3, r2
 8004648:	610b      	str	r3, [r1, #16]
 800464a:	e011      	b.n	8004670 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800464c:	4b1d      	ldr	r3, [pc, #116]	; (80046c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800464e:	691b      	ldr	r3, [r3, #16]
 8004650:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004654:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004658:	687a      	ldr	r2, [r7, #4]
 800465a:	6892      	ldr	r2, [r2, #8]
 800465c:	0211      	lsls	r1, r2, #8
 800465e:	687a      	ldr	r2, [r7, #4]
 8004660:	6952      	ldr	r2, [r2, #20]
 8004662:	0852      	lsrs	r2, r2, #1
 8004664:	3a01      	subs	r2, #1
 8004666:	0652      	lsls	r2, r2, #25
 8004668:	430a      	orrs	r2, r1
 800466a:	4916      	ldr	r1, [pc, #88]	; (80046c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800466c:	4313      	orrs	r3, r2
 800466e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004670:	4b14      	ldr	r3, [pc, #80]	; (80046c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4a13      	ldr	r2, [pc, #76]	; (80046c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004676:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800467a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800467c:	f7fc fb32 	bl	8000ce4 <HAL_GetTick>
 8004680:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004682:	e009      	b.n	8004698 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004684:	f7fc fb2e 	bl	8000ce4 <HAL_GetTick>
 8004688:	4602      	mov	r2, r0
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	1ad3      	subs	r3, r2, r3
 800468e:	2b02      	cmp	r3, #2
 8004690:	d902      	bls.n	8004698 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004692:	2303      	movs	r3, #3
 8004694:	73fb      	strb	r3, [r7, #15]
          break;
 8004696:	e005      	b.n	80046a4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004698:	4b0a      	ldr	r3, [pc, #40]	; (80046c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d0ef      	beq.n	8004684 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80046a4:	7bfb      	ldrb	r3, [r7, #15]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d106      	bne.n	80046b8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80046aa:	4b06      	ldr	r3, [pc, #24]	; (80046c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046ac:	691a      	ldr	r2, [r3, #16]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	699b      	ldr	r3, [r3, #24]
 80046b2:	4904      	ldr	r1, [pc, #16]	; (80046c4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046b4:	4313      	orrs	r3, r2
 80046b6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80046b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3710      	adds	r7, #16
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}
 80046c2:	bf00      	nop
 80046c4:	40021000 	.word	0x40021000

080046c8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b084      	sub	sp, #16
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80046d2:	2300      	movs	r3, #0
 80046d4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80046d6:	4b6a      	ldr	r3, [pc, #424]	; (8004880 <RCCEx_PLLSAI2_Config+0x1b8>)
 80046d8:	68db      	ldr	r3, [r3, #12]
 80046da:	f003 0303 	and.w	r3, r3, #3
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d018      	beq.n	8004714 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80046e2:	4b67      	ldr	r3, [pc, #412]	; (8004880 <RCCEx_PLLSAI2_Config+0x1b8>)
 80046e4:	68db      	ldr	r3, [r3, #12]
 80046e6:	f003 0203 	and.w	r2, r3, #3
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	429a      	cmp	r2, r3
 80046f0:	d10d      	bne.n	800470e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
       ||
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d009      	beq.n	800470e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80046fa:	4b61      	ldr	r3, [pc, #388]	; (8004880 <RCCEx_PLLSAI2_Config+0x1b8>)
 80046fc:	68db      	ldr	r3, [r3, #12]
 80046fe:	091b      	lsrs	r3, r3, #4
 8004700:	f003 0307 	and.w	r3, r3, #7
 8004704:	1c5a      	adds	r2, r3, #1
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	685b      	ldr	r3, [r3, #4]
       ||
 800470a:	429a      	cmp	r2, r3
 800470c:	d047      	beq.n	800479e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	73fb      	strb	r3, [r7, #15]
 8004712:	e044      	b.n	800479e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	2b03      	cmp	r3, #3
 800471a:	d018      	beq.n	800474e <RCCEx_PLLSAI2_Config+0x86>
 800471c:	2b03      	cmp	r3, #3
 800471e:	d825      	bhi.n	800476c <RCCEx_PLLSAI2_Config+0xa4>
 8004720:	2b01      	cmp	r3, #1
 8004722:	d002      	beq.n	800472a <RCCEx_PLLSAI2_Config+0x62>
 8004724:	2b02      	cmp	r3, #2
 8004726:	d009      	beq.n	800473c <RCCEx_PLLSAI2_Config+0x74>
 8004728:	e020      	b.n	800476c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800472a:	4b55      	ldr	r3, [pc, #340]	; (8004880 <RCCEx_PLLSAI2_Config+0x1b8>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 0302 	and.w	r3, r3, #2
 8004732:	2b00      	cmp	r3, #0
 8004734:	d11d      	bne.n	8004772 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004736:	2301      	movs	r3, #1
 8004738:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800473a:	e01a      	b.n	8004772 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800473c:	4b50      	ldr	r3, [pc, #320]	; (8004880 <RCCEx_PLLSAI2_Config+0x1b8>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004744:	2b00      	cmp	r3, #0
 8004746:	d116      	bne.n	8004776 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800474c:	e013      	b.n	8004776 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800474e:	4b4c      	ldr	r3, [pc, #304]	; (8004880 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004756:	2b00      	cmp	r3, #0
 8004758:	d10f      	bne.n	800477a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800475a:	4b49      	ldr	r3, [pc, #292]	; (8004880 <RCCEx_PLLSAI2_Config+0x1b8>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004762:	2b00      	cmp	r3, #0
 8004764:	d109      	bne.n	800477a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800476a:	e006      	b.n	800477a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	73fb      	strb	r3, [r7, #15]
      break;
 8004770:	e004      	b.n	800477c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004772:	bf00      	nop
 8004774:	e002      	b.n	800477c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004776:	bf00      	nop
 8004778:	e000      	b.n	800477c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800477a:	bf00      	nop
    }

    if(status == HAL_OK)
 800477c:	7bfb      	ldrb	r3, [r7, #15]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d10d      	bne.n	800479e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004782:	4b3f      	ldr	r3, [pc, #252]	; (8004880 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004784:	68db      	ldr	r3, [r3, #12]
 8004786:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6819      	ldr	r1, [r3, #0]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	3b01      	subs	r3, #1
 8004794:	011b      	lsls	r3, r3, #4
 8004796:	430b      	orrs	r3, r1
 8004798:	4939      	ldr	r1, [pc, #228]	; (8004880 <RCCEx_PLLSAI2_Config+0x1b8>)
 800479a:	4313      	orrs	r3, r2
 800479c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800479e:	7bfb      	ldrb	r3, [r7, #15]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d167      	bne.n	8004874 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80047a4:	4b36      	ldr	r3, [pc, #216]	; (8004880 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a35      	ldr	r2, [pc, #212]	; (8004880 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80047ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047b0:	f7fc fa98 	bl	8000ce4 <HAL_GetTick>
 80047b4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80047b6:	e009      	b.n	80047cc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80047b8:	f7fc fa94 	bl	8000ce4 <HAL_GetTick>
 80047bc:	4602      	mov	r2, r0
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	1ad3      	subs	r3, r2, r3
 80047c2:	2b02      	cmp	r3, #2
 80047c4:	d902      	bls.n	80047cc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80047c6:	2303      	movs	r3, #3
 80047c8:	73fb      	strb	r3, [r7, #15]
        break;
 80047ca:	e005      	b.n	80047d8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80047cc:	4b2c      	ldr	r3, [pc, #176]	; (8004880 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d1ef      	bne.n	80047b8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80047d8:	7bfb      	ldrb	r3, [r7, #15]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d14a      	bne.n	8004874 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d111      	bne.n	8004808 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80047e4:	4b26      	ldr	r3, [pc, #152]	; (8004880 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047e6:	695b      	ldr	r3, [r3, #20]
 80047e8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80047ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047f0:	687a      	ldr	r2, [r7, #4]
 80047f2:	6892      	ldr	r2, [r2, #8]
 80047f4:	0211      	lsls	r1, r2, #8
 80047f6:	687a      	ldr	r2, [r7, #4]
 80047f8:	68d2      	ldr	r2, [r2, #12]
 80047fa:	0912      	lsrs	r2, r2, #4
 80047fc:	0452      	lsls	r2, r2, #17
 80047fe:	430a      	orrs	r2, r1
 8004800:	491f      	ldr	r1, [pc, #124]	; (8004880 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004802:	4313      	orrs	r3, r2
 8004804:	614b      	str	r3, [r1, #20]
 8004806:	e011      	b.n	800482c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004808:	4b1d      	ldr	r3, [pc, #116]	; (8004880 <RCCEx_PLLSAI2_Config+0x1b8>)
 800480a:	695b      	ldr	r3, [r3, #20]
 800480c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004810:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004814:	687a      	ldr	r2, [r7, #4]
 8004816:	6892      	ldr	r2, [r2, #8]
 8004818:	0211      	lsls	r1, r2, #8
 800481a:	687a      	ldr	r2, [r7, #4]
 800481c:	6912      	ldr	r2, [r2, #16]
 800481e:	0852      	lsrs	r2, r2, #1
 8004820:	3a01      	subs	r2, #1
 8004822:	0652      	lsls	r2, r2, #25
 8004824:	430a      	orrs	r2, r1
 8004826:	4916      	ldr	r1, [pc, #88]	; (8004880 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004828:	4313      	orrs	r3, r2
 800482a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800482c:	4b14      	ldr	r3, [pc, #80]	; (8004880 <RCCEx_PLLSAI2_Config+0x1b8>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a13      	ldr	r2, [pc, #76]	; (8004880 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004832:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004836:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004838:	f7fc fa54 	bl	8000ce4 <HAL_GetTick>
 800483c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800483e:	e009      	b.n	8004854 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004840:	f7fc fa50 	bl	8000ce4 <HAL_GetTick>
 8004844:	4602      	mov	r2, r0
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	1ad3      	subs	r3, r2, r3
 800484a:	2b02      	cmp	r3, #2
 800484c:	d902      	bls.n	8004854 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800484e:	2303      	movs	r3, #3
 8004850:	73fb      	strb	r3, [r7, #15]
          break;
 8004852:	e005      	b.n	8004860 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004854:	4b0a      	ldr	r3, [pc, #40]	; (8004880 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800485c:	2b00      	cmp	r3, #0
 800485e:	d0ef      	beq.n	8004840 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004860:	7bfb      	ldrb	r3, [r7, #15]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d106      	bne.n	8004874 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004866:	4b06      	ldr	r3, [pc, #24]	; (8004880 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004868:	695a      	ldr	r2, [r3, #20]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	695b      	ldr	r3, [r3, #20]
 800486e:	4904      	ldr	r1, [pc, #16]	; (8004880 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004870:	4313      	orrs	r3, r2
 8004872:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004874:	7bfb      	ldrb	r3, [r7, #15]
}
 8004876:	4618      	mov	r0, r3
 8004878:	3710      	adds	r7, #16
 800487a:	46bd      	mov	sp, r7
 800487c:	bd80      	pop	{r7, pc}
 800487e:	bf00      	nop
 8004880:	40021000 	.word	0x40021000

08004884 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b082      	sub	sp, #8
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d101      	bne.n	8004896 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	e049      	b.n	800492a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800489c:	b2db      	uxtb	r3, r3
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d106      	bne.n	80048b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2200      	movs	r2, #0
 80048a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80048aa:	6878      	ldr	r0, [r7, #4]
 80048ac:	f000 f841 	bl	8004932 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2202      	movs	r2, #2
 80048b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681a      	ldr	r2, [r3, #0]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	3304      	adds	r3, #4
 80048c0:	4619      	mov	r1, r3
 80048c2:	4610      	mov	r0, r2
 80048c4:	f000 f9f8 	bl	8004cb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2201      	movs	r2, #1
 80048cc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2201      	movs	r2, #1
 80048d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2201      	movs	r2, #1
 80048dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2201      	movs	r2, #1
 80048e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2201      	movs	r2, #1
 80048ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2201      	movs	r2, #1
 80048f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2201      	movs	r2, #1
 80048fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2201      	movs	r2, #1
 8004904:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2201      	movs	r2, #1
 8004914:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004928:	2300      	movs	r3, #0
}
 800492a:	4618      	mov	r0, r3
 800492c:	3708      	adds	r7, #8
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}

08004932 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004932:	b480      	push	{r7}
 8004934:	b083      	sub	sp, #12
 8004936:	af00      	add	r7, sp, #0
 8004938:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800493a:	bf00      	nop
 800493c:	370c      	adds	r7, #12
 800493e:	46bd      	mov	sp, r7
 8004940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004944:	4770      	bx	lr
	...

08004948 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004948:	b480      	push	{r7}
 800494a:	b085      	sub	sp, #20
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004956:	b2db      	uxtb	r3, r3
 8004958:	2b01      	cmp	r3, #1
 800495a:	d001      	beq.n	8004960 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	e04f      	b.n	8004a00 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2202      	movs	r2, #2
 8004964:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	68da      	ldr	r2, [r3, #12]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f042 0201 	orr.w	r2, r2, #1
 8004976:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a23      	ldr	r2, [pc, #140]	; (8004a0c <HAL_TIM_Base_Start_IT+0xc4>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d01d      	beq.n	80049be <HAL_TIM_Base_Start_IT+0x76>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800498a:	d018      	beq.n	80049be <HAL_TIM_Base_Start_IT+0x76>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a1f      	ldr	r2, [pc, #124]	; (8004a10 <HAL_TIM_Base_Start_IT+0xc8>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d013      	beq.n	80049be <HAL_TIM_Base_Start_IT+0x76>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	4a1e      	ldr	r2, [pc, #120]	; (8004a14 <HAL_TIM_Base_Start_IT+0xcc>)
 800499c:	4293      	cmp	r3, r2
 800499e:	d00e      	beq.n	80049be <HAL_TIM_Base_Start_IT+0x76>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a1c      	ldr	r2, [pc, #112]	; (8004a18 <HAL_TIM_Base_Start_IT+0xd0>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d009      	beq.n	80049be <HAL_TIM_Base_Start_IT+0x76>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4a1b      	ldr	r2, [pc, #108]	; (8004a1c <HAL_TIM_Base_Start_IT+0xd4>)
 80049b0:	4293      	cmp	r3, r2
 80049b2:	d004      	beq.n	80049be <HAL_TIM_Base_Start_IT+0x76>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a19      	ldr	r2, [pc, #100]	; (8004a20 <HAL_TIM_Base_Start_IT+0xd8>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d115      	bne.n	80049ea <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	689a      	ldr	r2, [r3, #8]
 80049c4:	4b17      	ldr	r3, [pc, #92]	; (8004a24 <HAL_TIM_Base_Start_IT+0xdc>)
 80049c6:	4013      	ands	r3, r2
 80049c8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2b06      	cmp	r3, #6
 80049ce:	d015      	beq.n	80049fc <HAL_TIM_Base_Start_IT+0xb4>
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049d6:	d011      	beq.n	80049fc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f042 0201 	orr.w	r2, r2, #1
 80049e6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049e8:	e008      	b.n	80049fc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	681a      	ldr	r2, [r3, #0]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f042 0201 	orr.w	r2, r2, #1
 80049f8:	601a      	str	r2, [r3, #0]
 80049fa:	e000      	b.n	80049fe <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049fc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80049fe:	2300      	movs	r3, #0
}
 8004a00:	4618      	mov	r0, r3
 8004a02:	3714      	adds	r7, #20
 8004a04:	46bd      	mov	sp, r7
 8004a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0a:	4770      	bx	lr
 8004a0c:	40012c00 	.word	0x40012c00
 8004a10:	40000400 	.word	0x40000400
 8004a14:	40000800 	.word	0x40000800
 8004a18:	40000c00 	.word	0x40000c00
 8004a1c:	40013400 	.word	0x40013400
 8004a20:	40014000 	.word	0x40014000
 8004a24:	00010007 	.word	0x00010007

08004a28 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b082      	sub	sp, #8
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	691b      	ldr	r3, [r3, #16]
 8004a36:	f003 0302 	and.w	r3, r3, #2
 8004a3a:	2b02      	cmp	r3, #2
 8004a3c:	d122      	bne.n	8004a84 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	68db      	ldr	r3, [r3, #12]
 8004a44:	f003 0302 	and.w	r3, r3, #2
 8004a48:	2b02      	cmp	r3, #2
 8004a4a:	d11b      	bne.n	8004a84 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f06f 0202 	mvn.w	r2, #2
 8004a54:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2201      	movs	r2, #1
 8004a5a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	699b      	ldr	r3, [r3, #24]
 8004a62:	f003 0303 	and.w	r3, r3, #3
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d003      	beq.n	8004a72 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f000 f905 	bl	8004c7a <HAL_TIM_IC_CaptureCallback>
 8004a70:	e005      	b.n	8004a7e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a72:	6878      	ldr	r0, [r7, #4]
 8004a74:	f000 f8f7 	bl	8004c66 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a78:	6878      	ldr	r0, [r7, #4]
 8004a7a:	f000 f908 	bl	8004c8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2200      	movs	r2, #0
 8004a82:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	691b      	ldr	r3, [r3, #16]
 8004a8a:	f003 0304 	and.w	r3, r3, #4
 8004a8e:	2b04      	cmp	r3, #4
 8004a90:	d122      	bne.n	8004ad8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	68db      	ldr	r3, [r3, #12]
 8004a98:	f003 0304 	and.w	r3, r3, #4
 8004a9c:	2b04      	cmp	r3, #4
 8004a9e:	d11b      	bne.n	8004ad8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f06f 0204 	mvn.w	r2, #4
 8004aa8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2202      	movs	r2, #2
 8004aae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	699b      	ldr	r3, [r3, #24]
 8004ab6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d003      	beq.n	8004ac6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004abe:	6878      	ldr	r0, [r7, #4]
 8004ac0:	f000 f8db 	bl	8004c7a <HAL_TIM_IC_CaptureCallback>
 8004ac4:	e005      	b.n	8004ad2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	f000 f8cd 	bl	8004c66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004acc:	6878      	ldr	r0, [r7, #4]
 8004ace:	f000 f8de 	bl	8004c8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	691b      	ldr	r3, [r3, #16]
 8004ade:	f003 0308 	and.w	r3, r3, #8
 8004ae2:	2b08      	cmp	r3, #8
 8004ae4:	d122      	bne.n	8004b2c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	68db      	ldr	r3, [r3, #12]
 8004aec:	f003 0308 	and.w	r3, r3, #8
 8004af0:	2b08      	cmp	r3, #8
 8004af2:	d11b      	bne.n	8004b2c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f06f 0208 	mvn.w	r2, #8
 8004afc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2204      	movs	r2, #4
 8004b02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	69db      	ldr	r3, [r3, #28]
 8004b0a:	f003 0303 	and.w	r3, r3, #3
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d003      	beq.n	8004b1a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b12:	6878      	ldr	r0, [r7, #4]
 8004b14:	f000 f8b1 	bl	8004c7a <HAL_TIM_IC_CaptureCallback>
 8004b18:	e005      	b.n	8004b26 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b1a:	6878      	ldr	r0, [r7, #4]
 8004b1c:	f000 f8a3 	bl	8004c66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b20:	6878      	ldr	r0, [r7, #4]
 8004b22:	f000 f8b4 	bl	8004c8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	691b      	ldr	r3, [r3, #16]
 8004b32:	f003 0310 	and.w	r3, r3, #16
 8004b36:	2b10      	cmp	r3, #16
 8004b38:	d122      	bne.n	8004b80 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	68db      	ldr	r3, [r3, #12]
 8004b40:	f003 0310 	and.w	r3, r3, #16
 8004b44:	2b10      	cmp	r3, #16
 8004b46:	d11b      	bne.n	8004b80 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f06f 0210 	mvn.w	r2, #16
 8004b50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2208      	movs	r2, #8
 8004b56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	69db      	ldr	r3, [r3, #28]
 8004b5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d003      	beq.n	8004b6e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b66:	6878      	ldr	r0, [r7, #4]
 8004b68:	f000 f887 	bl	8004c7a <HAL_TIM_IC_CaptureCallback>
 8004b6c:	e005      	b.n	8004b7a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	f000 f879 	bl	8004c66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b74:	6878      	ldr	r0, [r7, #4]
 8004b76:	f000 f88a 	bl	8004c8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	691b      	ldr	r3, [r3, #16]
 8004b86:	f003 0301 	and.w	r3, r3, #1
 8004b8a:	2b01      	cmp	r3, #1
 8004b8c:	d10e      	bne.n	8004bac <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	68db      	ldr	r3, [r3, #12]
 8004b94:	f003 0301 	and.w	r3, r3, #1
 8004b98:	2b01      	cmp	r3, #1
 8004b9a:	d107      	bne.n	8004bac <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f06f 0201 	mvn.w	r2, #1
 8004ba4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004ba6:	6878      	ldr	r0, [r7, #4]
 8004ba8:	f7fb feb8 	bl	800091c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	691b      	ldr	r3, [r3, #16]
 8004bb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bb6:	2b80      	cmp	r3, #128	; 0x80
 8004bb8:	d10e      	bne.n	8004bd8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	68db      	ldr	r3, [r3, #12]
 8004bc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bc4:	2b80      	cmp	r3, #128	; 0x80
 8004bc6:	d107      	bne.n	8004bd8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004bd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004bd2:	6878      	ldr	r0, [r7, #4]
 8004bd4:	f000 f914 	bl	8004e00 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	691b      	ldr	r3, [r3, #16]
 8004bde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004be2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004be6:	d10e      	bne.n	8004c06 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	68db      	ldr	r3, [r3, #12]
 8004bee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bf2:	2b80      	cmp	r3, #128	; 0x80
 8004bf4:	d107      	bne.n	8004c06 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004bfe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004c00:	6878      	ldr	r0, [r7, #4]
 8004c02:	f000 f907 	bl	8004e14 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	691b      	ldr	r3, [r3, #16]
 8004c0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c10:	2b40      	cmp	r3, #64	; 0x40
 8004c12:	d10e      	bne.n	8004c32 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	68db      	ldr	r3, [r3, #12]
 8004c1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c1e:	2b40      	cmp	r3, #64	; 0x40
 8004c20:	d107      	bne.n	8004c32 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004c2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c2c:	6878      	ldr	r0, [r7, #4]
 8004c2e:	f000 f838 	bl	8004ca2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	691b      	ldr	r3, [r3, #16]
 8004c38:	f003 0320 	and.w	r3, r3, #32
 8004c3c:	2b20      	cmp	r3, #32
 8004c3e:	d10e      	bne.n	8004c5e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	68db      	ldr	r3, [r3, #12]
 8004c46:	f003 0320 	and.w	r3, r3, #32
 8004c4a:	2b20      	cmp	r3, #32
 8004c4c:	d107      	bne.n	8004c5e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f06f 0220 	mvn.w	r2, #32
 8004c56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004c58:	6878      	ldr	r0, [r7, #4]
 8004c5a:	f000 f8c7 	bl	8004dec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c5e:	bf00      	nop
 8004c60:	3708      	adds	r7, #8
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bd80      	pop	{r7, pc}

08004c66 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c66:	b480      	push	{r7}
 8004c68:	b083      	sub	sp, #12
 8004c6a:	af00      	add	r7, sp, #0
 8004c6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004c6e:	bf00      	nop
 8004c70:	370c      	adds	r7, #12
 8004c72:	46bd      	mov	sp, r7
 8004c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c78:	4770      	bx	lr

08004c7a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004c7a:	b480      	push	{r7}
 8004c7c:	b083      	sub	sp, #12
 8004c7e:	af00      	add	r7, sp, #0
 8004c80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004c82:	bf00      	nop
 8004c84:	370c      	adds	r7, #12
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr

08004c8e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004c8e:	b480      	push	{r7}
 8004c90:	b083      	sub	sp, #12
 8004c92:	af00      	add	r7, sp, #0
 8004c94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004c96:	bf00      	nop
 8004c98:	370c      	adds	r7, #12
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca0:	4770      	bx	lr

08004ca2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004ca2:	b480      	push	{r7}
 8004ca4:	b083      	sub	sp, #12
 8004ca6:	af00      	add	r7, sp, #0
 8004ca8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004caa:	bf00      	nop
 8004cac:	370c      	adds	r7, #12
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb4:	4770      	bx	lr
	...

08004cb8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b085      	sub	sp, #20
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
 8004cc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	4a40      	ldr	r2, [pc, #256]	; (8004dcc <TIM_Base_SetConfig+0x114>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d013      	beq.n	8004cf8 <TIM_Base_SetConfig+0x40>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cd6:	d00f      	beq.n	8004cf8 <TIM_Base_SetConfig+0x40>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	4a3d      	ldr	r2, [pc, #244]	; (8004dd0 <TIM_Base_SetConfig+0x118>)
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d00b      	beq.n	8004cf8 <TIM_Base_SetConfig+0x40>
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	4a3c      	ldr	r2, [pc, #240]	; (8004dd4 <TIM_Base_SetConfig+0x11c>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d007      	beq.n	8004cf8 <TIM_Base_SetConfig+0x40>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	4a3b      	ldr	r2, [pc, #236]	; (8004dd8 <TIM_Base_SetConfig+0x120>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d003      	beq.n	8004cf8 <TIM_Base_SetConfig+0x40>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	4a3a      	ldr	r2, [pc, #232]	; (8004ddc <TIM_Base_SetConfig+0x124>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d108      	bne.n	8004d0a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cfe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	68fa      	ldr	r2, [r7, #12]
 8004d06:	4313      	orrs	r3, r2
 8004d08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	4a2f      	ldr	r2, [pc, #188]	; (8004dcc <TIM_Base_SetConfig+0x114>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d01f      	beq.n	8004d52 <TIM_Base_SetConfig+0x9a>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d18:	d01b      	beq.n	8004d52 <TIM_Base_SetConfig+0x9a>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	4a2c      	ldr	r2, [pc, #176]	; (8004dd0 <TIM_Base_SetConfig+0x118>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d017      	beq.n	8004d52 <TIM_Base_SetConfig+0x9a>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	4a2b      	ldr	r2, [pc, #172]	; (8004dd4 <TIM_Base_SetConfig+0x11c>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d013      	beq.n	8004d52 <TIM_Base_SetConfig+0x9a>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	4a2a      	ldr	r2, [pc, #168]	; (8004dd8 <TIM_Base_SetConfig+0x120>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d00f      	beq.n	8004d52 <TIM_Base_SetConfig+0x9a>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	4a29      	ldr	r2, [pc, #164]	; (8004ddc <TIM_Base_SetConfig+0x124>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d00b      	beq.n	8004d52 <TIM_Base_SetConfig+0x9a>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	4a28      	ldr	r2, [pc, #160]	; (8004de0 <TIM_Base_SetConfig+0x128>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d007      	beq.n	8004d52 <TIM_Base_SetConfig+0x9a>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	4a27      	ldr	r2, [pc, #156]	; (8004de4 <TIM_Base_SetConfig+0x12c>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d003      	beq.n	8004d52 <TIM_Base_SetConfig+0x9a>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	4a26      	ldr	r2, [pc, #152]	; (8004de8 <TIM_Base_SetConfig+0x130>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d108      	bne.n	8004d64 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	68db      	ldr	r3, [r3, #12]
 8004d5e:	68fa      	ldr	r2, [r7, #12]
 8004d60:	4313      	orrs	r3, r2
 8004d62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	695b      	ldr	r3, [r3, #20]
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	68fa      	ldr	r2, [r7, #12]
 8004d76:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	689a      	ldr	r2, [r3, #8]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	681a      	ldr	r2, [r3, #0]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	4a10      	ldr	r2, [pc, #64]	; (8004dcc <TIM_Base_SetConfig+0x114>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d00f      	beq.n	8004db0 <TIM_Base_SetConfig+0xf8>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	4a12      	ldr	r2, [pc, #72]	; (8004ddc <TIM_Base_SetConfig+0x124>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d00b      	beq.n	8004db0 <TIM_Base_SetConfig+0xf8>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	4a11      	ldr	r2, [pc, #68]	; (8004de0 <TIM_Base_SetConfig+0x128>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d007      	beq.n	8004db0 <TIM_Base_SetConfig+0xf8>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	4a10      	ldr	r2, [pc, #64]	; (8004de4 <TIM_Base_SetConfig+0x12c>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d003      	beq.n	8004db0 <TIM_Base_SetConfig+0xf8>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	4a0f      	ldr	r2, [pc, #60]	; (8004de8 <TIM_Base_SetConfig+0x130>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d103      	bne.n	8004db8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	691a      	ldr	r2, [r3, #16]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2201      	movs	r2, #1
 8004dbc:	615a      	str	r2, [r3, #20]
}
 8004dbe:	bf00      	nop
 8004dc0:	3714      	adds	r7, #20
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc8:	4770      	bx	lr
 8004dca:	bf00      	nop
 8004dcc:	40012c00 	.word	0x40012c00
 8004dd0:	40000400 	.word	0x40000400
 8004dd4:	40000800 	.word	0x40000800
 8004dd8:	40000c00 	.word	0x40000c00
 8004ddc:	40013400 	.word	0x40013400
 8004de0:	40014000 	.word	0x40014000
 8004de4:	40014400 	.word	0x40014400
 8004de8:	40014800 	.word	0x40014800

08004dec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004dec:	b480      	push	{r7}
 8004dee:	b083      	sub	sp, #12
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004df4:	bf00      	nop
 8004df6:	370c      	adds	r7, #12
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfe:	4770      	bx	lr

08004e00 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b083      	sub	sp, #12
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004e08:	bf00      	nop
 8004e0a:	370c      	adds	r7, #12
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e12:	4770      	bx	lr

08004e14 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004e14:	b480      	push	{r7}
 8004e16:	b083      	sub	sp, #12
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004e1c:	bf00      	nop
 8004e1e:	370c      	adds	r7, #12
 8004e20:	46bd      	mov	sp, r7
 8004e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e26:	4770      	bx	lr

08004e28 <__NVIC_SetPriority>:
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b083      	sub	sp, #12
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	4603      	mov	r3, r0
 8004e30:	6039      	str	r1, [r7, #0]
 8004e32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	db0a      	blt.n	8004e52 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	b2da      	uxtb	r2, r3
 8004e40:	490c      	ldr	r1, [pc, #48]	; (8004e74 <__NVIC_SetPriority+0x4c>)
 8004e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e46:	0112      	lsls	r2, r2, #4
 8004e48:	b2d2      	uxtb	r2, r2
 8004e4a:	440b      	add	r3, r1
 8004e4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004e50:	e00a      	b.n	8004e68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	b2da      	uxtb	r2, r3
 8004e56:	4908      	ldr	r1, [pc, #32]	; (8004e78 <__NVIC_SetPriority+0x50>)
 8004e58:	79fb      	ldrb	r3, [r7, #7]
 8004e5a:	f003 030f 	and.w	r3, r3, #15
 8004e5e:	3b04      	subs	r3, #4
 8004e60:	0112      	lsls	r2, r2, #4
 8004e62:	b2d2      	uxtb	r2, r2
 8004e64:	440b      	add	r3, r1
 8004e66:	761a      	strb	r2, [r3, #24]
}
 8004e68:	bf00      	nop
 8004e6a:	370c      	adds	r7, #12
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e72:	4770      	bx	lr
 8004e74:	e000e100 	.word	0xe000e100
 8004e78:	e000ed00 	.word	0xe000ed00

08004e7c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004e80:	4b05      	ldr	r3, [pc, #20]	; (8004e98 <SysTick_Handler+0x1c>)
 8004e82:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004e84:	f001 ff44 	bl	8006d10 <xTaskGetSchedulerState>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	2b01      	cmp	r3, #1
 8004e8c:	d001      	beq.n	8004e92 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004e8e:	f002 fd2b 	bl	80078e8 <xPortSysTickHandler>
  }
}
 8004e92:	bf00      	nop
 8004e94:	bd80      	pop	{r7, pc}
 8004e96:	bf00      	nop
 8004e98:	e000e010 	.word	0xe000e010

08004e9c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004ea0:	2100      	movs	r1, #0
 8004ea2:	f06f 0004 	mvn.w	r0, #4
 8004ea6:	f7ff ffbf 	bl	8004e28 <__NVIC_SetPriority>
#endif
}
 8004eaa:	bf00      	nop
 8004eac:	bd80      	pop	{r7, pc}
	...

08004eb0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004eb0:	b480      	push	{r7}
 8004eb2:	b083      	sub	sp, #12
 8004eb4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004eb6:	f3ef 8305 	mrs	r3, IPSR
 8004eba:	603b      	str	r3, [r7, #0]
  return(result);
 8004ebc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d003      	beq.n	8004eca <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004ec2:	f06f 0305 	mvn.w	r3, #5
 8004ec6:	607b      	str	r3, [r7, #4]
 8004ec8:	e00c      	b.n	8004ee4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004eca:	4b0a      	ldr	r3, [pc, #40]	; (8004ef4 <osKernelInitialize+0x44>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d105      	bne.n	8004ede <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004ed2:	4b08      	ldr	r3, [pc, #32]	; (8004ef4 <osKernelInitialize+0x44>)
 8004ed4:	2201      	movs	r2, #1
 8004ed6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004ed8:	2300      	movs	r3, #0
 8004eda:	607b      	str	r3, [r7, #4]
 8004edc:	e002      	b.n	8004ee4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004ede:	f04f 33ff 	mov.w	r3, #4294967295
 8004ee2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004ee4:	687b      	ldr	r3, [r7, #4]
}
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	370c      	adds	r7, #12
 8004eea:	46bd      	mov	sp, r7
 8004eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef0:	4770      	bx	lr
 8004ef2:	bf00      	nop
 8004ef4:	200000dc 	.word	0x200000dc

08004ef8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b082      	sub	sp, #8
 8004efc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004efe:	f3ef 8305 	mrs	r3, IPSR
 8004f02:	603b      	str	r3, [r7, #0]
  return(result);
 8004f04:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d003      	beq.n	8004f12 <osKernelStart+0x1a>
    stat = osErrorISR;
 8004f0a:	f06f 0305 	mvn.w	r3, #5
 8004f0e:	607b      	str	r3, [r7, #4]
 8004f10:	e010      	b.n	8004f34 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004f12:	4b0b      	ldr	r3, [pc, #44]	; (8004f40 <osKernelStart+0x48>)
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	2b01      	cmp	r3, #1
 8004f18:	d109      	bne.n	8004f2e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004f1a:	f7ff ffbf 	bl	8004e9c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004f1e:	4b08      	ldr	r3, [pc, #32]	; (8004f40 <osKernelStart+0x48>)
 8004f20:	2202      	movs	r2, #2
 8004f22:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004f24:	f001 faac 	bl	8006480 <vTaskStartScheduler>
      stat = osOK;
 8004f28:	2300      	movs	r3, #0
 8004f2a:	607b      	str	r3, [r7, #4]
 8004f2c:	e002      	b.n	8004f34 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004f2e:	f04f 33ff 	mov.w	r3, #4294967295
 8004f32:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004f34:	687b      	ldr	r3, [r7, #4]
}
 8004f36:	4618      	mov	r0, r3
 8004f38:	3708      	adds	r7, #8
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	bd80      	pop	{r7, pc}
 8004f3e:	bf00      	nop
 8004f40:	200000dc 	.word	0x200000dc

08004f44 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b08e      	sub	sp, #56	; 0x38
 8004f48:	af04      	add	r7, sp, #16
 8004f4a:	60f8      	str	r0, [r7, #12]
 8004f4c:	60b9      	str	r1, [r7, #8]
 8004f4e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004f50:	2300      	movs	r3, #0
 8004f52:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004f54:	f3ef 8305 	mrs	r3, IPSR
 8004f58:	617b      	str	r3, [r7, #20]
  return(result);
 8004f5a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d17e      	bne.n	800505e <osThreadNew+0x11a>
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d07b      	beq.n	800505e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004f66:	2380      	movs	r3, #128	; 0x80
 8004f68:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004f6a:	2318      	movs	r3, #24
 8004f6c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8004f72:	f04f 33ff 	mov.w	r3, #4294967295
 8004f76:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d045      	beq.n	800500a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d002      	beq.n	8004f8c <osThreadNew+0x48>
        name = attr->name;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	699b      	ldr	r3, [r3, #24]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d002      	beq.n	8004f9a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	699b      	ldr	r3, [r3, #24]
 8004f98:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004f9a:	69fb      	ldr	r3, [r7, #28]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d008      	beq.n	8004fb2 <osThreadNew+0x6e>
 8004fa0:	69fb      	ldr	r3, [r7, #28]
 8004fa2:	2b38      	cmp	r3, #56	; 0x38
 8004fa4:	d805      	bhi.n	8004fb2 <osThreadNew+0x6e>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	f003 0301 	and.w	r3, r3, #1
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d001      	beq.n	8004fb6 <osThreadNew+0x72>
        return (NULL);
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	e054      	b.n	8005060 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	695b      	ldr	r3, [r3, #20]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d003      	beq.n	8004fc6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	695b      	ldr	r3, [r3, #20]
 8004fc2:	089b      	lsrs	r3, r3, #2
 8004fc4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	689b      	ldr	r3, [r3, #8]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d00e      	beq.n	8004fec <osThreadNew+0xa8>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	68db      	ldr	r3, [r3, #12]
 8004fd2:	2b5b      	cmp	r3, #91	; 0x5b
 8004fd4:	d90a      	bls.n	8004fec <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d006      	beq.n	8004fec <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	695b      	ldr	r3, [r3, #20]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d002      	beq.n	8004fec <osThreadNew+0xa8>
        mem = 1;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	61bb      	str	r3, [r7, #24]
 8004fea:	e010      	b.n	800500e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	689b      	ldr	r3, [r3, #8]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d10c      	bne.n	800500e <osThreadNew+0xca>
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	68db      	ldr	r3, [r3, #12]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d108      	bne.n	800500e <osThreadNew+0xca>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	691b      	ldr	r3, [r3, #16]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d104      	bne.n	800500e <osThreadNew+0xca>
          mem = 0;
 8005004:	2300      	movs	r3, #0
 8005006:	61bb      	str	r3, [r7, #24]
 8005008:	e001      	b.n	800500e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800500a:	2300      	movs	r3, #0
 800500c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800500e:	69bb      	ldr	r3, [r7, #24]
 8005010:	2b01      	cmp	r3, #1
 8005012:	d110      	bne.n	8005036 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005018:	687a      	ldr	r2, [r7, #4]
 800501a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800501c:	9202      	str	r2, [sp, #8]
 800501e:	9301      	str	r3, [sp, #4]
 8005020:	69fb      	ldr	r3, [r7, #28]
 8005022:	9300      	str	r3, [sp, #0]
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	6a3a      	ldr	r2, [r7, #32]
 8005028:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800502a:	68f8      	ldr	r0, [r7, #12]
 800502c:	f001 f852 	bl	80060d4 <xTaskCreateStatic>
 8005030:	4603      	mov	r3, r0
 8005032:	613b      	str	r3, [r7, #16]
 8005034:	e013      	b.n	800505e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005036:	69bb      	ldr	r3, [r7, #24]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d110      	bne.n	800505e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800503c:	6a3b      	ldr	r3, [r7, #32]
 800503e:	b29a      	uxth	r2, r3
 8005040:	f107 0310 	add.w	r3, r7, #16
 8005044:	9301      	str	r3, [sp, #4]
 8005046:	69fb      	ldr	r3, [r7, #28]
 8005048:	9300      	str	r3, [sp, #0]
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800504e:	68f8      	ldr	r0, [r7, #12]
 8005050:	f001 f89d 	bl	800618e <xTaskCreate>
 8005054:	4603      	mov	r3, r0
 8005056:	2b01      	cmp	r3, #1
 8005058:	d001      	beq.n	800505e <osThreadNew+0x11a>
            hTask = NULL;
 800505a:	2300      	movs	r3, #0
 800505c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800505e:	693b      	ldr	r3, [r7, #16]
}
 8005060:	4618      	mov	r0, r3
 8005062:	3728      	adds	r7, #40	; 0x28
 8005064:	46bd      	mov	sp, r7
 8005066:	bd80      	pop	{r7, pc}

08005068 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005068:	b580      	push	{r7, lr}
 800506a:	b084      	sub	sp, #16
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005070:	f3ef 8305 	mrs	r3, IPSR
 8005074:	60bb      	str	r3, [r7, #8]
  return(result);
 8005076:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005078:	2b00      	cmp	r3, #0
 800507a:	d003      	beq.n	8005084 <osDelay+0x1c>
    stat = osErrorISR;
 800507c:	f06f 0305 	mvn.w	r3, #5
 8005080:	60fb      	str	r3, [r7, #12]
 8005082:	e007      	b.n	8005094 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005084:	2300      	movs	r3, #0
 8005086:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d002      	beq.n	8005094 <osDelay+0x2c>
      vTaskDelay(ticks);
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	f001 f9c2 	bl	8006418 <vTaskDelay>
    }
  }

  return (stat);
 8005094:	68fb      	ldr	r3, [r7, #12]
}
 8005096:	4618      	mov	r0, r3
 8005098:	3710      	adds	r7, #16
 800509a:	46bd      	mov	sp, r7
 800509c:	bd80      	pop	{r7, pc}

0800509e <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800509e:	b580      	push	{r7, lr}
 80050a0:	b08a      	sub	sp, #40	; 0x28
 80050a2:	af02      	add	r7, sp, #8
 80050a4:	60f8      	str	r0, [r7, #12]
 80050a6:	60b9      	str	r1, [r7, #8]
 80050a8:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80050aa:	2300      	movs	r3, #0
 80050ac:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80050ae:	f3ef 8305 	mrs	r3, IPSR
 80050b2:	613b      	str	r3, [r7, #16]
  return(result);
 80050b4:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d15f      	bne.n	800517a <osMessageQueueNew+0xdc>
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d05c      	beq.n	800517a <osMessageQueueNew+0xdc>
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d059      	beq.n	800517a <osMessageQueueNew+0xdc>
    mem = -1;
 80050c6:	f04f 33ff 	mov.w	r3, #4294967295
 80050ca:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d029      	beq.n	8005126 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	689b      	ldr	r3, [r3, #8]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d012      	beq.n	8005100 <osMessageQueueNew+0x62>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	68db      	ldr	r3, [r3, #12]
 80050de:	2b4f      	cmp	r3, #79	; 0x4f
 80050e0:	d90e      	bls.n	8005100 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d00a      	beq.n	8005100 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	695a      	ldr	r2, [r3, #20]
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	68b9      	ldr	r1, [r7, #8]
 80050f2:	fb01 f303 	mul.w	r3, r1, r3
 80050f6:	429a      	cmp	r2, r3
 80050f8:	d302      	bcc.n	8005100 <osMessageQueueNew+0x62>
        mem = 1;
 80050fa:	2301      	movs	r3, #1
 80050fc:	61bb      	str	r3, [r7, #24]
 80050fe:	e014      	b.n	800512a <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	689b      	ldr	r3, [r3, #8]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d110      	bne.n	800512a <osMessageQueueNew+0x8c>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	68db      	ldr	r3, [r3, #12]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d10c      	bne.n	800512a <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005114:	2b00      	cmp	r3, #0
 8005116:	d108      	bne.n	800512a <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	695b      	ldr	r3, [r3, #20]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d104      	bne.n	800512a <osMessageQueueNew+0x8c>
          mem = 0;
 8005120:	2300      	movs	r3, #0
 8005122:	61bb      	str	r3, [r7, #24]
 8005124:	e001      	b.n	800512a <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8005126:	2300      	movs	r3, #0
 8005128:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800512a:	69bb      	ldr	r3, [r7, #24]
 800512c:	2b01      	cmp	r3, #1
 800512e:	d10b      	bne.n	8005148 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	691a      	ldr	r2, [r3, #16]
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	689b      	ldr	r3, [r3, #8]
 8005138:	2100      	movs	r1, #0
 800513a:	9100      	str	r1, [sp, #0]
 800513c:	68b9      	ldr	r1, [r7, #8]
 800513e:	68f8      	ldr	r0, [r7, #12]
 8005140:	f000 fa4e 	bl	80055e0 <xQueueGenericCreateStatic>
 8005144:	61f8      	str	r0, [r7, #28]
 8005146:	e008      	b.n	800515a <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8005148:	69bb      	ldr	r3, [r7, #24]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d105      	bne.n	800515a <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800514e:	2200      	movs	r2, #0
 8005150:	68b9      	ldr	r1, [r7, #8]
 8005152:	68f8      	ldr	r0, [r7, #12]
 8005154:	f000 fabc 	bl	80056d0 <xQueueGenericCreate>
 8005158:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800515a:	69fb      	ldr	r3, [r7, #28]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d00c      	beq.n	800517a <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d003      	beq.n	800516e <osMessageQueueNew+0xd0>
        name = attr->name;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	617b      	str	r3, [r7, #20]
 800516c:	e001      	b.n	8005172 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800516e:	2300      	movs	r3, #0
 8005170:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8005172:	6979      	ldr	r1, [r7, #20]
 8005174:	69f8      	ldr	r0, [r7, #28]
 8005176:	f000 ff4f 	bl	8006018 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800517a:	69fb      	ldr	r3, [r7, #28]
}
 800517c:	4618      	mov	r0, r3
 800517e:	3720      	adds	r7, #32
 8005180:	46bd      	mov	sp, r7
 8005182:	bd80      	pop	{r7, pc}

08005184 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8005184:	b580      	push	{r7, lr}
 8005186:	b088      	sub	sp, #32
 8005188:	af00      	add	r7, sp, #0
 800518a:	60f8      	str	r0, [r7, #12]
 800518c:	60b9      	str	r1, [r7, #8]
 800518e:	603b      	str	r3, [r7, #0]
 8005190:	4613      	mov	r3, r2
 8005192:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005198:	2300      	movs	r3, #0
 800519a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800519c:	f3ef 8305 	mrs	r3, IPSR
 80051a0:	617b      	str	r3, [r7, #20]
  return(result);
 80051a2:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d028      	beq.n	80051fa <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80051a8:	69bb      	ldr	r3, [r7, #24]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d005      	beq.n	80051ba <osMessageQueuePut+0x36>
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d002      	beq.n	80051ba <osMessageQueuePut+0x36>
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d003      	beq.n	80051c2 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 80051ba:	f06f 0303 	mvn.w	r3, #3
 80051be:	61fb      	str	r3, [r7, #28]
 80051c0:	e038      	b.n	8005234 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 80051c2:	2300      	movs	r3, #0
 80051c4:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80051c6:	f107 0210 	add.w	r2, r7, #16
 80051ca:	2300      	movs	r3, #0
 80051cc:	68b9      	ldr	r1, [r7, #8]
 80051ce:	69b8      	ldr	r0, [r7, #24]
 80051d0:	f000 fbda 	bl	8005988 <xQueueGenericSendFromISR>
 80051d4:	4603      	mov	r3, r0
 80051d6:	2b01      	cmp	r3, #1
 80051d8:	d003      	beq.n	80051e2 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 80051da:	f06f 0302 	mvn.w	r3, #2
 80051de:	61fb      	str	r3, [r7, #28]
 80051e0:	e028      	b.n	8005234 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 80051e2:	693b      	ldr	r3, [r7, #16]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d025      	beq.n	8005234 <osMessageQueuePut+0xb0>
 80051e8:	4b15      	ldr	r3, [pc, #84]	; (8005240 <osMessageQueuePut+0xbc>)
 80051ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051ee:	601a      	str	r2, [r3, #0]
 80051f0:	f3bf 8f4f 	dsb	sy
 80051f4:	f3bf 8f6f 	isb	sy
 80051f8:	e01c      	b.n	8005234 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80051fa:	69bb      	ldr	r3, [r7, #24]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d002      	beq.n	8005206 <osMessageQueuePut+0x82>
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d103      	bne.n	800520e <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8005206:	f06f 0303 	mvn.w	r3, #3
 800520a:	61fb      	str	r3, [r7, #28]
 800520c:	e012      	b.n	8005234 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800520e:	2300      	movs	r3, #0
 8005210:	683a      	ldr	r2, [r7, #0]
 8005212:	68b9      	ldr	r1, [r7, #8]
 8005214:	69b8      	ldr	r0, [r7, #24]
 8005216:	f000 fab9 	bl	800578c <xQueueGenericSend>
 800521a:	4603      	mov	r3, r0
 800521c:	2b01      	cmp	r3, #1
 800521e:	d009      	beq.n	8005234 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d003      	beq.n	800522e <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8005226:	f06f 0301 	mvn.w	r3, #1
 800522a:	61fb      	str	r3, [r7, #28]
 800522c:	e002      	b.n	8005234 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800522e:	f06f 0302 	mvn.w	r3, #2
 8005232:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005234:	69fb      	ldr	r3, [r7, #28]
}
 8005236:	4618      	mov	r0, r3
 8005238:	3720      	adds	r7, #32
 800523a:	46bd      	mov	sp, r7
 800523c:	bd80      	pop	{r7, pc}
 800523e:	bf00      	nop
 8005240:	e000ed04 	.word	0xe000ed04

08005244 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8005244:	b580      	push	{r7, lr}
 8005246:	b088      	sub	sp, #32
 8005248:	af00      	add	r7, sp, #0
 800524a:	60f8      	str	r0, [r7, #12]
 800524c:	60b9      	str	r1, [r7, #8]
 800524e:	607a      	str	r2, [r7, #4]
 8005250:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005256:	2300      	movs	r3, #0
 8005258:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800525a:	f3ef 8305 	mrs	r3, IPSR
 800525e:	617b      	str	r3, [r7, #20]
  return(result);
 8005260:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005262:	2b00      	cmp	r3, #0
 8005264:	d028      	beq.n	80052b8 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005266:	69bb      	ldr	r3, [r7, #24]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d005      	beq.n	8005278 <osMessageQueueGet+0x34>
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d002      	beq.n	8005278 <osMessageQueueGet+0x34>
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d003      	beq.n	8005280 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8005278:	f06f 0303 	mvn.w	r3, #3
 800527c:	61fb      	str	r3, [r7, #28]
 800527e:	e037      	b.n	80052f0 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8005280:	2300      	movs	r3, #0
 8005282:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8005284:	f107 0310 	add.w	r3, r7, #16
 8005288:	461a      	mov	r2, r3
 800528a:	68b9      	ldr	r1, [r7, #8]
 800528c:	69b8      	ldr	r0, [r7, #24]
 800528e:	f000 fcf7 	bl	8005c80 <xQueueReceiveFromISR>
 8005292:	4603      	mov	r3, r0
 8005294:	2b01      	cmp	r3, #1
 8005296:	d003      	beq.n	80052a0 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8005298:	f06f 0302 	mvn.w	r3, #2
 800529c:	61fb      	str	r3, [r7, #28]
 800529e:	e027      	b.n	80052f0 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80052a0:	693b      	ldr	r3, [r7, #16]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d024      	beq.n	80052f0 <osMessageQueueGet+0xac>
 80052a6:	4b15      	ldr	r3, [pc, #84]	; (80052fc <osMessageQueueGet+0xb8>)
 80052a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80052ac:	601a      	str	r2, [r3, #0]
 80052ae:	f3bf 8f4f 	dsb	sy
 80052b2:	f3bf 8f6f 	isb	sy
 80052b6:	e01b      	b.n	80052f0 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80052b8:	69bb      	ldr	r3, [r7, #24]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d002      	beq.n	80052c4 <osMessageQueueGet+0x80>
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d103      	bne.n	80052cc <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80052c4:	f06f 0303 	mvn.w	r3, #3
 80052c8:	61fb      	str	r3, [r7, #28]
 80052ca:	e011      	b.n	80052f0 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80052cc:	683a      	ldr	r2, [r7, #0]
 80052ce:	68b9      	ldr	r1, [r7, #8]
 80052d0:	69b8      	ldr	r0, [r7, #24]
 80052d2:	f000 fbf5 	bl	8005ac0 <xQueueReceive>
 80052d6:	4603      	mov	r3, r0
 80052d8:	2b01      	cmp	r3, #1
 80052da:	d009      	beq.n	80052f0 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d003      	beq.n	80052ea <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80052e2:	f06f 0301 	mvn.w	r3, #1
 80052e6:	61fb      	str	r3, [r7, #28]
 80052e8:	e002      	b.n	80052f0 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80052ea:	f06f 0302 	mvn.w	r3, #2
 80052ee:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80052f0:	69fb      	ldr	r3, [r7, #28]
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	3720      	adds	r7, #32
 80052f6:	46bd      	mov	sp, r7
 80052f8:	bd80      	pop	{r7, pc}
 80052fa:	bf00      	nop
 80052fc:	e000ed04 	.word	0xe000ed04

08005300 <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 8005300:	b580      	push	{r7, lr}
 8005302:	b086      	sub	sp, #24
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	613b      	str	r3, [r7, #16]
  UBaseType_t count;

  if (hQueue == NULL) {
 800530c:	693b      	ldr	r3, [r7, #16]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d102      	bne.n	8005318 <osMessageQueueGetCount+0x18>
    count = 0U;
 8005312:	2300      	movs	r3, #0
 8005314:	617b      	str	r3, [r7, #20]
 8005316:	e00e      	b.n	8005336 <osMessageQueueGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005318:	f3ef 8305 	mrs	r3, IPSR
 800531c:	60fb      	str	r3, [r7, #12]
  return(result);
 800531e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8005320:	2b00      	cmp	r3, #0
 8005322:	d004      	beq.n	800532e <osMessageQueueGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 8005324:	6938      	ldr	r0, [r7, #16]
 8005326:	f000 fd49 	bl	8005dbc <uxQueueMessagesWaitingFromISR>
 800532a:	6178      	str	r0, [r7, #20]
 800532c:	e003      	b.n	8005336 <osMessageQueueGetCount+0x36>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 800532e:	6938      	ldr	r0, [r7, #16]
 8005330:	f000 fd26 	bl	8005d80 <uxQueueMessagesWaiting>
 8005334:	6178      	str	r0, [r7, #20]
  }

  return ((uint32_t)count);
 8005336:	697b      	ldr	r3, [r7, #20]
}
 8005338:	4618      	mov	r0, r3
 800533a:	3718      	adds	r7, #24
 800533c:	46bd      	mov	sp, r7
 800533e:	bd80      	pop	{r7, pc}

08005340 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005340:	b480      	push	{r7}
 8005342:	b085      	sub	sp, #20
 8005344:	af00      	add	r7, sp, #0
 8005346:	60f8      	str	r0, [r7, #12]
 8005348:	60b9      	str	r1, [r7, #8]
 800534a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	4a07      	ldr	r2, [pc, #28]	; (800536c <vApplicationGetIdleTaskMemory+0x2c>)
 8005350:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	4a06      	ldr	r2, [pc, #24]	; (8005370 <vApplicationGetIdleTaskMemory+0x30>)
 8005356:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2280      	movs	r2, #128	; 0x80
 800535c:	601a      	str	r2, [r3, #0]
}
 800535e:	bf00      	nop
 8005360:	3714      	adds	r7, #20
 8005362:	46bd      	mov	sp, r7
 8005364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005368:	4770      	bx	lr
 800536a:	bf00      	nop
 800536c:	200000e0 	.word	0x200000e0
 8005370:	2000013c 	.word	0x2000013c

08005374 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005374:	b480      	push	{r7}
 8005376:	b085      	sub	sp, #20
 8005378:	af00      	add	r7, sp, #0
 800537a:	60f8      	str	r0, [r7, #12]
 800537c:	60b9      	str	r1, [r7, #8]
 800537e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	4a07      	ldr	r2, [pc, #28]	; (80053a0 <vApplicationGetTimerTaskMemory+0x2c>)
 8005384:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005386:	68bb      	ldr	r3, [r7, #8]
 8005388:	4a06      	ldr	r2, [pc, #24]	; (80053a4 <vApplicationGetTimerTaskMemory+0x30>)
 800538a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005392:	601a      	str	r2, [r3, #0]
}
 8005394:	bf00      	nop
 8005396:	3714      	adds	r7, #20
 8005398:	46bd      	mov	sp, r7
 800539a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539e:	4770      	bx	lr
 80053a0:	2000033c 	.word	0x2000033c
 80053a4:	20000398 	.word	0x20000398

080053a8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80053a8:	b480      	push	{r7}
 80053aa:	b083      	sub	sp, #12
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	f103 0208 	add.w	r2, r3, #8
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	f04f 32ff 	mov.w	r2, #4294967295
 80053c0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	f103 0208 	add.w	r2, r3, #8
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	f103 0208 	add.w	r2, r3, #8
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2200      	movs	r2, #0
 80053da:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80053dc:	bf00      	nop
 80053de:	370c      	adds	r7, #12
 80053e0:	46bd      	mov	sp, r7
 80053e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e6:	4770      	bx	lr

080053e8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80053e8:	b480      	push	{r7}
 80053ea:	b083      	sub	sp, #12
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2200      	movs	r2, #0
 80053f4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80053f6:	bf00      	nop
 80053f8:	370c      	adds	r7, #12
 80053fa:	46bd      	mov	sp, r7
 80053fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005400:	4770      	bx	lr

08005402 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005402:	b480      	push	{r7}
 8005404:	b085      	sub	sp, #20
 8005406:	af00      	add	r7, sp, #0
 8005408:	6078      	str	r0, [r7, #4]
 800540a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	68fa      	ldr	r2, [r7, #12]
 8005416:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	689a      	ldr	r2, [r3, #8]
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	689b      	ldr	r3, [r3, #8]
 8005424:	683a      	ldr	r2, [r7, #0]
 8005426:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	683a      	ldr	r2, [r7, #0]
 800542c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	687a      	ldr	r2, [r7, #4]
 8005432:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	1c5a      	adds	r2, r3, #1
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	601a      	str	r2, [r3, #0]
}
 800543e:	bf00      	nop
 8005440:	3714      	adds	r7, #20
 8005442:	46bd      	mov	sp, r7
 8005444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005448:	4770      	bx	lr

0800544a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800544a:	b480      	push	{r7}
 800544c:	b085      	sub	sp, #20
 800544e:	af00      	add	r7, sp, #0
 8005450:	6078      	str	r0, [r7, #4]
 8005452:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005460:	d103      	bne.n	800546a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	691b      	ldr	r3, [r3, #16]
 8005466:	60fb      	str	r3, [r7, #12]
 8005468:	e00c      	b.n	8005484 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	3308      	adds	r3, #8
 800546e:	60fb      	str	r3, [r7, #12]
 8005470:	e002      	b.n	8005478 <vListInsert+0x2e>
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	60fb      	str	r3, [r7, #12]
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	685b      	ldr	r3, [r3, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	68ba      	ldr	r2, [r7, #8]
 8005480:	429a      	cmp	r2, r3
 8005482:	d2f6      	bcs.n	8005472 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	685a      	ldr	r2, [r3, #4]
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	683a      	ldr	r2, [r7, #0]
 8005492:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	68fa      	ldr	r2, [r7, #12]
 8005498:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	683a      	ldr	r2, [r7, #0]
 800549e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	687a      	ldr	r2, [r7, #4]
 80054a4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	1c5a      	adds	r2, r3, #1
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	601a      	str	r2, [r3, #0]
}
 80054b0:	bf00      	nop
 80054b2:	3714      	adds	r7, #20
 80054b4:	46bd      	mov	sp, r7
 80054b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ba:	4770      	bx	lr

080054bc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80054bc:	b480      	push	{r7}
 80054be:	b085      	sub	sp, #20
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	691b      	ldr	r3, [r3, #16]
 80054c8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	687a      	ldr	r2, [r7, #4]
 80054d0:	6892      	ldr	r2, [r2, #8]
 80054d2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	687a      	ldr	r2, [r7, #4]
 80054da:	6852      	ldr	r2, [r2, #4]
 80054dc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	687a      	ldr	r2, [r7, #4]
 80054e4:	429a      	cmp	r2, r3
 80054e6:	d103      	bne.n	80054f0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	689a      	ldr	r2, [r3, #8]
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2200      	movs	r2, #0
 80054f4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	1e5a      	subs	r2, r3, #1
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
}
 8005504:	4618      	mov	r0, r3
 8005506:	3714      	adds	r7, #20
 8005508:	46bd      	mov	sp, r7
 800550a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550e:	4770      	bx	lr

08005510 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b084      	sub	sp, #16
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
 8005518:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d10a      	bne.n	800553a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005524:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005528:	f383 8811 	msr	BASEPRI, r3
 800552c:	f3bf 8f6f 	isb	sy
 8005530:	f3bf 8f4f 	dsb	sy
 8005534:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005536:	bf00      	nop
 8005538:	e7fe      	b.n	8005538 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800553a:	f002 f943 	bl	80077c4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681a      	ldr	r2, [r3, #0]
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005546:	68f9      	ldr	r1, [r7, #12]
 8005548:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800554a:	fb01 f303 	mul.w	r3, r1, r3
 800554e:	441a      	add	r2, r3
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2200      	movs	r2, #0
 8005558:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681a      	ldr	r2, [r3, #0]
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681a      	ldr	r2, [r3, #0]
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800556a:	3b01      	subs	r3, #1
 800556c:	68f9      	ldr	r1, [r7, #12]
 800556e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005570:	fb01 f303 	mul.w	r3, r1, r3
 8005574:	441a      	add	r2, r3
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	22ff      	movs	r2, #255	; 0xff
 800557e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	22ff      	movs	r2, #255	; 0xff
 8005586:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d114      	bne.n	80055ba <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	691b      	ldr	r3, [r3, #16]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d01a      	beq.n	80055ce <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	3310      	adds	r3, #16
 800559c:	4618      	mov	r0, r3
 800559e:	f001 f9f9 	bl	8006994 <xTaskRemoveFromEventList>
 80055a2:	4603      	mov	r3, r0
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d012      	beq.n	80055ce <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80055a8:	4b0c      	ldr	r3, [pc, #48]	; (80055dc <xQueueGenericReset+0xcc>)
 80055aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80055ae:	601a      	str	r2, [r3, #0]
 80055b0:	f3bf 8f4f 	dsb	sy
 80055b4:	f3bf 8f6f 	isb	sy
 80055b8:	e009      	b.n	80055ce <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	3310      	adds	r3, #16
 80055be:	4618      	mov	r0, r3
 80055c0:	f7ff fef2 	bl	80053a8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	3324      	adds	r3, #36	; 0x24
 80055c8:	4618      	mov	r0, r3
 80055ca:	f7ff feed 	bl	80053a8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80055ce:	f002 f929 	bl	8007824 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80055d2:	2301      	movs	r3, #1
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	3710      	adds	r7, #16
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}
 80055dc:	e000ed04 	.word	0xe000ed04

080055e0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b08e      	sub	sp, #56	; 0x38
 80055e4:	af02      	add	r7, sp, #8
 80055e6:	60f8      	str	r0, [r7, #12]
 80055e8:	60b9      	str	r1, [r7, #8]
 80055ea:	607a      	str	r2, [r7, #4]
 80055ec:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d10a      	bne.n	800560a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80055f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055f8:	f383 8811 	msr	BASEPRI, r3
 80055fc:	f3bf 8f6f 	isb	sy
 8005600:	f3bf 8f4f 	dsb	sy
 8005604:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005606:	bf00      	nop
 8005608:	e7fe      	b.n	8005608 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d10a      	bne.n	8005626 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8005610:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005614:	f383 8811 	msr	BASEPRI, r3
 8005618:	f3bf 8f6f 	isb	sy
 800561c:	f3bf 8f4f 	dsb	sy
 8005620:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005622:	bf00      	nop
 8005624:	e7fe      	b.n	8005624 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d002      	beq.n	8005632 <xQueueGenericCreateStatic+0x52>
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d001      	beq.n	8005636 <xQueueGenericCreateStatic+0x56>
 8005632:	2301      	movs	r3, #1
 8005634:	e000      	b.n	8005638 <xQueueGenericCreateStatic+0x58>
 8005636:	2300      	movs	r3, #0
 8005638:	2b00      	cmp	r3, #0
 800563a:	d10a      	bne.n	8005652 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800563c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005640:	f383 8811 	msr	BASEPRI, r3
 8005644:	f3bf 8f6f 	isb	sy
 8005648:	f3bf 8f4f 	dsb	sy
 800564c:	623b      	str	r3, [r7, #32]
}
 800564e:	bf00      	nop
 8005650:	e7fe      	b.n	8005650 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d102      	bne.n	800565e <xQueueGenericCreateStatic+0x7e>
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d101      	bne.n	8005662 <xQueueGenericCreateStatic+0x82>
 800565e:	2301      	movs	r3, #1
 8005660:	e000      	b.n	8005664 <xQueueGenericCreateStatic+0x84>
 8005662:	2300      	movs	r3, #0
 8005664:	2b00      	cmp	r3, #0
 8005666:	d10a      	bne.n	800567e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005668:	f04f 0350 	mov.w	r3, #80	; 0x50
 800566c:	f383 8811 	msr	BASEPRI, r3
 8005670:	f3bf 8f6f 	isb	sy
 8005674:	f3bf 8f4f 	dsb	sy
 8005678:	61fb      	str	r3, [r7, #28]
}
 800567a:	bf00      	nop
 800567c:	e7fe      	b.n	800567c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800567e:	2350      	movs	r3, #80	; 0x50
 8005680:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005682:	697b      	ldr	r3, [r7, #20]
 8005684:	2b50      	cmp	r3, #80	; 0x50
 8005686:	d00a      	beq.n	800569e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8005688:	f04f 0350 	mov.w	r3, #80	; 0x50
 800568c:	f383 8811 	msr	BASEPRI, r3
 8005690:	f3bf 8f6f 	isb	sy
 8005694:	f3bf 8f4f 	dsb	sy
 8005698:	61bb      	str	r3, [r7, #24]
}
 800569a:	bf00      	nop
 800569c:	e7fe      	b.n	800569c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800569e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80056a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d00d      	beq.n	80056c6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80056aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056ac:	2201      	movs	r2, #1
 80056ae:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80056b2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80056b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056b8:	9300      	str	r3, [sp, #0]
 80056ba:	4613      	mov	r3, r2
 80056bc:	687a      	ldr	r2, [r7, #4]
 80056be:	68b9      	ldr	r1, [r7, #8]
 80056c0:	68f8      	ldr	r0, [r7, #12]
 80056c2:	f000 f83f 	bl	8005744 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80056c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80056c8:	4618      	mov	r0, r3
 80056ca:	3730      	adds	r7, #48	; 0x30
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bd80      	pop	{r7, pc}

080056d0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b08a      	sub	sp, #40	; 0x28
 80056d4:	af02      	add	r7, sp, #8
 80056d6:	60f8      	str	r0, [r7, #12]
 80056d8:	60b9      	str	r1, [r7, #8]
 80056da:	4613      	mov	r3, r2
 80056dc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d10a      	bne.n	80056fa <xQueueGenericCreate+0x2a>
	__asm volatile
 80056e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056e8:	f383 8811 	msr	BASEPRI, r3
 80056ec:	f3bf 8f6f 	isb	sy
 80056f0:	f3bf 8f4f 	dsb	sy
 80056f4:	613b      	str	r3, [r7, #16]
}
 80056f6:	bf00      	nop
 80056f8:	e7fe      	b.n	80056f8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	68ba      	ldr	r2, [r7, #8]
 80056fe:	fb02 f303 	mul.w	r3, r2, r3
 8005702:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005704:	69fb      	ldr	r3, [r7, #28]
 8005706:	3350      	adds	r3, #80	; 0x50
 8005708:	4618      	mov	r0, r3
 800570a:	f002 f97d 	bl	8007a08 <pvPortMalloc>
 800570e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005710:	69bb      	ldr	r3, [r7, #24]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d011      	beq.n	800573a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005716:	69bb      	ldr	r3, [r7, #24]
 8005718:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800571a:	697b      	ldr	r3, [r7, #20]
 800571c:	3350      	adds	r3, #80	; 0x50
 800571e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005720:	69bb      	ldr	r3, [r7, #24]
 8005722:	2200      	movs	r2, #0
 8005724:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005728:	79fa      	ldrb	r2, [r7, #7]
 800572a:	69bb      	ldr	r3, [r7, #24]
 800572c:	9300      	str	r3, [sp, #0]
 800572e:	4613      	mov	r3, r2
 8005730:	697a      	ldr	r2, [r7, #20]
 8005732:	68b9      	ldr	r1, [r7, #8]
 8005734:	68f8      	ldr	r0, [r7, #12]
 8005736:	f000 f805 	bl	8005744 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800573a:	69bb      	ldr	r3, [r7, #24]
	}
 800573c:	4618      	mov	r0, r3
 800573e:	3720      	adds	r7, #32
 8005740:	46bd      	mov	sp, r7
 8005742:	bd80      	pop	{r7, pc}

08005744 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b084      	sub	sp, #16
 8005748:	af00      	add	r7, sp, #0
 800574a:	60f8      	str	r0, [r7, #12]
 800574c:	60b9      	str	r1, [r7, #8]
 800574e:	607a      	str	r2, [r7, #4]
 8005750:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d103      	bne.n	8005760 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005758:	69bb      	ldr	r3, [r7, #24]
 800575a:	69ba      	ldr	r2, [r7, #24]
 800575c:	601a      	str	r2, [r3, #0]
 800575e:	e002      	b.n	8005766 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005760:	69bb      	ldr	r3, [r7, #24]
 8005762:	687a      	ldr	r2, [r7, #4]
 8005764:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005766:	69bb      	ldr	r3, [r7, #24]
 8005768:	68fa      	ldr	r2, [r7, #12]
 800576a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800576c:	69bb      	ldr	r3, [r7, #24]
 800576e:	68ba      	ldr	r2, [r7, #8]
 8005770:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005772:	2101      	movs	r1, #1
 8005774:	69b8      	ldr	r0, [r7, #24]
 8005776:	f7ff fecb 	bl	8005510 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800577a:	69bb      	ldr	r3, [r7, #24]
 800577c:	78fa      	ldrb	r2, [r7, #3]
 800577e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005782:	bf00      	nop
 8005784:	3710      	adds	r7, #16
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}
	...

0800578c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b08e      	sub	sp, #56	; 0x38
 8005790:	af00      	add	r7, sp, #0
 8005792:	60f8      	str	r0, [r7, #12]
 8005794:	60b9      	str	r1, [r7, #8]
 8005796:	607a      	str	r2, [r7, #4]
 8005798:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800579a:	2300      	movs	r3, #0
 800579c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80057a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d10a      	bne.n	80057be <xQueueGenericSend+0x32>
	__asm volatile
 80057a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057ac:	f383 8811 	msr	BASEPRI, r3
 80057b0:	f3bf 8f6f 	isb	sy
 80057b4:	f3bf 8f4f 	dsb	sy
 80057b8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80057ba:	bf00      	nop
 80057bc:	e7fe      	b.n	80057bc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d103      	bne.n	80057cc <xQueueGenericSend+0x40>
 80057c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d101      	bne.n	80057d0 <xQueueGenericSend+0x44>
 80057cc:	2301      	movs	r3, #1
 80057ce:	e000      	b.n	80057d2 <xQueueGenericSend+0x46>
 80057d0:	2300      	movs	r3, #0
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d10a      	bne.n	80057ec <xQueueGenericSend+0x60>
	__asm volatile
 80057d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057da:	f383 8811 	msr	BASEPRI, r3
 80057de:	f3bf 8f6f 	isb	sy
 80057e2:	f3bf 8f4f 	dsb	sy
 80057e6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80057e8:	bf00      	nop
 80057ea:	e7fe      	b.n	80057ea <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	2b02      	cmp	r3, #2
 80057f0:	d103      	bne.n	80057fa <xQueueGenericSend+0x6e>
 80057f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057f6:	2b01      	cmp	r3, #1
 80057f8:	d101      	bne.n	80057fe <xQueueGenericSend+0x72>
 80057fa:	2301      	movs	r3, #1
 80057fc:	e000      	b.n	8005800 <xQueueGenericSend+0x74>
 80057fe:	2300      	movs	r3, #0
 8005800:	2b00      	cmp	r3, #0
 8005802:	d10a      	bne.n	800581a <xQueueGenericSend+0x8e>
	__asm volatile
 8005804:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005808:	f383 8811 	msr	BASEPRI, r3
 800580c:	f3bf 8f6f 	isb	sy
 8005810:	f3bf 8f4f 	dsb	sy
 8005814:	623b      	str	r3, [r7, #32]
}
 8005816:	bf00      	nop
 8005818:	e7fe      	b.n	8005818 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800581a:	f001 fa79 	bl	8006d10 <xTaskGetSchedulerState>
 800581e:	4603      	mov	r3, r0
 8005820:	2b00      	cmp	r3, #0
 8005822:	d102      	bne.n	800582a <xQueueGenericSend+0x9e>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d101      	bne.n	800582e <xQueueGenericSend+0xa2>
 800582a:	2301      	movs	r3, #1
 800582c:	e000      	b.n	8005830 <xQueueGenericSend+0xa4>
 800582e:	2300      	movs	r3, #0
 8005830:	2b00      	cmp	r3, #0
 8005832:	d10a      	bne.n	800584a <xQueueGenericSend+0xbe>
	__asm volatile
 8005834:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005838:	f383 8811 	msr	BASEPRI, r3
 800583c:	f3bf 8f6f 	isb	sy
 8005840:	f3bf 8f4f 	dsb	sy
 8005844:	61fb      	str	r3, [r7, #28]
}
 8005846:	bf00      	nop
 8005848:	e7fe      	b.n	8005848 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800584a:	f001 ffbb 	bl	80077c4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800584e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005850:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005852:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005854:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005856:	429a      	cmp	r2, r3
 8005858:	d302      	bcc.n	8005860 <xQueueGenericSend+0xd4>
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	2b02      	cmp	r3, #2
 800585e:	d129      	bne.n	80058b4 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005860:	683a      	ldr	r2, [r7, #0]
 8005862:	68b9      	ldr	r1, [r7, #8]
 8005864:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005866:	f000 fac7 	bl	8005df8 <prvCopyDataToQueue>
 800586a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800586c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800586e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005870:	2b00      	cmp	r3, #0
 8005872:	d010      	beq.n	8005896 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005874:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005876:	3324      	adds	r3, #36	; 0x24
 8005878:	4618      	mov	r0, r3
 800587a:	f001 f88b 	bl	8006994 <xTaskRemoveFromEventList>
 800587e:	4603      	mov	r3, r0
 8005880:	2b00      	cmp	r3, #0
 8005882:	d013      	beq.n	80058ac <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005884:	4b3f      	ldr	r3, [pc, #252]	; (8005984 <xQueueGenericSend+0x1f8>)
 8005886:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800588a:	601a      	str	r2, [r3, #0]
 800588c:	f3bf 8f4f 	dsb	sy
 8005890:	f3bf 8f6f 	isb	sy
 8005894:	e00a      	b.n	80058ac <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005896:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005898:	2b00      	cmp	r3, #0
 800589a:	d007      	beq.n	80058ac <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800589c:	4b39      	ldr	r3, [pc, #228]	; (8005984 <xQueueGenericSend+0x1f8>)
 800589e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80058a2:	601a      	str	r2, [r3, #0]
 80058a4:	f3bf 8f4f 	dsb	sy
 80058a8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80058ac:	f001 ffba 	bl	8007824 <vPortExitCritical>
				return pdPASS;
 80058b0:	2301      	movs	r3, #1
 80058b2:	e063      	b.n	800597c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d103      	bne.n	80058c2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80058ba:	f001 ffb3 	bl	8007824 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80058be:	2300      	movs	r3, #0
 80058c0:	e05c      	b.n	800597c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80058c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d106      	bne.n	80058d6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80058c8:	f107 0314 	add.w	r3, r7, #20
 80058cc:	4618      	mov	r0, r3
 80058ce:	f001 f8c5 	bl	8006a5c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80058d2:	2301      	movs	r3, #1
 80058d4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80058d6:	f001 ffa5 	bl	8007824 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80058da:	f000 fe37 	bl	800654c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80058de:	f001 ff71 	bl	80077c4 <vPortEnterCritical>
 80058e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058e4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80058e8:	b25b      	sxtb	r3, r3
 80058ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058ee:	d103      	bne.n	80058f8 <xQueueGenericSend+0x16c>
 80058f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058f2:	2200      	movs	r2, #0
 80058f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80058f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058fa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80058fe:	b25b      	sxtb	r3, r3
 8005900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005904:	d103      	bne.n	800590e <xQueueGenericSend+0x182>
 8005906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005908:	2200      	movs	r2, #0
 800590a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800590e:	f001 ff89 	bl	8007824 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005912:	1d3a      	adds	r2, r7, #4
 8005914:	f107 0314 	add.w	r3, r7, #20
 8005918:	4611      	mov	r1, r2
 800591a:	4618      	mov	r0, r3
 800591c:	f001 f8b4 	bl	8006a88 <xTaskCheckForTimeOut>
 8005920:	4603      	mov	r3, r0
 8005922:	2b00      	cmp	r3, #0
 8005924:	d124      	bne.n	8005970 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005926:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005928:	f000 fb5e 	bl	8005fe8 <prvIsQueueFull>
 800592c:	4603      	mov	r3, r0
 800592e:	2b00      	cmp	r3, #0
 8005930:	d018      	beq.n	8005964 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005934:	3310      	adds	r3, #16
 8005936:	687a      	ldr	r2, [r7, #4]
 8005938:	4611      	mov	r1, r2
 800593a:	4618      	mov	r0, r3
 800593c:	f000 ffda 	bl	80068f4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005940:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005942:	f000 fae9 	bl	8005f18 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005946:	f000 fe0f 	bl	8006568 <xTaskResumeAll>
 800594a:	4603      	mov	r3, r0
 800594c:	2b00      	cmp	r3, #0
 800594e:	f47f af7c 	bne.w	800584a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8005952:	4b0c      	ldr	r3, [pc, #48]	; (8005984 <xQueueGenericSend+0x1f8>)
 8005954:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005958:	601a      	str	r2, [r3, #0]
 800595a:	f3bf 8f4f 	dsb	sy
 800595e:	f3bf 8f6f 	isb	sy
 8005962:	e772      	b.n	800584a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005964:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005966:	f000 fad7 	bl	8005f18 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800596a:	f000 fdfd 	bl	8006568 <xTaskResumeAll>
 800596e:	e76c      	b.n	800584a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005970:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005972:	f000 fad1 	bl	8005f18 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005976:	f000 fdf7 	bl	8006568 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800597a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800597c:	4618      	mov	r0, r3
 800597e:	3738      	adds	r7, #56	; 0x38
 8005980:	46bd      	mov	sp, r7
 8005982:	bd80      	pop	{r7, pc}
 8005984:	e000ed04 	.word	0xe000ed04

08005988 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b090      	sub	sp, #64	; 0x40
 800598c:	af00      	add	r7, sp, #0
 800598e:	60f8      	str	r0, [r7, #12]
 8005990:	60b9      	str	r1, [r7, #8]
 8005992:	607a      	str	r2, [r7, #4]
 8005994:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800599a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800599c:	2b00      	cmp	r3, #0
 800599e:	d10a      	bne.n	80059b6 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80059a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059a4:	f383 8811 	msr	BASEPRI, r3
 80059a8:	f3bf 8f6f 	isb	sy
 80059ac:	f3bf 8f4f 	dsb	sy
 80059b0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80059b2:	bf00      	nop
 80059b4:	e7fe      	b.n	80059b4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80059b6:	68bb      	ldr	r3, [r7, #8]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d103      	bne.n	80059c4 <xQueueGenericSendFromISR+0x3c>
 80059bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d101      	bne.n	80059c8 <xQueueGenericSendFromISR+0x40>
 80059c4:	2301      	movs	r3, #1
 80059c6:	e000      	b.n	80059ca <xQueueGenericSendFromISR+0x42>
 80059c8:	2300      	movs	r3, #0
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d10a      	bne.n	80059e4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80059ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059d2:	f383 8811 	msr	BASEPRI, r3
 80059d6:	f3bf 8f6f 	isb	sy
 80059da:	f3bf 8f4f 	dsb	sy
 80059de:	627b      	str	r3, [r7, #36]	; 0x24
}
 80059e0:	bf00      	nop
 80059e2:	e7fe      	b.n	80059e2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	2b02      	cmp	r3, #2
 80059e8:	d103      	bne.n	80059f2 <xQueueGenericSendFromISR+0x6a>
 80059ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059ee:	2b01      	cmp	r3, #1
 80059f0:	d101      	bne.n	80059f6 <xQueueGenericSendFromISR+0x6e>
 80059f2:	2301      	movs	r3, #1
 80059f4:	e000      	b.n	80059f8 <xQueueGenericSendFromISR+0x70>
 80059f6:	2300      	movs	r3, #0
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d10a      	bne.n	8005a12 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80059fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a00:	f383 8811 	msr	BASEPRI, r3
 8005a04:	f3bf 8f6f 	isb	sy
 8005a08:	f3bf 8f4f 	dsb	sy
 8005a0c:	623b      	str	r3, [r7, #32]
}
 8005a0e:	bf00      	nop
 8005a10:	e7fe      	b.n	8005a10 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005a12:	f001 ffb9 	bl	8007988 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005a16:	f3ef 8211 	mrs	r2, BASEPRI
 8005a1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a1e:	f383 8811 	msr	BASEPRI, r3
 8005a22:	f3bf 8f6f 	isb	sy
 8005a26:	f3bf 8f4f 	dsb	sy
 8005a2a:	61fa      	str	r2, [r7, #28]
 8005a2c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005a2e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005a30:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005a32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a34:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a3a:	429a      	cmp	r2, r3
 8005a3c:	d302      	bcc.n	8005a44 <xQueueGenericSendFromISR+0xbc>
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	2b02      	cmp	r3, #2
 8005a42:	d12f      	bne.n	8005aa4 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005a44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a46:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005a4a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005a4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a52:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005a54:	683a      	ldr	r2, [r7, #0]
 8005a56:	68b9      	ldr	r1, [r7, #8]
 8005a58:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005a5a:	f000 f9cd 	bl	8005df8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005a5e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8005a62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a66:	d112      	bne.n	8005a8e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005a68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d016      	beq.n	8005a9e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005a70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a72:	3324      	adds	r3, #36	; 0x24
 8005a74:	4618      	mov	r0, r3
 8005a76:	f000 ff8d 	bl	8006994 <xTaskRemoveFromEventList>
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d00e      	beq.n	8005a9e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d00b      	beq.n	8005a9e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2201      	movs	r2, #1
 8005a8a:	601a      	str	r2, [r3, #0]
 8005a8c:	e007      	b.n	8005a9e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005a8e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005a92:	3301      	adds	r3, #1
 8005a94:	b2db      	uxtb	r3, r3
 8005a96:	b25a      	sxtb	r2, r3
 8005a98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a9a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8005aa2:	e001      	b.n	8005aa8 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005aa8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005aaa:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005aac:	697b      	ldr	r3, [r7, #20]
 8005aae:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005ab2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005ab4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	3740      	adds	r7, #64	; 0x40
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bd80      	pop	{r7, pc}
	...

08005ac0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b08c      	sub	sp, #48	; 0x30
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	60f8      	str	r0, [r7, #12]
 8005ac8:	60b9      	str	r1, [r7, #8]
 8005aca:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005acc:	2300      	movs	r3, #0
 8005ace:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005ad4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d10a      	bne.n	8005af0 <xQueueReceive+0x30>
	__asm volatile
 8005ada:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ade:	f383 8811 	msr	BASEPRI, r3
 8005ae2:	f3bf 8f6f 	isb	sy
 8005ae6:	f3bf 8f4f 	dsb	sy
 8005aea:	623b      	str	r3, [r7, #32]
}
 8005aec:	bf00      	nop
 8005aee:	e7fe      	b.n	8005aee <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d103      	bne.n	8005afe <xQueueReceive+0x3e>
 8005af6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d101      	bne.n	8005b02 <xQueueReceive+0x42>
 8005afe:	2301      	movs	r3, #1
 8005b00:	e000      	b.n	8005b04 <xQueueReceive+0x44>
 8005b02:	2300      	movs	r3, #0
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d10a      	bne.n	8005b1e <xQueueReceive+0x5e>
	__asm volatile
 8005b08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b0c:	f383 8811 	msr	BASEPRI, r3
 8005b10:	f3bf 8f6f 	isb	sy
 8005b14:	f3bf 8f4f 	dsb	sy
 8005b18:	61fb      	str	r3, [r7, #28]
}
 8005b1a:	bf00      	nop
 8005b1c:	e7fe      	b.n	8005b1c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005b1e:	f001 f8f7 	bl	8006d10 <xTaskGetSchedulerState>
 8005b22:	4603      	mov	r3, r0
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d102      	bne.n	8005b2e <xQueueReceive+0x6e>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d101      	bne.n	8005b32 <xQueueReceive+0x72>
 8005b2e:	2301      	movs	r3, #1
 8005b30:	e000      	b.n	8005b34 <xQueueReceive+0x74>
 8005b32:	2300      	movs	r3, #0
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d10a      	bne.n	8005b4e <xQueueReceive+0x8e>
	__asm volatile
 8005b38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b3c:	f383 8811 	msr	BASEPRI, r3
 8005b40:	f3bf 8f6f 	isb	sy
 8005b44:	f3bf 8f4f 	dsb	sy
 8005b48:	61bb      	str	r3, [r7, #24]
}
 8005b4a:	bf00      	nop
 8005b4c:	e7fe      	b.n	8005b4c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005b4e:	f001 fe39 	bl	80077c4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005b52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b56:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d01f      	beq.n	8005b9e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005b5e:	68b9      	ldr	r1, [r7, #8]
 8005b60:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005b62:	f000 f9b3 	bl	8005ecc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b68:	1e5a      	subs	r2, r3, #1
 8005b6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b6c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005b6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b70:	691b      	ldr	r3, [r3, #16]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d00f      	beq.n	8005b96 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005b76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b78:	3310      	adds	r3, #16
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	f000 ff0a 	bl	8006994 <xTaskRemoveFromEventList>
 8005b80:	4603      	mov	r3, r0
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d007      	beq.n	8005b96 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005b86:	4b3d      	ldr	r3, [pc, #244]	; (8005c7c <xQueueReceive+0x1bc>)
 8005b88:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b8c:	601a      	str	r2, [r3, #0]
 8005b8e:	f3bf 8f4f 	dsb	sy
 8005b92:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005b96:	f001 fe45 	bl	8007824 <vPortExitCritical>
				return pdPASS;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	e069      	b.n	8005c72 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d103      	bne.n	8005bac <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005ba4:	f001 fe3e 	bl	8007824 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005ba8:	2300      	movs	r3, #0
 8005baa:	e062      	b.n	8005c72 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005bac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d106      	bne.n	8005bc0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005bb2:	f107 0310 	add.w	r3, r7, #16
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	f000 ff50 	bl	8006a5c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005bc0:	f001 fe30 	bl	8007824 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005bc4:	f000 fcc2 	bl	800654c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005bc8:	f001 fdfc 	bl	80077c4 <vPortEnterCritical>
 8005bcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bce:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005bd2:	b25b      	sxtb	r3, r3
 8005bd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bd8:	d103      	bne.n	8005be2 <xQueueReceive+0x122>
 8005bda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bdc:	2200      	movs	r2, #0
 8005bde:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005be2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005be4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005be8:	b25b      	sxtb	r3, r3
 8005bea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bee:	d103      	bne.n	8005bf8 <xQueueReceive+0x138>
 8005bf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005bf8:	f001 fe14 	bl	8007824 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005bfc:	1d3a      	adds	r2, r7, #4
 8005bfe:	f107 0310 	add.w	r3, r7, #16
 8005c02:	4611      	mov	r1, r2
 8005c04:	4618      	mov	r0, r3
 8005c06:	f000 ff3f 	bl	8006a88 <xTaskCheckForTimeOut>
 8005c0a:	4603      	mov	r3, r0
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d123      	bne.n	8005c58 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005c10:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005c12:	f000 f9d3 	bl	8005fbc <prvIsQueueEmpty>
 8005c16:	4603      	mov	r3, r0
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d017      	beq.n	8005c4c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005c1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c1e:	3324      	adds	r3, #36	; 0x24
 8005c20:	687a      	ldr	r2, [r7, #4]
 8005c22:	4611      	mov	r1, r2
 8005c24:	4618      	mov	r0, r3
 8005c26:	f000 fe65 	bl	80068f4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005c2a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005c2c:	f000 f974 	bl	8005f18 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005c30:	f000 fc9a 	bl	8006568 <xTaskResumeAll>
 8005c34:	4603      	mov	r3, r0
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d189      	bne.n	8005b4e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8005c3a:	4b10      	ldr	r3, [pc, #64]	; (8005c7c <xQueueReceive+0x1bc>)
 8005c3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c40:	601a      	str	r2, [r3, #0]
 8005c42:	f3bf 8f4f 	dsb	sy
 8005c46:	f3bf 8f6f 	isb	sy
 8005c4a:	e780      	b.n	8005b4e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005c4c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005c4e:	f000 f963 	bl	8005f18 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005c52:	f000 fc89 	bl	8006568 <xTaskResumeAll>
 8005c56:	e77a      	b.n	8005b4e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005c58:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005c5a:	f000 f95d 	bl	8005f18 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005c5e:	f000 fc83 	bl	8006568 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005c62:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005c64:	f000 f9aa 	bl	8005fbc <prvIsQueueEmpty>
 8005c68:	4603      	mov	r3, r0
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	f43f af6f 	beq.w	8005b4e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005c70:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005c72:	4618      	mov	r0, r3
 8005c74:	3730      	adds	r7, #48	; 0x30
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bd80      	pop	{r7, pc}
 8005c7a:	bf00      	nop
 8005c7c:	e000ed04 	.word	0xe000ed04

08005c80 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b08e      	sub	sp, #56	; 0x38
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	60f8      	str	r0, [r7, #12]
 8005c88:	60b9      	str	r1, [r7, #8]
 8005c8a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005c90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d10a      	bne.n	8005cac <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8005c96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c9a:	f383 8811 	msr	BASEPRI, r3
 8005c9e:	f3bf 8f6f 	isb	sy
 8005ca2:	f3bf 8f4f 	dsb	sy
 8005ca6:	623b      	str	r3, [r7, #32]
}
 8005ca8:	bf00      	nop
 8005caa:	e7fe      	b.n	8005caa <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d103      	bne.n	8005cba <xQueueReceiveFromISR+0x3a>
 8005cb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d101      	bne.n	8005cbe <xQueueReceiveFromISR+0x3e>
 8005cba:	2301      	movs	r3, #1
 8005cbc:	e000      	b.n	8005cc0 <xQueueReceiveFromISR+0x40>
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d10a      	bne.n	8005cda <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8005cc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cc8:	f383 8811 	msr	BASEPRI, r3
 8005ccc:	f3bf 8f6f 	isb	sy
 8005cd0:	f3bf 8f4f 	dsb	sy
 8005cd4:	61fb      	str	r3, [r7, #28]
}
 8005cd6:	bf00      	nop
 8005cd8:	e7fe      	b.n	8005cd8 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005cda:	f001 fe55 	bl	8007988 <vPortValidateInterruptPriority>
	__asm volatile
 8005cde:	f3ef 8211 	mrs	r2, BASEPRI
 8005ce2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ce6:	f383 8811 	msr	BASEPRI, r3
 8005cea:	f3bf 8f6f 	isb	sy
 8005cee:	f3bf 8f4f 	dsb	sy
 8005cf2:	61ba      	str	r2, [r7, #24]
 8005cf4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8005cf6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005cf8:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005cfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cfe:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005d00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d02f      	beq.n	8005d66 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8005d06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d08:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005d0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005d10:	68b9      	ldr	r1, [r7, #8]
 8005d12:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005d14:	f000 f8da 	bl	8005ecc <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005d18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d1a:	1e5a      	subs	r2, r3, #1
 8005d1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d1e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8005d20:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d28:	d112      	bne.n	8005d50 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005d2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d2c:	691b      	ldr	r3, [r3, #16]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d016      	beq.n	8005d60 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005d32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d34:	3310      	adds	r3, #16
 8005d36:	4618      	mov	r0, r3
 8005d38:	f000 fe2c 	bl	8006994 <xTaskRemoveFromEventList>
 8005d3c:	4603      	mov	r3, r0
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d00e      	beq.n	8005d60 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d00b      	beq.n	8005d60 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	601a      	str	r2, [r3, #0]
 8005d4e:	e007      	b.n	8005d60 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005d50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005d54:	3301      	adds	r3, #1
 8005d56:	b2db      	uxtb	r3, r3
 8005d58:	b25a      	sxtb	r2, r3
 8005d5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8005d60:	2301      	movs	r3, #1
 8005d62:	637b      	str	r3, [r7, #52]	; 0x34
 8005d64:	e001      	b.n	8005d6a <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8005d66:	2300      	movs	r3, #0
 8005d68:	637b      	str	r3, [r7, #52]	; 0x34
 8005d6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d6c:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	f383 8811 	msr	BASEPRI, r3
}
 8005d74:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005d76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	3738      	adds	r7, #56	; 0x38
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}

08005d80 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b084      	sub	sp, #16
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d10a      	bne.n	8005da4 <uxQueueMessagesWaiting+0x24>
	__asm volatile
 8005d8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d92:	f383 8811 	msr	BASEPRI, r3
 8005d96:	f3bf 8f6f 	isb	sy
 8005d9a:	f3bf 8f4f 	dsb	sy
 8005d9e:	60bb      	str	r3, [r7, #8]
}
 8005da0:	bf00      	nop
 8005da2:	e7fe      	b.n	8005da2 <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 8005da4:	f001 fd0e 	bl	80077c4 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dac:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8005dae:	f001 fd39 	bl	8007824 <vPortExitCritical>

	return uxReturn;
 8005db2:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8005db4:	4618      	mov	r0, r3
 8005db6:	3710      	adds	r7, #16
 8005db8:	46bd      	mov	sp, r7
 8005dba:	bd80      	pop	{r7, pc}

08005dbc <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b087      	sub	sp, #28
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8005dc8:	697b      	ldr	r3, [r7, #20]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d10a      	bne.n	8005de4 <uxQueueMessagesWaitingFromISR+0x28>
	__asm volatile
 8005dce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dd2:	f383 8811 	msr	BASEPRI, r3
 8005dd6:	f3bf 8f6f 	isb	sy
 8005dda:	f3bf 8f4f 	dsb	sy
 8005dde:	60fb      	str	r3, [r7, #12]
}
 8005de0:	bf00      	nop
 8005de2:	e7fe      	b.n	8005de2 <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005de8:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8005dea:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8005dec:	4618      	mov	r0, r3
 8005dee:	371c      	adds	r7, #28
 8005df0:	46bd      	mov	sp, r7
 8005df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df6:	4770      	bx	lr

08005df8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b086      	sub	sp, #24
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	60f8      	str	r0, [r7, #12]
 8005e00:	60b9      	str	r1, [r7, #8]
 8005e02:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005e04:	2300      	movs	r3, #0
 8005e06:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e0c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d10d      	bne.n	8005e32 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d14d      	bne.n	8005eba <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	689b      	ldr	r3, [r3, #8]
 8005e22:	4618      	mov	r0, r3
 8005e24:	f000 ff92 	bl	8006d4c <xTaskPriorityDisinherit>
 8005e28:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	609a      	str	r2, [r3, #8]
 8005e30:	e043      	b.n	8005eba <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d119      	bne.n	8005e6c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	6858      	ldr	r0, [r3, #4]
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e40:	461a      	mov	r2, r3
 8005e42:	68b9      	ldr	r1, [r7, #8]
 8005e44:	f003 fc30 	bl	80096a8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	685a      	ldr	r2, [r3, #4]
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e50:	441a      	add	r2, r3
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	685a      	ldr	r2, [r3, #4]
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	689b      	ldr	r3, [r3, #8]
 8005e5e:	429a      	cmp	r2, r3
 8005e60:	d32b      	bcc.n	8005eba <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	681a      	ldr	r2, [r3, #0]
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	605a      	str	r2, [r3, #4]
 8005e6a:	e026      	b.n	8005eba <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	68d8      	ldr	r0, [r3, #12]
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e74:	461a      	mov	r2, r3
 8005e76:	68b9      	ldr	r1, [r7, #8]
 8005e78:	f003 fc16 	bl	80096a8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	68da      	ldr	r2, [r3, #12]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e84:	425b      	negs	r3, r3
 8005e86:	441a      	add	r2, r3
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	68da      	ldr	r2, [r3, #12]
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	429a      	cmp	r2, r3
 8005e96:	d207      	bcs.n	8005ea8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	689a      	ldr	r2, [r3, #8]
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ea0:	425b      	negs	r3, r3
 8005ea2:	441a      	add	r2, r3
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2b02      	cmp	r3, #2
 8005eac:	d105      	bne.n	8005eba <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005eae:	693b      	ldr	r3, [r7, #16]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d002      	beq.n	8005eba <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005eb4:	693b      	ldr	r3, [r7, #16]
 8005eb6:	3b01      	subs	r3, #1
 8005eb8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	1c5a      	adds	r2, r3, #1
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005ec2:	697b      	ldr	r3, [r7, #20]
}
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	3718      	adds	r7, #24
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bd80      	pop	{r7, pc}

08005ecc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b082      	sub	sp, #8
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
 8005ed4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d018      	beq.n	8005f10 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	68da      	ldr	r2, [r3, #12]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ee6:	441a      	add	r2, r3
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	68da      	ldr	r2, [r3, #12]
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	689b      	ldr	r3, [r3, #8]
 8005ef4:	429a      	cmp	r2, r3
 8005ef6:	d303      	bcc.n	8005f00 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681a      	ldr	r2, [r3, #0]
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	68d9      	ldr	r1, [r3, #12]
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f08:	461a      	mov	r2, r3
 8005f0a:	6838      	ldr	r0, [r7, #0]
 8005f0c:	f003 fbcc 	bl	80096a8 <memcpy>
	}
}
 8005f10:	bf00      	nop
 8005f12:	3708      	adds	r7, #8
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bd80      	pop	{r7, pc}

08005f18 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b084      	sub	sp, #16
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005f20:	f001 fc50 	bl	80077c4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005f2a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005f2c:	e011      	b.n	8005f52 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d012      	beq.n	8005f5c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	3324      	adds	r3, #36	; 0x24
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	f000 fd2a 	bl	8006994 <xTaskRemoveFromEventList>
 8005f40:	4603      	mov	r3, r0
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d001      	beq.n	8005f4a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005f46:	f000 fe01 	bl	8006b4c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005f4a:	7bfb      	ldrb	r3, [r7, #15]
 8005f4c:	3b01      	subs	r3, #1
 8005f4e:	b2db      	uxtb	r3, r3
 8005f50:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005f52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	dce9      	bgt.n	8005f2e <prvUnlockQueue+0x16>
 8005f5a:	e000      	b.n	8005f5e <prvUnlockQueue+0x46>
					break;
 8005f5c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	22ff      	movs	r2, #255	; 0xff
 8005f62:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005f66:	f001 fc5d 	bl	8007824 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005f6a:	f001 fc2b 	bl	80077c4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005f74:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005f76:	e011      	b.n	8005f9c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	691b      	ldr	r3, [r3, #16]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d012      	beq.n	8005fa6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	3310      	adds	r3, #16
 8005f84:	4618      	mov	r0, r3
 8005f86:	f000 fd05 	bl	8006994 <xTaskRemoveFromEventList>
 8005f8a:	4603      	mov	r3, r0
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d001      	beq.n	8005f94 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005f90:	f000 fddc 	bl	8006b4c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005f94:	7bbb      	ldrb	r3, [r7, #14]
 8005f96:	3b01      	subs	r3, #1
 8005f98:	b2db      	uxtb	r3, r3
 8005f9a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005f9c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	dce9      	bgt.n	8005f78 <prvUnlockQueue+0x60>
 8005fa4:	e000      	b.n	8005fa8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005fa6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	22ff      	movs	r2, #255	; 0xff
 8005fac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005fb0:	f001 fc38 	bl	8007824 <vPortExitCritical>
}
 8005fb4:	bf00      	nop
 8005fb6:	3710      	adds	r7, #16
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	bd80      	pop	{r7, pc}

08005fbc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b084      	sub	sp, #16
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005fc4:	f001 fbfe 	bl	80077c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d102      	bne.n	8005fd6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	60fb      	str	r3, [r7, #12]
 8005fd4:	e001      	b.n	8005fda <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005fda:	f001 fc23 	bl	8007824 <vPortExitCritical>

	return xReturn;
 8005fde:	68fb      	ldr	r3, [r7, #12]
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	3710      	adds	r7, #16
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}

08005fe8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b084      	sub	sp, #16
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005ff0:	f001 fbe8 	bl	80077c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ffc:	429a      	cmp	r2, r3
 8005ffe:	d102      	bne.n	8006006 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006000:	2301      	movs	r3, #1
 8006002:	60fb      	str	r3, [r7, #12]
 8006004:	e001      	b.n	800600a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006006:	2300      	movs	r3, #0
 8006008:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800600a:	f001 fc0b 	bl	8007824 <vPortExitCritical>

	return xReturn;
 800600e:	68fb      	ldr	r3, [r7, #12]
}
 8006010:	4618      	mov	r0, r3
 8006012:	3710      	adds	r7, #16
 8006014:	46bd      	mov	sp, r7
 8006016:	bd80      	pop	{r7, pc}

08006018 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006018:	b480      	push	{r7}
 800601a:	b085      	sub	sp, #20
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
 8006020:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006022:	2300      	movs	r3, #0
 8006024:	60fb      	str	r3, [r7, #12]
 8006026:	e014      	b.n	8006052 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006028:	4a0f      	ldr	r2, [pc, #60]	; (8006068 <vQueueAddToRegistry+0x50>)
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d10b      	bne.n	800604c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006034:	490c      	ldr	r1, [pc, #48]	; (8006068 <vQueueAddToRegistry+0x50>)
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	683a      	ldr	r2, [r7, #0]
 800603a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800603e:	4a0a      	ldr	r2, [pc, #40]	; (8006068 <vQueueAddToRegistry+0x50>)
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	00db      	lsls	r3, r3, #3
 8006044:	4413      	add	r3, r2
 8006046:	687a      	ldr	r2, [r7, #4]
 8006048:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800604a:	e006      	b.n	800605a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	3301      	adds	r3, #1
 8006050:	60fb      	str	r3, [r7, #12]
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	2b07      	cmp	r3, #7
 8006056:	d9e7      	bls.n	8006028 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006058:	bf00      	nop
 800605a:	bf00      	nop
 800605c:	3714      	adds	r7, #20
 800605e:	46bd      	mov	sp, r7
 8006060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006064:	4770      	bx	lr
 8006066:	bf00      	nop
 8006068:	2000324c 	.word	0x2000324c

0800606c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800606c:	b580      	push	{r7, lr}
 800606e:	b086      	sub	sp, #24
 8006070:	af00      	add	r7, sp, #0
 8006072:	60f8      	str	r0, [r7, #12]
 8006074:	60b9      	str	r1, [r7, #8]
 8006076:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800607c:	f001 fba2 	bl	80077c4 <vPortEnterCritical>
 8006080:	697b      	ldr	r3, [r7, #20]
 8006082:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006086:	b25b      	sxtb	r3, r3
 8006088:	f1b3 3fff 	cmp.w	r3, #4294967295
 800608c:	d103      	bne.n	8006096 <vQueueWaitForMessageRestricted+0x2a>
 800608e:	697b      	ldr	r3, [r7, #20]
 8006090:	2200      	movs	r2, #0
 8006092:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800609c:	b25b      	sxtb	r3, r3
 800609e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060a2:	d103      	bne.n	80060ac <vQueueWaitForMessageRestricted+0x40>
 80060a4:	697b      	ldr	r3, [r7, #20]
 80060a6:	2200      	movs	r2, #0
 80060a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80060ac:	f001 fbba 	bl	8007824 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d106      	bne.n	80060c6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	3324      	adds	r3, #36	; 0x24
 80060bc:	687a      	ldr	r2, [r7, #4]
 80060be:	68b9      	ldr	r1, [r7, #8]
 80060c0:	4618      	mov	r0, r3
 80060c2:	f000 fc3b 	bl	800693c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80060c6:	6978      	ldr	r0, [r7, #20]
 80060c8:	f7ff ff26 	bl	8005f18 <prvUnlockQueue>
	}
 80060cc:	bf00      	nop
 80060ce:	3718      	adds	r7, #24
 80060d0:	46bd      	mov	sp, r7
 80060d2:	bd80      	pop	{r7, pc}

080060d4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b08e      	sub	sp, #56	; 0x38
 80060d8:	af04      	add	r7, sp, #16
 80060da:	60f8      	str	r0, [r7, #12]
 80060dc:	60b9      	str	r1, [r7, #8]
 80060de:	607a      	str	r2, [r7, #4]
 80060e0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80060e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d10a      	bne.n	80060fe <xTaskCreateStatic+0x2a>
	__asm volatile
 80060e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060ec:	f383 8811 	msr	BASEPRI, r3
 80060f0:	f3bf 8f6f 	isb	sy
 80060f4:	f3bf 8f4f 	dsb	sy
 80060f8:	623b      	str	r3, [r7, #32]
}
 80060fa:	bf00      	nop
 80060fc:	e7fe      	b.n	80060fc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80060fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006100:	2b00      	cmp	r3, #0
 8006102:	d10a      	bne.n	800611a <xTaskCreateStatic+0x46>
	__asm volatile
 8006104:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006108:	f383 8811 	msr	BASEPRI, r3
 800610c:	f3bf 8f6f 	isb	sy
 8006110:	f3bf 8f4f 	dsb	sy
 8006114:	61fb      	str	r3, [r7, #28]
}
 8006116:	bf00      	nop
 8006118:	e7fe      	b.n	8006118 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800611a:	235c      	movs	r3, #92	; 0x5c
 800611c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800611e:	693b      	ldr	r3, [r7, #16]
 8006120:	2b5c      	cmp	r3, #92	; 0x5c
 8006122:	d00a      	beq.n	800613a <xTaskCreateStatic+0x66>
	__asm volatile
 8006124:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006128:	f383 8811 	msr	BASEPRI, r3
 800612c:	f3bf 8f6f 	isb	sy
 8006130:	f3bf 8f4f 	dsb	sy
 8006134:	61bb      	str	r3, [r7, #24]
}
 8006136:	bf00      	nop
 8006138:	e7fe      	b.n	8006138 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800613a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800613c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800613e:	2b00      	cmp	r3, #0
 8006140:	d01e      	beq.n	8006180 <xTaskCreateStatic+0xac>
 8006142:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006144:	2b00      	cmp	r3, #0
 8006146:	d01b      	beq.n	8006180 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006148:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800614a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800614c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800614e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006150:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006154:	2202      	movs	r2, #2
 8006156:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800615a:	2300      	movs	r3, #0
 800615c:	9303      	str	r3, [sp, #12]
 800615e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006160:	9302      	str	r3, [sp, #8]
 8006162:	f107 0314 	add.w	r3, r7, #20
 8006166:	9301      	str	r3, [sp, #4]
 8006168:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800616a:	9300      	str	r3, [sp, #0]
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	687a      	ldr	r2, [r7, #4]
 8006170:	68b9      	ldr	r1, [r7, #8]
 8006172:	68f8      	ldr	r0, [r7, #12]
 8006174:	f000 f850 	bl	8006218 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006178:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800617a:	f000 f8dd 	bl	8006338 <prvAddNewTaskToReadyList>
 800617e:	e001      	b.n	8006184 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006180:	2300      	movs	r3, #0
 8006182:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006184:	697b      	ldr	r3, [r7, #20]
	}
 8006186:	4618      	mov	r0, r3
 8006188:	3728      	adds	r7, #40	; 0x28
 800618a:	46bd      	mov	sp, r7
 800618c:	bd80      	pop	{r7, pc}

0800618e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800618e:	b580      	push	{r7, lr}
 8006190:	b08c      	sub	sp, #48	; 0x30
 8006192:	af04      	add	r7, sp, #16
 8006194:	60f8      	str	r0, [r7, #12]
 8006196:	60b9      	str	r1, [r7, #8]
 8006198:	603b      	str	r3, [r7, #0]
 800619a:	4613      	mov	r3, r2
 800619c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800619e:	88fb      	ldrh	r3, [r7, #6]
 80061a0:	009b      	lsls	r3, r3, #2
 80061a2:	4618      	mov	r0, r3
 80061a4:	f001 fc30 	bl	8007a08 <pvPortMalloc>
 80061a8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80061aa:	697b      	ldr	r3, [r7, #20]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d00e      	beq.n	80061ce <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80061b0:	205c      	movs	r0, #92	; 0x5c
 80061b2:	f001 fc29 	bl	8007a08 <pvPortMalloc>
 80061b6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80061b8:	69fb      	ldr	r3, [r7, #28]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d003      	beq.n	80061c6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80061be:	69fb      	ldr	r3, [r7, #28]
 80061c0:	697a      	ldr	r2, [r7, #20]
 80061c2:	631a      	str	r2, [r3, #48]	; 0x30
 80061c4:	e005      	b.n	80061d2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80061c6:	6978      	ldr	r0, [r7, #20]
 80061c8:	f001 fcea 	bl	8007ba0 <vPortFree>
 80061cc:	e001      	b.n	80061d2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80061ce:	2300      	movs	r3, #0
 80061d0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80061d2:	69fb      	ldr	r3, [r7, #28]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d017      	beq.n	8006208 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80061d8:	69fb      	ldr	r3, [r7, #28]
 80061da:	2200      	movs	r2, #0
 80061dc:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80061e0:	88fa      	ldrh	r2, [r7, #6]
 80061e2:	2300      	movs	r3, #0
 80061e4:	9303      	str	r3, [sp, #12]
 80061e6:	69fb      	ldr	r3, [r7, #28]
 80061e8:	9302      	str	r3, [sp, #8]
 80061ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061ec:	9301      	str	r3, [sp, #4]
 80061ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061f0:	9300      	str	r3, [sp, #0]
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	68b9      	ldr	r1, [r7, #8]
 80061f6:	68f8      	ldr	r0, [r7, #12]
 80061f8:	f000 f80e 	bl	8006218 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80061fc:	69f8      	ldr	r0, [r7, #28]
 80061fe:	f000 f89b 	bl	8006338 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006202:	2301      	movs	r3, #1
 8006204:	61bb      	str	r3, [r7, #24]
 8006206:	e002      	b.n	800620e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006208:	f04f 33ff 	mov.w	r3, #4294967295
 800620c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800620e:	69bb      	ldr	r3, [r7, #24]
	}
 8006210:	4618      	mov	r0, r3
 8006212:	3720      	adds	r7, #32
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}

08006218 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b088      	sub	sp, #32
 800621c:	af00      	add	r7, sp, #0
 800621e:	60f8      	str	r0, [r7, #12]
 8006220:	60b9      	str	r1, [r7, #8]
 8006222:	607a      	str	r2, [r7, #4]
 8006224:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006226:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006228:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	009b      	lsls	r3, r3, #2
 800622e:	461a      	mov	r2, r3
 8006230:	21a5      	movs	r1, #165	; 0xa5
 8006232:	f003 fa47 	bl	80096c4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006236:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006238:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006240:	3b01      	subs	r3, #1
 8006242:	009b      	lsls	r3, r3, #2
 8006244:	4413      	add	r3, r2
 8006246:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006248:	69bb      	ldr	r3, [r7, #24]
 800624a:	f023 0307 	bic.w	r3, r3, #7
 800624e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006250:	69bb      	ldr	r3, [r7, #24]
 8006252:	f003 0307 	and.w	r3, r3, #7
 8006256:	2b00      	cmp	r3, #0
 8006258:	d00a      	beq.n	8006270 <prvInitialiseNewTask+0x58>
	__asm volatile
 800625a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800625e:	f383 8811 	msr	BASEPRI, r3
 8006262:	f3bf 8f6f 	isb	sy
 8006266:	f3bf 8f4f 	dsb	sy
 800626a:	617b      	str	r3, [r7, #20]
}
 800626c:	bf00      	nop
 800626e:	e7fe      	b.n	800626e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006270:	68bb      	ldr	r3, [r7, #8]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d01f      	beq.n	80062b6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006276:	2300      	movs	r3, #0
 8006278:	61fb      	str	r3, [r7, #28]
 800627a:	e012      	b.n	80062a2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800627c:	68ba      	ldr	r2, [r7, #8]
 800627e:	69fb      	ldr	r3, [r7, #28]
 8006280:	4413      	add	r3, r2
 8006282:	7819      	ldrb	r1, [r3, #0]
 8006284:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006286:	69fb      	ldr	r3, [r7, #28]
 8006288:	4413      	add	r3, r2
 800628a:	3334      	adds	r3, #52	; 0x34
 800628c:	460a      	mov	r2, r1
 800628e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006290:	68ba      	ldr	r2, [r7, #8]
 8006292:	69fb      	ldr	r3, [r7, #28]
 8006294:	4413      	add	r3, r2
 8006296:	781b      	ldrb	r3, [r3, #0]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d006      	beq.n	80062aa <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800629c:	69fb      	ldr	r3, [r7, #28]
 800629e:	3301      	adds	r3, #1
 80062a0:	61fb      	str	r3, [r7, #28]
 80062a2:	69fb      	ldr	r3, [r7, #28]
 80062a4:	2b0f      	cmp	r3, #15
 80062a6:	d9e9      	bls.n	800627c <prvInitialiseNewTask+0x64>
 80062a8:	e000      	b.n	80062ac <prvInitialiseNewTask+0x94>
			{
				break;
 80062aa:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80062ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062ae:	2200      	movs	r2, #0
 80062b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80062b4:	e003      	b.n	80062be <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80062b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062b8:	2200      	movs	r2, #0
 80062ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80062be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062c0:	2b37      	cmp	r3, #55	; 0x37
 80062c2:	d901      	bls.n	80062c8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80062c4:	2337      	movs	r3, #55	; 0x37
 80062c6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80062c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80062cc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80062ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80062d2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80062d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062d6:	2200      	movs	r2, #0
 80062d8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80062da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062dc:	3304      	adds	r3, #4
 80062de:	4618      	mov	r0, r3
 80062e0:	f7ff f882 	bl	80053e8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80062e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062e6:	3318      	adds	r3, #24
 80062e8:	4618      	mov	r0, r3
 80062ea:	f7ff f87d 	bl	80053e8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80062ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80062f2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80062f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062f6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80062fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062fc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80062fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006300:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006302:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006306:	2200      	movs	r2, #0
 8006308:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800630a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800630c:	2200      	movs	r2, #0
 800630e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006312:	683a      	ldr	r2, [r7, #0]
 8006314:	68f9      	ldr	r1, [r7, #12]
 8006316:	69b8      	ldr	r0, [r7, #24]
 8006318:	f001 f928 	bl	800756c <pxPortInitialiseStack>
 800631c:	4602      	mov	r2, r0
 800631e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006320:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006322:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006324:	2b00      	cmp	r3, #0
 8006326:	d002      	beq.n	800632e <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006328:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800632a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800632c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800632e:	bf00      	nop
 8006330:	3720      	adds	r7, #32
 8006332:	46bd      	mov	sp, r7
 8006334:	bd80      	pop	{r7, pc}
	...

08006338 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b082      	sub	sp, #8
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006340:	f001 fa40 	bl	80077c4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006344:	4b2d      	ldr	r3, [pc, #180]	; (80063fc <prvAddNewTaskToReadyList+0xc4>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	3301      	adds	r3, #1
 800634a:	4a2c      	ldr	r2, [pc, #176]	; (80063fc <prvAddNewTaskToReadyList+0xc4>)
 800634c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800634e:	4b2c      	ldr	r3, [pc, #176]	; (8006400 <prvAddNewTaskToReadyList+0xc8>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d109      	bne.n	800636a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006356:	4a2a      	ldr	r2, [pc, #168]	; (8006400 <prvAddNewTaskToReadyList+0xc8>)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800635c:	4b27      	ldr	r3, [pc, #156]	; (80063fc <prvAddNewTaskToReadyList+0xc4>)
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	2b01      	cmp	r3, #1
 8006362:	d110      	bne.n	8006386 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006364:	f000 fc16 	bl	8006b94 <prvInitialiseTaskLists>
 8006368:	e00d      	b.n	8006386 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800636a:	4b26      	ldr	r3, [pc, #152]	; (8006404 <prvAddNewTaskToReadyList+0xcc>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d109      	bne.n	8006386 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006372:	4b23      	ldr	r3, [pc, #140]	; (8006400 <prvAddNewTaskToReadyList+0xc8>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800637c:	429a      	cmp	r2, r3
 800637e:	d802      	bhi.n	8006386 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006380:	4a1f      	ldr	r2, [pc, #124]	; (8006400 <prvAddNewTaskToReadyList+0xc8>)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006386:	4b20      	ldr	r3, [pc, #128]	; (8006408 <prvAddNewTaskToReadyList+0xd0>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	3301      	adds	r3, #1
 800638c:	4a1e      	ldr	r2, [pc, #120]	; (8006408 <prvAddNewTaskToReadyList+0xd0>)
 800638e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006390:	4b1d      	ldr	r3, [pc, #116]	; (8006408 <prvAddNewTaskToReadyList+0xd0>)
 8006392:	681a      	ldr	r2, [r3, #0]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800639c:	4b1b      	ldr	r3, [pc, #108]	; (800640c <prvAddNewTaskToReadyList+0xd4>)
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	429a      	cmp	r2, r3
 80063a2:	d903      	bls.n	80063ac <prvAddNewTaskToReadyList+0x74>
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063a8:	4a18      	ldr	r2, [pc, #96]	; (800640c <prvAddNewTaskToReadyList+0xd4>)
 80063aa:	6013      	str	r3, [r2, #0]
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063b0:	4613      	mov	r3, r2
 80063b2:	009b      	lsls	r3, r3, #2
 80063b4:	4413      	add	r3, r2
 80063b6:	009b      	lsls	r3, r3, #2
 80063b8:	4a15      	ldr	r2, [pc, #84]	; (8006410 <prvAddNewTaskToReadyList+0xd8>)
 80063ba:	441a      	add	r2, r3
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	3304      	adds	r3, #4
 80063c0:	4619      	mov	r1, r3
 80063c2:	4610      	mov	r0, r2
 80063c4:	f7ff f81d 	bl	8005402 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80063c8:	f001 fa2c 	bl	8007824 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80063cc:	4b0d      	ldr	r3, [pc, #52]	; (8006404 <prvAddNewTaskToReadyList+0xcc>)
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d00e      	beq.n	80063f2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80063d4:	4b0a      	ldr	r3, [pc, #40]	; (8006400 <prvAddNewTaskToReadyList+0xc8>)
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063de:	429a      	cmp	r2, r3
 80063e0:	d207      	bcs.n	80063f2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80063e2:	4b0c      	ldr	r3, [pc, #48]	; (8006414 <prvAddNewTaskToReadyList+0xdc>)
 80063e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80063e8:	601a      	str	r2, [r3, #0]
 80063ea:	f3bf 8f4f 	dsb	sy
 80063ee:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80063f2:	bf00      	nop
 80063f4:	3708      	adds	r7, #8
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bd80      	pop	{r7, pc}
 80063fa:	bf00      	nop
 80063fc:	20000c6c 	.word	0x20000c6c
 8006400:	20000798 	.word	0x20000798
 8006404:	20000c78 	.word	0x20000c78
 8006408:	20000c88 	.word	0x20000c88
 800640c:	20000c74 	.word	0x20000c74
 8006410:	2000079c 	.word	0x2000079c
 8006414:	e000ed04 	.word	0xe000ed04

08006418 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006418:	b580      	push	{r7, lr}
 800641a:	b084      	sub	sp, #16
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006420:	2300      	movs	r3, #0
 8006422:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d017      	beq.n	800645a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800642a:	4b13      	ldr	r3, [pc, #76]	; (8006478 <vTaskDelay+0x60>)
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d00a      	beq.n	8006448 <vTaskDelay+0x30>
	__asm volatile
 8006432:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006436:	f383 8811 	msr	BASEPRI, r3
 800643a:	f3bf 8f6f 	isb	sy
 800643e:	f3bf 8f4f 	dsb	sy
 8006442:	60bb      	str	r3, [r7, #8]
}
 8006444:	bf00      	nop
 8006446:	e7fe      	b.n	8006446 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006448:	f000 f880 	bl	800654c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800644c:	2100      	movs	r1, #0
 800644e:	6878      	ldr	r0, [r7, #4]
 8006450:	f000 fcea 	bl	8006e28 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006454:	f000 f888 	bl	8006568 <xTaskResumeAll>
 8006458:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d107      	bne.n	8006470 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006460:	4b06      	ldr	r3, [pc, #24]	; (800647c <vTaskDelay+0x64>)
 8006462:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006466:	601a      	str	r2, [r3, #0]
 8006468:	f3bf 8f4f 	dsb	sy
 800646c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006470:	bf00      	nop
 8006472:	3710      	adds	r7, #16
 8006474:	46bd      	mov	sp, r7
 8006476:	bd80      	pop	{r7, pc}
 8006478:	20000c94 	.word	0x20000c94
 800647c:	e000ed04 	.word	0xe000ed04

08006480 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b08a      	sub	sp, #40	; 0x28
 8006484:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006486:	2300      	movs	r3, #0
 8006488:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800648a:	2300      	movs	r3, #0
 800648c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800648e:	463a      	mov	r2, r7
 8006490:	1d39      	adds	r1, r7, #4
 8006492:	f107 0308 	add.w	r3, r7, #8
 8006496:	4618      	mov	r0, r3
 8006498:	f7fe ff52 	bl	8005340 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800649c:	6839      	ldr	r1, [r7, #0]
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	68ba      	ldr	r2, [r7, #8]
 80064a2:	9202      	str	r2, [sp, #8]
 80064a4:	9301      	str	r3, [sp, #4]
 80064a6:	2300      	movs	r3, #0
 80064a8:	9300      	str	r3, [sp, #0]
 80064aa:	2300      	movs	r3, #0
 80064ac:	460a      	mov	r2, r1
 80064ae:	4921      	ldr	r1, [pc, #132]	; (8006534 <vTaskStartScheduler+0xb4>)
 80064b0:	4821      	ldr	r0, [pc, #132]	; (8006538 <vTaskStartScheduler+0xb8>)
 80064b2:	f7ff fe0f 	bl	80060d4 <xTaskCreateStatic>
 80064b6:	4603      	mov	r3, r0
 80064b8:	4a20      	ldr	r2, [pc, #128]	; (800653c <vTaskStartScheduler+0xbc>)
 80064ba:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80064bc:	4b1f      	ldr	r3, [pc, #124]	; (800653c <vTaskStartScheduler+0xbc>)
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d002      	beq.n	80064ca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80064c4:	2301      	movs	r3, #1
 80064c6:	617b      	str	r3, [r7, #20]
 80064c8:	e001      	b.n	80064ce <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80064ca:	2300      	movs	r3, #0
 80064cc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80064ce:	697b      	ldr	r3, [r7, #20]
 80064d0:	2b01      	cmp	r3, #1
 80064d2:	d102      	bne.n	80064da <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80064d4:	f000 fcfc 	bl	8006ed0 <xTimerCreateTimerTask>
 80064d8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80064da:	697b      	ldr	r3, [r7, #20]
 80064dc:	2b01      	cmp	r3, #1
 80064de:	d116      	bne.n	800650e <vTaskStartScheduler+0x8e>
	__asm volatile
 80064e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064e4:	f383 8811 	msr	BASEPRI, r3
 80064e8:	f3bf 8f6f 	isb	sy
 80064ec:	f3bf 8f4f 	dsb	sy
 80064f0:	613b      	str	r3, [r7, #16]
}
 80064f2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80064f4:	4b12      	ldr	r3, [pc, #72]	; (8006540 <vTaskStartScheduler+0xc0>)
 80064f6:	f04f 32ff 	mov.w	r2, #4294967295
 80064fa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80064fc:	4b11      	ldr	r3, [pc, #68]	; (8006544 <vTaskStartScheduler+0xc4>)
 80064fe:	2201      	movs	r2, #1
 8006500:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006502:	4b11      	ldr	r3, [pc, #68]	; (8006548 <vTaskStartScheduler+0xc8>)
 8006504:	2200      	movs	r2, #0
 8006506:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006508:	f001 f8ba 	bl	8007680 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800650c:	e00e      	b.n	800652c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800650e:	697b      	ldr	r3, [r7, #20]
 8006510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006514:	d10a      	bne.n	800652c <vTaskStartScheduler+0xac>
	__asm volatile
 8006516:	f04f 0350 	mov.w	r3, #80	; 0x50
 800651a:	f383 8811 	msr	BASEPRI, r3
 800651e:	f3bf 8f6f 	isb	sy
 8006522:	f3bf 8f4f 	dsb	sy
 8006526:	60fb      	str	r3, [r7, #12]
}
 8006528:	bf00      	nop
 800652a:	e7fe      	b.n	800652a <vTaskStartScheduler+0xaa>
}
 800652c:	bf00      	nop
 800652e:	3718      	adds	r7, #24
 8006530:	46bd      	mov	sp, r7
 8006532:	bd80      	pop	{r7, pc}
 8006534:	08009750 	.word	0x08009750
 8006538:	08006b65 	.word	0x08006b65
 800653c:	20000c90 	.word	0x20000c90
 8006540:	20000c8c 	.word	0x20000c8c
 8006544:	20000c78 	.word	0x20000c78
 8006548:	20000c70 	.word	0x20000c70

0800654c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800654c:	b480      	push	{r7}
 800654e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006550:	4b04      	ldr	r3, [pc, #16]	; (8006564 <vTaskSuspendAll+0x18>)
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	3301      	adds	r3, #1
 8006556:	4a03      	ldr	r2, [pc, #12]	; (8006564 <vTaskSuspendAll+0x18>)
 8006558:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800655a:	bf00      	nop
 800655c:	46bd      	mov	sp, r7
 800655e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006562:	4770      	bx	lr
 8006564:	20000c94 	.word	0x20000c94

08006568 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b084      	sub	sp, #16
 800656c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800656e:	2300      	movs	r3, #0
 8006570:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006572:	2300      	movs	r3, #0
 8006574:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006576:	4b42      	ldr	r3, [pc, #264]	; (8006680 <xTaskResumeAll+0x118>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d10a      	bne.n	8006594 <xTaskResumeAll+0x2c>
	__asm volatile
 800657e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006582:	f383 8811 	msr	BASEPRI, r3
 8006586:	f3bf 8f6f 	isb	sy
 800658a:	f3bf 8f4f 	dsb	sy
 800658e:	603b      	str	r3, [r7, #0]
}
 8006590:	bf00      	nop
 8006592:	e7fe      	b.n	8006592 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006594:	f001 f916 	bl	80077c4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006598:	4b39      	ldr	r3, [pc, #228]	; (8006680 <xTaskResumeAll+0x118>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	3b01      	subs	r3, #1
 800659e:	4a38      	ldr	r2, [pc, #224]	; (8006680 <xTaskResumeAll+0x118>)
 80065a0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80065a2:	4b37      	ldr	r3, [pc, #220]	; (8006680 <xTaskResumeAll+0x118>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d162      	bne.n	8006670 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80065aa:	4b36      	ldr	r3, [pc, #216]	; (8006684 <xTaskResumeAll+0x11c>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d05e      	beq.n	8006670 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80065b2:	e02f      	b.n	8006614 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80065b4:	4b34      	ldr	r3, [pc, #208]	; (8006688 <xTaskResumeAll+0x120>)
 80065b6:	68db      	ldr	r3, [r3, #12]
 80065b8:	68db      	ldr	r3, [r3, #12]
 80065ba:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	3318      	adds	r3, #24
 80065c0:	4618      	mov	r0, r3
 80065c2:	f7fe ff7b 	bl	80054bc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	3304      	adds	r3, #4
 80065ca:	4618      	mov	r0, r3
 80065cc:	f7fe ff76 	bl	80054bc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065d4:	4b2d      	ldr	r3, [pc, #180]	; (800668c <xTaskResumeAll+0x124>)
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	429a      	cmp	r2, r3
 80065da:	d903      	bls.n	80065e4 <xTaskResumeAll+0x7c>
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065e0:	4a2a      	ldr	r2, [pc, #168]	; (800668c <xTaskResumeAll+0x124>)
 80065e2:	6013      	str	r3, [r2, #0]
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065e8:	4613      	mov	r3, r2
 80065ea:	009b      	lsls	r3, r3, #2
 80065ec:	4413      	add	r3, r2
 80065ee:	009b      	lsls	r3, r3, #2
 80065f0:	4a27      	ldr	r2, [pc, #156]	; (8006690 <xTaskResumeAll+0x128>)
 80065f2:	441a      	add	r2, r3
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	3304      	adds	r3, #4
 80065f8:	4619      	mov	r1, r3
 80065fa:	4610      	mov	r0, r2
 80065fc:	f7fe ff01 	bl	8005402 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006604:	4b23      	ldr	r3, [pc, #140]	; (8006694 <xTaskResumeAll+0x12c>)
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800660a:	429a      	cmp	r2, r3
 800660c:	d302      	bcc.n	8006614 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800660e:	4b22      	ldr	r3, [pc, #136]	; (8006698 <xTaskResumeAll+0x130>)
 8006610:	2201      	movs	r2, #1
 8006612:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006614:	4b1c      	ldr	r3, [pc, #112]	; (8006688 <xTaskResumeAll+0x120>)
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d1cb      	bne.n	80065b4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d001      	beq.n	8006626 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006622:	f000 fb55 	bl	8006cd0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006626:	4b1d      	ldr	r3, [pc, #116]	; (800669c <xTaskResumeAll+0x134>)
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d010      	beq.n	8006654 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006632:	f000 f847 	bl	80066c4 <xTaskIncrementTick>
 8006636:	4603      	mov	r3, r0
 8006638:	2b00      	cmp	r3, #0
 800663a:	d002      	beq.n	8006642 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800663c:	4b16      	ldr	r3, [pc, #88]	; (8006698 <xTaskResumeAll+0x130>)
 800663e:	2201      	movs	r2, #1
 8006640:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	3b01      	subs	r3, #1
 8006646:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d1f1      	bne.n	8006632 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800664e:	4b13      	ldr	r3, [pc, #76]	; (800669c <xTaskResumeAll+0x134>)
 8006650:	2200      	movs	r2, #0
 8006652:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006654:	4b10      	ldr	r3, [pc, #64]	; (8006698 <xTaskResumeAll+0x130>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d009      	beq.n	8006670 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800665c:	2301      	movs	r3, #1
 800665e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006660:	4b0f      	ldr	r3, [pc, #60]	; (80066a0 <xTaskResumeAll+0x138>)
 8006662:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006666:	601a      	str	r2, [r3, #0]
 8006668:	f3bf 8f4f 	dsb	sy
 800666c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006670:	f001 f8d8 	bl	8007824 <vPortExitCritical>

	return xAlreadyYielded;
 8006674:	68bb      	ldr	r3, [r7, #8]
}
 8006676:	4618      	mov	r0, r3
 8006678:	3710      	adds	r7, #16
 800667a:	46bd      	mov	sp, r7
 800667c:	bd80      	pop	{r7, pc}
 800667e:	bf00      	nop
 8006680:	20000c94 	.word	0x20000c94
 8006684:	20000c6c 	.word	0x20000c6c
 8006688:	20000c2c 	.word	0x20000c2c
 800668c:	20000c74 	.word	0x20000c74
 8006690:	2000079c 	.word	0x2000079c
 8006694:	20000798 	.word	0x20000798
 8006698:	20000c80 	.word	0x20000c80
 800669c:	20000c7c 	.word	0x20000c7c
 80066a0:	e000ed04 	.word	0xe000ed04

080066a4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80066a4:	b480      	push	{r7}
 80066a6:	b083      	sub	sp, #12
 80066a8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80066aa:	4b05      	ldr	r3, [pc, #20]	; (80066c0 <xTaskGetTickCount+0x1c>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80066b0:	687b      	ldr	r3, [r7, #4]
}
 80066b2:	4618      	mov	r0, r3
 80066b4:	370c      	adds	r7, #12
 80066b6:	46bd      	mov	sp, r7
 80066b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066bc:	4770      	bx	lr
 80066be:	bf00      	nop
 80066c0:	20000c70 	.word	0x20000c70

080066c4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b086      	sub	sp, #24
 80066c8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80066ca:	2300      	movs	r3, #0
 80066cc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80066ce:	4b4f      	ldr	r3, [pc, #316]	; (800680c <xTaskIncrementTick+0x148>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	f040 808f 	bne.w	80067f6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80066d8:	4b4d      	ldr	r3, [pc, #308]	; (8006810 <xTaskIncrementTick+0x14c>)
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	3301      	adds	r3, #1
 80066de:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80066e0:	4a4b      	ldr	r2, [pc, #300]	; (8006810 <xTaskIncrementTick+0x14c>)
 80066e2:	693b      	ldr	r3, [r7, #16]
 80066e4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80066e6:	693b      	ldr	r3, [r7, #16]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d120      	bne.n	800672e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80066ec:	4b49      	ldr	r3, [pc, #292]	; (8006814 <xTaskIncrementTick+0x150>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d00a      	beq.n	800670c <xTaskIncrementTick+0x48>
	__asm volatile
 80066f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066fa:	f383 8811 	msr	BASEPRI, r3
 80066fe:	f3bf 8f6f 	isb	sy
 8006702:	f3bf 8f4f 	dsb	sy
 8006706:	603b      	str	r3, [r7, #0]
}
 8006708:	bf00      	nop
 800670a:	e7fe      	b.n	800670a <xTaskIncrementTick+0x46>
 800670c:	4b41      	ldr	r3, [pc, #260]	; (8006814 <xTaskIncrementTick+0x150>)
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	60fb      	str	r3, [r7, #12]
 8006712:	4b41      	ldr	r3, [pc, #260]	; (8006818 <xTaskIncrementTick+0x154>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4a3f      	ldr	r2, [pc, #252]	; (8006814 <xTaskIncrementTick+0x150>)
 8006718:	6013      	str	r3, [r2, #0]
 800671a:	4a3f      	ldr	r2, [pc, #252]	; (8006818 <xTaskIncrementTick+0x154>)
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	6013      	str	r3, [r2, #0]
 8006720:	4b3e      	ldr	r3, [pc, #248]	; (800681c <xTaskIncrementTick+0x158>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	3301      	adds	r3, #1
 8006726:	4a3d      	ldr	r2, [pc, #244]	; (800681c <xTaskIncrementTick+0x158>)
 8006728:	6013      	str	r3, [r2, #0]
 800672a:	f000 fad1 	bl	8006cd0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800672e:	4b3c      	ldr	r3, [pc, #240]	; (8006820 <xTaskIncrementTick+0x15c>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	693a      	ldr	r2, [r7, #16]
 8006734:	429a      	cmp	r2, r3
 8006736:	d349      	bcc.n	80067cc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006738:	4b36      	ldr	r3, [pc, #216]	; (8006814 <xTaskIncrementTick+0x150>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	2b00      	cmp	r3, #0
 8006740:	d104      	bne.n	800674c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006742:	4b37      	ldr	r3, [pc, #220]	; (8006820 <xTaskIncrementTick+0x15c>)
 8006744:	f04f 32ff 	mov.w	r2, #4294967295
 8006748:	601a      	str	r2, [r3, #0]
					break;
 800674a:	e03f      	b.n	80067cc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800674c:	4b31      	ldr	r3, [pc, #196]	; (8006814 <xTaskIncrementTick+0x150>)
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	68db      	ldr	r3, [r3, #12]
 8006752:	68db      	ldr	r3, [r3, #12]
 8006754:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006756:	68bb      	ldr	r3, [r7, #8]
 8006758:	685b      	ldr	r3, [r3, #4]
 800675a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800675c:	693a      	ldr	r2, [r7, #16]
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	429a      	cmp	r2, r3
 8006762:	d203      	bcs.n	800676c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006764:	4a2e      	ldr	r2, [pc, #184]	; (8006820 <xTaskIncrementTick+0x15c>)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800676a:	e02f      	b.n	80067cc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800676c:	68bb      	ldr	r3, [r7, #8]
 800676e:	3304      	adds	r3, #4
 8006770:	4618      	mov	r0, r3
 8006772:	f7fe fea3 	bl	80054bc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006776:	68bb      	ldr	r3, [r7, #8]
 8006778:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800677a:	2b00      	cmp	r3, #0
 800677c:	d004      	beq.n	8006788 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	3318      	adds	r3, #24
 8006782:	4618      	mov	r0, r3
 8006784:	f7fe fe9a 	bl	80054bc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800678c:	4b25      	ldr	r3, [pc, #148]	; (8006824 <xTaskIncrementTick+0x160>)
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	429a      	cmp	r2, r3
 8006792:	d903      	bls.n	800679c <xTaskIncrementTick+0xd8>
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006798:	4a22      	ldr	r2, [pc, #136]	; (8006824 <xTaskIncrementTick+0x160>)
 800679a:	6013      	str	r3, [r2, #0]
 800679c:	68bb      	ldr	r3, [r7, #8]
 800679e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067a0:	4613      	mov	r3, r2
 80067a2:	009b      	lsls	r3, r3, #2
 80067a4:	4413      	add	r3, r2
 80067a6:	009b      	lsls	r3, r3, #2
 80067a8:	4a1f      	ldr	r2, [pc, #124]	; (8006828 <xTaskIncrementTick+0x164>)
 80067aa:	441a      	add	r2, r3
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	3304      	adds	r3, #4
 80067b0:	4619      	mov	r1, r3
 80067b2:	4610      	mov	r0, r2
 80067b4:	f7fe fe25 	bl	8005402 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067bc:	4b1b      	ldr	r3, [pc, #108]	; (800682c <xTaskIncrementTick+0x168>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067c2:	429a      	cmp	r2, r3
 80067c4:	d3b8      	bcc.n	8006738 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80067c6:	2301      	movs	r3, #1
 80067c8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80067ca:	e7b5      	b.n	8006738 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80067cc:	4b17      	ldr	r3, [pc, #92]	; (800682c <xTaskIncrementTick+0x168>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067d2:	4915      	ldr	r1, [pc, #84]	; (8006828 <xTaskIncrementTick+0x164>)
 80067d4:	4613      	mov	r3, r2
 80067d6:	009b      	lsls	r3, r3, #2
 80067d8:	4413      	add	r3, r2
 80067da:	009b      	lsls	r3, r3, #2
 80067dc:	440b      	add	r3, r1
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	2b01      	cmp	r3, #1
 80067e2:	d901      	bls.n	80067e8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80067e4:	2301      	movs	r3, #1
 80067e6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80067e8:	4b11      	ldr	r3, [pc, #68]	; (8006830 <xTaskIncrementTick+0x16c>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d007      	beq.n	8006800 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80067f0:	2301      	movs	r3, #1
 80067f2:	617b      	str	r3, [r7, #20]
 80067f4:	e004      	b.n	8006800 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80067f6:	4b0f      	ldr	r3, [pc, #60]	; (8006834 <xTaskIncrementTick+0x170>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	3301      	adds	r3, #1
 80067fc:	4a0d      	ldr	r2, [pc, #52]	; (8006834 <xTaskIncrementTick+0x170>)
 80067fe:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006800:	697b      	ldr	r3, [r7, #20]
}
 8006802:	4618      	mov	r0, r3
 8006804:	3718      	adds	r7, #24
 8006806:	46bd      	mov	sp, r7
 8006808:	bd80      	pop	{r7, pc}
 800680a:	bf00      	nop
 800680c:	20000c94 	.word	0x20000c94
 8006810:	20000c70 	.word	0x20000c70
 8006814:	20000c24 	.word	0x20000c24
 8006818:	20000c28 	.word	0x20000c28
 800681c:	20000c84 	.word	0x20000c84
 8006820:	20000c8c 	.word	0x20000c8c
 8006824:	20000c74 	.word	0x20000c74
 8006828:	2000079c 	.word	0x2000079c
 800682c:	20000798 	.word	0x20000798
 8006830:	20000c80 	.word	0x20000c80
 8006834:	20000c7c 	.word	0x20000c7c

08006838 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006838:	b480      	push	{r7}
 800683a:	b085      	sub	sp, #20
 800683c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800683e:	4b28      	ldr	r3, [pc, #160]	; (80068e0 <vTaskSwitchContext+0xa8>)
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d003      	beq.n	800684e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006846:	4b27      	ldr	r3, [pc, #156]	; (80068e4 <vTaskSwitchContext+0xac>)
 8006848:	2201      	movs	r2, #1
 800684a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800684c:	e041      	b.n	80068d2 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800684e:	4b25      	ldr	r3, [pc, #148]	; (80068e4 <vTaskSwitchContext+0xac>)
 8006850:	2200      	movs	r2, #0
 8006852:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006854:	4b24      	ldr	r3, [pc, #144]	; (80068e8 <vTaskSwitchContext+0xb0>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	60fb      	str	r3, [r7, #12]
 800685a:	e010      	b.n	800687e <vTaskSwitchContext+0x46>
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d10a      	bne.n	8006878 <vTaskSwitchContext+0x40>
	__asm volatile
 8006862:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006866:	f383 8811 	msr	BASEPRI, r3
 800686a:	f3bf 8f6f 	isb	sy
 800686e:	f3bf 8f4f 	dsb	sy
 8006872:	607b      	str	r3, [r7, #4]
}
 8006874:	bf00      	nop
 8006876:	e7fe      	b.n	8006876 <vTaskSwitchContext+0x3e>
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	3b01      	subs	r3, #1
 800687c:	60fb      	str	r3, [r7, #12]
 800687e:	491b      	ldr	r1, [pc, #108]	; (80068ec <vTaskSwitchContext+0xb4>)
 8006880:	68fa      	ldr	r2, [r7, #12]
 8006882:	4613      	mov	r3, r2
 8006884:	009b      	lsls	r3, r3, #2
 8006886:	4413      	add	r3, r2
 8006888:	009b      	lsls	r3, r3, #2
 800688a:	440b      	add	r3, r1
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d0e4      	beq.n	800685c <vTaskSwitchContext+0x24>
 8006892:	68fa      	ldr	r2, [r7, #12]
 8006894:	4613      	mov	r3, r2
 8006896:	009b      	lsls	r3, r3, #2
 8006898:	4413      	add	r3, r2
 800689a:	009b      	lsls	r3, r3, #2
 800689c:	4a13      	ldr	r2, [pc, #76]	; (80068ec <vTaskSwitchContext+0xb4>)
 800689e:	4413      	add	r3, r2
 80068a0:	60bb      	str	r3, [r7, #8]
 80068a2:	68bb      	ldr	r3, [r7, #8]
 80068a4:	685b      	ldr	r3, [r3, #4]
 80068a6:	685a      	ldr	r2, [r3, #4]
 80068a8:	68bb      	ldr	r3, [r7, #8]
 80068aa:	605a      	str	r2, [r3, #4]
 80068ac:	68bb      	ldr	r3, [r7, #8]
 80068ae:	685a      	ldr	r2, [r3, #4]
 80068b0:	68bb      	ldr	r3, [r7, #8]
 80068b2:	3308      	adds	r3, #8
 80068b4:	429a      	cmp	r2, r3
 80068b6:	d104      	bne.n	80068c2 <vTaskSwitchContext+0x8a>
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	685b      	ldr	r3, [r3, #4]
 80068bc:	685a      	ldr	r2, [r3, #4]
 80068be:	68bb      	ldr	r3, [r7, #8]
 80068c0:	605a      	str	r2, [r3, #4]
 80068c2:	68bb      	ldr	r3, [r7, #8]
 80068c4:	685b      	ldr	r3, [r3, #4]
 80068c6:	68db      	ldr	r3, [r3, #12]
 80068c8:	4a09      	ldr	r2, [pc, #36]	; (80068f0 <vTaskSwitchContext+0xb8>)
 80068ca:	6013      	str	r3, [r2, #0]
 80068cc:	4a06      	ldr	r2, [pc, #24]	; (80068e8 <vTaskSwitchContext+0xb0>)
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	6013      	str	r3, [r2, #0]
}
 80068d2:	bf00      	nop
 80068d4:	3714      	adds	r7, #20
 80068d6:	46bd      	mov	sp, r7
 80068d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068dc:	4770      	bx	lr
 80068de:	bf00      	nop
 80068e0:	20000c94 	.word	0x20000c94
 80068e4:	20000c80 	.word	0x20000c80
 80068e8:	20000c74 	.word	0x20000c74
 80068ec:	2000079c 	.word	0x2000079c
 80068f0:	20000798 	.word	0x20000798

080068f4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b084      	sub	sp, #16
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
 80068fc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d10a      	bne.n	800691a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8006904:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006908:	f383 8811 	msr	BASEPRI, r3
 800690c:	f3bf 8f6f 	isb	sy
 8006910:	f3bf 8f4f 	dsb	sy
 8006914:	60fb      	str	r3, [r7, #12]
}
 8006916:	bf00      	nop
 8006918:	e7fe      	b.n	8006918 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800691a:	4b07      	ldr	r3, [pc, #28]	; (8006938 <vTaskPlaceOnEventList+0x44>)
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	3318      	adds	r3, #24
 8006920:	4619      	mov	r1, r3
 8006922:	6878      	ldr	r0, [r7, #4]
 8006924:	f7fe fd91 	bl	800544a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006928:	2101      	movs	r1, #1
 800692a:	6838      	ldr	r0, [r7, #0]
 800692c:	f000 fa7c 	bl	8006e28 <prvAddCurrentTaskToDelayedList>
}
 8006930:	bf00      	nop
 8006932:	3710      	adds	r7, #16
 8006934:	46bd      	mov	sp, r7
 8006936:	bd80      	pop	{r7, pc}
 8006938:	20000798 	.word	0x20000798

0800693c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800693c:	b580      	push	{r7, lr}
 800693e:	b086      	sub	sp, #24
 8006940:	af00      	add	r7, sp, #0
 8006942:	60f8      	str	r0, [r7, #12]
 8006944:	60b9      	str	r1, [r7, #8]
 8006946:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d10a      	bne.n	8006964 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800694e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006952:	f383 8811 	msr	BASEPRI, r3
 8006956:	f3bf 8f6f 	isb	sy
 800695a:	f3bf 8f4f 	dsb	sy
 800695e:	617b      	str	r3, [r7, #20]
}
 8006960:	bf00      	nop
 8006962:	e7fe      	b.n	8006962 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006964:	4b0a      	ldr	r3, [pc, #40]	; (8006990 <vTaskPlaceOnEventListRestricted+0x54>)
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	3318      	adds	r3, #24
 800696a:	4619      	mov	r1, r3
 800696c:	68f8      	ldr	r0, [r7, #12]
 800696e:	f7fe fd48 	bl	8005402 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d002      	beq.n	800697e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8006978:	f04f 33ff 	mov.w	r3, #4294967295
 800697c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800697e:	6879      	ldr	r1, [r7, #4]
 8006980:	68b8      	ldr	r0, [r7, #8]
 8006982:	f000 fa51 	bl	8006e28 <prvAddCurrentTaskToDelayedList>
	}
 8006986:	bf00      	nop
 8006988:	3718      	adds	r7, #24
 800698a:	46bd      	mov	sp, r7
 800698c:	bd80      	pop	{r7, pc}
 800698e:	bf00      	nop
 8006990:	20000798 	.word	0x20000798

08006994 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006994:	b580      	push	{r7, lr}
 8006996:	b086      	sub	sp, #24
 8006998:	af00      	add	r7, sp, #0
 800699a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	68db      	ldr	r3, [r3, #12]
 80069a0:	68db      	ldr	r3, [r3, #12]
 80069a2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80069a4:	693b      	ldr	r3, [r7, #16]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d10a      	bne.n	80069c0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80069aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069ae:	f383 8811 	msr	BASEPRI, r3
 80069b2:	f3bf 8f6f 	isb	sy
 80069b6:	f3bf 8f4f 	dsb	sy
 80069ba:	60fb      	str	r3, [r7, #12]
}
 80069bc:	bf00      	nop
 80069be:	e7fe      	b.n	80069be <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80069c0:	693b      	ldr	r3, [r7, #16]
 80069c2:	3318      	adds	r3, #24
 80069c4:	4618      	mov	r0, r3
 80069c6:	f7fe fd79 	bl	80054bc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80069ca:	4b1e      	ldr	r3, [pc, #120]	; (8006a44 <xTaskRemoveFromEventList+0xb0>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d11d      	bne.n	8006a0e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80069d2:	693b      	ldr	r3, [r7, #16]
 80069d4:	3304      	adds	r3, #4
 80069d6:	4618      	mov	r0, r3
 80069d8:	f7fe fd70 	bl	80054bc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069e0:	4b19      	ldr	r3, [pc, #100]	; (8006a48 <xTaskRemoveFromEventList+0xb4>)
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	429a      	cmp	r2, r3
 80069e6:	d903      	bls.n	80069f0 <xTaskRemoveFromEventList+0x5c>
 80069e8:	693b      	ldr	r3, [r7, #16]
 80069ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069ec:	4a16      	ldr	r2, [pc, #88]	; (8006a48 <xTaskRemoveFromEventList+0xb4>)
 80069ee:	6013      	str	r3, [r2, #0]
 80069f0:	693b      	ldr	r3, [r7, #16]
 80069f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069f4:	4613      	mov	r3, r2
 80069f6:	009b      	lsls	r3, r3, #2
 80069f8:	4413      	add	r3, r2
 80069fa:	009b      	lsls	r3, r3, #2
 80069fc:	4a13      	ldr	r2, [pc, #76]	; (8006a4c <xTaskRemoveFromEventList+0xb8>)
 80069fe:	441a      	add	r2, r3
 8006a00:	693b      	ldr	r3, [r7, #16]
 8006a02:	3304      	adds	r3, #4
 8006a04:	4619      	mov	r1, r3
 8006a06:	4610      	mov	r0, r2
 8006a08:	f7fe fcfb 	bl	8005402 <vListInsertEnd>
 8006a0c:	e005      	b.n	8006a1a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006a0e:	693b      	ldr	r3, [r7, #16]
 8006a10:	3318      	adds	r3, #24
 8006a12:	4619      	mov	r1, r3
 8006a14:	480e      	ldr	r0, [pc, #56]	; (8006a50 <xTaskRemoveFromEventList+0xbc>)
 8006a16:	f7fe fcf4 	bl	8005402 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006a1a:	693b      	ldr	r3, [r7, #16]
 8006a1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a1e:	4b0d      	ldr	r3, [pc, #52]	; (8006a54 <xTaskRemoveFromEventList+0xc0>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a24:	429a      	cmp	r2, r3
 8006a26:	d905      	bls.n	8006a34 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006a28:	2301      	movs	r3, #1
 8006a2a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006a2c:	4b0a      	ldr	r3, [pc, #40]	; (8006a58 <xTaskRemoveFromEventList+0xc4>)
 8006a2e:	2201      	movs	r2, #1
 8006a30:	601a      	str	r2, [r3, #0]
 8006a32:	e001      	b.n	8006a38 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8006a34:	2300      	movs	r3, #0
 8006a36:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006a38:	697b      	ldr	r3, [r7, #20]
}
 8006a3a:	4618      	mov	r0, r3
 8006a3c:	3718      	adds	r7, #24
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	bd80      	pop	{r7, pc}
 8006a42:	bf00      	nop
 8006a44:	20000c94 	.word	0x20000c94
 8006a48:	20000c74 	.word	0x20000c74
 8006a4c:	2000079c 	.word	0x2000079c
 8006a50:	20000c2c 	.word	0x20000c2c
 8006a54:	20000798 	.word	0x20000798
 8006a58:	20000c80 	.word	0x20000c80

08006a5c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006a5c:	b480      	push	{r7}
 8006a5e:	b083      	sub	sp, #12
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006a64:	4b06      	ldr	r3, [pc, #24]	; (8006a80 <vTaskInternalSetTimeOutState+0x24>)
 8006a66:	681a      	ldr	r2, [r3, #0]
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006a6c:	4b05      	ldr	r3, [pc, #20]	; (8006a84 <vTaskInternalSetTimeOutState+0x28>)
 8006a6e:	681a      	ldr	r2, [r3, #0]
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	605a      	str	r2, [r3, #4]
}
 8006a74:	bf00      	nop
 8006a76:	370c      	adds	r7, #12
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7e:	4770      	bx	lr
 8006a80:	20000c84 	.word	0x20000c84
 8006a84:	20000c70 	.word	0x20000c70

08006a88 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b088      	sub	sp, #32
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
 8006a90:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d10a      	bne.n	8006aae <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8006a98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a9c:	f383 8811 	msr	BASEPRI, r3
 8006aa0:	f3bf 8f6f 	isb	sy
 8006aa4:	f3bf 8f4f 	dsb	sy
 8006aa8:	613b      	str	r3, [r7, #16]
}
 8006aaa:	bf00      	nop
 8006aac:	e7fe      	b.n	8006aac <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d10a      	bne.n	8006aca <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8006ab4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ab8:	f383 8811 	msr	BASEPRI, r3
 8006abc:	f3bf 8f6f 	isb	sy
 8006ac0:	f3bf 8f4f 	dsb	sy
 8006ac4:	60fb      	str	r3, [r7, #12]
}
 8006ac6:	bf00      	nop
 8006ac8:	e7fe      	b.n	8006ac8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8006aca:	f000 fe7b 	bl	80077c4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006ace:	4b1d      	ldr	r3, [pc, #116]	; (8006b44 <xTaskCheckForTimeOut+0xbc>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	685b      	ldr	r3, [r3, #4]
 8006ad8:	69ba      	ldr	r2, [r7, #24]
 8006ada:	1ad3      	subs	r3, r2, r3
 8006adc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ae6:	d102      	bne.n	8006aee <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006ae8:	2300      	movs	r3, #0
 8006aea:	61fb      	str	r3, [r7, #28]
 8006aec:	e023      	b.n	8006b36 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681a      	ldr	r2, [r3, #0]
 8006af2:	4b15      	ldr	r3, [pc, #84]	; (8006b48 <xTaskCheckForTimeOut+0xc0>)
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	429a      	cmp	r2, r3
 8006af8:	d007      	beq.n	8006b0a <xTaskCheckForTimeOut+0x82>
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	685b      	ldr	r3, [r3, #4]
 8006afe:	69ba      	ldr	r2, [r7, #24]
 8006b00:	429a      	cmp	r2, r3
 8006b02:	d302      	bcc.n	8006b0a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006b04:	2301      	movs	r3, #1
 8006b06:	61fb      	str	r3, [r7, #28]
 8006b08:	e015      	b.n	8006b36 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	697a      	ldr	r2, [r7, #20]
 8006b10:	429a      	cmp	r2, r3
 8006b12:	d20b      	bcs.n	8006b2c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	681a      	ldr	r2, [r3, #0]
 8006b18:	697b      	ldr	r3, [r7, #20]
 8006b1a:	1ad2      	subs	r2, r2, r3
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006b20:	6878      	ldr	r0, [r7, #4]
 8006b22:	f7ff ff9b 	bl	8006a5c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006b26:	2300      	movs	r3, #0
 8006b28:	61fb      	str	r3, [r7, #28]
 8006b2a:	e004      	b.n	8006b36 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	2200      	movs	r2, #0
 8006b30:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006b32:	2301      	movs	r3, #1
 8006b34:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006b36:	f000 fe75 	bl	8007824 <vPortExitCritical>

	return xReturn;
 8006b3a:	69fb      	ldr	r3, [r7, #28]
}
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	3720      	adds	r7, #32
 8006b40:	46bd      	mov	sp, r7
 8006b42:	bd80      	pop	{r7, pc}
 8006b44:	20000c70 	.word	0x20000c70
 8006b48:	20000c84 	.word	0x20000c84

08006b4c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006b4c:	b480      	push	{r7}
 8006b4e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006b50:	4b03      	ldr	r3, [pc, #12]	; (8006b60 <vTaskMissedYield+0x14>)
 8006b52:	2201      	movs	r2, #1
 8006b54:	601a      	str	r2, [r3, #0]
}
 8006b56:	bf00      	nop
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5e:	4770      	bx	lr
 8006b60:	20000c80 	.word	0x20000c80

08006b64 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b082      	sub	sp, #8
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006b6c:	f000 f852 	bl	8006c14 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006b70:	4b06      	ldr	r3, [pc, #24]	; (8006b8c <prvIdleTask+0x28>)
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	2b01      	cmp	r3, #1
 8006b76:	d9f9      	bls.n	8006b6c <prvIdleTask+0x8>
			{
				taskYIELD();
 8006b78:	4b05      	ldr	r3, [pc, #20]	; (8006b90 <prvIdleTask+0x2c>)
 8006b7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b7e:	601a      	str	r2, [r3, #0]
 8006b80:	f3bf 8f4f 	dsb	sy
 8006b84:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006b88:	e7f0      	b.n	8006b6c <prvIdleTask+0x8>
 8006b8a:	bf00      	nop
 8006b8c:	2000079c 	.word	0x2000079c
 8006b90:	e000ed04 	.word	0xe000ed04

08006b94 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006b94:	b580      	push	{r7, lr}
 8006b96:	b082      	sub	sp, #8
 8006b98:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	607b      	str	r3, [r7, #4]
 8006b9e:	e00c      	b.n	8006bba <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006ba0:	687a      	ldr	r2, [r7, #4]
 8006ba2:	4613      	mov	r3, r2
 8006ba4:	009b      	lsls	r3, r3, #2
 8006ba6:	4413      	add	r3, r2
 8006ba8:	009b      	lsls	r3, r3, #2
 8006baa:	4a12      	ldr	r2, [pc, #72]	; (8006bf4 <prvInitialiseTaskLists+0x60>)
 8006bac:	4413      	add	r3, r2
 8006bae:	4618      	mov	r0, r3
 8006bb0:	f7fe fbfa 	bl	80053a8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	3301      	adds	r3, #1
 8006bb8:	607b      	str	r3, [r7, #4]
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2b37      	cmp	r3, #55	; 0x37
 8006bbe:	d9ef      	bls.n	8006ba0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006bc0:	480d      	ldr	r0, [pc, #52]	; (8006bf8 <prvInitialiseTaskLists+0x64>)
 8006bc2:	f7fe fbf1 	bl	80053a8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006bc6:	480d      	ldr	r0, [pc, #52]	; (8006bfc <prvInitialiseTaskLists+0x68>)
 8006bc8:	f7fe fbee 	bl	80053a8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006bcc:	480c      	ldr	r0, [pc, #48]	; (8006c00 <prvInitialiseTaskLists+0x6c>)
 8006bce:	f7fe fbeb 	bl	80053a8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006bd2:	480c      	ldr	r0, [pc, #48]	; (8006c04 <prvInitialiseTaskLists+0x70>)
 8006bd4:	f7fe fbe8 	bl	80053a8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006bd8:	480b      	ldr	r0, [pc, #44]	; (8006c08 <prvInitialiseTaskLists+0x74>)
 8006bda:	f7fe fbe5 	bl	80053a8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006bde:	4b0b      	ldr	r3, [pc, #44]	; (8006c0c <prvInitialiseTaskLists+0x78>)
 8006be0:	4a05      	ldr	r2, [pc, #20]	; (8006bf8 <prvInitialiseTaskLists+0x64>)
 8006be2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006be4:	4b0a      	ldr	r3, [pc, #40]	; (8006c10 <prvInitialiseTaskLists+0x7c>)
 8006be6:	4a05      	ldr	r2, [pc, #20]	; (8006bfc <prvInitialiseTaskLists+0x68>)
 8006be8:	601a      	str	r2, [r3, #0]
}
 8006bea:	bf00      	nop
 8006bec:	3708      	adds	r7, #8
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}
 8006bf2:	bf00      	nop
 8006bf4:	2000079c 	.word	0x2000079c
 8006bf8:	20000bfc 	.word	0x20000bfc
 8006bfc:	20000c10 	.word	0x20000c10
 8006c00:	20000c2c 	.word	0x20000c2c
 8006c04:	20000c40 	.word	0x20000c40
 8006c08:	20000c58 	.word	0x20000c58
 8006c0c:	20000c24 	.word	0x20000c24
 8006c10:	20000c28 	.word	0x20000c28

08006c14 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006c14:	b580      	push	{r7, lr}
 8006c16:	b082      	sub	sp, #8
 8006c18:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006c1a:	e019      	b.n	8006c50 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006c1c:	f000 fdd2 	bl	80077c4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c20:	4b10      	ldr	r3, [pc, #64]	; (8006c64 <prvCheckTasksWaitingTermination+0x50>)
 8006c22:	68db      	ldr	r3, [r3, #12]
 8006c24:	68db      	ldr	r3, [r3, #12]
 8006c26:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	3304      	adds	r3, #4
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	f7fe fc45 	bl	80054bc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006c32:	4b0d      	ldr	r3, [pc, #52]	; (8006c68 <prvCheckTasksWaitingTermination+0x54>)
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	3b01      	subs	r3, #1
 8006c38:	4a0b      	ldr	r2, [pc, #44]	; (8006c68 <prvCheckTasksWaitingTermination+0x54>)
 8006c3a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006c3c:	4b0b      	ldr	r3, [pc, #44]	; (8006c6c <prvCheckTasksWaitingTermination+0x58>)
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	3b01      	subs	r3, #1
 8006c42:	4a0a      	ldr	r2, [pc, #40]	; (8006c6c <prvCheckTasksWaitingTermination+0x58>)
 8006c44:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006c46:	f000 fded 	bl	8007824 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006c4a:	6878      	ldr	r0, [r7, #4]
 8006c4c:	f000 f810 	bl	8006c70 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006c50:	4b06      	ldr	r3, [pc, #24]	; (8006c6c <prvCheckTasksWaitingTermination+0x58>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d1e1      	bne.n	8006c1c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006c58:	bf00      	nop
 8006c5a:	bf00      	nop
 8006c5c:	3708      	adds	r7, #8
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	bd80      	pop	{r7, pc}
 8006c62:	bf00      	nop
 8006c64:	20000c40 	.word	0x20000c40
 8006c68:	20000c6c 	.word	0x20000c6c
 8006c6c:	20000c54 	.word	0x20000c54

08006c70 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b084      	sub	sp, #16
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d108      	bne.n	8006c94 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c86:	4618      	mov	r0, r3
 8006c88:	f000 ff8a 	bl	8007ba0 <vPortFree>
				vPortFree( pxTCB );
 8006c8c:	6878      	ldr	r0, [r7, #4]
 8006c8e:	f000 ff87 	bl	8007ba0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006c92:	e018      	b.n	8006cc6 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006c9a:	2b01      	cmp	r3, #1
 8006c9c:	d103      	bne.n	8006ca6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	f000 ff7e 	bl	8007ba0 <vPortFree>
	}
 8006ca4:	e00f      	b.n	8006cc6 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006cac:	2b02      	cmp	r3, #2
 8006cae:	d00a      	beq.n	8006cc6 <prvDeleteTCB+0x56>
	__asm volatile
 8006cb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cb4:	f383 8811 	msr	BASEPRI, r3
 8006cb8:	f3bf 8f6f 	isb	sy
 8006cbc:	f3bf 8f4f 	dsb	sy
 8006cc0:	60fb      	str	r3, [r7, #12]
}
 8006cc2:	bf00      	nop
 8006cc4:	e7fe      	b.n	8006cc4 <prvDeleteTCB+0x54>
	}
 8006cc6:	bf00      	nop
 8006cc8:	3710      	adds	r7, #16
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bd80      	pop	{r7, pc}
	...

08006cd0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	b083      	sub	sp, #12
 8006cd4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006cd6:	4b0c      	ldr	r3, [pc, #48]	; (8006d08 <prvResetNextTaskUnblockTime+0x38>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d104      	bne.n	8006cea <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006ce0:	4b0a      	ldr	r3, [pc, #40]	; (8006d0c <prvResetNextTaskUnblockTime+0x3c>)
 8006ce2:	f04f 32ff 	mov.w	r2, #4294967295
 8006ce6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006ce8:	e008      	b.n	8006cfc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006cea:	4b07      	ldr	r3, [pc, #28]	; (8006d08 <prvResetNextTaskUnblockTime+0x38>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	68db      	ldr	r3, [r3, #12]
 8006cf0:	68db      	ldr	r3, [r3, #12]
 8006cf2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	685b      	ldr	r3, [r3, #4]
 8006cf8:	4a04      	ldr	r2, [pc, #16]	; (8006d0c <prvResetNextTaskUnblockTime+0x3c>)
 8006cfa:	6013      	str	r3, [r2, #0]
}
 8006cfc:	bf00      	nop
 8006cfe:	370c      	adds	r7, #12
 8006d00:	46bd      	mov	sp, r7
 8006d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d06:	4770      	bx	lr
 8006d08:	20000c24 	.word	0x20000c24
 8006d0c:	20000c8c 	.word	0x20000c8c

08006d10 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006d10:	b480      	push	{r7}
 8006d12:	b083      	sub	sp, #12
 8006d14:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006d16:	4b0b      	ldr	r3, [pc, #44]	; (8006d44 <xTaskGetSchedulerState+0x34>)
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d102      	bne.n	8006d24 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006d1e:	2301      	movs	r3, #1
 8006d20:	607b      	str	r3, [r7, #4]
 8006d22:	e008      	b.n	8006d36 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006d24:	4b08      	ldr	r3, [pc, #32]	; (8006d48 <xTaskGetSchedulerState+0x38>)
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d102      	bne.n	8006d32 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006d2c:	2302      	movs	r3, #2
 8006d2e:	607b      	str	r3, [r7, #4]
 8006d30:	e001      	b.n	8006d36 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006d32:	2300      	movs	r3, #0
 8006d34:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006d36:	687b      	ldr	r3, [r7, #4]
	}
 8006d38:	4618      	mov	r0, r3
 8006d3a:	370c      	adds	r7, #12
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d42:	4770      	bx	lr
 8006d44:	20000c78 	.word	0x20000c78
 8006d48:	20000c94 	.word	0x20000c94

08006d4c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b086      	sub	sp, #24
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006d58:	2300      	movs	r3, #0
 8006d5a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d056      	beq.n	8006e10 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006d62:	4b2e      	ldr	r3, [pc, #184]	; (8006e1c <xTaskPriorityDisinherit+0xd0>)
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	693a      	ldr	r2, [r7, #16]
 8006d68:	429a      	cmp	r2, r3
 8006d6a:	d00a      	beq.n	8006d82 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8006d6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d70:	f383 8811 	msr	BASEPRI, r3
 8006d74:	f3bf 8f6f 	isb	sy
 8006d78:	f3bf 8f4f 	dsb	sy
 8006d7c:	60fb      	str	r3, [r7, #12]
}
 8006d7e:	bf00      	nop
 8006d80:	e7fe      	b.n	8006d80 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006d82:	693b      	ldr	r3, [r7, #16]
 8006d84:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d10a      	bne.n	8006da0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8006d8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d8e:	f383 8811 	msr	BASEPRI, r3
 8006d92:	f3bf 8f6f 	isb	sy
 8006d96:	f3bf 8f4f 	dsb	sy
 8006d9a:	60bb      	str	r3, [r7, #8]
}
 8006d9c:	bf00      	nop
 8006d9e:	e7fe      	b.n	8006d9e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8006da0:	693b      	ldr	r3, [r7, #16]
 8006da2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006da4:	1e5a      	subs	r2, r3, #1
 8006da6:	693b      	ldr	r3, [r7, #16]
 8006da8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006daa:	693b      	ldr	r3, [r7, #16]
 8006dac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006dae:	693b      	ldr	r3, [r7, #16]
 8006db0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006db2:	429a      	cmp	r2, r3
 8006db4:	d02c      	beq.n	8006e10 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006db6:	693b      	ldr	r3, [r7, #16]
 8006db8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d128      	bne.n	8006e10 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006dbe:	693b      	ldr	r3, [r7, #16]
 8006dc0:	3304      	adds	r3, #4
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	f7fe fb7a 	bl	80054bc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006dc8:	693b      	ldr	r3, [r7, #16]
 8006dca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006dcc:	693b      	ldr	r3, [r7, #16]
 8006dce:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006dd0:	693b      	ldr	r3, [r7, #16]
 8006dd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dd4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006ddc:	693b      	ldr	r3, [r7, #16]
 8006dde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006de0:	4b0f      	ldr	r3, [pc, #60]	; (8006e20 <xTaskPriorityDisinherit+0xd4>)
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	429a      	cmp	r2, r3
 8006de6:	d903      	bls.n	8006df0 <xTaskPriorityDisinherit+0xa4>
 8006de8:	693b      	ldr	r3, [r7, #16]
 8006dea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dec:	4a0c      	ldr	r2, [pc, #48]	; (8006e20 <xTaskPriorityDisinherit+0xd4>)
 8006dee:	6013      	str	r3, [r2, #0]
 8006df0:	693b      	ldr	r3, [r7, #16]
 8006df2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006df4:	4613      	mov	r3, r2
 8006df6:	009b      	lsls	r3, r3, #2
 8006df8:	4413      	add	r3, r2
 8006dfa:	009b      	lsls	r3, r3, #2
 8006dfc:	4a09      	ldr	r2, [pc, #36]	; (8006e24 <xTaskPriorityDisinherit+0xd8>)
 8006dfe:	441a      	add	r2, r3
 8006e00:	693b      	ldr	r3, [r7, #16]
 8006e02:	3304      	adds	r3, #4
 8006e04:	4619      	mov	r1, r3
 8006e06:	4610      	mov	r0, r2
 8006e08:	f7fe fafb 	bl	8005402 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006e0c:	2301      	movs	r3, #1
 8006e0e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006e10:	697b      	ldr	r3, [r7, #20]
	}
 8006e12:	4618      	mov	r0, r3
 8006e14:	3718      	adds	r7, #24
 8006e16:	46bd      	mov	sp, r7
 8006e18:	bd80      	pop	{r7, pc}
 8006e1a:	bf00      	nop
 8006e1c:	20000798 	.word	0x20000798
 8006e20:	20000c74 	.word	0x20000c74
 8006e24:	2000079c 	.word	0x2000079c

08006e28 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b084      	sub	sp, #16
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
 8006e30:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006e32:	4b21      	ldr	r3, [pc, #132]	; (8006eb8 <prvAddCurrentTaskToDelayedList+0x90>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006e38:	4b20      	ldr	r3, [pc, #128]	; (8006ebc <prvAddCurrentTaskToDelayedList+0x94>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	3304      	adds	r3, #4
 8006e3e:	4618      	mov	r0, r3
 8006e40:	f7fe fb3c 	bl	80054bc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e4a:	d10a      	bne.n	8006e62 <prvAddCurrentTaskToDelayedList+0x3a>
 8006e4c:	683b      	ldr	r3, [r7, #0]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d007      	beq.n	8006e62 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006e52:	4b1a      	ldr	r3, [pc, #104]	; (8006ebc <prvAddCurrentTaskToDelayedList+0x94>)
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	3304      	adds	r3, #4
 8006e58:	4619      	mov	r1, r3
 8006e5a:	4819      	ldr	r0, [pc, #100]	; (8006ec0 <prvAddCurrentTaskToDelayedList+0x98>)
 8006e5c:	f7fe fad1 	bl	8005402 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006e60:	e026      	b.n	8006eb0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006e62:	68fa      	ldr	r2, [r7, #12]
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	4413      	add	r3, r2
 8006e68:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006e6a:	4b14      	ldr	r3, [pc, #80]	; (8006ebc <prvAddCurrentTaskToDelayedList+0x94>)
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	68ba      	ldr	r2, [r7, #8]
 8006e70:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006e72:	68ba      	ldr	r2, [r7, #8]
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	429a      	cmp	r2, r3
 8006e78:	d209      	bcs.n	8006e8e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006e7a:	4b12      	ldr	r3, [pc, #72]	; (8006ec4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006e7c:	681a      	ldr	r2, [r3, #0]
 8006e7e:	4b0f      	ldr	r3, [pc, #60]	; (8006ebc <prvAddCurrentTaskToDelayedList+0x94>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	3304      	adds	r3, #4
 8006e84:	4619      	mov	r1, r3
 8006e86:	4610      	mov	r0, r2
 8006e88:	f7fe fadf 	bl	800544a <vListInsert>
}
 8006e8c:	e010      	b.n	8006eb0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006e8e:	4b0e      	ldr	r3, [pc, #56]	; (8006ec8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006e90:	681a      	ldr	r2, [r3, #0]
 8006e92:	4b0a      	ldr	r3, [pc, #40]	; (8006ebc <prvAddCurrentTaskToDelayedList+0x94>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	3304      	adds	r3, #4
 8006e98:	4619      	mov	r1, r3
 8006e9a:	4610      	mov	r0, r2
 8006e9c:	f7fe fad5 	bl	800544a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006ea0:	4b0a      	ldr	r3, [pc, #40]	; (8006ecc <prvAddCurrentTaskToDelayedList+0xa4>)
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	68ba      	ldr	r2, [r7, #8]
 8006ea6:	429a      	cmp	r2, r3
 8006ea8:	d202      	bcs.n	8006eb0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006eaa:	4a08      	ldr	r2, [pc, #32]	; (8006ecc <prvAddCurrentTaskToDelayedList+0xa4>)
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	6013      	str	r3, [r2, #0]
}
 8006eb0:	bf00      	nop
 8006eb2:	3710      	adds	r7, #16
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	bd80      	pop	{r7, pc}
 8006eb8:	20000c70 	.word	0x20000c70
 8006ebc:	20000798 	.word	0x20000798
 8006ec0:	20000c58 	.word	0x20000c58
 8006ec4:	20000c28 	.word	0x20000c28
 8006ec8:	20000c24 	.word	0x20000c24
 8006ecc:	20000c8c 	.word	0x20000c8c

08006ed0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b08a      	sub	sp, #40	; 0x28
 8006ed4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006eda:	f000 fb07 	bl	80074ec <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006ede:	4b1c      	ldr	r3, [pc, #112]	; (8006f50 <xTimerCreateTimerTask+0x80>)
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d021      	beq.n	8006f2a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006eea:	2300      	movs	r3, #0
 8006eec:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006eee:	1d3a      	adds	r2, r7, #4
 8006ef0:	f107 0108 	add.w	r1, r7, #8
 8006ef4:	f107 030c 	add.w	r3, r7, #12
 8006ef8:	4618      	mov	r0, r3
 8006efa:	f7fe fa3b 	bl	8005374 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006efe:	6879      	ldr	r1, [r7, #4]
 8006f00:	68bb      	ldr	r3, [r7, #8]
 8006f02:	68fa      	ldr	r2, [r7, #12]
 8006f04:	9202      	str	r2, [sp, #8]
 8006f06:	9301      	str	r3, [sp, #4]
 8006f08:	2302      	movs	r3, #2
 8006f0a:	9300      	str	r3, [sp, #0]
 8006f0c:	2300      	movs	r3, #0
 8006f0e:	460a      	mov	r2, r1
 8006f10:	4910      	ldr	r1, [pc, #64]	; (8006f54 <xTimerCreateTimerTask+0x84>)
 8006f12:	4811      	ldr	r0, [pc, #68]	; (8006f58 <xTimerCreateTimerTask+0x88>)
 8006f14:	f7ff f8de 	bl	80060d4 <xTaskCreateStatic>
 8006f18:	4603      	mov	r3, r0
 8006f1a:	4a10      	ldr	r2, [pc, #64]	; (8006f5c <xTimerCreateTimerTask+0x8c>)
 8006f1c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006f1e:	4b0f      	ldr	r3, [pc, #60]	; (8006f5c <xTimerCreateTimerTask+0x8c>)
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d001      	beq.n	8006f2a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006f26:	2301      	movs	r3, #1
 8006f28:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006f2a:	697b      	ldr	r3, [r7, #20]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d10a      	bne.n	8006f46 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8006f30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f34:	f383 8811 	msr	BASEPRI, r3
 8006f38:	f3bf 8f6f 	isb	sy
 8006f3c:	f3bf 8f4f 	dsb	sy
 8006f40:	613b      	str	r3, [r7, #16]
}
 8006f42:	bf00      	nop
 8006f44:	e7fe      	b.n	8006f44 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006f46:	697b      	ldr	r3, [r7, #20]
}
 8006f48:	4618      	mov	r0, r3
 8006f4a:	3718      	adds	r7, #24
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bd80      	pop	{r7, pc}
 8006f50:	20000cc8 	.word	0x20000cc8
 8006f54:	08009758 	.word	0x08009758
 8006f58:	08007095 	.word	0x08007095
 8006f5c:	20000ccc 	.word	0x20000ccc

08006f60 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b08a      	sub	sp, #40	; 0x28
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	60f8      	str	r0, [r7, #12]
 8006f68:	60b9      	str	r1, [r7, #8]
 8006f6a:	607a      	str	r2, [r7, #4]
 8006f6c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006f6e:	2300      	movs	r3, #0
 8006f70:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d10a      	bne.n	8006f8e <xTimerGenericCommand+0x2e>
	__asm volatile
 8006f78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f7c:	f383 8811 	msr	BASEPRI, r3
 8006f80:	f3bf 8f6f 	isb	sy
 8006f84:	f3bf 8f4f 	dsb	sy
 8006f88:	623b      	str	r3, [r7, #32]
}
 8006f8a:	bf00      	nop
 8006f8c:	e7fe      	b.n	8006f8c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006f8e:	4b1a      	ldr	r3, [pc, #104]	; (8006ff8 <xTimerGenericCommand+0x98>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d02a      	beq.n	8006fec <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006f96:	68bb      	ldr	r3, [r7, #8]
 8006f98:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006fa2:	68bb      	ldr	r3, [r7, #8]
 8006fa4:	2b05      	cmp	r3, #5
 8006fa6:	dc18      	bgt.n	8006fda <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006fa8:	f7ff feb2 	bl	8006d10 <xTaskGetSchedulerState>
 8006fac:	4603      	mov	r3, r0
 8006fae:	2b02      	cmp	r3, #2
 8006fb0:	d109      	bne.n	8006fc6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006fb2:	4b11      	ldr	r3, [pc, #68]	; (8006ff8 <xTimerGenericCommand+0x98>)
 8006fb4:	6818      	ldr	r0, [r3, #0]
 8006fb6:	f107 0110 	add.w	r1, r7, #16
 8006fba:	2300      	movs	r3, #0
 8006fbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006fbe:	f7fe fbe5 	bl	800578c <xQueueGenericSend>
 8006fc2:	6278      	str	r0, [r7, #36]	; 0x24
 8006fc4:	e012      	b.n	8006fec <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006fc6:	4b0c      	ldr	r3, [pc, #48]	; (8006ff8 <xTimerGenericCommand+0x98>)
 8006fc8:	6818      	ldr	r0, [r3, #0]
 8006fca:	f107 0110 	add.w	r1, r7, #16
 8006fce:	2300      	movs	r3, #0
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	f7fe fbdb 	bl	800578c <xQueueGenericSend>
 8006fd6:	6278      	str	r0, [r7, #36]	; 0x24
 8006fd8:	e008      	b.n	8006fec <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006fda:	4b07      	ldr	r3, [pc, #28]	; (8006ff8 <xTimerGenericCommand+0x98>)
 8006fdc:	6818      	ldr	r0, [r3, #0]
 8006fde:	f107 0110 	add.w	r1, r7, #16
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	683a      	ldr	r2, [r7, #0]
 8006fe6:	f7fe fccf 	bl	8005988 <xQueueGenericSendFromISR>
 8006fea:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006fee:	4618      	mov	r0, r3
 8006ff0:	3728      	adds	r7, #40	; 0x28
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	bd80      	pop	{r7, pc}
 8006ff6:	bf00      	nop
 8006ff8:	20000cc8 	.word	0x20000cc8

08006ffc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b088      	sub	sp, #32
 8007000:	af02      	add	r7, sp, #8
 8007002:	6078      	str	r0, [r7, #4]
 8007004:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007006:	4b22      	ldr	r3, [pc, #136]	; (8007090 <prvProcessExpiredTimer+0x94>)
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	68db      	ldr	r3, [r3, #12]
 800700c:	68db      	ldr	r3, [r3, #12]
 800700e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007010:	697b      	ldr	r3, [r7, #20]
 8007012:	3304      	adds	r3, #4
 8007014:	4618      	mov	r0, r3
 8007016:	f7fe fa51 	bl	80054bc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800701a:	697b      	ldr	r3, [r7, #20]
 800701c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007020:	f003 0304 	and.w	r3, r3, #4
 8007024:	2b00      	cmp	r3, #0
 8007026:	d022      	beq.n	800706e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007028:	697b      	ldr	r3, [r7, #20]
 800702a:	699a      	ldr	r2, [r3, #24]
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	18d1      	adds	r1, r2, r3
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	683a      	ldr	r2, [r7, #0]
 8007034:	6978      	ldr	r0, [r7, #20]
 8007036:	f000 f8d1 	bl	80071dc <prvInsertTimerInActiveList>
 800703a:	4603      	mov	r3, r0
 800703c:	2b00      	cmp	r3, #0
 800703e:	d01f      	beq.n	8007080 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007040:	2300      	movs	r3, #0
 8007042:	9300      	str	r3, [sp, #0]
 8007044:	2300      	movs	r3, #0
 8007046:	687a      	ldr	r2, [r7, #4]
 8007048:	2100      	movs	r1, #0
 800704a:	6978      	ldr	r0, [r7, #20]
 800704c:	f7ff ff88 	bl	8006f60 <xTimerGenericCommand>
 8007050:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007052:	693b      	ldr	r3, [r7, #16]
 8007054:	2b00      	cmp	r3, #0
 8007056:	d113      	bne.n	8007080 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8007058:	f04f 0350 	mov.w	r3, #80	; 0x50
 800705c:	f383 8811 	msr	BASEPRI, r3
 8007060:	f3bf 8f6f 	isb	sy
 8007064:	f3bf 8f4f 	dsb	sy
 8007068:	60fb      	str	r3, [r7, #12]
}
 800706a:	bf00      	nop
 800706c:	e7fe      	b.n	800706c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800706e:	697b      	ldr	r3, [r7, #20]
 8007070:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007074:	f023 0301 	bic.w	r3, r3, #1
 8007078:	b2da      	uxtb	r2, r3
 800707a:	697b      	ldr	r3, [r7, #20]
 800707c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007080:	697b      	ldr	r3, [r7, #20]
 8007082:	6a1b      	ldr	r3, [r3, #32]
 8007084:	6978      	ldr	r0, [r7, #20]
 8007086:	4798      	blx	r3
}
 8007088:	bf00      	nop
 800708a:	3718      	adds	r7, #24
 800708c:	46bd      	mov	sp, r7
 800708e:	bd80      	pop	{r7, pc}
 8007090:	20000cc0 	.word	0x20000cc0

08007094 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007094:	b580      	push	{r7, lr}
 8007096:	b084      	sub	sp, #16
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800709c:	f107 0308 	add.w	r3, r7, #8
 80070a0:	4618      	mov	r0, r3
 80070a2:	f000 f857 	bl	8007154 <prvGetNextExpireTime>
 80070a6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	4619      	mov	r1, r3
 80070ac:	68f8      	ldr	r0, [r7, #12]
 80070ae:	f000 f803 	bl	80070b8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80070b2:	f000 f8d5 	bl	8007260 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80070b6:	e7f1      	b.n	800709c <prvTimerTask+0x8>

080070b8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b084      	sub	sp, #16
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
 80070c0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80070c2:	f7ff fa43 	bl	800654c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80070c6:	f107 0308 	add.w	r3, r7, #8
 80070ca:	4618      	mov	r0, r3
 80070cc:	f000 f866 	bl	800719c <prvSampleTimeNow>
 80070d0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80070d2:	68bb      	ldr	r3, [r7, #8]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d130      	bne.n	800713a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d10a      	bne.n	80070f4 <prvProcessTimerOrBlockTask+0x3c>
 80070de:	687a      	ldr	r2, [r7, #4]
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	429a      	cmp	r2, r3
 80070e4:	d806      	bhi.n	80070f4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80070e6:	f7ff fa3f 	bl	8006568 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80070ea:	68f9      	ldr	r1, [r7, #12]
 80070ec:	6878      	ldr	r0, [r7, #4]
 80070ee:	f7ff ff85 	bl	8006ffc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80070f2:	e024      	b.n	800713e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d008      	beq.n	800710c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80070fa:	4b13      	ldr	r3, [pc, #76]	; (8007148 <prvProcessTimerOrBlockTask+0x90>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d101      	bne.n	8007108 <prvProcessTimerOrBlockTask+0x50>
 8007104:	2301      	movs	r3, #1
 8007106:	e000      	b.n	800710a <prvProcessTimerOrBlockTask+0x52>
 8007108:	2300      	movs	r3, #0
 800710a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800710c:	4b0f      	ldr	r3, [pc, #60]	; (800714c <prvProcessTimerOrBlockTask+0x94>)
 800710e:	6818      	ldr	r0, [r3, #0]
 8007110:	687a      	ldr	r2, [r7, #4]
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	1ad3      	subs	r3, r2, r3
 8007116:	683a      	ldr	r2, [r7, #0]
 8007118:	4619      	mov	r1, r3
 800711a:	f7fe ffa7 	bl	800606c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800711e:	f7ff fa23 	bl	8006568 <xTaskResumeAll>
 8007122:	4603      	mov	r3, r0
 8007124:	2b00      	cmp	r3, #0
 8007126:	d10a      	bne.n	800713e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007128:	4b09      	ldr	r3, [pc, #36]	; (8007150 <prvProcessTimerOrBlockTask+0x98>)
 800712a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800712e:	601a      	str	r2, [r3, #0]
 8007130:	f3bf 8f4f 	dsb	sy
 8007134:	f3bf 8f6f 	isb	sy
}
 8007138:	e001      	b.n	800713e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800713a:	f7ff fa15 	bl	8006568 <xTaskResumeAll>
}
 800713e:	bf00      	nop
 8007140:	3710      	adds	r7, #16
 8007142:	46bd      	mov	sp, r7
 8007144:	bd80      	pop	{r7, pc}
 8007146:	bf00      	nop
 8007148:	20000cc4 	.word	0x20000cc4
 800714c:	20000cc8 	.word	0x20000cc8
 8007150:	e000ed04 	.word	0xe000ed04

08007154 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007154:	b480      	push	{r7}
 8007156:	b085      	sub	sp, #20
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800715c:	4b0e      	ldr	r3, [pc, #56]	; (8007198 <prvGetNextExpireTime+0x44>)
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d101      	bne.n	800716a <prvGetNextExpireTime+0x16>
 8007166:	2201      	movs	r2, #1
 8007168:	e000      	b.n	800716c <prvGetNextExpireTime+0x18>
 800716a:	2200      	movs	r2, #0
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d105      	bne.n	8007184 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007178:	4b07      	ldr	r3, [pc, #28]	; (8007198 <prvGetNextExpireTime+0x44>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	68db      	ldr	r3, [r3, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	60fb      	str	r3, [r7, #12]
 8007182:	e001      	b.n	8007188 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007184:	2300      	movs	r3, #0
 8007186:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007188:	68fb      	ldr	r3, [r7, #12]
}
 800718a:	4618      	mov	r0, r3
 800718c:	3714      	adds	r7, #20
 800718e:	46bd      	mov	sp, r7
 8007190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007194:	4770      	bx	lr
 8007196:	bf00      	nop
 8007198:	20000cc0 	.word	0x20000cc0

0800719c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800719c:	b580      	push	{r7, lr}
 800719e:	b084      	sub	sp, #16
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80071a4:	f7ff fa7e 	bl	80066a4 <xTaskGetTickCount>
 80071a8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80071aa:	4b0b      	ldr	r3, [pc, #44]	; (80071d8 <prvSampleTimeNow+0x3c>)
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	68fa      	ldr	r2, [r7, #12]
 80071b0:	429a      	cmp	r2, r3
 80071b2:	d205      	bcs.n	80071c0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80071b4:	f000 f936 	bl	8007424 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2201      	movs	r2, #1
 80071bc:	601a      	str	r2, [r3, #0]
 80071be:	e002      	b.n	80071c6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2200      	movs	r2, #0
 80071c4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80071c6:	4a04      	ldr	r2, [pc, #16]	; (80071d8 <prvSampleTimeNow+0x3c>)
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80071cc:	68fb      	ldr	r3, [r7, #12]
}
 80071ce:	4618      	mov	r0, r3
 80071d0:	3710      	adds	r7, #16
 80071d2:	46bd      	mov	sp, r7
 80071d4:	bd80      	pop	{r7, pc}
 80071d6:	bf00      	nop
 80071d8:	20000cd0 	.word	0x20000cd0

080071dc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b086      	sub	sp, #24
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	60f8      	str	r0, [r7, #12]
 80071e4:	60b9      	str	r1, [r7, #8]
 80071e6:	607a      	str	r2, [r7, #4]
 80071e8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80071ea:	2300      	movs	r3, #0
 80071ec:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	68ba      	ldr	r2, [r7, #8]
 80071f2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	68fa      	ldr	r2, [r7, #12]
 80071f8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80071fa:	68ba      	ldr	r2, [r7, #8]
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	429a      	cmp	r2, r3
 8007200:	d812      	bhi.n	8007228 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007202:	687a      	ldr	r2, [r7, #4]
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	1ad2      	subs	r2, r2, r3
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	699b      	ldr	r3, [r3, #24]
 800720c:	429a      	cmp	r2, r3
 800720e:	d302      	bcc.n	8007216 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007210:	2301      	movs	r3, #1
 8007212:	617b      	str	r3, [r7, #20]
 8007214:	e01b      	b.n	800724e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007216:	4b10      	ldr	r3, [pc, #64]	; (8007258 <prvInsertTimerInActiveList+0x7c>)
 8007218:	681a      	ldr	r2, [r3, #0]
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	3304      	adds	r3, #4
 800721e:	4619      	mov	r1, r3
 8007220:	4610      	mov	r0, r2
 8007222:	f7fe f912 	bl	800544a <vListInsert>
 8007226:	e012      	b.n	800724e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007228:	687a      	ldr	r2, [r7, #4]
 800722a:	683b      	ldr	r3, [r7, #0]
 800722c:	429a      	cmp	r2, r3
 800722e:	d206      	bcs.n	800723e <prvInsertTimerInActiveList+0x62>
 8007230:	68ba      	ldr	r2, [r7, #8]
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	429a      	cmp	r2, r3
 8007236:	d302      	bcc.n	800723e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007238:	2301      	movs	r3, #1
 800723a:	617b      	str	r3, [r7, #20]
 800723c:	e007      	b.n	800724e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800723e:	4b07      	ldr	r3, [pc, #28]	; (800725c <prvInsertTimerInActiveList+0x80>)
 8007240:	681a      	ldr	r2, [r3, #0]
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	3304      	adds	r3, #4
 8007246:	4619      	mov	r1, r3
 8007248:	4610      	mov	r0, r2
 800724a:	f7fe f8fe 	bl	800544a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800724e:	697b      	ldr	r3, [r7, #20]
}
 8007250:	4618      	mov	r0, r3
 8007252:	3718      	adds	r7, #24
 8007254:	46bd      	mov	sp, r7
 8007256:	bd80      	pop	{r7, pc}
 8007258:	20000cc4 	.word	0x20000cc4
 800725c:	20000cc0 	.word	0x20000cc0

08007260 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b08e      	sub	sp, #56	; 0x38
 8007264:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007266:	e0ca      	b.n	80073fe <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2b00      	cmp	r3, #0
 800726c:	da18      	bge.n	80072a0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800726e:	1d3b      	adds	r3, r7, #4
 8007270:	3304      	adds	r3, #4
 8007272:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007274:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007276:	2b00      	cmp	r3, #0
 8007278:	d10a      	bne.n	8007290 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800727a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800727e:	f383 8811 	msr	BASEPRI, r3
 8007282:	f3bf 8f6f 	isb	sy
 8007286:	f3bf 8f4f 	dsb	sy
 800728a:	61fb      	str	r3, [r7, #28]
}
 800728c:	bf00      	nop
 800728e:	e7fe      	b.n	800728e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007290:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007296:	6850      	ldr	r0, [r2, #4]
 8007298:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800729a:	6892      	ldr	r2, [r2, #8]
 800729c:	4611      	mov	r1, r2
 800729e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	f2c0 80aa 	blt.w	80073fc <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80072ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072ae:	695b      	ldr	r3, [r3, #20]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d004      	beq.n	80072be <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80072b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072b6:	3304      	adds	r3, #4
 80072b8:	4618      	mov	r0, r3
 80072ba:	f7fe f8ff 	bl	80054bc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80072be:	463b      	mov	r3, r7
 80072c0:	4618      	mov	r0, r3
 80072c2:	f7ff ff6b 	bl	800719c <prvSampleTimeNow>
 80072c6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2b09      	cmp	r3, #9
 80072cc:	f200 8097 	bhi.w	80073fe <prvProcessReceivedCommands+0x19e>
 80072d0:	a201      	add	r2, pc, #4	; (adr r2, 80072d8 <prvProcessReceivedCommands+0x78>)
 80072d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072d6:	bf00      	nop
 80072d8:	08007301 	.word	0x08007301
 80072dc:	08007301 	.word	0x08007301
 80072e0:	08007301 	.word	0x08007301
 80072e4:	08007375 	.word	0x08007375
 80072e8:	08007389 	.word	0x08007389
 80072ec:	080073d3 	.word	0x080073d3
 80072f0:	08007301 	.word	0x08007301
 80072f4:	08007301 	.word	0x08007301
 80072f8:	08007375 	.word	0x08007375
 80072fc:	08007389 	.word	0x08007389
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007300:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007302:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007306:	f043 0301 	orr.w	r3, r3, #1
 800730a:	b2da      	uxtb	r2, r3
 800730c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800730e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007312:	68ba      	ldr	r2, [r7, #8]
 8007314:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007316:	699b      	ldr	r3, [r3, #24]
 8007318:	18d1      	adds	r1, r2, r3
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800731e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007320:	f7ff ff5c 	bl	80071dc <prvInsertTimerInActiveList>
 8007324:	4603      	mov	r3, r0
 8007326:	2b00      	cmp	r3, #0
 8007328:	d069      	beq.n	80073fe <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800732a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800732c:	6a1b      	ldr	r3, [r3, #32]
 800732e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007330:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007334:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007338:	f003 0304 	and.w	r3, r3, #4
 800733c:	2b00      	cmp	r3, #0
 800733e:	d05e      	beq.n	80073fe <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007340:	68ba      	ldr	r2, [r7, #8]
 8007342:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007344:	699b      	ldr	r3, [r3, #24]
 8007346:	441a      	add	r2, r3
 8007348:	2300      	movs	r3, #0
 800734a:	9300      	str	r3, [sp, #0]
 800734c:	2300      	movs	r3, #0
 800734e:	2100      	movs	r1, #0
 8007350:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007352:	f7ff fe05 	bl	8006f60 <xTimerGenericCommand>
 8007356:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007358:	6a3b      	ldr	r3, [r7, #32]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d14f      	bne.n	80073fe <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800735e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007362:	f383 8811 	msr	BASEPRI, r3
 8007366:	f3bf 8f6f 	isb	sy
 800736a:	f3bf 8f4f 	dsb	sy
 800736e:	61bb      	str	r3, [r7, #24]
}
 8007370:	bf00      	nop
 8007372:	e7fe      	b.n	8007372 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007374:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007376:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800737a:	f023 0301 	bic.w	r3, r3, #1
 800737e:	b2da      	uxtb	r2, r3
 8007380:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007382:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8007386:	e03a      	b.n	80073fe <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007388:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800738a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800738e:	f043 0301 	orr.w	r3, r3, #1
 8007392:	b2da      	uxtb	r2, r3
 8007394:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007396:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800739a:	68ba      	ldr	r2, [r7, #8]
 800739c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800739e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80073a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073a2:	699b      	ldr	r3, [r3, #24]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d10a      	bne.n	80073be <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80073a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073ac:	f383 8811 	msr	BASEPRI, r3
 80073b0:	f3bf 8f6f 	isb	sy
 80073b4:	f3bf 8f4f 	dsb	sy
 80073b8:	617b      	str	r3, [r7, #20]
}
 80073ba:	bf00      	nop
 80073bc:	e7fe      	b.n	80073bc <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80073be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073c0:	699a      	ldr	r2, [r3, #24]
 80073c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073c4:	18d1      	adds	r1, r2, r3
 80073c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80073ca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80073cc:	f7ff ff06 	bl	80071dc <prvInsertTimerInActiveList>
					break;
 80073d0:	e015      	b.n	80073fe <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80073d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073d4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80073d8:	f003 0302 	and.w	r3, r3, #2
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d103      	bne.n	80073e8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80073e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80073e2:	f000 fbdd 	bl	8007ba0 <vPortFree>
 80073e6:	e00a      	b.n	80073fe <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80073e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073ea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80073ee:	f023 0301 	bic.w	r3, r3, #1
 80073f2:	b2da      	uxtb	r2, r3
 80073f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073f6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80073fa:	e000      	b.n	80073fe <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80073fc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80073fe:	4b08      	ldr	r3, [pc, #32]	; (8007420 <prvProcessReceivedCommands+0x1c0>)
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	1d39      	adds	r1, r7, #4
 8007404:	2200      	movs	r2, #0
 8007406:	4618      	mov	r0, r3
 8007408:	f7fe fb5a 	bl	8005ac0 <xQueueReceive>
 800740c:	4603      	mov	r3, r0
 800740e:	2b00      	cmp	r3, #0
 8007410:	f47f af2a 	bne.w	8007268 <prvProcessReceivedCommands+0x8>
	}
}
 8007414:	bf00      	nop
 8007416:	bf00      	nop
 8007418:	3730      	adds	r7, #48	; 0x30
 800741a:	46bd      	mov	sp, r7
 800741c:	bd80      	pop	{r7, pc}
 800741e:	bf00      	nop
 8007420:	20000cc8 	.word	0x20000cc8

08007424 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b088      	sub	sp, #32
 8007428:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800742a:	e048      	b.n	80074be <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800742c:	4b2d      	ldr	r3, [pc, #180]	; (80074e4 <prvSwitchTimerLists+0xc0>)
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	68db      	ldr	r3, [r3, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007436:	4b2b      	ldr	r3, [pc, #172]	; (80074e4 <prvSwitchTimerLists+0xc0>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	68db      	ldr	r3, [r3, #12]
 800743c:	68db      	ldr	r3, [r3, #12]
 800743e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	3304      	adds	r3, #4
 8007444:	4618      	mov	r0, r3
 8007446:	f7fe f839 	bl	80054bc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	6a1b      	ldr	r3, [r3, #32]
 800744e:	68f8      	ldr	r0, [r7, #12]
 8007450:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007458:	f003 0304 	and.w	r3, r3, #4
 800745c:	2b00      	cmp	r3, #0
 800745e:	d02e      	beq.n	80074be <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	699b      	ldr	r3, [r3, #24]
 8007464:	693a      	ldr	r2, [r7, #16]
 8007466:	4413      	add	r3, r2
 8007468:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800746a:	68ba      	ldr	r2, [r7, #8]
 800746c:	693b      	ldr	r3, [r7, #16]
 800746e:	429a      	cmp	r2, r3
 8007470:	d90e      	bls.n	8007490 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	68ba      	ldr	r2, [r7, #8]
 8007476:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	68fa      	ldr	r2, [r7, #12]
 800747c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800747e:	4b19      	ldr	r3, [pc, #100]	; (80074e4 <prvSwitchTimerLists+0xc0>)
 8007480:	681a      	ldr	r2, [r3, #0]
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	3304      	adds	r3, #4
 8007486:	4619      	mov	r1, r3
 8007488:	4610      	mov	r0, r2
 800748a:	f7fd ffde 	bl	800544a <vListInsert>
 800748e:	e016      	b.n	80074be <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007490:	2300      	movs	r3, #0
 8007492:	9300      	str	r3, [sp, #0]
 8007494:	2300      	movs	r3, #0
 8007496:	693a      	ldr	r2, [r7, #16]
 8007498:	2100      	movs	r1, #0
 800749a:	68f8      	ldr	r0, [r7, #12]
 800749c:	f7ff fd60 	bl	8006f60 <xTimerGenericCommand>
 80074a0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d10a      	bne.n	80074be <prvSwitchTimerLists+0x9a>
	__asm volatile
 80074a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074ac:	f383 8811 	msr	BASEPRI, r3
 80074b0:	f3bf 8f6f 	isb	sy
 80074b4:	f3bf 8f4f 	dsb	sy
 80074b8:	603b      	str	r3, [r7, #0]
}
 80074ba:	bf00      	nop
 80074bc:	e7fe      	b.n	80074bc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80074be:	4b09      	ldr	r3, [pc, #36]	; (80074e4 <prvSwitchTimerLists+0xc0>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d1b1      	bne.n	800742c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80074c8:	4b06      	ldr	r3, [pc, #24]	; (80074e4 <prvSwitchTimerLists+0xc0>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80074ce:	4b06      	ldr	r3, [pc, #24]	; (80074e8 <prvSwitchTimerLists+0xc4>)
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	4a04      	ldr	r2, [pc, #16]	; (80074e4 <prvSwitchTimerLists+0xc0>)
 80074d4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80074d6:	4a04      	ldr	r2, [pc, #16]	; (80074e8 <prvSwitchTimerLists+0xc4>)
 80074d8:	697b      	ldr	r3, [r7, #20]
 80074da:	6013      	str	r3, [r2, #0]
}
 80074dc:	bf00      	nop
 80074de:	3718      	adds	r7, #24
 80074e0:	46bd      	mov	sp, r7
 80074e2:	bd80      	pop	{r7, pc}
 80074e4:	20000cc0 	.word	0x20000cc0
 80074e8:	20000cc4 	.word	0x20000cc4

080074ec <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b082      	sub	sp, #8
 80074f0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80074f2:	f000 f967 	bl	80077c4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80074f6:	4b15      	ldr	r3, [pc, #84]	; (800754c <prvCheckForValidListAndQueue+0x60>)
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d120      	bne.n	8007540 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80074fe:	4814      	ldr	r0, [pc, #80]	; (8007550 <prvCheckForValidListAndQueue+0x64>)
 8007500:	f7fd ff52 	bl	80053a8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007504:	4813      	ldr	r0, [pc, #76]	; (8007554 <prvCheckForValidListAndQueue+0x68>)
 8007506:	f7fd ff4f 	bl	80053a8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800750a:	4b13      	ldr	r3, [pc, #76]	; (8007558 <prvCheckForValidListAndQueue+0x6c>)
 800750c:	4a10      	ldr	r2, [pc, #64]	; (8007550 <prvCheckForValidListAndQueue+0x64>)
 800750e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007510:	4b12      	ldr	r3, [pc, #72]	; (800755c <prvCheckForValidListAndQueue+0x70>)
 8007512:	4a10      	ldr	r2, [pc, #64]	; (8007554 <prvCheckForValidListAndQueue+0x68>)
 8007514:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007516:	2300      	movs	r3, #0
 8007518:	9300      	str	r3, [sp, #0]
 800751a:	4b11      	ldr	r3, [pc, #68]	; (8007560 <prvCheckForValidListAndQueue+0x74>)
 800751c:	4a11      	ldr	r2, [pc, #68]	; (8007564 <prvCheckForValidListAndQueue+0x78>)
 800751e:	2110      	movs	r1, #16
 8007520:	200a      	movs	r0, #10
 8007522:	f7fe f85d 	bl	80055e0 <xQueueGenericCreateStatic>
 8007526:	4603      	mov	r3, r0
 8007528:	4a08      	ldr	r2, [pc, #32]	; (800754c <prvCheckForValidListAndQueue+0x60>)
 800752a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800752c:	4b07      	ldr	r3, [pc, #28]	; (800754c <prvCheckForValidListAndQueue+0x60>)
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d005      	beq.n	8007540 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007534:	4b05      	ldr	r3, [pc, #20]	; (800754c <prvCheckForValidListAndQueue+0x60>)
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	490b      	ldr	r1, [pc, #44]	; (8007568 <prvCheckForValidListAndQueue+0x7c>)
 800753a:	4618      	mov	r0, r3
 800753c:	f7fe fd6c 	bl	8006018 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007540:	f000 f970 	bl	8007824 <vPortExitCritical>
}
 8007544:	bf00      	nop
 8007546:	46bd      	mov	sp, r7
 8007548:	bd80      	pop	{r7, pc}
 800754a:	bf00      	nop
 800754c:	20000cc8 	.word	0x20000cc8
 8007550:	20000c98 	.word	0x20000c98
 8007554:	20000cac 	.word	0x20000cac
 8007558:	20000cc0 	.word	0x20000cc0
 800755c:	20000cc4 	.word	0x20000cc4
 8007560:	20000d74 	.word	0x20000d74
 8007564:	20000cd4 	.word	0x20000cd4
 8007568:	08009760 	.word	0x08009760

0800756c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800756c:	b480      	push	{r7}
 800756e:	b085      	sub	sp, #20
 8007570:	af00      	add	r7, sp, #0
 8007572:	60f8      	str	r0, [r7, #12]
 8007574:	60b9      	str	r1, [r7, #8]
 8007576:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	3b04      	subs	r3, #4
 800757c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007584:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	3b04      	subs	r3, #4
 800758a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800758c:	68bb      	ldr	r3, [r7, #8]
 800758e:	f023 0201 	bic.w	r2, r3, #1
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	3b04      	subs	r3, #4
 800759a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800759c:	4a0c      	ldr	r2, [pc, #48]	; (80075d0 <pxPortInitialiseStack+0x64>)
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	3b14      	subs	r3, #20
 80075a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80075a8:	687a      	ldr	r2, [r7, #4]
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	3b04      	subs	r3, #4
 80075b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	f06f 0202 	mvn.w	r2, #2
 80075ba:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	3b20      	subs	r3, #32
 80075c0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80075c2:	68fb      	ldr	r3, [r7, #12]
}
 80075c4:	4618      	mov	r0, r3
 80075c6:	3714      	adds	r7, #20
 80075c8:	46bd      	mov	sp, r7
 80075ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ce:	4770      	bx	lr
 80075d0:	080075d5 	.word	0x080075d5

080075d4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80075d4:	b480      	push	{r7}
 80075d6:	b085      	sub	sp, #20
 80075d8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80075da:	2300      	movs	r3, #0
 80075dc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80075de:	4b12      	ldr	r3, [pc, #72]	; (8007628 <prvTaskExitError+0x54>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075e6:	d00a      	beq.n	80075fe <prvTaskExitError+0x2a>
	__asm volatile
 80075e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075ec:	f383 8811 	msr	BASEPRI, r3
 80075f0:	f3bf 8f6f 	isb	sy
 80075f4:	f3bf 8f4f 	dsb	sy
 80075f8:	60fb      	str	r3, [r7, #12]
}
 80075fa:	bf00      	nop
 80075fc:	e7fe      	b.n	80075fc <prvTaskExitError+0x28>
	__asm volatile
 80075fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007602:	f383 8811 	msr	BASEPRI, r3
 8007606:	f3bf 8f6f 	isb	sy
 800760a:	f3bf 8f4f 	dsb	sy
 800760e:	60bb      	str	r3, [r7, #8]
}
 8007610:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007612:	bf00      	nop
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2b00      	cmp	r3, #0
 8007618:	d0fc      	beq.n	8007614 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800761a:	bf00      	nop
 800761c:	bf00      	nop
 800761e:	3714      	adds	r7, #20
 8007620:	46bd      	mov	sp, r7
 8007622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007626:	4770      	bx	lr
 8007628:	2000000c 	.word	0x2000000c
 800762c:	00000000 	.word	0x00000000

08007630 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007630:	4b07      	ldr	r3, [pc, #28]	; (8007650 <pxCurrentTCBConst2>)
 8007632:	6819      	ldr	r1, [r3, #0]
 8007634:	6808      	ldr	r0, [r1, #0]
 8007636:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800763a:	f380 8809 	msr	PSP, r0
 800763e:	f3bf 8f6f 	isb	sy
 8007642:	f04f 0000 	mov.w	r0, #0
 8007646:	f380 8811 	msr	BASEPRI, r0
 800764a:	4770      	bx	lr
 800764c:	f3af 8000 	nop.w

08007650 <pxCurrentTCBConst2>:
 8007650:	20000798 	.word	0x20000798
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007654:	bf00      	nop
 8007656:	bf00      	nop

08007658 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007658:	4808      	ldr	r0, [pc, #32]	; (800767c <prvPortStartFirstTask+0x24>)
 800765a:	6800      	ldr	r0, [r0, #0]
 800765c:	6800      	ldr	r0, [r0, #0]
 800765e:	f380 8808 	msr	MSP, r0
 8007662:	f04f 0000 	mov.w	r0, #0
 8007666:	f380 8814 	msr	CONTROL, r0
 800766a:	b662      	cpsie	i
 800766c:	b661      	cpsie	f
 800766e:	f3bf 8f4f 	dsb	sy
 8007672:	f3bf 8f6f 	isb	sy
 8007676:	df00      	svc	0
 8007678:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800767a:	bf00      	nop
 800767c:	e000ed08 	.word	0xe000ed08

08007680 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007680:	b580      	push	{r7, lr}
 8007682:	b086      	sub	sp, #24
 8007684:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007686:	4b46      	ldr	r3, [pc, #280]	; (80077a0 <xPortStartScheduler+0x120>)
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	4a46      	ldr	r2, [pc, #280]	; (80077a4 <xPortStartScheduler+0x124>)
 800768c:	4293      	cmp	r3, r2
 800768e:	d10a      	bne.n	80076a6 <xPortStartScheduler+0x26>
	__asm volatile
 8007690:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007694:	f383 8811 	msr	BASEPRI, r3
 8007698:	f3bf 8f6f 	isb	sy
 800769c:	f3bf 8f4f 	dsb	sy
 80076a0:	613b      	str	r3, [r7, #16]
}
 80076a2:	bf00      	nop
 80076a4:	e7fe      	b.n	80076a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80076a6:	4b3e      	ldr	r3, [pc, #248]	; (80077a0 <xPortStartScheduler+0x120>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	4a3f      	ldr	r2, [pc, #252]	; (80077a8 <xPortStartScheduler+0x128>)
 80076ac:	4293      	cmp	r3, r2
 80076ae:	d10a      	bne.n	80076c6 <xPortStartScheduler+0x46>
	__asm volatile
 80076b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076b4:	f383 8811 	msr	BASEPRI, r3
 80076b8:	f3bf 8f6f 	isb	sy
 80076bc:	f3bf 8f4f 	dsb	sy
 80076c0:	60fb      	str	r3, [r7, #12]
}
 80076c2:	bf00      	nop
 80076c4:	e7fe      	b.n	80076c4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80076c6:	4b39      	ldr	r3, [pc, #228]	; (80077ac <xPortStartScheduler+0x12c>)
 80076c8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80076ca:	697b      	ldr	r3, [r7, #20]
 80076cc:	781b      	ldrb	r3, [r3, #0]
 80076ce:	b2db      	uxtb	r3, r3
 80076d0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80076d2:	697b      	ldr	r3, [r7, #20]
 80076d4:	22ff      	movs	r2, #255	; 0xff
 80076d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80076d8:	697b      	ldr	r3, [r7, #20]
 80076da:	781b      	ldrb	r3, [r3, #0]
 80076dc:	b2db      	uxtb	r3, r3
 80076de:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80076e0:	78fb      	ldrb	r3, [r7, #3]
 80076e2:	b2db      	uxtb	r3, r3
 80076e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80076e8:	b2da      	uxtb	r2, r3
 80076ea:	4b31      	ldr	r3, [pc, #196]	; (80077b0 <xPortStartScheduler+0x130>)
 80076ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80076ee:	4b31      	ldr	r3, [pc, #196]	; (80077b4 <xPortStartScheduler+0x134>)
 80076f0:	2207      	movs	r2, #7
 80076f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80076f4:	e009      	b.n	800770a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80076f6:	4b2f      	ldr	r3, [pc, #188]	; (80077b4 <xPortStartScheduler+0x134>)
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	3b01      	subs	r3, #1
 80076fc:	4a2d      	ldr	r2, [pc, #180]	; (80077b4 <xPortStartScheduler+0x134>)
 80076fe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007700:	78fb      	ldrb	r3, [r7, #3]
 8007702:	b2db      	uxtb	r3, r3
 8007704:	005b      	lsls	r3, r3, #1
 8007706:	b2db      	uxtb	r3, r3
 8007708:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800770a:	78fb      	ldrb	r3, [r7, #3]
 800770c:	b2db      	uxtb	r3, r3
 800770e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007712:	2b80      	cmp	r3, #128	; 0x80
 8007714:	d0ef      	beq.n	80076f6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007716:	4b27      	ldr	r3, [pc, #156]	; (80077b4 <xPortStartScheduler+0x134>)
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f1c3 0307 	rsb	r3, r3, #7
 800771e:	2b04      	cmp	r3, #4
 8007720:	d00a      	beq.n	8007738 <xPortStartScheduler+0xb8>
	__asm volatile
 8007722:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007726:	f383 8811 	msr	BASEPRI, r3
 800772a:	f3bf 8f6f 	isb	sy
 800772e:	f3bf 8f4f 	dsb	sy
 8007732:	60bb      	str	r3, [r7, #8]
}
 8007734:	bf00      	nop
 8007736:	e7fe      	b.n	8007736 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007738:	4b1e      	ldr	r3, [pc, #120]	; (80077b4 <xPortStartScheduler+0x134>)
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	021b      	lsls	r3, r3, #8
 800773e:	4a1d      	ldr	r2, [pc, #116]	; (80077b4 <xPortStartScheduler+0x134>)
 8007740:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007742:	4b1c      	ldr	r3, [pc, #112]	; (80077b4 <xPortStartScheduler+0x134>)
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800774a:	4a1a      	ldr	r2, [pc, #104]	; (80077b4 <xPortStartScheduler+0x134>)
 800774c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	b2da      	uxtb	r2, r3
 8007752:	697b      	ldr	r3, [r7, #20]
 8007754:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007756:	4b18      	ldr	r3, [pc, #96]	; (80077b8 <xPortStartScheduler+0x138>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	4a17      	ldr	r2, [pc, #92]	; (80077b8 <xPortStartScheduler+0x138>)
 800775c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007760:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007762:	4b15      	ldr	r3, [pc, #84]	; (80077b8 <xPortStartScheduler+0x138>)
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	4a14      	ldr	r2, [pc, #80]	; (80077b8 <xPortStartScheduler+0x138>)
 8007768:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800776c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800776e:	f000 f8dd 	bl	800792c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007772:	4b12      	ldr	r3, [pc, #72]	; (80077bc <xPortStartScheduler+0x13c>)
 8007774:	2200      	movs	r2, #0
 8007776:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007778:	f000 f8fc 	bl	8007974 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800777c:	4b10      	ldr	r3, [pc, #64]	; (80077c0 <xPortStartScheduler+0x140>)
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	4a0f      	ldr	r2, [pc, #60]	; (80077c0 <xPortStartScheduler+0x140>)
 8007782:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007786:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007788:	f7ff ff66 	bl	8007658 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800778c:	f7ff f854 	bl	8006838 <vTaskSwitchContext>
	prvTaskExitError();
 8007790:	f7ff ff20 	bl	80075d4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007794:	2300      	movs	r3, #0
}
 8007796:	4618      	mov	r0, r3
 8007798:	3718      	adds	r7, #24
 800779a:	46bd      	mov	sp, r7
 800779c:	bd80      	pop	{r7, pc}
 800779e:	bf00      	nop
 80077a0:	e000ed00 	.word	0xe000ed00
 80077a4:	410fc271 	.word	0x410fc271
 80077a8:	410fc270 	.word	0x410fc270
 80077ac:	e000e400 	.word	0xe000e400
 80077b0:	20000dc4 	.word	0x20000dc4
 80077b4:	20000dc8 	.word	0x20000dc8
 80077b8:	e000ed20 	.word	0xe000ed20
 80077bc:	2000000c 	.word	0x2000000c
 80077c0:	e000ef34 	.word	0xe000ef34

080077c4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80077c4:	b480      	push	{r7}
 80077c6:	b083      	sub	sp, #12
 80077c8:	af00      	add	r7, sp, #0
	__asm volatile
 80077ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077ce:	f383 8811 	msr	BASEPRI, r3
 80077d2:	f3bf 8f6f 	isb	sy
 80077d6:	f3bf 8f4f 	dsb	sy
 80077da:	607b      	str	r3, [r7, #4]
}
 80077dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80077de:	4b0f      	ldr	r3, [pc, #60]	; (800781c <vPortEnterCritical+0x58>)
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	3301      	adds	r3, #1
 80077e4:	4a0d      	ldr	r2, [pc, #52]	; (800781c <vPortEnterCritical+0x58>)
 80077e6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80077e8:	4b0c      	ldr	r3, [pc, #48]	; (800781c <vPortEnterCritical+0x58>)
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	2b01      	cmp	r3, #1
 80077ee:	d10f      	bne.n	8007810 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80077f0:	4b0b      	ldr	r3, [pc, #44]	; (8007820 <vPortEnterCritical+0x5c>)
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	b2db      	uxtb	r3, r3
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d00a      	beq.n	8007810 <vPortEnterCritical+0x4c>
	__asm volatile
 80077fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077fe:	f383 8811 	msr	BASEPRI, r3
 8007802:	f3bf 8f6f 	isb	sy
 8007806:	f3bf 8f4f 	dsb	sy
 800780a:	603b      	str	r3, [r7, #0]
}
 800780c:	bf00      	nop
 800780e:	e7fe      	b.n	800780e <vPortEnterCritical+0x4a>
	}
}
 8007810:	bf00      	nop
 8007812:	370c      	adds	r7, #12
 8007814:	46bd      	mov	sp, r7
 8007816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781a:	4770      	bx	lr
 800781c:	2000000c 	.word	0x2000000c
 8007820:	e000ed04 	.word	0xe000ed04

08007824 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007824:	b480      	push	{r7}
 8007826:	b083      	sub	sp, #12
 8007828:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800782a:	4b12      	ldr	r3, [pc, #72]	; (8007874 <vPortExitCritical+0x50>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	2b00      	cmp	r3, #0
 8007830:	d10a      	bne.n	8007848 <vPortExitCritical+0x24>
	__asm volatile
 8007832:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007836:	f383 8811 	msr	BASEPRI, r3
 800783a:	f3bf 8f6f 	isb	sy
 800783e:	f3bf 8f4f 	dsb	sy
 8007842:	607b      	str	r3, [r7, #4]
}
 8007844:	bf00      	nop
 8007846:	e7fe      	b.n	8007846 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007848:	4b0a      	ldr	r3, [pc, #40]	; (8007874 <vPortExitCritical+0x50>)
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	3b01      	subs	r3, #1
 800784e:	4a09      	ldr	r2, [pc, #36]	; (8007874 <vPortExitCritical+0x50>)
 8007850:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007852:	4b08      	ldr	r3, [pc, #32]	; (8007874 <vPortExitCritical+0x50>)
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	2b00      	cmp	r3, #0
 8007858:	d105      	bne.n	8007866 <vPortExitCritical+0x42>
 800785a:	2300      	movs	r3, #0
 800785c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800785e:	683b      	ldr	r3, [r7, #0]
 8007860:	f383 8811 	msr	BASEPRI, r3
}
 8007864:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007866:	bf00      	nop
 8007868:	370c      	adds	r7, #12
 800786a:	46bd      	mov	sp, r7
 800786c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007870:	4770      	bx	lr
 8007872:	bf00      	nop
 8007874:	2000000c 	.word	0x2000000c
	...

08007880 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007880:	f3ef 8009 	mrs	r0, PSP
 8007884:	f3bf 8f6f 	isb	sy
 8007888:	4b15      	ldr	r3, [pc, #84]	; (80078e0 <pxCurrentTCBConst>)
 800788a:	681a      	ldr	r2, [r3, #0]
 800788c:	f01e 0f10 	tst.w	lr, #16
 8007890:	bf08      	it	eq
 8007892:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007896:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800789a:	6010      	str	r0, [r2, #0]
 800789c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80078a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80078a4:	f380 8811 	msr	BASEPRI, r0
 80078a8:	f3bf 8f4f 	dsb	sy
 80078ac:	f3bf 8f6f 	isb	sy
 80078b0:	f7fe ffc2 	bl	8006838 <vTaskSwitchContext>
 80078b4:	f04f 0000 	mov.w	r0, #0
 80078b8:	f380 8811 	msr	BASEPRI, r0
 80078bc:	bc09      	pop	{r0, r3}
 80078be:	6819      	ldr	r1, [r3, #0]
 80078c0:	6808      	ldr	r0, [r1, #0]
 80078c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078c6:	f01e 0f10 	tst.w	lr, #16
 80078ca:	bf08      	it	eq
 80078cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80078d0:	f380 8809 	msr	PSP, r0
 80078d4:	f3bf 8f6f 	isb	sy
 80078d8:	4770      	bx	lr
 80078da:	bf00      	nop
 80078dc:	f3af 8000 	nop.w

080078e0 <pxCurrentTCBConst>:
 80078e0:	20000798 	.word	0x20000798
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80078e4:	bf00      	nop
 80078e6:	bf00      	nop

080078e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b082      	sub	sp, #8
 80078ec:	af00      	add	r7, sp, #0
	__asm volatile
 80078ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078f2:	f383 8811 	msr	BASEPRI, r3
 80078f6:	f3bf 8f6f 	isb	sy
 80078fa:	f3bf 8f4f 	dsb	sy
 80078fe:	607b      	str	r3, [r7, #4]
}
 8007900:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007902:	f7fe fedf 	bl	80066c4 <xTaskIncrementTick>
 8007906:	4603      	mov	r3, r0
 8007908:	2b00      	cmp	r3, #0
 800790a:	d003      	beq.n	8007914 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800790c:	4b06      	ldr	r3, [pc, #24]	; (8007928 <xPortSysTickHandler+0x40>)
 800790e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007912:	601a      	str	r2, [r3, #0]
 8007914:	2300      	movs	r3, #0
 8007916:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	f383 8811 	msr	BASEPRI, r3
}
 800791e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007920:	bf00      	nop
 8007922:	3708      	adds	r7, #8
 8007924:	46bd      	mov	sp, r7
 8007926:	bd80      	pop	{r7, pc}
 8007928:	e000ed04 	.word	0xe000ed04

0800792c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800792c:	b480      	push	{r7}
 800792e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007930:	4b0b      	ldr	r3, [pc, #44]	; (8007960 <vPortSetupTimerInterrupt+0x34>)
 8007932:	2200      	movs	r2, #0
 8007934:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007936:	4b0b      	ldr	r3, [pc, #44]	; (8007964 <vPortSetupTimerInterrupt+0x38>)
 8007938:	2200      	movs	r2, #0
 800793a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800793c:	4b0a      	ldr	r3, [pc, #40]	; (8007968 <vPortSetupTimerInterrupt+0x3c>)
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	4a0a      	ldr	r2, [pc, #40]	; (800796c <vPortSetupTimerInterrupt+0x40>)
 8007942:	fba2 2303 	umull	r2, r3, r2, r3
 8007946:	099b      	lsrs	r3, r3, #6
 8007948:	4a09      	ldr	r2, [pc, #36]	; (8007970 <vPortSetupTimerInterrupt+0x44>)
 800794a:	3b01      	subs	r3, #1
 800794c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800794e:	4b04      	ldr	r3, [pc, #16]	; (8007960 <vPortSetupTimerInterrupt+0x34>)
 8007950:	2207      	movs	r2, #7
 8007952:	601a      	str	r2, [r3, #0]
}
 8007954:	bf00      	nop
 8007956:	46bd      	mov	sp, r7
 8007958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795c:	4770      	bx	lr
 800795e:	bf00      	nop
 8007960:	e000e010 	.word	0xe000e010
 8007964:	e000e018 	.word	0xe000e018
 8007968:	20000000 	.word	0x20000000
 800796c:	10624dd3 	.word	0x10624dd3
 8007970:	e000e014 	.word	0xe000e014

08007974 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007974:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007984 <vPortEnableVFP+0x10>
 8007978:	6801      	ldr	r1, [r0, #0]
 800797a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800797e:	6001      	str	r1, [r0, #0]
 8007980:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007982:	bf00      	nop
 8007984:	e000ed88 	.word	0xe000ed88

08007988 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007988:	b480      	push	{r7}
 800798a:	b085      	sub	sp, #20
 800798c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800798e:	f3ef 8305 	mrs	r3, IPSR
 8007992:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	2b0f      	cmp	r3, #15
 8007998:	d914      	bls.n	80079c4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800799a:	4a17      	ldr	r2, [pc, #92]	; (80079f8 <vPortValidateInterruptPriority+0x70>)
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	4413      	add	r3, r2
 80079a0:	781b      	ldrb	r3, [r3, #0]
 80079a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80079a4:	4b15      	ldr	r3, [pc, #84]	; (80079fc <vPortValidateInterruptPriority+0x74>)
 80079a6:	781b      	ldrb	r3, [r3, #0]
 80079a8:	7afa      	ldrb	r2, [r7, #11]
 80079aa:	429a      	cmp	r2, r3
 80079ac:	d20a      	bcs.n	80079c4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80079ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079b2:	f383 8811 	msr	BASEPRI, r3
 80079b6:	f3bf 8f6f 	isb	sy
 80079ba:	f3bf 8f4f 	dsb	sy
 80079be:	607b      	str	r3, [r7, #4]
}
 80079c0:	bf00      	nop
 80079c2:	e7fe      	b.n	80079c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80079c4:	4b0e      	ldr	r3, [pc, #56]	; (8007a00 <vPortValidateInterruptPriority+0x78>)
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80079cc:	4b0d      	ldr	r3, [pc, #52]	; (8007a04 <vPortValidateInterruptPriority+0x7c>)
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	429a      	cmp	r2, r3
 80079d2:	d90a      	bls.n	80079ea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80079d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079d8:	f383 8811 	msr	BASEPRI, r3
 80079dc:	f3bf 8f6f 	isb	sy
 80079e0:	f3bf 8f4f 	dsb	sy
 80079e4:	603b      	str	r3, [r7, #0]
}
 80079e6:	bf00      	nop
 80079e8:	e7fe      	b.n	80079e8 <vPortValidateInterruptPriority+0x60>
	}
 80079ea:	bf00      	nop
 80079ec:	3714      	adds	r7, #20
 80079ee:	46bd      	mov	sp, r7
 80079f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f4:	4770      	bx	lr
 80079f6:	bf00      	nop
 80079f8:	e000e3f0 	.word	0xe000e3f0
 80079fc:	20000dc4 	.word	0x20000dc4
 8007a00:	e000ed0c 	.word	0xe000ed0c
 8007a04:	20000dc8 	.word	0x20000dc8

08007a08 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b08a      	sub	sp, #40	; 0x28
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007a10:	2300      	movs	r3, #0
 8007a12:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007a14:	f7fe fd9a 	bl	800654c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007a18:	4b5b      	ldr	r3, [pc, #364]	; (8007b88 <pvPortMalloc+0x180>)
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d101      	bne.n	8007a24 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007a20:	f000 f920 	bl	8007c64 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007a24:	4b59      	ldr	r3, [pc, #356]	; (8007b8c <pvPortMalloc+0x184>)
 8007a26:	681a      	ldr	r2, [r3, #0]
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	4013      	ands	r3, r2
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	f040 8093 	bne.w	8007b58 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d01d      	beq.n	8007a74 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007a38:	2208      	movs	r2, #8
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	4413      	add	r3, r2
 8007a3e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	f003 0307 	and.w	r3, r3, #7
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d014      	beq.n	8007a74 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	f023 0307 	bic.w	r3, r3, #7
 8007a50:	3308      	adds	r3, #8
 8007a52:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	f003 0307 	and.w	r3, r3, #7
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d00a      	beq.n	8007a74 <pvPortMalloc+0x6c>
	__asm volatile
 8007a5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a62:	f383 8811 	msr	BASEPRI, r3
 8007a66:	f3bf 8f6f 	isb	sy
 8007a6a:	f3bf 8f4f 	dsb	sy
 8007a6e:	617b      	str	r3, [r7, #20]
}
 8007a70:	bf00      	nop
 8007a72:	e7fe      	b.n	8007a72 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d06e      	beq.n	8007b58 <pvPortMalloc+0x150>
 8007a7a:	4b45      	ldr	r3, [pc, #276]	; (8007b90 <pvPortMalloc+0x188>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	687a      	ldr	r2, [r7, #4]
 8007a80:	429a      	cmp	r2, r3
 8007a82:	d869      	bhi.n	8007b58 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007a84:	4b43      	ldr	r3, [pc, #268]	; (8007b94 <pvPortMalloc+0x18c>)
 8007a86:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007a88:	4b42      	ldr	r3, [pc, #264]	; (8007b94 <pvPortMalloc+0x18c>)
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007a8e:	e004      	b.n	8007a9a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a92:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a9c:	685b      	ldr	r3, [r3, #4]
 8007a9e:	687a      	ldr	r2, [r7, #4]
 8007aa0:	429a      	cmp	r2, r3
 8007aa2:	d903      	bls.n	8007aac <pvPortMalloc+0xa4>
 8007aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d1f1      	bne.n	8007a90 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007aac:	4b36      	ldr	r3, [pc, #216]	; (8007b88 <pvPortMalloc+0x180>)
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ab2:	429a      	cmp	r2, r3
 8007ab4:	d050      	beq.n	8007b58 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007ab6:	6a3b      	ldr	r3, [r7, #32]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	2208      	movs	r2, #8
 8007abc:	4413      	add	r3, r2
 8007abe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ac2:	681a      	ldr	r2, [r3, #0]
 8007ac4:	6a3b      	ldr	r3, [r7, #32]
 8007ac6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aca:	685a      	ldr	r2, [r3, #4]
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	1ad2      	subs	r2, r2, r3
 8007ad0:	2308      	movs	r3, #8
 8007ad2:	005b      	lsls	r3, r3, #1
 8007ad4:	429a      	cmp	r2, r3
 8007ad6:	d91f      	bls.n	8007b18 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007ad8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	4413      	add	r3, r2
 8007ade:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007ae0:	69bb      	ldr	r3, [r7, #24]
 8007ae2:	f003 0307 	and.w	r3, r3, #7
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d00a      	beq.n	8007b00 <pvPortMalloc+0xf8>
	__asm volatile
 8007aea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007aee:	f383 8811 	msr	BASEPRI, r3
 8007af2:	f3bf 8f6f 	isb	sy
 8007af6:	f3bf 8f4f 	dsb	sy
 8007afa:	613b      	str	r3, [r7, #16]
}
 8007afc:	bf00      	nop
 8007afe:	e7fe      	b.n	8007afe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b02:	685a      	ldr	r2, [r3, #4]
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	1ad2      	subs	r2, r2, r3
 8007b08:	69bb      	ldr	r3, [r7, #24]
 8007b0a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b0e:	687a      	ldr	r2, [r7, #4]
 8007b10:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007b12:	69b8      	ldr	r0, [r7, #24]
 8007b14:	f000 f908 	bl	8007d28 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007b18:	4b1d      	ldr	r3, [pc, #116]	; (8007b90 <pvPortMalloc+0x188>)
 8007b1a:	681a      	ldr	r2, [r3, #0]
 8007b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b1e:	685b      	ldr	r3, [r3, #4]
 8007b20:	1ad3      	subs	r3, r2, r3
 8007b22:	4a1b      	ldr	r2, [pc, #108]	; (8007b90 <pvPortMalloc+0x188>)
 8007b24:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007b26:	4b1a      	ldr	r3, [pc, #104]	; (8007b90 <pvPortMalloc+0x188>)
 8007b28:	681a      	ldr	r2, [r3, #0]
 8007b2a:	4b1b      	ldr	r3, [pc, #108]	; (8007b98 <pvPortMalloc+0x190>)
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	429a      	cmp	r2, r3
 8007b30:	d203      	bcs.n	8007b3a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007b32:	4b17      	ldr	r3, [pc, #92]	; (8007b90 <pvPortMalloc+0x188>)
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	4a18      	ldr	r2, [pc, #96]	; (8007b98 <pvPortMalloc+0x190>)
 8007b38:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b3c:	685a      	ldr	r2, [r3, #4]
 8007b3e:	4b13      	ldr	r3, [pc, #76]	; (8007b8c <pvPortMalloc+0x184>)
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	431a      	orrs	r2, r3
 8007b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b46:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007b4e:	4b13      	ldr	r3, [pc, #76]	; (8007b9c <pvPortMalloc+0x194>)
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	3301      	adds	r3, #1
 8007b54:	4a11      	ldr	r2, [pc, #68]	; (8007b9c <pvPortMalloc+0x194>)
 8007b56:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007b58:	f7fe fd06 	bl	8006568 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007b5c:	69fb      	ldr	r3, [r7, #28]
 8007b5e:	f003 0307 	and.w	r3, r3, #7
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d00a      	beq.n	8007b7c <pvPortMalloc+0x174>
	__asm volatile
 8007b66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b6a:	f383 8811 	msr	BASEPRI, r3
 8007b6e:	f3bf 8f6f 	isb	sy
 8007b72:	f3bf 8f4f 	dsb	sy
 8007b76:	60fb      	str	r3, [r7, #12]
}
 8007b78:	bf00      	nop
 8007b7a:	e7fe      	b.n	8007b7a <pvPortMalloc+0x172>
	return pvReturn;
 8007b7c:	69fb      	ldr	r3, [r7, #28]
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	3728      	adds	r7, #40	; 0x28
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}
 8007b86:	bf00      	nop
 8007b88:	20002dd4 	.word	0x20002dd4
 8007b8c:	20002de8 	.word	0x20002de8
 8007b90:	20002dd8 	.word	0x20002dd8
 8007b94:	20002dcc 	.word	0x20002dcc
 8007b98:	20002ddc 	.word	0x20002ddc
 8007b9c:	20002de0 	.word	0x20002de0

08007ba0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007ba0:	b580      	push	{r7, lr}
 8007ba2:	b086      	sub	sp, #24
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d04d      	beq.n	8007c4e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007bb2:	2308      	movs	r3, #8
 8007bb4:	425b      	negs	r3, r3
 8007bb6:	697a      	ldr	r2, [r7, #20]
 8007bb8:	4413      	add	r3, r2
 8007bba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007bbc:	697b      	ldr	r3, [r7, #20]
 8007bbe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007bc0:	693b      	ldr	r3, [r7, #16]
 8007bc2:	685a      	ldr	r2, [r3, #4]
 8007bc4:	4b24      	ldr	r3, [pc, #144]	; (8007c58 <vPortFree+0xb8>)
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	4013      	ands	r3, r2
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d10a      	bne.n	8007be4 <vPortFree+0x44>
	__asm volatile
 8007bce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bd2:	f383 8811 	msr	BASEPRI, r3
 8007bd6:	f3bf 8f6f 	isb	sy
 8007bda:	f3bf 8f4f 	dsb	sy
 8007bde:	60fb      	str	r3, [r7, #12]
}
 8007be0:	bf00      	nop
 8007be2:	e7fe      	b.n	8007be2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007be4:	693b      	ldr	r3, [r7, #16]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d00a      	beq.n	8007c02 <vPortFree+0x62>
	__asm volatile
 8007bec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bf0:	f383 8811 	msr	BASEPRI, r3
 8007bf4:	f3bf 8f6f 	isb	sy
 8007bf8:	f3bf 8f4f 	dsb	sy
 8007bfc:	60bb      	str	r3, [r7, #8]
}
 8007bfe:	bf00      	nop
 8007c00:	e7fe      	b.n	8007c00 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007c02:	693b      	ldr	r3, [r7, #16]
 8007c04:	685a      	ldr	r2, [r3, #4]
 8007c06:	4b14      	ldr	r3, [pc, #80]	; (8007c58 <vPortFree+0xb8>)
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	4013      	ands	r3, r2
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d01e      	beq.n	8007c4e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007c10:	693b      	ldr	r3, [r7, #16]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d11a      	bne.n	8007c4e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007c18:	693b      	ldr	r3, [r7, #16]
 8007c1a:	685a      	ldr	r2, [r3, #4]
 8007c1c:	4b0e      	ldr	r3, [pc, #56]	; (8007c58 <vPortFree+0xb8>)
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	43db      	mvns	r3, r3
 8007c22:	401a      	ands	r2, r3
 8007c24:	693b      	ldr	r3, [r7, #16]
 8007c26:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007c28:	f7fe fc90 	bl	800654c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007c2c:	693b      	ldr	r3, [r7, #16]
 8007c2e:	685a      	ldr	r2, [r3, #4]
 8007c30:	4b0a      	ldr	r3, [pc, #40]	; (8007c5c <vPortFree+0xbc>)
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	4413      	add	r3, r2
 8007c36:	4a09      	ldr	r2, [pc, #36]	; (8007c5c <vPortFree+0xbc>)
 8007c38:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007c3a:	6938      	ldr	r0, [r7, #16]
 8007c3c:	f000 f874 	bl	8007d28 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007c40:	4b07      	ldr	r3, [pc, #28]	; (8007c60 <vPortFree+0xc0>)
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	3301      	adds	r3, #1
 8007c46:	4a06      	ldr	r2, [pc, #24]	; (8007c60 <vPortFree+0xc0>)
 8007c48:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007c4a:	f7fe fc8d 	bl	8006568 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007c4e:	bf00      	nop
 8007c50:	3718      	adds	r7, #24
 8007c52:	46bd      	mov	sp, r7
 8007c54:	bd80      	pop	{r7, pc}
 8007c56:	bf00      	nop
 8007c58:	20002de8 	.word	0x20002de8
 8007c5c:	20002dd8 	.word	0x20002dd8
 8007c60:	20002de4 	.word	0x20002de4

08007c64 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007c64:	b480      	push	{r7}
 8007c66:	b085      	sub	sp, #20
 8007c68:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007c6a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007c6e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007c70:	4b27      	ldr	r3, [pc, #156]	; (8007d10 <prvHeapInit+0xac>)
 8007c72:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	f003 0307 	and.w	r3, r3, #7
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d00c      	beq.n	8007c98 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	3307      	adds	r3, #7
 8007c82:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	f023 0307 	bic.w	r3, r3, #7
 8007c8a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007c8c:	68ba      	ldr	r2, [r7, #8]
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	1ad3      	subs	r3, r2, r3
 8007c92:	4a1f      	ldr	r2, [pc, #124]	; (8007d10 <prvHeapInit+0xac>)
 8007c94:	4413      	add	r3, r2
 8007c96:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007c9c:	4a1d      	ldr	r2, [pc, #116]	; (8007d14 <prvHeapInit+0xb0>)
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007ca2:	4b1c      	ldr	r3, [pc, #112]	; (8007d14 <prvHeapInit+0xb0>)
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	68ba      	ldr	r2, [r7, #8]
 8007cac:	4413      	add	r3, r2
 8007cae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007cb0:	2208      	movs	r2, #8
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	1a9b      	subs	r3, r3, r2
 8007cb6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	f023 0307 	bic.w	r3, r3, #7
 8007cbe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	4a15      	ldr	r2, [pc, #84]	; (8007d18 <prvHeapInit+0xb4>)
 8007cc4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007cc6:	4b14      	ldr	r3, [pc, #80]	; (8007d18 <prvHeapInit+0xb4>)
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	2200      	movs	r2, #0
 8007ccc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007cce:	4b12      	ldr	r3, [pc, #72]	; (8007d18 <prvHeapInit+0xb4>)
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007cda:	683b      	ldr	r3, [r7, #0]
 8007cdc:	68fa      	ldr	r2, [r7, #12]
 8007cde:	1ad2      	subs	r2, r2, r3
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007ce4:	4b0c      	ldr	r3, [pc, #48]	; (8007d18 <prvHeapInit+0xb4>)
 8007ce6:	681a      	ldr	r2, [r3, #0]
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	685b      	ldr	r3, [r3, #4]
 8007cf0:	4a0a      	ldr	r2, [pc, #40]	; (8007d1c <prvHeapInit+0xb8>)
 8007cf2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	685b      	ldr	r3, [r3, #4]
 8007cf8:	4a09      	ldr	r2, [pc, #36]	; (8007d20 <prvHeapInit+0xbc>)
 8007cfa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007cfc:	4b09      	ldr	r3, [pc, #36]	; (8007d24 <prvHeapInit+0xc0>)
 8007cfe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007d02:	601a      	str	r2, [r3, #0]
}
 8007d04:	bf00      	nop
 8007d06:	3714      	adds	r7, #20
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0e:	4770      	bx	lr
 8007d10:	20000dcc 	.word	0x20000dcc
 8007d14:	20002dcc 	.word	0x20002dcc
 8007d18:	20002dd4 	.word	0x20002dd4
 8007d1c:	20002ddc 	.word	0x20002ddc
 8007d20:	20002dd8 	.word	0x20002dd8
 8007d24:	20002de8 	.word	0x20002de8

08007d28 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007d28:	b480      	push	{r7}
 8007d2a:	b085      	sub	sp, #20
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007d30:	4b28      	ldr	r3, [pc, #160]	; (8007dd4 <prvInsertBlockIntoFreeList+0xac>)
 8007d32:	60fb      	str	r3, [r7, #12]
 8007d34:	e002      	b.n	8007d3c <prvInsertBlockIntoFreeList+0x14>
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	60fb      	str	r3, [r7, #12]
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	687a      	ldr	r2, [r7, #4]
 8007d42:	429a      	cmp	r2, r3
 8007d44:	d8f7      	bhi.n	8007d36 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	685b      	ldr	r3, [r3, #4]
 8007d4e:	68ba      	ldr	r2, [r7, #8]
 8007d50:	4413      	add	r3, r2
 8007d52:	687a      	ldr	r2, [r7, #4]
 8007d54:	429a      	cmp	r2, r3
 8007d56:	d108      	bne.n	8007d6a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	685a      	ldr	r2, [r3, #4]
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	685b      	ldr	r3, [r3, #4]
 8007d60:	441a      	add	r2, r3
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	685b      	ldr	r3, [r3, #4]
 8007d72:	68ba      	ldr	r2, [r7, #8]
 8007d74:	441a      	add	r2, r3
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	429a      	cmp	r2, r3
 8007d7c:	d118      	bne.n	8007db0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	681a      	ldr	r2, [r3, #0]
 8007d82:	4b15      	ldr	r3, [pc, #84]	; (8007dd8 <prvInsertBlockIntoFreeList+0xb0>)
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	429a      	cmp	r2, r3
 8007d88:	d00d      	beq.n	8007da6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	685a      	ldr	r2, [r3, #4]
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	685b      	ldr	r3, [r3, #4]
 8007d94:	441a      	add	r2, r3
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	681a      	ldr	r2, [r3, #0]
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	601a      	str	r2, [r3, #0]
 8007da4:	e008      	b.n	8007db8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007da6:	4b0c      	ldr	r3, [pc, #48]	; (8007dd8 <prvInsertBlockIntoFreeList+0xb0>)
 8007da8:	681a      	ldr	r2, [r3, #0]
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	601a      	str	r2, [r3, #0]
 8007dae:	e003      	b.n	8007db8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	681a      	ldr	r2, [r3, #0]
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007db8:	68fa      	ldr	r2, [r7, #12]
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	429a      	cmp	r2, r3
 8007dbe:	d002      	beq.n	8007dc6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	687a      	ldr	r2, [r7, #4]
 8007dc4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007dc6:	bf00      	nop
 8007dc8:	3714      	adds	r7, #20
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd0:	4770      	bx	lr
 8007dd2:	bf00      	nop
 8007dd4:	20002dcc 	.word	0x20002dcc
 8007dd8:	20002dd4 	.word	0x20002dd4

08007ddc <_ZN6button6ButtonC1ERKNS_13BUTTON_SetDefE>:
#include "button.h"
//--------------
namespace button
{
	// Class Button
	Button::Button(const BUTTON_SetDef &button_set):
 8007ddc:	b4b0      	push	{r4, r5, r7}
 8007dde:	b083      	sub	sp, #12
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	6078      	str	r0, [r7, #4]
 8007de4:	6039      	str	r1, [r7, #0]
		is_active(false),
		state(INACTIVE_STATE),
		time(0),
		_set(button_set)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2200      	movs	r2, #0
 8007dea:	701a      	strb	r2, [r3, #0]
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2200      	movs	r2, #0
 8007df0:	705a      	strb	r2, [r3, #1]
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2200      	movs	r2, #0
 8007df6:	605a      	str	r2, [r3, #4]
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	683a      	ldr	r2, [r7, #0]
 8007dfc:	f103 0408 	add.w	r4, r3, #8
 8007e00:	4615      	mov	r5, r2
 8007e02:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007e04:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007e06:	e895 0003 	ldmia.w	r5, {r0, r1}
 8007e0a:	e884 0003 	stmia.w	r4, {r0, r1}
	{}
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	4618      	mov	r0, r3
 8007e12:	370c      	adds	r7, #12
 8007e14:	46bd      	mov	sp, r7
 8007e16:	bcb0      	pop	{r4, r5, r7}
 8007e18:	4770      	bx	lr

08007e1a <_ZNK6button6Button2idEv>:
	//-------------------------------
	const uint32_t Button::id() const
	{
 8007e1a:	b480      	push	{r7}
 8007e1c:	b083      	sub	sp, #12
 8007e1e:	af00      	add	r7, sp, #0
 8007e20:	6078      	str	r0, [r7, #4]
		return _set.id;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	691b      	ldr	r3, [r3, #16]
	}
 8007e26:	4618      	mov	r0, r3
 8007e28:	370c      	adds	r7, #12
 8007e2a:	46bd      	mov	sp, r7
 8007e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e30:	4770      	bx	lr

08007e32 <_ZNK6button6Button9is_repeatEv>:
	//----------------------------------
	const bool Button::is_repeat() const
	{
 8007e32:	b480      	push	{r7}
 8007e34:	b083      	sub	sp, #12
 8007e36:	af00      	add	r7, sp, #0
 8007e38:	6078      	str	r0, [r7, #4]
		return _set.is_repeat;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	7f1b      	ldrb	r3, [r3, #28]
	}
 8007e3e:	4618      	mov	r0, r3
 8007e40:	370c      	adds	r7, #12
 8007e42:	46bd      	mov	sp, r7
 8007e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e48:	4770      	bx	lr

08007e4a <_ZNK6button6Button4readEv>:
	//-----------------------------
	const bool Button::read() const
	{
 8007e4a:	b580      	push	{r7, lr}
 8007e4c:	b082      	sub	sp, #8
 8007e4e:	af00      	add	r7, sp, #0
 8007e50:	6078      	str	r0, [r7, #4]
		return (HAL_GPIO_ReadPin(_set.port, _set.pin) == _set.trigger_level);
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	689a      	ldr	r2, [r3, #8]
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	899b      	ldrh	r3, [r3, #12]
 8007e5a:	4619      	mov	r1, r3
 8007e5c:	4610      	mov	r0, r2
 8007e5e:	f7f9 fc1f 	bl	80016a0 <HAL_GPIO_ReadPin>
 8007e62:	4603      	mov	r3, r0
 8007e64:	461a      	mov	r2, r3
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	7d1b      	ldrb	r3, [r3, #20]
 8007e6a:	429a      	cmp	r2, r3
 8007e6c:	bf0c      	ite	eq
 8007e6e:	2301      	moveq	r3, #1
 8007e70:	2300      	movne	r3, #0
 8007e72:	b2db      	uxtb	r3, r3
	}
 8007e74:	4618      	mov	r0, r3
 8007e76:	3708      	adds	r7, #8
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	bd80      	pop	{r7, pc}

08007e7c <_ZN6button6Button5resetEv>:
	//------------------
	void Button::reset()
	{
 8007e7c:	b480      	push	{r7}
 8007e7e:	b083      	sub	sp, #12
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
		is_active = false;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2200      	movs	r2, #0
 8007e88:	701a      	strb	r2, [r3, #0]
		state = INACTIVE_STATE;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	705a      	strb	r2, [r3, #1]
		time = 0;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2200      	movs	r2, #0
 8007e94:	605a      	str	r2, [r3, #4]
	}
 8007e96:	bf00      	nop
 8007e98:	370c      	adds	r7, #12
 8007e9a:	46bd      	mov	sp, r7
 8007e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea0:	4770      	bx	lr

08007ea2 <_ZNK6button6Button7timeoutEv>:
	//------------------------------------
	const uint32_t Button::timeout() const
	{
 8007ea2:	b480      	push	{r7}
 8007ea4:	b083      	sub	sp, #12
 8007ea6:	af00      	add	r7, sp, #0
 8007ea8:	6078      	str	r0, [r7, #4]
		return _set.timeout;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	699b      	ldr	r3, [r3, #24]
	}
 8007eae:	4618      	mov	r0, r3
 8007eb0:	370c      	adds	r7, #12
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb8:	4770      	bx	lr

08007eba <_ZNK6button6Button13trigger_stateEv>:
	//---------------------------------------------
	const ButtonState Button::trigger_state() const
	{
 8007eba:	b480      	push	{r7}
 8007ebc:	b083      	sub	sp, #12
 8007ebe:	af00      	add	r7, sp, #0
 8007ec0:	6078      	str	r0, [r7, #4]
		return _set.trigger_state;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	7d5b      	ldrb	r3, [r3, #21]
	}
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	370c      	adds	r7, #12
 8007eca:	46bd      	mov	sp, r7
 8007ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed0:	4770      	bx	lr

08007ed2 <_ZN6button8KeyboardC1EPPNS_6ButtonEj>:
	//---------------
	// Class Keyboard
	uint32_t Keyboard::period = 100;
	Keyboard::Keyboard(Button **buttons, size_t size)
 8007ed2:	b480      	push	{r7}
 8007ed4:	b085      	sub	sp, #20
 8007ed6:	af00      	add	r7, sp, #0
 8007ed8:	60f8      	str	r0, [r7, #12]
 8007eda:	60b9      	str	r1, [r7, #8]
 8007edc:	607a      	str	r2, [r7, #4]
	{
		_buttons = buttons;
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	68ba      	ldr	r2, [r7, #8]
 8007ee2:	601a      	str	r2, [r3, #0]
		_size = size;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	687a      	ldr	r2, [r7, #4]
 8007ee8:	605a      	str	r2, [r3, #4]
	}
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	4618      	mov	r0, r3
 8007eee:	3714      	adds	r7, #20
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef6:	4770      	bx	lr

08007ef8 <_ZN6button8Keyboard4scanEv>:
	//-------------------
	void Keyboard::scan()
	{
 8007ef8:	b590      	push	{r4, r7, lr}
 8007efa:	b085      	sub	sp, #20
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
		for(uint8_t i = 0; i < _size; i++)
 8007f00:	2300      	movs	r3, #0
 8007f02:	73fb      	strb	r3, [r7, #15]
 8007f04:	7bfa      	ldrb	r2, [r7, #15]
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	685b      	ldr	r3, [r3, #4]
 8007f0a:	429a      	cmp	r2, r3
 8007f0c:	f080 808c 	bcs.w	8008028 <_ZN6button8Keyboard4scanEv+0x130>
		{
			Button *button = *(_buttons + i);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681a      	ldr	r2, [r3, #0]
 8007f14:	7bfb      	ldrb	r3, [r7, #15]
 8007f16:	009b      	lsls	r3, r3, #2
 8007f18:	4413      	add	r3, r2
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	60bb      	str	r3, [r7, #8]

			if(button)
 8007f1e:	68bb      	ldr	r3, [r7, #8]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d07d      	beq.n	8008020 <_ZN6button8Keyboard4scanEv+0x128>
			{
				if(button->read())
 8007f24:	68b8      	ldr	r0, [r7, #8]
 8007f26:	f7ff ff90 	bl	8007e4a <_ZNK6button6Button4readEv>
 8007f2a:	4603      	mov	r3, r0
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d054      	beq.n	8007fda <_ZN6button8Keyboard4scanEv+0xe2>
				{
					switch(button->state)
 8007f30:	68bb      	ldr	r3, [r7, #8]
 8007f32:	785b      	ldrb	r3, [r3, #1]
 8007f34:	2b02      	cmp	r3, #2
 8007f36:	d02c      	beq.n	8007f92 <_ZN6button8Keyboard4scanEv+0x9a>
 8007f38:	2b02      	cmp	r3, #2
 8007f3a:	dc41      	bgt.n	8007fc0 <_ZN6button8Keyboard4scanEv+0xc8>
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d002      	beq.n	8007f46 <_ZN6button8Keyboard4scanEv+0x4e>
 8007f40:	2b01      	cmp	r3, #1
 8007f42:	d004      	beq.n	8007f4e <_ZN6button8Keyboard4scanEv+0x56>
									button->is_active = true;
								}
							}
						break;

						default: break;
 8007f44:	e03c      	b.n	8007fc0 <_ZN6button8Keyboard4scanEv+0xc8>
							button->state = BOUNCE_STATE;
 8007f46:	68bb      	ldr	r3, [r7, #8]
 8007f48:	2201      	movs	r2, #1
 8007f4a:	705a      	strb	r2, [r3, #1]
						break;
 8007f4c:	e03d      	b.n	8007fca <_ZN6button8Keyboard4scanEv+0xd2>
							if(button->time >= button->timeout())
 8007f4e:	68bb      	ldr	r3, [r7, #8]
 8007f50:	685c      	ldr	r4, [r3, #4]
 8007f52:	68b8      	ldr	r0, [r7, #8]
 8007f54:	f7ff ffa5 	bl	8007ea2 <_ZNK6button6Button7timeoutEv>
 8007f58:	4603      	mov	r3, r0
 8007f5a:	429c      	cmp	r4, r3
 8007f5c:	bf2c      	ite	cs
 8007f5e:	2301      	movcs	r3, #1
 8007f60:	2300      	movcc	r3, #0
 8007f62:	b2db      	uxtb	r3, r3
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d02d      	beq.n	8007fc4 <_ZN6button8Keyboard4scanEv+0xcc>
								button->state = PRESSED_STATE;
 8007f68:	68bb      	ldr	r3, [r7, #8]
 8007f6a:	2202      	movs	r2, #2
 8007f6c:	705a      	strb	r2, [r3, #1]
								if(button->trigger_state() == PRESSED_STATE)
 8007f6e:	68b8      	ldr	r0, [r7, #8]
 8007f70:	f7ff ffa3 	bl	8007eba <_ZNK6button6Button13trigger_stateEv>
 8007f74:	4603      	mov	r3, r0
 8007f76:	2b02      	cmp	r3, #2
 8007f78:	bf0c      	ite	eq
 8007f7a:	2301      	moveq	r3, #1
 8007f7c:	2300      	movne	r3, #0
 8007f7e:	b2db      	uxtb	r3, r3
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d01f      	beq.n	8007fc4 <_ZN6button8Keyboard4scanEv+0xcc>
									button->is_active = true;
 8007f84:	68bb      	ldr	r3, [r7, #8]
 8007f86:	2201      	movs	r2, #1
 8007f88:	701a      	strb	r2, [r3, #0]
									button->time = 0;
 8007f8a:	68bb      	ldr	r3, [r7, #8]
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	605a      	str	r2, [r3, #4]
						break;
 8007f90:	e018      	b.n	8007fc4 <_ZN6button8Keyboard4scanEv+0xcc>
							if(button->is_repeat())
 8007f92:	68b8      	ldr	r0, [r7, #8]
 8007f94:	f7ff ff4d 	bl	8007e32 <_ZNK6button6Button9is_repeatEv>
 8007f98:	4603      	mov	r3, r0
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d014      	beq.n	8007fc8 <_ZN6button8Keyboard4scanEv+0xd0>
								if(button->time >= button->timeout())
 8007f9e:	68bb      	ldr	r3, [r7, #8]
 8007fa0:	685c      	ldr	r4, [r3, #4]
 8007fa2:	68b8      	ldr	r0, [r7, #8]
 8007fa4:	f7ff ff7d 	bl	8007ea2 <_ZNK6button6Button7timeoutEv>
 8007fa8:	4603      	mov	r3, r0
 8007faa:	429c      	cmp	r4, r3
 8007fac:	bf2c      	ite	cs
 8007fae:	2301      	movcs	r3, #1
 8007fb0:	2300      	movcc	r3, #0
 8007fb2:	b2db      	uxtb	r3, r3
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d007      	beq.n	8007fc8 <_ZN6button8Keyboard4scanEv+0xd0>
									button->is_active = true;
 8007fb8:	68bb      	ldr	r3, [r7, #8]
 8007fba:	2201      	movs	r2, #1
 8007fbc:	701a      	strb	r2, [r3, #0]
						break;
 8007fbe:	e003      	b.n	8007fc8 <_ZN6button8Keyboard4scanEv+0xd0>
						default: break;
 8007fc0:	bf00      	nop
 8007fc2:	e002      	b.n	8007fca <_ZN6button8Keyboard4scanEv+0xd2>
						break;
 8007fc4:	bf00      	nop
 8007fc6:	e000      	b.n	8007fca <_ZN6button8Keyboard4scanEv+0xd2>
						break;
 8007fc8:	bf00      	nop
					}

					button->time += period;
 8007fca:	68bb      	ldr	r3, [r7, #8]
 8007fcc:	685a      	ldr	r2, [r3, #4]
 8007fce:	4b18      	ldr	r3, [pc, #96]	; (8008030 <_ZN6button8Keyboard4scanEv+0x138>)
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	441a      	add	r2, r3
 8007fd4:	68bb      	ldr	r3, [r7, #8]
 8007fd6:	605a      	str	r2, [r3, #4]
 8007fd8:	e022      	b.n	8008020 <_ZN6button8Keyboard4scanEv+0x128>
				}
				else
				{
					if(button->trigger_state() == RELEASED_STATE)
 8007fda:	68b8      	ldr	r0, [r7, #8]
 8007fdc:	f7ff ff6d 	bl	8007eba <_ZNK6button6Button13trigger_stateEv>
 8007fe0:	4603      	mov	r3, r0
 8007fe2:	2b03      	cmp	r3, #3
 8007fe4:	bf0c      	ite	eq
 8007fe6:	2301      	moveq	r3, #1
 8007fe8:	2300      	movne	r3, #0
 8007fea:	b2db      	uxtb	r3, r3
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d014      	beq.n	800801a <_ZN6button8Keyboard4scanEv+0x122>
					{
						if(button->time >= button->timeout())
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	685c      	ldr	r4, [r3, #4]
 8007ff4:	68b8      	ldr	r0, [r7, #8]
 8007ff6:	f7ff ff54 	bl	8007ea2 <_ZNK6button6Button7timeoutEv>
 8007ffa:	4603      	mov	r3, r0
 8007ffc:	429c      	cmp	r4, r3
 8007ffe:	bf2c      	ite	cs
 8008000:	2301      	movcs	r3, #1
 8008002:	2300      	movcc	r3, #0
 8008004:	b2db      	uxtb	r3, r3
 8008006:	2b00      	cmp	r3, #0
 8008008:	d003      	beq.n	8008012 <_ZN6button8Keyboard4scanEv+0x11a>
						{
							button->is_active = true;
 800800a:	68bb      	ldr	r3, [r7, #8]
 800800c:	2201      	movs	r2, #1
 800800e:	701a      	strb	r2, [r3, #0]
 8008010:	e006      	b.n	8008020 <_ZN6button8Keyboard4scanEv+0x128>
						}
						else
							button->reset();
 8008012:	68b8      	ldr	r0, [r7, #8]
 8008014:	f7ff ff32 	bl	8007e7c <_ZN6button6Button5resetEv>
 8008018:	e002      	b.n	8008020 <_ZN6button8Keyboard4scanEv+0x128>
					}
					else
						button->reset();
 800801a:	68b8      	ldr	r0, [r7, #8]
 800801c:	f7ff ff2e 	bl	8007e7c <_ZN6button6Button5resetEv>
		for(uint8_t i = 0; i < _size; i++)
 8008020:	7bfb      	ldrb	r3, [r7, #15]
 8008022:	3301      	adds	r3, #1
 8008024:	73fb      	strb	r3, [r7, #15]
 8008026:	e76d      	b.n	8007f04 <_ZN6button8Keyboard4scanEv+0xc>
				}
			}
		}
	}
 8008028:	bf00      	nop
 800802a:	3714      	adds	r7, #20
 800802c:	46bd      	mov	sp, r7
 800802e:	bd90      	pop	{r4, r7, pc}
 8008030:	20000010 	.word	0x20000010

08008034 <_ZN9RectangleC1Ev>:
		Rectangle(): _x(0), _y(0), _width(0), _height(0) {}
 8008034:	b480      	push	{r7}
 8008036:	b083      	sub	sp, #12
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2200      	movs	r2, #0
 8008040:	601a      	str	r2, [r3, #0]
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	2200      	movs	r2, #0
 8008046:	605a      	str	r2, [r3, #4]
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	2200      	movs	r2, #0
 800804c:	609a      	str	r2, [r3, #8]
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	2200      	movs	r2, #0
 8008052:	60da      	str	r2, [r3, #12]
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	4618      	mov	r0, r3
 8008058:	370c      	adds	r7, #12
 800805a:	46bd      	mov	sp, r7
 800805c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008060:	4770      	bx	lr

08008062 <_ZNK9Rectangle1XEv>:
		uint32_t bottom() const { return _y + _height; }
		uint32_t left() const { return _x; }
		uint32_t right() const { return _x + _width; }
		uint32_t top() const { return _y; }
		uint32_t X() const { return _x; }
 8008062:	b480      	push	{r7}
 8008064:	b083      	sub	sp, #12
 8008066:	af00      	add	r7, sp, #0
 8008068:	6078      	str	r0, [r7, #4]
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	4618      	mov	r0, r3
 8008070:	370c      	adds	r7, #12
 8008072:	46bd      	mov	sp, r7
 8008074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008078:	4770      	bx	lr

0800807a <_ZNK9Rectangle1YEv>:
		uint32_t Y() const { return _y; }
 800807a:	b480      	push	{r7}
 800807c:	b083      	sub	sp, #12
 800807e:	af00      	add	r7, sp, #0
 8008080:	6078      	str	r0, [r7, #4]
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	685b      	ldr	r3, [r3, #4]
 8008086:	4618      	mov	r0, r3
 8008088:	370c      	adds	r7, #12
 800808a:	46bd      	mov	sp, r7
 800808c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008090:	4770      	bx	lr

08008092 <_ZNK9Rectangle6HeightEv>:
		uint32_t Height() const { return _height; }
 8008092:	b480      	push	{r7}
 8008094:	b083      	sub	sp, #12
 8008096:	af00      	add	r7, sp, #0
 8008098:	6078      	str	r0, [r7, #4]
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	68db      	ldr	r3, [r3, #12]
 800809e:	4618      	mov	r0, r3
 80080a0:	370c      	adds	r7, #12
 80080a2:	46bd      	mov	sp, r7
 80080a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a8:	4770      	bx	lr

080080aa <_ZNK9Rectangle5WidthEv>:
		uint32_t Width() const { return _width; }
 80080aa:	b480      	push	{r7}
 80080ac:	b083      	sub	sp, #12
 80080ae:	af00      	add	r7, sp, #0
 80080b0:	6078      	str	r0, [r7, #4]
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	689b      	ldr	r3, [r3, #8]
 80080b6:	4618      	mov	r0, r3
 80080b8:	370c      	adds	r7, #12
 80080ba:	46bd      	mov	sp, r7
 80080bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c0:	4770      	bx	lr

080080c2 <_ZN9Rectangle4setXEm>:
		void setX(uint32_t x) { _x = x; }
 80080c2:	b480      	push	{r7}
 80080c4:	b083      	sub	sp, #12
 80080c6:	af00      	add	r7, sp, #0
 80080c8:	6078      	str	r0, [r7, #4]
 80080ca:	6039      	str	r1, [r7, #0]
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	683a      	ldr	r2, [r7, #0]
 80080d0:	601a      	str	r2, [r3, #0]
 80080d2:	bf00      	nop
 80080d4:	370c      	adds	r7, #12
 80080d6:	46bd      	mov	sp, r7
 80080d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080dc:	4770      	bx	lr

080080de <_ZN9Rectangle4setYEm>:
		void setY(uint32_t y) { _y = y; }
 80080de:	b480      	push	{r7}
 80080e0:	b083      	sub	sp, #12
 80080e2:	af00      	add	r7, sp, #0
 80080e4:	6078      	str	r0, [r7, #4]
 80080e6:	6039      	str	r1, [r7, #0]
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	683a      	ldr	r2, [r7, #0]
 80080ec:	605a      	str	r2, [r3, #4]
 80080ee:	bf00      	nop
 80080f0:	370c      	adds	r7, #12
 80080f2:	46bd      	mov	sp, r7
 80080f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f8:	4770      	bx	lr

080080fa <_ZN4menu6ScreenC1ERK9RectanglePS0_S4_PPNS_7ControlEh>:
		_controls(nullptr),
		_count_controls(0),
		_rect(Rectangle())
	{}
	//------------------------------------------------------------------------------------------------------------
	Screen::Screen(const Rectangle &rect, Screen *next, Screen *prev, Control **controls, uint8_t count_controls):
 80080fa:	b490      	push	{r4, r7}
 80080fc:	b084      	sub	sp, #16
 80080fe:	af00      	add	r7, sp, #0
 8008100:	60f8      	str	r0, [r7, #12]
 8008102:	60b9      	str	r1, [r7, #8]
 8008104:	607a      	str	r2, [r7, #4]
 8008106:	603b      	str	r3, [r7, #0]
		is_rect(false),
		_next(next),
		_prev(prev),
		_controls(controls),
		_count_controls(count_controls),
		_rect(rect)
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	2200      	movs	r2, #0
 800810c:	701a      	strb	r2, [r3, #0]
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	687a      	ldr	r2, [r7, #4]
 8008112:	605a      	str	r2, [r3, #4]
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	683a      	ldr	r2, [r7, #0]
 8008118:	609a      	str	r2, [r3, #8]
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	69ba      	ldr	r2, [r7, #24]
 800811e:	60da      	str	r2, [r3, #12]
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	7f3a      	ldrb	r2, [r7, #28]
 8008124:	741a      	strb	r2, [r3, #16]
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	68ba      	ldr	r2, [r7, #8]
 800812a:	f103 0414 	add.w	r4, r3, #20
 800812e:	4613      	mov	r3, r2
 8008130:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008132:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	{}
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	4618      	mov	r0, r3
 800813a:	3710      	adds	r7, #16
 800813c:	46bd      	mov	sp, r7
 800813e:	bc90      	pop	{r4, r7}
 8008140:	4770      	bx	lr

08008142 <_ZN4menu6Screen4drawEv>:
	//-----------------
	void Screen::draw()
	{
 8008142:	b590      	push	{r4, r7, lr}
 8008144:	b089      	sub	sp, #36	; 0x24
 8008146:	af00      	add	r7, sp, #0
 8008148:	6078      	str	r0, [r7, #4]
		ssd1306_Clear();
 800814a:	f001 f98b 	bl	8009464 <_Z13ssd1306_Clearv>
		ssd1306_SetColor(White);
 800814e:	2001      	movs	r0, #1
 8008150:	f000 fabe 	bl	80086d0 <_Z16ssd1306_SetColor13SSD1306_COLOR>

		if(is_rect)
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	781b      	ldrb	r3, [r3, #0]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d004      	beq.n	8008166 <_ZN4menu6Screen4drawEv+0x24>
			ssd1306_DrawRect(_rect);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	3314      	adds	r3, #20
 8008160:	4618      	mov	r0, r3
 8008162:	f000 fe3c 	bl	8008dde <_Z16ssd1306_DrawRectRK9Rectangle>

		if(_controls != nullptr && _count_controls > 0)
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	68db      	ldr	r3, [r3, #12]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d045      	beq.n	80081fa <_ZN4menu6Screen4drawEv+0xb8>
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	7c1b      	ldrb	r3, [r3, #16]
 8008172:	2b00      	cmp	r3, #0
 8008174:	d041      	beq.n	80081fa <_ZN4menu6Screen4drawEv+0xb8>
		{
			uint16_t pos_y = 0;
 8008176:	2300      	movs	r3, #0
 8008178:	83fb      	strh	r3, [r7, #30]
			for(uint8_t i = 0; i < _count_controls; i++)
 800817a:	2300      	movs	r3, #0
 800817c:	777b      	strb	r3, [r7, #29]
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	7c1b      	ldrb	r3, [r3, #16]
 8008182:	7f7a      	ldrb	r2, [r7, #29]
 8008184:	429a      	cmp	r2, r3
 8008186:	d238      	bcs.n	80081fa <_ZN4menu6Screen4drawEv+0xb8>
			{
				Control *control = *(_controls + i);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	68da      	ldr	r2, [r3, #12]
 800818c:	7f7b      	ldrb	r3, [r7, #29]
 800818e:	009b      	lsls	r3, r3, #2
 8008190:	4413      	add	r3, r2
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	61bb      	str	r3, [r7, #24]

				if(control != nullptr)
 8008196:	69bb      	ldr	r3, [r7, #24]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d02a      	beq.n	80081f2 <_ZN4menu6Screen4drawEv+0xb0>
				{
					Rectangle rect = control->rect();
 800819c:	69b8      	ldr	r0, [r7, #24]
 800819e:	f000 f8f5 	bl	800838c <_ZNK4menu7Control4rectEv>
 80081a2:	4603      	mov	r3, r0
 80081a4:	f107 0408 	add.w	r4, r7, #8
 80081a8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80081aa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
					rect.setX(0);
 80081ae:	f107 0308 	add.w	r3, r7, #8
 80081b2:	2100      	movs	r1, #0
 80081b4:	4618      	mov	r0, r3
 80081b6:	f7ff ff84 	bl	80080c2 <_ZN9Rectangle4setXEm>
					rect.setY(pos_y);
 80081ba:	8bfa      	ldrh	r2, [r7, #30]
 80081bc:	f107 0308 	add.w	r3, r7, #8
 80081c0:	4611      	mov	r1, r2
 80081c2:	4618      	mov	r0, r3
 80081c4:	f7ff ff8b 	bl	80080de <_ZN9Rectangle4setYEm>
					control->setRectangle(rect);
 80081c8:	f107 0308 	add.w	r3, r7, #8
 80081cc:	4619      	mov	r1, r3
 80081ce:	69b8      	ldr	r0, [r7, #24]
 80081d0:	f000 f8e8 	bl	80083a4 <_ZN4menu7Control12setRectangleERK9Rectangle>
					control->draw();
 80081d4:	69bb      	ldr	r3, [r7, #24]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	69b8      	ldr	r0, [r7, #24]
 80081dc:	4798      	blx	r3
					pos_y += rect.Height();
 80081de:	f107 0308 	add.w	r3, r7, #8
 80081e2:	4618      	mov	r0, r3
 80081e4:	f7ff ff55 	bl	8008092 <_ZNK9Rectangle6HeightEv>
 80081e8:	4603      	mov	r3, r0
 80081ea:	b29a      	uxth	r2, r3
 80081ec:	8bfb      	ldrh	r3, [r7, #30]
 80081ee:	4413      	add	r3, r2
 80081f0:	83fb      	strh	r3, [r7, #30]
			for(uint8_t i = 0; i < _count_controls; i++)
 80081f2:	7f7b      	ldrb	r3, [r7, #29]
 80081f4:	3301      	adds	r3, #1
 80081f6:	777b      	strb	r3, [r7, #29]
 80081f8:	e7c1      	b.n	800817e <_ZN4menu6Screen4drawEv+0x3c>
				}
			}
		}

		ssd1306_UpdateScreen();
 80081fa:	f000 fb1d 	bl	8008838 <_Z20ssd1306_UpdateScreenv>
	}
 80081fe:	bf00      	nop
 8008200:	3724      	adds	r7, #36	; 0x24
 8008202:	46bd      	mov	sp, r7
 8008204:	bd90      	pop	{r4, r7, pc}

08008206 <_ZN4menu6Screen7onClickENS_12ButtonIdTypeE>:
	//-----------------------------------
	void Screen::onClick(ButtonIdType id)
	{
 8008206:	b580      	push	{r7, lr}
 8008208:	b084      	sub	sp, #16
 800820a:	af00      	add	r7, sp, #0
 800820c:	6078      	str	r0, [r7, #4]
 800820e:	460b      	mov	r3, r1
 8008210:	70fb      	strb	r3, [r7, #3]
		if(id == BUTTON_SELECT)
 8008212:	78fb      	ldrb	r3, [r7, #3]
 8008214:	2b08      	cmp	r3, #8
 8008216:	d124      	bne.n	8008262 <_ZN4menu6Screen7onClickENS_12ButtonIdTypeE+0x5c>
		{
			for(uint8_t i = 0; i < _count_controls; i++)
 8008218:	2300      	movs	r3, #0
 800821a:	73fb      	strb	r3, [r7, #15]
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	7c1b      	ldrb	r3, [r3, #16]
 8008220:	7bfa      	ldrb	r2, [r7, #15]
 8008222:	429a      	cmp	r2, r3
 8008224:	d21d      	bcs.n	8008262 <_ZN4menu6Screen7onClickENS_12ButtonIdTypeE+0x5c>
			{
				Control *control = *(_controls + i);
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	68da      	ldr	r2, [r3, #12]
 800822a:	7bfb      	ldrb	r3, [r7, #15]
 800822c:	009b      	lsls	r3, r3, #2
 800822e:	4413      	add	r3, r2
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	60bb      	str	r3, [r7, #8]
				if(control && control->is_focus && control->focus)
 8008234:	68bb      	ldr	r3, [r7, #8]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d00f      	beq.n	800825a <_ZN4menu6Screen7onClickENS_12ButtonIdTypeE+0x54>
 800823a:	68bb      	ldr	r3, [r7, #8]
 800823c:	799b      	ldrb	r3, [r3, #6]
 800823e:	2b00      	cmp	r3, #0
 8008240:	d00b      	beq.n	800825a <_ZN4menu6Screen7onClickENS_12ButtonIdTypeE+0x54>
 8008242:	68bb      	ldr	r3, [r7, #8]
 8008244:	795b      	ldrb	r3, [r3, #5]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d007      	beq.n	800825a <_ZN4menu6Screen7onClickENS_12ButtonIdTypeE+0x54>
				{
					control->onClick(id);
 800824a:	68bb      	ldr	r3, [r7, #8]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	3304      	adds	r3, #4
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	78fa      	ldrb	r2, [r7, #3]
 8008254:	4611      	mov	r1, r2
 8008256:	68b8      	ldr	r0, [r7, #8]
 8008258:	4798      	blx	r3
			for(uint8_t i = 0; i < _count_controls; i++)
 800825a:	7bfb      	ldrb	r3, [r7, #15]
 800825c:	3301      	adds	r3, #1
 800825e:	73fb      	strb	r3, [r7, #15]
 8008260:	e7dc      	b.n	800821c <_ZN4menu6Screen7onClickENS_12ButtonIdTypeE+0x16>
				}
			}
		}
	}
 8008262:	bf00      	nop
 8008264:	3710      	adds	r7, #16
 8008266:	46bd      	mov	sp, r7
 8008268:	bd80      	pop	{r7, pc}
	...

0800826c <_ZN4menu7ControlC1ERK9RectangleRK6font_t>:
		margin({ 5, 5, 5, 5 }),
		_rect(Rectangle(0, 0, 0, 0)),
		_font(font_t({ 0, 0, nullptr }))
	{}
	//----------------------------------------------------------
	Control::Control(const Rectangle &rect, const font_t &font):
 800826c:	b490      	push	{r4, r7}
 800826e:	b084      	sub	sp, #16
 8008270:	af00      	add	r7, sp, #0
 8008272:	60f8      	str	r0, [r7, #12]
 8008274:	60b9      	str	r1, [r7, #8]
 8008276:	607a      	str	r2, [r7, #4]
		fill(false),
		focus(false),
		is_focus(false),
		margin({ 5, 5, 5, 5 }),
		_rect(rect),
		_font(font)
 8008278:	4a12      	ldr	r2, [pc, #72]	; (80082c4 <_ZN4menu7ControlC1ERK9RectangleRK6font_t+0x58>)
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	601a      	str	r2, [r3, #0]
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	2200      	movs	r2, #0
 8008282:	711a      	strb	r2, [r3, #4]
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	2200      	movs	r2, #0
 8008288:	715a      	strb	r2, [r3, #5]
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	2200      	movs	r2, #0
 800828e:	719a      	strb	r2, [r3, #6]
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	4a0d      	ldr	r2, [pc, #52]	; (80082c8 <_ZN4menu7ControlC1ERK9RectangleRK6font_t+0x5c>)
 8008294:	3307      	adds	r3, #7
 8008296:	6810      	ldr	r0, [r2, #0]
 8008298:	6018      	str	r0, [r3, #0]
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	68ba      	ldr	r2, [r7, #8]
 800829e:	f103 040c 	add.w	r4, r3, #12
 80082a2:	4613      	mov	r3, r2
 80082a4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80082a6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	687a      	ldr	r2, [r7, #4]
 80082ae:	331c      	adds	r3, #28
 80082b0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80082b4:	e883 0003 	stmia.w	r3, {r0, r1}
	{}
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	4618      	mov	r0, r3
 80082bc:	3710      	adds	r7, #16
 80082be:	46bd      	mov	sp, r7
 80082c0:	bc90      	pop	{r4, r7}
 80082c2:	4770      	bx	lr
 80082c4:	08009860 	.word	0x08009860
 80082c8:	08009768 	.word	0x08009768

080082cc <_ZN4menu7Control4drawEv>:
	//------------------
	void Control::draw()
	{
 80082cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80082ce:	b089      	sub	sp, #36	; 0x24
 80082d0:	af02      	add	r7, sp, #8
 80082d2:	6078      	str	r0, [r7, #4]
		Rectangle rect(_rect.X() + margin.left, _rect.Y() + margin.top, _rect.Width() - margin.right*2, _rect.Height() - margin.bottom*2);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	330c      	adds	r3, #12
 80082d8:	4618      	mov	r0, r3
 80082da:	f7ff fec2 	bl	8008062 <_ZNK9Rectangle1XEv>
 80082de:	4602      	mov	r2, r0
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	79db      	ldrb	r3, [r3, #7]
 80082e4:	18d4      	adds	r4, r2, r3
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	330c      	adds	r3, #12
 80082ea:	4618      	mov	r0, r3
 80082ec:	f7ff fec5 	bl	800807a <_ZNK9Rectangle1YEv>
 80082f0:	4602      	mov	r2, r0
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	7a5b      	ldrb	r3, [r3, #9]
 80082f6:	18d5      	adds	r5, r2, r3
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	330c      	adds	r3, #12
 80082fc:	4618      	mov	r0, r3
 80082fe:	f7ff fed4 	bl	80080aa <_ZNK9Rectangle5WidthEv>
 8008302:	4602      	mov	r2, r0
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	7a1b      	ldrb	r3, [r3, #8]
 8008308:	005b      	lsls	r3, r3, #1
 800830a:	1ad6      	subs	r6, r2, r3
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	330c      	adds	r3, #12
 8008310:	4618      	mov	r0, r3
 8008312:	f7ff febe 	bl	8008092 <_ZNK9Rectangle6HeightEv>
 8008316:	4602      	mov	r2, r0
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	7a9b      	ldrb	r3, [r3, #10]
 800831c:	005b      	lsls	r3, r3, #1
 800831e:	1ad3      	subs	r3, r2, r3
 8008320:	f107 0008 	add.w	r0, r7, #8
 8008324:	9300      	str	r3, [sp, #0]
 8008326:	4633      	mov	r3, r6
 8008328:	462a      	mov	r2, r5
 800832a:	4621      	mov	r1, r4
 800832c:	f7f7 ff58 	bl	80001e0 <_ZN9RectangleC1Emmmm>

		ssd1306_SetColor(White);
 8008330:	2001      	movs	r0, #1
 8008332:	f000 f9cd 	bl	80086d0 <_Z16ssd1306_SetColor13SSD1306_COLOR>
		ssd1306_DrawRect(rect);
 8008336:	f107 0308 	add.w	r3, r7, #8
 800833a:	4618      	mov	r0, r3
 800833c:	f000 fd4f 	bl	8008dde <_Z16ssd1306_DrawRectRK9Rectangle>

		if(fill)
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	791b      	ldrb	r3, [r3, #4]
 8008344:	2b00      	cmp	r3, #0
 8008346:	d004      	beq.n	8008352 <_ZN4menu7Control4drawEv+0x86>
			ssd1306_DrawFillRect(rect);
 8008348:	f107 0308 	add.w	r3, r7, #8
 800834c:	4618      	mov	r0, r3
 800834e:	f000 fda9 	bl	8008ea4 <_Z20ssd1306_DrawFillRectRK9Rectangle>

		if(is_focus && focus)
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	799b      	ldrb	r3, [r3, #6]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d008      	beq.n	800836c <_ZN4menu7Control4drawEv+0xa0>
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	795b      	ldrb	r3, [r3, #5]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d004      	beq.n	800836c <_ZN4menu7Control4drawEv+0xa0>
			ssd1306_DrawRect(_rect);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	330c      	adds	r3, #12
 8008366:	4618      	mov	r0, r3
 8008368:	f000 fd39 	bl	8008dde <_Z16ssd1306_DrawRectRK9Rectangle>
	}
 800836c:	bf00      	nop
 800836e:	371c      	adds	r7, #28
 8008370:	46bd      	mov	sp, r7
 8008372:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008374 <_ZN4menu7Control7onClickENS_12ButtonIdTypeE>:
	{
		return _font;
	}
	//-------------------------------------------
	void Control::onClick(ButtonIdType button_id)
	{}
 8008374:	b480      	push	{r7}
 8008376:	b083      	sub	sp, #12
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]
 800837c:	460b      	mov	r3, r1
 800837e:	70fb      	strb	r3, [r7, #3]
 8008380:	bf00      	nop
 8008382:	370c      	adds	r7, #12
 8008384:	46bd      	mov	sp, r7
 8008386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838a:	4770      	bx	lr

0800838c <_ZNK4menu7Control4rectEv>:
	//------------------------------------
	const Rectangle& Control::rect() const
	{
 800838c:	b480      	push	{r7}
 800838e:	b083      	sub	sp, #12
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
		return _rect;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	330c      	adds	r3, #12
	}
 8008398:	4618      	mov	r0, r3
 800839a:	370c      	adds	r7, #12
 800839c:	46bd      	mov	sp, r7
 800839e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a2:	4770      	bx	lr

080083a4 <_ZN4menu7Control12setRectangleERK9Rectangle>:
	//-----------------------------------------------
	void Control::setRectangle(const Rectangle &rect)
	{
 80083a4:	b490      	push	{r4, r7}
 80083a6:	b082      	sub	sp, #8
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
 80083ac:	6039      	str	r1, [r7, #0]
		_rect = rect;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	683a      	ldr	r2, [r7, #0]
 80083b2:	f103 040c 	add.w	r4, r3, #12
 80083b6:	4613      	mov	r3, r2
 80083b8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80083ba:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}
 80083be:	bf00      	nop
 80083c0:	3708      	adds	r7, #8
 80083c2:	46bd      	mov	sp, r7
 80083c4:	bc90      	pop	{r4, r7}
 80083c6:	4770      	bx	lr

080083c8 <_ZN4menu5LabelC1EPKcRK9RectangleRK6font_t>:
		Control()
	{
		_text[0] = '\0';
	}
	//------------------------------------------------------------------------
	Label::Label(const char *text, const Rectangle &rect, const font_t &font):
 80083c8:	b580      	push	{r7, lr}
 80083ca:	b084      	sub	sp, #16
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	60f8      	str	r0, [r7, #12]
 80083d0:	60b9      	str	r1, [r7, #8]
 80083d2:	607a      	str	r2, [r7, #4]
 80083d4:	603b      	str	r3, [r7, #0]
		Control(rect, font)
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	683a      	ldr	r2, [r7, #0]
 80083da:	6879      	ldr	r1, [r7, #4]
 80083dc:	4618      	mov	r0, r3
 80083de:	f7ff ff45 	bl	800826c <_ZN4menu7ControlC1ERK9RectangleRK6font_t>
 80083e2:	4a09      	ldr	r2, [pc, #36]	; (8008408 <_ZN4menu5LabelC1EPKcRK9RectangleRK6font_t+0x40>)
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	601a      	str	r2, [r3, #0]
	{
		_text[0] = '\0';
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	2200      	movs	r2, #0
 80083ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		strcpy(_text, text);
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	3324      	adds	r3, #36	; 0x24
 80083f4:	68b9      	ldr	r1, [r7, #8]
 80083f6:	4618      	mov	r0, r3
 80083f8:	f001 f96c 	bl	80096d4 <strcpy>
	}
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	4618      	mov	r0, r3
 8008400:	3710      	adds	r7, #16
 8008402:	46bd      	mov	sp, r7
 8008404:	bd80      	pop	{r7, pc}
 8008406:	bf00      	nop
 8008408:	08009850 	.word	0x08009850

0800840c <_ZN4menu5Label4drawEv>:
	//----------------
	void Label::draw()
	{
 800840c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800840e:	b08b      	sub	sp, #44	; 0x2c
 8008410:	af02      	add	r7, sp, #8
 8008412:	6078      	str	r0, [r7, #4]
		Control::draw();
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	4618      	mov	r0, r3
 8008418:	f7ff ff58 	bl	80082cc <_ZN4menu7Control4drawEv>

		Rectangle rect(_rect.X() + margin.left, _rect.Y() + margin.top, _rect.Width() - margin.right*2, _rect.Height() - margin.bottom*2);
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	330c      	adds	r3, #12
 8008420:	4618      	mov	r0, r3
 8008422:	f7ff fe1e 	bl	8008062 <_ZNK9Rectangle1XEv>
 8008426:	4602      	mov	r2, r0
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	79db      	ldrb	r3, [r3, #7]
 800842c:	18d4      	adds	r4, r2, r3
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	330c      	adds	r3, #12
 8008432:	4618      	mov	r0, r3
 8008434:	f7ff fe21 	bl	800807a <_ZNK9Rectangle1YEv>
 8008438:	4602      	mov	r2, r0
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	7a5b      	ldrb	r3, [r3, #9]
 800843e:	18d5      	adds	r5, r2, r3
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	330c      	adds	r3, #12
 8008444:	4618      	mov	r0, r3
 8008446:	f7ff fe30 	bl	80080aa <_ZNK9Rectangle5WidthEv>
 800844a:	4602      	mov	r2, r0
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	7a1b      	ldrb	r3, [r3, #8]
 8008450:	005b      	lsls	r3, r3, #1
 8008452:	1ad6      	subs	r6, r2, r3
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	330c      	adds	r3, #12
 8008458:	4618      	mov	r0, r3
 800845a:	f7ff fe1a 	bl	8008092 <_ZNK9Rectangle6HeightEv>
 800845e:	4602      	mov	r2, r0
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	7a9b      	ldrb	r3, [r3, #10]
 8008464:	005b      	lsls	r3, r3, #1
 8008466:	1ad3      	subs	r3, r2, r3
 8008468:	f107 000c 	add.w	r0, r7, #12
 800846c:	9300      	str	r3, [sp, #0]
 800846e:	4633      	mov	r3, r6
 8008470:	462a      	mov	r2, r5
 8008472:	4621      	mov	r1, r4
 8008474:	f7f7 feb4 	bl	80001e0 <_ZN9RectangleC1Emmmm>

		SSD1306_COLOR colorText = White;
 8008478:	2301      	movs	r3, #1
 800847a:	77fb      	strb	r3, [r7, #31]

		if(fill)
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	791b      	ldrb	r3, [r3, #4]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d001      	beq.n	8008488 <_ZN4menu5Label4drawEv+0x7c>
			colorText = Black;
 8008484:	2300      	movs	r3, #0
 8008486:	77fb      	strb	r3, [r7, #31]

		ssd1306_SetColor(colorText);
 8008488:	7ffb      	ldrb	r3, [r7, #31]
 800848a:	4618      	mov	r0, r3
 800848c:	f000 f920 	bl	80086d0 <_Z16ssd1306_SetColor13SSD1306_COLOR>
		ssd1306_DrawString(rect, _text, _font, ALIGN_CENTER);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	f103 021c 	add.w	r2, r3, #28
 800849c:	f107 000c 	add.w	r0, r7, #12
 80084a0:	2330      	movs	r3, #48	; 0x30
 80084a2:	f000 fefa 	bl	800929a <_Z18ssd1306_DrawStringRK9RectanglePcRK6font_t17SSD1306_Alignment>
	}
 80084a6:	bf00      	nop
 80084a8:	3724      	adds	r7, #36	; 0x24
 80084aa:	46bd      	mov	sp, r7
 80084ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080084b0 <_ZN4menu6ButtonC1EPKcRK9RectangleRK6font_tPFvvE>:
		_callback(nullptr)
	{
		is_focus = true;
	}
	//-----------------------------------------------------------------------------------------------
	Button::Button(const char *text, const Rectangle &rect, const font_t &font, callback_t callback):
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b084      	sub	sp, #16
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	60f8      	str	r0, [r7, #12]
 80084b8:	60b9      	str	r1, [r7, #8]
 80084ba:	607a      	str	r2, [r7, #4]
 80084bc:	603b      	str	r3, [r7, #0]
		Label(text, rect, font),
		is_toggle(false),
		checked(false),
		_callback(callback)
 80084be:	68f8      	ldr	r0, [r7, #12]
 80084c0:	683b      	ldr	r3, [r7, #0]
 80084c2:	687a      	ldr	r2, [r7, #4]
 80084c4:	68b9      	ldr	r1, [r7, #8]
 80084c6:	f7ff ff7f 	bl	80083c8 <_ZN4menu5LabelC1EPKcRK9RectangleRK6font_t>
 80084ca:	4a0b      	ldr	r2, [pc, #44]	; (80084f8 <_ZN4menu6ButtonC1EPKcRK9RectangleRK6font_tPFvvE+0x48>)
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	601a      	str	r2, [r3, #0]
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	2200      	movs	r2, #0
 80084d4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	2200      	movs	r2, #0
 80084dc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	69ba      	ldr	r2, [r7, #24]
 80084e4:	63da      	str	r2, [r3, #60]	; 0x3c
	{
		is_focus = true;
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	2201      	movs	r2, #1
 80084ea:	719a      	strb	r2, [r3, #6]
	}
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	4618      	mov	r0, r3
 80084f0:	3710      	adds	r7, #16
 80084f2:	46bd      	mov	sp, r7
 80084f4:	bd80      	pop	{r7, pc}
 80084f6:	bf00      	nop
 80084f8:	08009840 	.word	0x08009840

080084fc <_ZN4menu6Button7onClickENS_12ButtonIdTypeE>:
	//------------------------------------------
	void Button::onClick(ButtonIdType button_id)
	{
 80084fc:	b580      	push	{r7, lr}
 80084fe:	b082      	sub	sp, #8
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
 8008504:	460b      	mov	r3, r1
 8008506:	70fb      	strb	r3, [r7, #3]
		if(is_toggle)
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800850e:	2b00      	cmp	r3, #0
 8008510:	d00d      	beq.n	800852e <_ZN4menu6Button7onClickENS_12ButtonIdTypeE+0x32>
		{
			checked = !checked;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008518:	f083 0301 	eor.w	r3, r3, #1
 800851c:	b2da      	uxtb	r2, r3
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
			fill = checked;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	711a      	strb	r2, [r3, #4]
		}

		if(_callback != nullptr)
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008532:	2b00      	cmp	r3, #0
 8008534:	d002      	beq.n	800853c <_ZN4menu6Button7onClickENS_12ButtonIdTypeE+0x40>
			_callback();
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800853a:	4798      	blx	r3
	}
 800853c:	bf00      	nop
 800853e:	3708      	adds	r7, #8
 8008540:	46bd      	mov	sp, r7
 8008542:	bd80      	pop	{r7, pc}

08008544 <_ZN5PointC1Emm>:
		Point(uint32_t x, uint32_t y): _x(x), _y(y) {}
 8008544:	b480      	push	{r7}
 8008546:	b085      	sub	sp, #20
 8008548:	af00      	add	r7, sp, #0
 800854a:	60f8      	str	r0, [r7, #12]
 800854c:	60b9      	str	r1, [r7, #8]
 800854e:	607a      	str	r2, [r7, #4]
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	68ba      	ldr	r2, [r7, #8]
 8008554:	601a      	str	r2, [r3, #0]
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	687a      	ldr	r2, [r7, #4]
 800855a:	605a      	str	r2, [r3, #4]
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	4618      	mov	r0, r3
 8008560:	3714      	adds	r7, #20
 8008562:	46bd      	mov	sp, r7
 8008564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008568:	4770      	bx	lr

0800856a <_ZNK5Point1xEv>:
		uint32_t x() const { return _x; }
 800856a:	b480      	push	{r7}
 800856c:	b083      	sub	sp, #12
 800856e:	af00      	add	r7, sp, #0
 8008570:	6078      	str	r0, [r7, #4]
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	4618      	mov	r0, r3
 8008578:	370c      	adds	r7, #12
 800857a:	46bd      	mov	sp, r7
 800857c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008580:	4770      	bx	lr

08008582 <_ZNK5Point1yEv>:
		uint32_t y() const { return _y; }
 8008582:	b480      	push	{r7}
 8008584:	b083      	sub	sp, #12
 8008586:	af00      	add	r7, sp, #0
 8008588:	6078      	str	r0, [r7, #4]
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	685b      	ldr	r3, [r3, #4]
 800858e:	4618      	mov	r0, r3
 8008590:	370c      	adds	r7, #12
 8008592:	46bd      	mov	sp, r7
 8008594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008598:	4770      	bx	lr

0800859a <_ZNK9Rectangle6bottomEv>:
		uint32_t bottom() const { return _y + _height; }
 800859a:	b480      	push	{r7}
 800859c:	b083      	sub	sp, #12
 800859e:	af00      	add	r7, sp, #0
 80085a0:	6078      	str	r0, [r7, #4]
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	685a      	ldr	r2, [r3, #4]
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	68db      	ldr	r3, [r3, #12]
 80085aa:	4413      	add	r3, r2
 80085ac:	4618      	mov	r0, r3
 80085ae:	370c      	adds	r7, #12
 80085b0:	46bd      	mov	sp, r7
 80085b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b6:	4770      	bx	lr

080085b8 <_ZNK9Rectangle4leftEv>:
		uint32_t left() const { return _x; }
 80085b8:	b480      	push	{r7}
 80085ba:	b083      	sub	sp, #12
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	4618      	mov	r0, r3
 80085c6:	370c      	adds	r7, #12
 80085c8:	46bd      	mov	sp, r7
 80085ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ce:	4770      	bx	lr

080085d0 <_ZNK9Rectangle5rightEv>:
		uint32_t right() const { return _x + _width; }
 80085d0:	b480      	push	{r7}
 80085d2:	b083      	sub	sp, #12
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681a      	ldr	r2, [r3, #0]
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	689b      	ldr	r3, [r3, #8]
 80085e0:	4413      	add	r3, r2
 80085e2:	4618      	mov	r0, r3
 80085e4:	370c      	adds	r7, #12
 80085e6:	46bd      	mov	sp, r7
 80085e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ec:	4770      	bx	lr

080085ee <_ZNK9Rectangle3topEv>:
		uint32_t top() const { return _y; }
 80085ee:	b480      	push	{r7}
 80085f0:	b083      	sub	sp, #12
 80085f2:	af00      	add	r7, sp, #0
 80085f4:	6078      	str	r0, [r7, #4]
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	685b      	ldr	r3, [r3, #4]
 80085fa:	4618      	mov	r0, r3
 80085fc:	370c      	adds	r7, #12
 80085fe:	46bd      	mov	sp, r7
 8008600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008604:	4770      	bx	lr

08008606 <_ZN9Rectangle8setWidthEm>:
		void setWidth(uint32_t w) { _width = w; }
 8008606:	b480      	push	{r7}
 8008608:	b083      	sub	sp, #12
 800860a:	af00      	add	r7, sp, #0
 800860c:	6078      	str	r0, [r7, #4]
 800860e:	6039      	str	r1, [r7, #0]
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	683a      	ldr	r2, [r7, #0]
 8008614:	609a      	str	r2, [r3, #8]
 8008616:	bf00      	nop
 8008618:	370c      	adds	r7, #12
 800861a:	46bd      	mov	sp, r7
 800861c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008620:	4770      	bx	lr

08008622 <_ZN9Rectangle9setHeightEm>:
		void setHeight(uint32_t h) { _height = h; }
 8008622:	b480      	push	{r7}
 8008624:	b083      	sub	sp, #12
 8008626:	af00      	add	r7, sp, #0
 8008628:	6078      	str	r0, [r7, #4]
 800862a:	6039      	str	r1, [r7, #0]
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	683a      	ldr	r2, [r7, #0]
 8008630:	60da      	str	r2, [r3, #12]
 8008632:	bf00      	nop
 8008634:	370c      	adds	r7, #12
 8008636:	46bd      	mov	sp, r7
 8008638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863c:	4770      	bx	lr

0800863e <_ZNK9Rectangle7isValidEv>:
		bool isValid() const { return (_x >= 0 && _y >= 0 &&_width > 0 && _height > 0); }
 800863e:	b480      	push	{r7}
 8008640:	b083      	sub	sp, #12
 8008642:	af00      	add	r7, sp, #0
 8008644:	6078      	str	r0, [r7, #4]
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	689b      	ldr	r3, [r3, #8]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d005      	beq.n	800865a <_ZNK9Rectangle7isValidEv+0x1c>
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	68db      	ldr	r3, [r3, #12]
 8008652:	2b00      	cmp	r3, #0
 8008654:	d001      	beq.n	800865a <_ZNK9Rectangle7isValidEv+0x1c>
 8008656:	2301      	movs	r3, #1
 8008658:	e000      	b.n	800865c <_ZNK9Rectangle7isValidEv+0x1e>
 800865a:	2300      	movs	r3, #0
 800865c:	4618      	mov	r0, r3
 800865e:	370c      	adds	r7, #12
 8008660:	46bd      	mov	sp, r7
 8008662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008666:	4770      	bx	lr

08008668 <_ZNK9Rectangle6centerEv>:
		Point center() const
 8008668:	b580      	push	{r7, lr}
 800866a:	b082      	sub	sp, #8
 800866c:	af00      	add	r7, sp, #0
 800866e:	6078      	str	r0, [r7, #4]
 8008670:	6039      	str	r1, [r7, #0]
		{
			return Point(_width/2, _height/2);
 8008672:	683b      	ldr	r3, [r7, #0]
 8008674:	689b      	ldr	r3, [r3, #8]
 8008676:	0859      	lsrs	r1, r3, #1
 8008678:	683b      	ldr	r3, [r7, #0]
 800867a:	68db      	ldr	r3, [r3, #12]
 800867c:	085b      	lsrs	r3, r3, #1
 800867e:	461a      	mov	r2, r3
 8008680:	6878      	ldr	r0, [r7, #4]
 8008682:	f7ff ff5f 	bl	8008544 <_ZN5PointC1Emm>
		};
 8008686:	6878      	ldr	r0, [r7, #4]
 8008688:	3708      	adds	r7, #8
 800868a:	46bd      	mov	sp, r7
 800868c:	bd80      	pop	{r7, pc}

0800868e <_ZL5widthv>:
static void ssd1306_WriteCommand(uint8_t command);
static void ssd1306_WriteData(uint8_t* data, uint16_t size);
//
//  Get a width and height screen size
//
static const uint16_t width(void)	{ return SSD1306_WIDTH; };
 800868e:	b480      	push	{r7}
 8008690:	af00      	add	r7, sp, #0
 8008692:	2380      	movs	r3, #128	; 0x80
 8008694:	4618      	mov	r0, r3
 8008696:	46bd      	mov	sp, r7
 8008698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869c:	4770      	bx	lr

0800869e <_ZL6heightv>:
static const uint16_t height(void)  { return SSD1306_HEIGHT; };
 800869e:	b480      	push	{r7}
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	2340      	movs	r3, #64	; 0x40
 80086a4:	4618      	mov	r0, r3
 80086a6:	46bd      	mov	sp, r7
 80086a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ac:	4770      	bx	lr

080086ae <_Z16ssd1306_GetWidthv>:
//-----------------------------
uint16_t ssd1306_GetWidth(void)
{
 80086ae:	b480      	push	{r7}
 80086b0:	af00      	add	r7, sp, #0
    return SSD1306_WIDTH;
 80086b2:	2380      	movs	r3, #128	; 0x80
}
 80086b4:	4618      	mov	r0, r3
 80086b6:	46bd      	mov	sp, r7
 80086b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086bc:	4770      	bx	lr

080086be <_Z17ssd1306_GetHeightv>:
//------------------------------
uint16_t ssd1306_GetHeight(void)
{
 80086be:	b480      	push	{r7}
 80086c0:	af00      	add	r7, sp, #0
    return SSD1306_HEIGHT;
 80086c2:	2340      	movs	r3, #64	; 0x40
}
 80086c4:	4618      	mov	r0, r3
 80086c6:	46bd      	mov	sp, r7
 80086c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086cc:	4770      	bx	lr
	...

080086d0 <_Z16ssd1306_SetColor13SSD1306_COLOR>:
{
	return SSD1306.Color;
}
//----------------------------------------
void ssd1306_SetColor(SSD1306_COLOR color)
{
 80086d0:	b480      	push	{r7}
 80086d2:	b083      	sub	sp, #12
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	4603      	mov	r3, r0
 80086d8:	71fb      	strb	r3, [r7, #7]
	SSD1306.Color = color;
 80086da:	4a04      	ldr	r2, [pc, #16]	; (80086ec <_Z16ssd1306_SetColor13SSD1306_COLOR+0x1c>)
 80086dc:	79fb      	ldrb	r3, [r7, #7]
 80086de:	7153      	strb	r3, [r2, #5]
}
 80086e0:	bf00      	nop
 80086e2:	370c      	adds	r7, #12
 80086e4:	46bd      	mov	sp, r7
 80086e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ea:	4770      	bx	lr
 80086ec:	20002dec 	.word	0x20002dec

080086f0 <_Z12ssd1306_InitP19__I2C_HandleTypeDef>:
//	Initialize the oled screen
uint8_t ssd1306_Init(I2C_HandleTypeDef *hi2c)
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b082      	sub	sp, #8
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	6078      	str	r0, [r7, #4]
	_hi2c = hi2c;
 80086f8:	4a4c      	ldr	r2, [pc, #304]	; (800882c <_Z12ssd1306_InitP19__I2C_HandleTypeDef+0x13c>)
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	6013      	str	r3, [r2, #0]
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(_hi2c, SSD1306_I2C_ADDR, 5, 1000) != HAL_OK)
 80086fe:	4b4b      	ldr	r3, [pc, #300]	; (800882c <_Z12ssd1306_InitP19__I2C_HandleTypeDef+0x13c>)
 8008700:	6818      	ldr	r0, [r3, #0]
 8008702:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008706:	2205      	movs	r2, #5
 8008708:	2178      	movs	r1, #120	; 0x78
 800870a:	f7f9 f967 	bl	80019dc <HAL_I2C_IsDeviceReady>
 800870e:	4603      	mov	r3, r0
 8008710:	2b00      	cmp	r3, #0
 8008712:	bf14      	ite	ne
 8008714:	2301      	movne	r3, #1
 8008716:	2300      	moveq	r3, #0
 8008718:	b2db      	uxtb	r3, r3
 800871a:	2b00      	cmp	r3, #0
 800871c:	d004      	beq.n	8008728 <_Z12ssd1306_InitP19__I2C_HandleTypeDef+0x38>
	{
		SSD1306.Initialized = 0;
 800871e:	4b44      	ldr	r3, [pc, #272]	; (8008830 <_Z12ssd1306_InitP19__I2C_HandleTypeDef+0x140>)
 8008720:	2200      	movs	r2, #0
 8008722:	719a      	strb	r2, [r3, #6]
		/* Return false */
		return 0;
 8008724:	2300      	movs	r3, #0
 8008726:	e07c      	b.n	8008822 <_Z12ssd1306_InitP19__I2C_HandleTypeDef+0x132>

	// Wait for the screen to boot
	//osDelay(100);

	/* Init LCD */
	ssd1306_WriteCommand(DISPLAYOFF);
 8008728:	20ae      	movs	r0, #174	; 0xae
 800872a:	f000 ff45 	bl	80095b8 <_ZL20ssd1306_WriteCommandh>
	ssd1306_WriteCommand(SETDISPLAYCLOCKDIV);
 800872e:	20d5      	movs	r0, #213	; 0xd5
 8008730:	f000 ff42 	bl	80095b8 <_ZL20ssd1306_WriteCommandh>
	ssd1306_WriteCommand(0xF0); // Increase speed of the display max ~96Hz
 8008734:	20f0      	movs	r0, #240	; 0xf0
 8008736:	f000 ff3f 	bl	80095b8 <_ZL20ssd1306_WriteCommandh>
	ssd1306_WriteCommand(SETMULTIPLEX);
 800873a:	20a8      	movs	r0, #168	; 0xa8
 800873c:	f000 ff3c 	bl	80095b8 <_ZL20ssd1306_WriteCommandh>
	ssd1306_WriteCommand(height() - 1);
 8008740:	f7ff ffad 	bl	800869e <_ZL6heightv>
 8008744:	4603      	mov	r3, r0
 8008746:	b2db      	uxtb	r3, r3
 8008748:	3b01      	subs	r3, #1
 800874a:	b2db      	uxtb	r3, r3
 800874c:	4618      	mov	r0, r3
 800874e:	f000 ff33 	bl	80095b8 <_ZL20ssd1306_WriteCommandh>
	ssd1306_WriteCommand(SETDISPLAYOFFSET);
 8008752:	20d3      	movs	r0, #211	; 0xd3
 8008754:	f000 ff30 	bl	80095b8 <_ZL20ssd1306_WriteCommandh>
	ssd1306_WriteCommand(0x00);
 8008758:	2000      	movs	r0, #0
 800875a:	f000 ff2d 	bl	80095b8 <_ZL20ssd1306_WriteCommandh>
	ssd1306_WriteCommand(SETSTARTLINE);
 800875e:	2040      	movs	r0, #64	; 0x40
 8008760:	f000 ff2a 	bl	80095b8 <_ZL20ssd1306_WriteCommandh>
	ssd1306_WriteCommand(CHARGEPUMP);
 8008764:	208d      	movs	r0, #141	; 0x8d
 8008766:	f000 ff27 	bl	80095b8 <_ZL20ssd1306_WriteCommandh>
	ssd1306_WriteCommand(0x14);
 800876a:	2014      	movs	r0, #20
 800876c:	f000 ff24 	bl	80095b8 <_ZL20ssd1306_WriteCommandh>
	ssd1306_WriteCommand(MEMORYMODE);
 8008770:	2020      	movs	r0, #32
 8008772:	f000 ff21 	bl	80095b8 <_ZL20ssd1306_WriteCommandh>
	ssd1306_WriteCommand(0x00);
 8008776:	2000      	movs	r0, #0
 8008778:	f000 ff1e 	bl	80095b8 <_ZL20ssd1306_WriteCommandh>
	ssd1306_WriteCommand(SEGREMAP);
 800877c:	20a0      	movs	r0, #160	; 0xa0
 800877e:	f000 ff1b 	bl	80095b8 <_ZL20ssd1306_WriteCommandh>
	ssd1306_WriteCommand(COMSCANINC);
 8008782:	20c0      	movs	r0, #192	; 0xc0
 8008784:	f000 ff18 	bl	80095b8 <_ZL20ssd1306_WriteCommandh>
	ssd1306_WriteCommand(SETCOMPINS);
 8008788:	20da      	movs	r0, #218	; 0xda
 800878a:	f000 ff15 	bl	80095b8 <_ZL20ssd1306_WriteCommandh>

	if (display_geometry == GEOMETRY_128_64)
 800878e:	4b29      	ldr	r3, [pc, #164]	; (8008834 <_Z12ssd1306_InitP19__I2C_HandleTypeDef+0x144>)
 8008790:	781b      	ldrb	r3, [r3, #0]
 8008792:	2b00      	cmp	r3, #0
 8008794:	d103      	bne.n	800879e <_Z12ssd1306_InitP19__I2C_HandleTypeDef+0xae>
	{
	  ssd1306_WriteCommand(0x12);
 8008796:	2012      	movs	r0, #18
 8008798:	f000 ff0e 	bl	80095b8 <_ZL20ssd1306_WriteCommandh>
 800879c:	e006      	b.n	80087ac <_Z12ssd1306_InitP19__I2C_HandleTypeDef+0xbc>
	}
	else if (display_geometry == GEOMETRY_128_32)
 800879e:	4b25      	ldr	r3, [pc, #148]	; (8008834 <_Z12ssd1306_InitP19__I2C_HandleTypeDef+0x144>)
 80087a0:	781b      	ldrb	r3, [r3, #0]
 80087a2:	2b01      	cmp	r3, #1
 80087a4:	d102      	bne.n	80087ac <_Z12ssd1306_InitP19__I2C_HandleTypeDef+0xbc>
	{
	  ssd1306_WriteCommand(0x02);
 80087a6:	2002      	movs	r0, #2
 80087a8:	f000 ff06 	bl	80095b8 <_ZL20ssd1306_WriteCommandh>
	}

	ssd1306_WriteCommand(SETCONTRAST);
 80087ac:	2081      	movs	r0, #129	; 0x81
 80087ae:	f000 ff03 	bl	80095b8 <_ZL20ssd1306_WriteCommandh>

	if (display_geometry == GEOMETRY_128_64)
 80087b2:	4b20      	ldr	r3, [pc, #128]	; (8008834 <_Z12ssd1306_InitP19__I2C_HandleTypeDef+0x144>)
 80087b4:	781b      	ldrb	r3, [r3, #0]
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d103      	bne.n	80087c2 <_Z12ssd1306_InitP19__I2C_HandleTypeDef+0xd2>
	{
	  ssd1306_WriteCommand(0xCF);
 80087ba:	20cf      	movs	r0, #207	; 0xcf
 80087bc:	f000 fefc 	bl	80095b8 <_ZL20ssd1306_WriteCommandh>
 80087c0:	e006      	b.n	80087d0 <_Z12ssd1306_InitP19__I2C_HandleTypeDef+0xe0>
	}
	else if (display_geometry == GEOMETRY_128_32)
 80087c2:	4b1c      	ldr	r3, [pc, #112]	; (8008834 <_Z12ssd1306_InitP19__I2C_HandleTypeDef+0x144>)
 80087c4:	781b      	ldrb	r3, [r3, #0]
 80087c6:	2b01      	cmp	r3, #1
 80087c8:	d102      	bne.n	80087d0 <_Z12ssd1306_InitP19__I2C_HandleTypeDef+0xe0>
	{
	  ssd1306_WriteCommand(0x8F);
 80087ca:	208f      	movs	r0, #143	; 0x8f
 80087cc:	f000 fef4 	bl	80095b8 <_ZL20ssd1306_WriteCommandh>
	}

	ssd1306_WriteCommand(SETPRECHARGE);
 80087d0:	20d9      	movs	r0, #217	; 0xd9
 80087d2:	f000 fef1 	bl	80095b8 <_ZL20ssd1306_WriteCommandh>
	ssd1306_WriteCommand(0xF1);
 80087d6:	20f1      	movs	r0, #241	; 0xf1
 80087d8:	f000 feee 	bl	80095b8 <_ZL20ssd1306_WriteCommandh>
	ssd1306_WriteCommand(SETVCOMDETECT); //0xDB, (additionally needed to lower the contrast)
 80087dc:	20db      	movs	r0, #219	; 0xdb
 80087de:	f000 feeb 	bl	80095b8 <_ZL20ssd1306_WriteCommandh>
	ssd1306_WriteCommand(0x40);	        //0x40 default, to lower the contrast, put 0
 80087e2:	2040      	movs	r0, #64	; 0x40
 80087e4:	f000 fee8 	bl	80095b8 <_ZL20ssd1306_WriteCommandh>
	ssd1306_WriteCommand(DISPLAYALLON_RESUME);
 80087e8:	20a4      	movs	r0, #164	; 0xa4
 80087ea:	f000 fee5 	bl	80095b8 <_ZL20ssd1306_WriteCommandh>
	ssd1306_WriteCommand(NORMALDISPLAY);
 80087ee:	20a6      	movs	r0, #166	; 0xa6
 80087f0:	f000 fee2 	bl	80095b8 <_ZL20ssd1306_WriteCommandh>
	ssd1306_WriteCommand(0x2e);            // stop scroll
 80087f4:	202e      	movs	r0, #46	; 0x2e
 80087f6:	f000 fedf 	bl	80095b8 <_ZL20ssd1306_WriteCommandh>
	ssd1306_WriteCommand(DISPLAYON);
 80087fa:	20af      	movs	r0, #175	; 0xaf
 80087fc:	f000 fedc 	bl	80095b8 <_ZL20ssd1306_WriteCommandh>

	// Set default values for screen object
	SSD1306.CurrentX = 0;
 8008800:	4b0b      	ldr	r3, [pc, #44]	; (8008830 <_Z12ssd1306_InitP19__I2C_HandleTypeDef+0x140>)
 8008802:	2200      	movs	r2, #0
 8008804:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8008806:	4b0a      	ldr	r3, [pc, #40]	; (8008830 <_Z12ssd1306_InitP19__I2C_HandleTypeDef+0x140>)
 8008808:	2200      	movs	r2, #0
 800880a:	805a      	strh	r2, [r3, #2]
	SSD1306.Color = Black;
 800880c:	4b08      	ldr	r3, [pc, #32]	; (8008830 <_Z12ssd1306_InitP19__I2C_HandleTypeDef+0x140>)
 800880e:	2200      	movs	r2, #0
 8008810:	715a      	strb	r2, [r3, #5]

	// Clear screen
	ssd1306_Clear();
 8008812:	f000 fe27 	bl	8009464 <_Z13ssd1306_Clearv>

	// Flush buffer to screen
	ssd1306_UpdateScreen();
 8008816:	f000 f80f 	bl	8008838 <_Z20ssd1306_UpdateScreenv>

	SSD1306.Initialized = 1;
 800881a:	4b05      	ldr	r3, [pc, #20]	; (8008830 <_Z12ssd1306_InitP19__I2C_HandleTypeDef+0x140>)
 800881c:	2201      	movs	r2, #1
 800881e:	719a      	strb	r2, [r3, #6]

	/* Return OK */
	return 1;
 8008820:	2301      	movs	r3, #1
}
 8008822:	4618      	mov	r0, r3
 8008824:	3708      	adds	r7, #8
 8008826:	46bd      	mov	sp, r7
 8008828:	bd80      	pop	{r7, pc}
 800882a:	bf00      	nop
 800882c:	20002df4 	.word	0x20002df4
 8008830:	20002dec 	.word	0x20002dec
 8008834:	200031f8 	.word	0x200031f8

08008838 <_Z20ssd1306_UpdateScreenv>:
}
//
//  Write the screenbuffer with changed to the screen
//
void ssd1306_UpdateScreen(void)
{
 8008838:	b590      	push	{r4, r7, lr}
 800883a:	b083      	sub	sp, #12
 800883c:	af00      	add	r7, sp, #0
	uint8_t i;

	for (i = 0; i < 8; i++)
 800883e:	2300      	movs	r3, #0
 8008840:	71fb      	strb	r3, [r7, #7]
 8008842:	79fb      	ldrb	r3, [r7, #7]
 8008844:	2b07      	cmp	r3, #7
 8008846:	d81a      	bhi.n	800887e <_Z20ssd1306_UpdateScreenv+0x46>
	{
		ssd1306_WriteCommand(0xB0 + i);
 8008848:	79fb      	ldrb	r3, [r7, #7]
 800884a:	3b50      	subs	r3, #80	; 0x50
 800884c:	b2db      	uxtb	r3, r3
 800884e:	4618      	mov	r0, r3
 8008850:	f000 feb2 	bl	80095b8 <_ZL20ssd1306_WriteCommandh>
		ssd1306_WriteCommand(SETLOWCOLUMN);
 8008854:	2000      	movs	r0, #0
 8008856:	f000 feaf 	bl	80095b8 <_ZL20ssd1306_WriteCommandh>
		ssd1306_WriteCommand(SETHIGHCOLUMN);
 800885a:	2010      	movs	r0, #16
 800885c:	f000 feac 	bl	80095b8 <_ZL20ssd1306_WriteCommandh>
		ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH * i], width());
 8008860:	79fb      	ldrb	r3, [r7, #7]
 8008862:	01db      	lsls	r3, r3, #7
 8008864:	4a08      	ldr	r2, [pc, #32]	; (8008888 <_Z20ssd1306_UpdateScreenv+0x50>)
 8008866:	189c      	adds	r4, r3, r2
 8008868:	f7ff ff11 	bl	800868e <_ZL5widthv>
 800886c:	4603      	mov	r3, r0
 800886e:	4619      	mov	r1, r3
 8008870:	4620      	mov	r0, r4
 8008872:	f000 fec5 	bl	8009600 <_ZL17ssd1306_WriteDataPht>
	for (i = 0; i < 8; i++)
 8008876:	79fb      	ldrb	r3, [r7, #7]
 8008878:	3301      	adds	r3, #1
 800887a:	71fb      	strb	r3, [r7, #7]
 800887c:	e7e1      	b.n	8008842 <_Z20ssd1306_UpdateScreenv+0xa>
	}
}
 800887e:	bf00      	nop
 8008880:	370c      	adds	r7, #12
 8008882:	46bd      	mov	sp, r7
 8008884:	bd90      	pop	{r4, r7, pc}
 8008886:	bf00      	nop
 8008888:	20002df8 	.word	0x20002df8

0800888c <_Z17ssd1306_DrawPixelhh>:
//	X => X Coordinate
//	Y => Y Coordinate
//	color => Pixel color
//
void ssd1306_DrawPixel(uint8_t x, uint8_t y)
{
 800888c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800888e:	b085      	sub	sp, #20
 8008890:	af00      	add	r7, sp, #0
 8008892:	4603      	mov	r3, r0
 8008894:	460a      	mov	r2, r1
 8008896:	71fb      	strb	r3, [r7, #7]
 8008898:	4613      	mov	r3, r2
 800889a:	71bb      	strb	r3, [r7, #6]
	SSD1306_COLOR color = SSD1306.Color;
 800889c:	4b35      	ldr	r3, [pc, #212]	; (8008974 <_Z17ssd1306_DrawPixelhh+0xe8>)
 800889e:	795b      	ldrb	r3, [r3, #5]
 80088a0:	73fb      	strb	r3, [r7, #15]

	if (x >= ssd1306_GetWidth() || y >= ssd1306_GetHeight())
 80088a2:	79fc      	ldrb	r4, [r7, #7]
 80088a4:	f7ff ff03 	bl	80086ae <_Z16ssd1306_GetWidthv>
 80088a8:	4603      	mov	r3, r0
 80088aa:	429c      	cmp	r4, r3
 80088ac:	da05      	bge.n	80088ba <_Z17ssd1306_DrawPixelhh+0x2e>
 80088ae:	79bc      	ldrb	r4, [r7, #6]
 80088b0:	f7ff ff05 	bl	80086be <_Z17ssd1306_GetHeightv>
 80088b4:	4603      	mov	r3, r0
 80088b6:	429c      	cmp	r4, r3
 80088b8:	db01      	blt.n	80088be <_Z17ssd1306_DrawPixelhh+0x32>
 80088ba:	2301      	movs	r3, #1
 80088bc:	e000      	b.n	80088c0 <_Z17ssd1306_DrawPixelhh+0x34>
 80088be:	2300      	movs	r3, #0
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d153      	bne.n	800896c <_Z17ssd1306_DrawPixelhh+0xe0>
		// Don't write outside the buffer
		return;
	}

	// Check if pixel should be inverted
	if (SSD1306.Inverted)
 80088c4:	4b2b      	ldr	r3, [pc, #172]	; (8008974 <_Z17ssd1306_DrawPixelhh+0xe8>)
 80088c6:	791b      	ldrb	r3, [r3, #4]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d006      	beq.n	80088da <_Z17ssd1306_DrawPixelhh+0x4e>
	{
		color = (SSD1306_COLOR) !color;
 80088cc:	7bfb      	ldrb	r3, [r7, #15]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	bf0c      	ite	eq
 80088d2:	2301      	moveq	r3, #1
 80088d4:	2300      	movne	r3, #0
 80088d6:	b2db      	uxtb	r3, r3
 80088d8:	73fb      	strb	r3, [r7, #15]
	}

	// Draw in the right color
	if (color == White)
 80088da:	7bfb      	ldrb	r3, [r7, #15]
 80088dc:	2b01      	cmp	r3, #1
 80088de:	d121      	bne.n	8008924 <_Z17ssd1306_DrawPixelhh+0x98>
	{
		SSD1306_Buffer[x + (y / 8) * width()] |= 1 << (y % 8);
 80088e0:	79fc      	ldrb	r4, [r7, #7]
 80088e2:	79bb      	ldrb	r3, [r7, #6]
 80088e4:	08db      	lsrs	r3, r3, #3
 80088e6:	b2dd      	uxtb	r5, r3
 80088e8:	462e      	mov	r6, r5
 80088ea:	f7ff fed0 	bl	800868e <_ZL5widthv>
 80088ee:	4603      	mov	r3, r0
 80088f0:	4618      	mov	r0, r3
 80088f2:	4603      	mov	r3, r0
 80088f4:	fb03 f306 	mul.w	r3, r3, r6
 80088f8:	4423      	add	r3, r4
 80088fa:	4a1f      	ldr	r2, [pc, #124]	; (8008978 <_Z17ssd1306_DrawPixelhh+0xec>)
 80088fc:	5cd3      	ldrb	r3, [r2, r3]
 80088fe:	b25a      	sxtb	r2, r3
 8008900:	79bb      	ldrb	r3, [r7, #6]
 8008902:	f003 0307 	and.w	r3, r3, #7
 8008906:	2101      	movs	r1, #1
 8008908:	fa01 f303 	lsl.w	r3, r1, r3
 800890c:	b25b      	sxtb	r3, r3
 800890e:	4313      	orrs	r3, r2
 8008910:	b25b      	sxtb	r3, r3
 8008912:	b2d9      	uxtb	r1, r3
 8008914:	79fa      	ldrb	r2, [r7, #7]
 8008916:	462b      	mov	r3, r5
 8008918:	fb00 f303 	mul.w	r3, r0, r3
 800891c:	4413      	add	r3, r2
 800891e:	4a16      	ldr	r2, [pc, #88]	; (8008978 <_Z17ssd1306_DrawPixelhh+0xec>)
 8008920:	54d1      	strb	r1, [r2, r3]
 8008922:	e024      	b.n	800896e <_Z17ssd1306_DrawPixelhh+0xe2>
	}
	else
	{
		SSD1306_Buffer[x + (y / 8) * width()] &= ~(1 << (y % 8));
 8008924:	79fc      	ldrb	r4, [r7, #7]
 8008926:	79bb      	ldrb	r3, [r7, #6]
 8008928:	08db      	lsrs	r3, r3, #3
 800892a:	b2dd      	uxtb	r5, r3
 800892c:	462e      	mov	r6, r5
 800892e:	f7ff feae 	bl	800868e <_ZL5widthv>
 8008932:	4603      	mov	r3, r0
 8008934:	4618      	mov	r0, r3
 8008936:	4603      	mov	r3, r0
 8008938:	fb03 f306 	mul.w	r3, r3, r6
 800893c:	4423      	add	r3, r4
 800893e:	4a0e      	ldr	r2, [pc, #56]	; (8008978 <_Z17ssd1306_DrawPixelhh+0xec>)
 8008940:	5cd3      	ldrb	r3, [r2, r3]
 8008942:	b25a      	sxtb	r2, r3
 8008944:	79bb      	ldrb	r3, [r7, #6]
 8008946:	f003 0307 	and.w	r3, r3, #7
 800894a:	2101      	movs	r1, #1
 800894c:	fa01 f303 	lsl.w	r3, r1, r3
 8008950:	b25b      	sxtb	r3, r3
 8008952:	43db      	mvns	r3, r3
 8008954:	b25b      	sxtb	r3, r3
 8008956:	4013      	ands	r3, r2
 8008958:	b25b      	sxtb	r3, r3
 800895a:	b2d9      	uxtb	r1, r3
 800895c:	79fa      	ldrb	r2, [r7, #7]
 800895e:	462b      	mov	r3, r5
 8008960:	fb00 f303 	mul.w	r3, r0, r3
 8008964:	4413      	add	r3, r2
 8008966:	4a04      	ldr	r2, [pc, #16]	; (8008978 <_Z17ssd1306_DrawPixelhh+0xec>)
 8008968:	54d1      	strb	r1, [r2, r3]
 800896a:	e000      	b.n	800896e <_Z17ssd1306_DrawPixelhh+0xe2>
		return;
 800896c:	bf00      	nop
	}
}
 800896e:	3714      	adds	r7, #20
 8008970:	46bd      	mov	sp, r7
 8008972:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008974:	20002dec 	.word	0x20002dec
 8008978:	20002df8 	.word	0x20002df8

0800897c <_Z26ssd1306_DrawHorizontalLinesss>:
		}
	}
}
//-------------------------------------------------------------------
void ssd1306_DrawHorizontalLine(int16_t x, int16_t y, int16_t length)
{
 800897c:	b590      	push	{r4, r7, lr}
 800897e:	b085      	sub	sp, #20
 8008980:	af00      	add	r7, sp, #0
 8008982:	4603      	mov	r3, r0
 8008984:	80fb      	strh	r3, [r7, #6]
 8008986:	460b      	mov	r3, r1
 8008988:	80bb      	strh	r3, [r7, #4]
 800898a:	4613      	mov	r3, r2
 800898c:	807b      	strh	r3, [r7, #2]
    if (y < 0 || y >= height()) { return; }
 800898e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8008992:	2b00      	cmp	r3, #0
 8008994:	db06      	blt.n	80089a4 <_Z26ssd1306_DrawHorizontalLinesss+0x28>
 8008996:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 800899a:	f7ff fe80 	bl	800869e <_ZL6heightv>
 800899e:	4603      	mov	r3, r0
 80089a0:	429c      	cmp	r4, r3
 80089a2:	db01      	blt.n	80089a8 <_Z26ssd1306_DrawHorizontalLinesss+0x2c>
 80089a4:	2301      	movs	r3, #1
 80089a6:	e000      	b.n	80089aa <_Z26ssd1306_DrawHorizontalLinesss+0x2e>
 80089a8:	2300      	movs	r3, #0
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	f040 808f 	bne.w	8008ace <_Z26ssd1306_DrawHorizontalLinesss+0x152>

    if (x < 0)
 80089b0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	da06      	bge.n	80089c6 <_Z26ssd1306_DrawHorizontalLinesss+0x4a>
    {
        length += x;
 80089b8:	887a      	ldrh	r2, [r7, #2]
 80089ba:	88fb      	ldrh	r3, [r7, #6]
 80089bc:	4413      	add	r3, r2
 80089be:	b29b      	uxth	r3, r3
 80089c0:	807b      	strh	r3, [r7, #2]
        x = 0;
 80089c2:	2300      	movs	r3, #0
 80089c4:	80fb      	strh	r3, [r7, #6]
    }

    if ( (x + length) > width())
 80089c6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80089ca:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80089ce:	18d4      	adds	r4, r2, r3
 80089d0:	f7ff fe5d 	bl	800868e <_ZL5widthv>
 80089d4:	4603      	mov	r3, r0
 80089d6:	429c      	cmp	r4, r3
 80089d8:	bfcc      	ite	gt
 80089da:	2301      	movgt	r3, #1
 80089dc:	2300      	movle	r3, #0
 80089de:	b2db      	uxtb	r3, r3
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d007      	beq.n	80089f4 <_Z26ssd1306_DrawHorizontalLinesss+0x78>
    {
        length = (width() - x);
 80089e4:	f7ff fe53 	bl	800868e <_ZL5widthv>
 80089e8:	4603      	mov	r3, r0
 80089ea:	461a      	mov	r2, r3
 80089ec:	88fb      	ldrh	r3, [r7, #6]
 80089ee:	1ad3      	subs	r3, r2, r3
 80089f0:	b29b      	uxth	r3, r3
 80089f2:	807b      	strh	r3, [r7, #2]
    }

    if (length <= 0) { return; }
 80089f4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	dd6a      	ble.n	8008ad2 <_Z26ssd1306_DrawHorizontalLinesss+0x156>

    uint8_t * bufferPtr = SSD1306_Buffer;
 80089fc:	4b3a      	ldr	r3, [pc, #232]	; (8008ae8 <_Z26ssd1306_DrawHorizontalLinesss+0x16c>)
 80089fe:	60fb      	str	r3, [r7, #12]
    bufferPtr += (y >> 3) * width();
 8008a00:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8008a04:	10dc      	asrs	r4, r3, #3
 8008a06:	f7ff fe42 	bl	800868e <_ZL5widthv>
 8008a0a:	4603      	mov	r3, r0
 8008a0c:	fb03 f304 	mul.w	r3, r3, r4
 8008a10:	461a      	mov	r2, r3
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	4413      	add	r3, r2
 8008a16:	60fb      	str	r3, [r7, #12]
    bufferPtr += x;
 8008a18:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008a1c:	68fa      	ldr	r2, [r7, #12]
 8008a1e:	4413      	add	r3, r2
 8008a20:	60fb      	str	r3, [r7, #12]

    uint8_t drawBit = 1 << (y & 7);
 8008a22:	88bb      	ldrh	r3, [r7, #4]
 8008a24:	f003 0307 	and.w	r3, r3, #7
 8008a28:	2201      	movs	r2, #1
 8008a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8008a2e:	72fb      	strb	r3, [r7, #11]

    switch (SSD1306.Color)
 8008a30:	4b2e      	ldr	r3, [pc, #184]	; (8008aec <_Z26ssd1306_DrawHorizontalLinesss+0x170>)
 8008a32:	795b      	ldrb	r3, [r3, #5]
 8008a34:	2b02      	cmp	r3, #2
 8008a36:	d034      	beq.n	8008aa2 <_Z26ssd1306_DrawHorizontalLinesss+0x126>
 8008a38:	2b02      	cmp	r3, #2
 8008a3a:	dc51      	bgt.n	8008ae0 <_Z26ssd1306_DrawHorizontalLinesss+0x164>
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d017      	beq.n	8008a70 <_Z26ssd1306_DrawHorizontalLinesss+0xf4>
 8008a40:	2b01      	cmp	r3, #1
 8008a42:	d14d      	bne.n	8008ae0 <_Z26ssd1306_DrawHorizontalLinesss+0x164>
    {
        case White:
            while (length--)
 8008a44:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008a48:	b29a      	uxth	r2, r3
 8008a4a:	3a01      	subs	r2, #1
 8008a4c:	b292      	uxth	r2, r2
 8008a4e:	807a      	strh	r2, [r7, #2]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	bf14      	ite	ne
 8008a54:	2301      	movne	r3, #1
 8008a56:	2300      	moveq	r3, #0
 8008a58:	b2db      	uxtb	r3, r3
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d03b      	beq.n	8008ad6 <_Z26ssd1306_DrawHorizontalLinesss+0x15a>
            {
                *bufferPtr++ |= drawBit;
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	1c5a      	adds	r2, r3, #1
 8008a62:	60fa      	str	r2, [r7, #12]
 8008a64:	7819      	ldrb	r1, [r3, #0]
 8008a66:	7afa      	ldrb	r2, [r7, #11]
 8008a68:	430a      	orrs	r2, r1
 8008a6a:	b2d2      	uxtb	r2, r2
 8008a6c:	701a      	strb	r2, [r3, #0]
            while (length--)
 8008a6e:	e7e9      	b.n	8008a44 <_Z26ssd1306_DrawHorizontalLinesss+0xc8>
            };
        break;

        case Black:
            drawBit = ~drawBit;
 8008a70:	7afb      	ldrb	r3, [r7, #11]
 8008a72:	43db      	mvns	r3, r3
 8008a74:	72fb      	strb	r3, [r7, #11]
            while (length--)
 8008a76:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008a7a:	b29a      	uxth	r2, r3
 8008a7c:	3a01      	subs	r2, #1
 8008a7e:	b292      	uxth	r2, r2
 8008a80:	807a      	strh	r2, [r7, #2]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	bf14      	ite	ne
 8008a86:	2301      	movne	r3, #1
 8008a88:	2300      	moveq	r3, #0
 8008a8a:	b2db      	uxtb	r3, r3
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d024      	beq.n	8008ada <_Z26ssd1306_DrawHorizontalLinesss+0x15e>
            {
                *bufferPtr++ &= drawBit;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	1c5a      	adds	r2, r3, #1
 8008a94:	60fa      	str	r2, [r7, #12]
 8008a96:	7819      	ldrb	r1, [r3, #0]
 8008a98:	7afa      	ldrb	r2, [r7, #11]
 8008a9a:	400a      	ands	r2, r1
 8008a9c:	b2d2      	uxtb	r2, r2
 8008a9e:	701a      	strb	r2, [r3, #0]
            while (length--)
 8008aa0:	e7e9      	b.n	8008a76 <_Z26ssd1306_DrawHorizontalLinesss+0xfa>
            };
        break;

        case Inverse:
            while (length--)
 8008aa2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008aa6:	b29a      	uxth	r2, r3
 8008aa8:	3a01      	subs	r2, #1
 8008aaa:	b292      	uxth	r2, r2
 8008aac:	807a      	strh	r2, [r7, #2]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	bf14      	ite	ne
 8008ab2:	2301      	movne	r3, #1
 8008ab4:	2300      	moveq	r3, #0
 8008ab6:	b2db      	uxtb	r3, r3
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d010      	beq.n	8008ade <_Z26ssd1306_DrawHorizontalLinesss+0x162>
            {
                *bufferPtr++ ^= drawBit;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	1c5a      	adds	r2, r3, #1
 8008ac0:	60fa      	str	r2, [r7, #12]
 8008ac2:	7819      	ldrb	r1, [r3, #0]
 8008ac4:	7afa      	ldrb	r2, [r7, #11]
 8008ac6:	404a      	eors	r2, r1
 8008ac8:	b2d2      	uxtb	r2, r2
 8008aca:	701a      	strb	r2, [r3, #0]
            while (length--)
 8008acc:	e7e9      	b.n	8008aa2 <_Z26ssd1306_DrawHorizontalLinesss+0x126>
    if (y < 0 || y >= height()) { return; }
 8008ace:	bf00      	nop
 8008ad0:	e006      	b.n	8008ae0 <_Z26ssd1306_DrawHorizontalLinesss+0x164>
    if (length <= 0) { return; }
 8008ad2:	bf00      	nop
 8008ad4:	e004      	b.n	8008ae0 <_Z26ssd1306_DrawHorizontalLinesss+0x164>
        break;
 8008ad6:	bf00      	nop
 8008ad8:	e002      	b.n	8008ae0 <_Z26ssd1306_DrawHorizontalLinesss+0x164>
        break;
 8008ada:	bf00      	nop
 8008adc:	e000      	b.n	8008ae0 <_Z26ssd1306_DrawHorizontalLinesss+0x164>
            };
        break;
 8008ade:	bf00      	nop
    }
}
 8008ae0:	3714      	adds	r7, #20
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	bd90      	pop	{r4, r7, pc}
 8008ae6:	bf00      	nop
 8008ae8:	20002df8 	.word	0x20002df8
 8008aec:	20002dec 	.word	0x20002dec

08008af0 <_Z24ssd1306_DrawVerticalLinesss>:
//-----------------------------------------------------------------
void ssd1306_DrawVerticalLine(int16_t x, int16_t y, int16_t length)
{
 8008af0:	b590      	push	{r4, r7, lr}
 8008af2:	b087      	sub	sp, #28
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	4603      	mov	r3, r0
 8008af8:	80fb      	strh	r3, [r7, #6]
 8008afa:	460b      	mov	r3, r1
 8008afc:	80bb      	strh	r3, [r7, #4]
 8008afe:	4613      	mov	r3, r2
 8008b00:	807b      	strh	r3, [r7, #2]
    if (x < 0 || x >= width()) return;
 8008b02:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	db06      	blt.n	8008b18 <_Z24ssd1306_DrawVerticalLinesss+0x28>
 8008b0a:	f9b7 4006 	ldrsh.w	r4, [r7, #6]
 8008b0e:	f7ff fdbe 	bl	800868e <_ZL5widthv>
 8008b12:	4603      	mov	r3, r0
 8008b14:	429c      	cmp	r4, r3
 8008b16:	db01      	blt.n	8008b1c <_Z24ssd1306_DrawVerticalLinesss+0x2c>
 8008b18:	2301      	movs	r3, #1
 8008b1a:	e000      	b.n	8008b1e <_Z24ssd1306_DrawVerticalLinesss+0x2e>
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	f040 810f 	bne.w	8008d42 <_Z24ssd1306_DrawVerticalLinesss+0x252>

    if (y < 0)
 8008b24:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	da06      	bge.n	8008b3a <_Z24ssd1306_DrawVerticalLinesss+0x4a>
    {
        length += y;
 8008b2c:	887a      	ldrh	r2, [r7, #2]
 8008b2e:	88bb      	ldrh	r3, [r7, #4]
 8008b30:	4413      	add	r3, r2
 8008b32:	b29b      	uxth	r3, r3
 8008b34:	807b      	strh	r3, [r7, #2]
        y = 0;
 8008b36:	2300      	movs	r3, #0
 8008b38:	80bb      	strh	r3, [r7, #4]
    }

    if ( (y + length) > height())
 8008b3a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8008b3e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008b42:	18d4      	adds	r4, r2, r3
 8008b44:	f7ff fdab 	bl	800869e <_ZL6heightv>
 8008b48:	4603      	mov	r3, r0
 8008b4a:	429c      	cmp	r4, r3
 8008b4c:	bfcc      	ite	gt
 8008b4e:	2301      	movgt	r3, #1
 8008b50:	2300      	movle	r3, #0
 8008b52:	b2db      	uxtb	r3, r3
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d007      	beq.n	8008b68 <_Z24ssd1306_DrawVerticalLinesss+0x78>
    {
        length = (height() - y);
 8008b58:	f7ff fda1 	bl	800869e <_ZL6heightv>
 8008b5c:	4603      	mov	r3, r0
 8008b5e:	461a      	mov	r2, r3
 8008b60:	88bb      	ldrh	r3, [r7, #4]
 8008b62:	1ad3      	subs	r3, r2, r3
 8008b64:	b29b      	uxth	r3, r3
 8008b66:	807b      	strh	r3, [r7, #2]
    }

    if (length <= 0) return;
 8008b68:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	f340 80ea 	ble.w	8008d46 <_Z24ssd1306_DrawVerticalLinesss+0x256>


    uint8_t yOffset = y & 7;
 8008b72:	88bb      	ldrh	r3, [r7, #4]
 8008b74:	b2db      	uxtb	r3, r3
 8008b76:	f003 0307 	and.w	r3, r3, #7
 8008b7a:	73fb      	strb	r3, [r7, #15]
    uint8_t drawBit;
    uint8_t *bufferPtr = SSD1306_Buffer;
 8008b7c:	4b75      	ldr	r3, [pc, #468]	; (8008d54 <_Z24ssd1306_DrawVerticalLinesss+0x264>)
 8008b7e:	613b      	str	r3, [r7, #16]

    bufferPtr += (y >> 3) * width();
 8008b80:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8008b84:	10dc      	asrs	r4, r3, #3
 8008b86:	f7ff fd82 	bl	800868e <_ZL5widthv>
 8008b8a:	4603      	mov	r3, r0
 8008b8c:	fb03 f304 	mul.w	r3, r3, r4
 8008b90:	461a      	mov	r2, r3
 8008b92:	693b      	ldr	r3, [r7, #16]
 8008b94:	4413      	add	r3, r2
 8008b96:	613b      	str	r3, [r7, #16]
    bufferPtr += x;
 8008b98:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008b9c:	693a      	ldr	r2, [r7, #16]
 8008b9e:	4413      	add	r3, r2
 8008ba0:	613b      	str	r3, [r7, #16]

    if (yOffset)
 8008ba2:	7bfb      	ldrb	r3, [r7, #15]
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d056      	beq.n	8008c56 <_Z24ssd1306_DrawVerticalLinesss+0x166>
    {
        yOffset = 8 - yOffset;
 8008ba8:	7bfb      	ldrb	r3, [r7, #15]
 8008baa:	f1c3 0308 	rsb	r3, r3, #8
 8008bae:	73fb      	strb	r3, [r7, #15]
        drawBit = ~(0xFF >> (yOffset));
 8008bb0:	7bfb      	ldrb	r3, [r7, #15]
 8008bb2:	22ff      	movs	r2, #255	; 0xff
 8008bb4:	fa42 f303 	asr.w	r3, r2, r3
 8008bb8:	b2db      	uxtb	r3, r3
 8008bba:	43db      	mvns	r3, r3
 8008bbc:	75fb      	strb	r3, [r7, #23]

        if (length < yOffset)
 8008bbe:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8008bc2:	7bfb      	ldrb	r3, [r7, #15]
 8008bc4:	429a      	cmp	r2, r3
 8008bc6:	da0c      	bge.n	8008be2 <_Z24ssd1306_DrawVerticalLinesss+0xf2>
        {
            drawBit &= (0xFF >> (yOffset - length));
 8008bc8:	7bfa      	ldrb	r2, [r7, #15]
 8008bca:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008bce:	1ad3      	subs	r3, r2, r3
 8008bd0:	22ff      	movs	r2, #255	; 0xff
 8008bd2:	fa42 f303 	asr.w	r3, r2, r3
 8008bd6:	b25a      	sxtb	r2, r3
 8008bd8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008bdc:	4013      	ands	r3, r2
 8008bde:	b25b      	sxtb	r3, r3
 8008be0:	75fb      	strb	r3, [r7, #23]
        }

        switch (SSD1306.Color)
 8008be2:	4b5d      	ldr	r3, [pc, #372]	; (8008d58 <_Z24ssd1306_DrawVerticalLinesss+0x268>)
 8008be4:	795b      	ldrb	r3, [r3, #5]
 8008be6:	2b02      	cmp	r3, #2
 8008be8:	d01a      	beq.n	8008c20 <_Z24ssd1306_DrawVerticalLinesss+0x130>
 8008bea:	2b02      	cmp	r3, #2
 8008bec:	dc20      	bgt.n	8008c30 <_Z24ssd1306_DrawVerticalLinesss+0x140>
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d009      	beq.n	8008c06 <_Z24ssd1306_DrawVerticalLinesss+0x116>
 8008bf2:	2b01      	cmp	r3, #1
 8008bf4:	d11c      	bne.n	8008c30 <_Z24ssd1306_DrawVerticalLinesss+0x140>
        {
              case White:   *bufferPtr |=  drawBit; break;
 8008bf6:	693b      	ldr	r3, [r7, #16]
 8008bf8:	781a      	ldrb	r2, [r3, #0]
 8008bfa:	7dfb      	ldrb	r3, [r7, #23]
 8008bfc:	4313      	orrs	r3, r2
 8008bfe:	b2da      	uxtb	r2, r3
 8008c00:	693b      	ldr	r3, [r7, #16]
 8008c02:	701a      	strb	r2, [r3, #0]
 8008c04:	e014      	b.n	8008c30 <_Z24ssd1306_DrawVerticalLinesss+0x140>
              case Black:   *bufferPtr &= ~drawBit; break;
 8008c06:	693b      	ldr	r3, [r7, #16]
 8008c08:	781b      	ldrb	r3, [r3, #0]
 8008c0a:	b25a      	sxtb	r2, r3
 8008c0c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008c10:	43db      	mvns	r3, r3
 8008c12:	b25b      	sxtb	r3, r3
 8008c14:	4013      	ands	r3, r2
 8008c16:	b25b      	sxtb	r3, r3
 8008c18:	b2da      	uxtb	r2, r3
 8008c1a:	693b      	ldr	r3, [r7, #16]
 8008c1c:	701a      	strb	r2, [r3, #0]
 8008c1e:	e007      	b.n	8008c30 <_Z24ssd1306_DrawVerticalLinesss+0x140>
              case Inverse: *bufferPtr ^=  drawBit; break;
 8008c20:	693b      	ldr	r3, [r7, #16]
 8008c22:	781a      	ldrb	r2, [r3, #0]
 8008c24:	7dfb      	ldrb	r3, [r7, #23]
 8008c26:	4053      	eors	r3, r2
 8008c28:	b2da      	uxtb	r2, r3
 8008c2a:	693b      	ldr	r3, [r7, #16]
 8008c2c:	701a      	strb	r2, [r3, #0]
 8008c2e:	bf00      	nop
        }

        if (length < yOffset) return;
 8008c30:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8008c34:	7bfb      	ldrb	r3, [r7, #15]
 8008c36:	429a      	cmp	r2, r3
 8008c38:	f2c0 8087 	blt.w	8008d4a <_Z24ssd1306_DrawVerticalLinesss+0x25a>

        length -= yOffset;
 8008c3c:	887a      	ldrh	r2, [r7, #2]
 8008c3e:	7bfb      	ldrb	r3, [r7, #15]
 8008c40:	b29b      	uxth	r3, r3
 8008c42:	1ad3      	subs	r3, r2, r3
 8008c44:	b29b      	uxth	r3, r3
 8008c46:	807b      	strh	r3, [r7, #2]
        bufferPtr += width();
 8008c48:	f7ff fd21 	bl	800868e <_ZL5widthv>
 8008c4c:	4603      	mov	r3, r0
 8008c4e:	461a      	mov	r2, r3
 8008c50:	693b      	ldr	r3, [r7, #16]
 8008c52:	4413      	add	r3, r2
 8008c54:	613b      	str	r3, [r7, #16]
    }

    if (length >= 8)
 8008c56:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008c5a:	2b07      	cmp	r3, #7
 8008c5c:	dd3d      	ble.n	8008cda <_Z24ssd1306_DrawVerticalLinesss+0x1ea>
    {
        switch (SSD1306.Color)
 8008c5e:	4b3e      	ldr	r3, [pc, #248]	; (8008d58 <_Z24ssd1306_DrawVerticalLinesss+0x268>)
 8008c60:	795b      	ldrb	r3, [r3, #5]
 8008c62:	2b01      	cmp	r3, #1
 8008c64:	dc02      	bgt.n	8008c6c <_Z24ssd1306_DrawVerticalLinesss+0x17c>
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	da03      	bge.n	8008c72 <_Z24ssd1306_DrawVerticalLinesss+0x182>
 8008c6a:	e036      	b.n	8008cda <_Z24ssd1306_DrawVerticalLinesss+0x1ea>
 8008c6c:	2b02      	cmp	r3, #2
 8008c6e:	d01b      	beq.n	8008ca8 <_Z24ssd1306_DrawVerticalLinesss+0x1b8>
 8008c70:	e033      	b.n	8008cda <_Z24ssd1306_DrawVerticalLinesss+0x1ea>
        {
            case White:
            case Black:
                drawBit = (SSD1306.Color == White) ? 0xFF : 0x00;
 8008c72:	4b39      	ldr	r3, [pc, #228]	; (8008d58 <_Z24ssd1306_DrawVerticalLinesss+0x268>)
 8008c74:	795b      	ldrb	r3, [r3, #5]
 8008c76:	2b01      	cmp	r3, #1
 8008c78:	d101      	bne.n	8008c7e <_Z24ssd1306_DrawVerticalLinesss+0x18e>
 8008c7a:	23ff      	movs	r3, #255	; 0xff
 8008c7c:	e000      	b.n	8008c80 <_Z24ssd1306_DrawVerticalLinesss+0x190>
 8008c7e:	2300      	movs	r3, #0
 8008c80:	75fb      	strb	r3, [r7, #23]
                do
                {
                    *bufferPtr = drawBit;
 8008c82:	693b      	ldr	r3, [r7, #16]
 8008c84:	7dfa      	ldrb	r2, [r7, #23]
 8008c86:	701a      	strb	r2, [r3, #0]
                    bufferPtr += width();
 8008c88:	f7ff fd01 	bl	800868e <_ZL5widthv>
 8008c8c:	4603      	mov	r3, r0
 8008c8e:	461a      	mov	r2, r3
 8008c90:	693b      	ldr	r3, [r7, #16]
 8008c92:	4413      	add	r3, r2
 8008c94:	613b      	str	r3, [r7, #16]
                    length -= 8;
 8008c96:	887b      	ldrh	r3, [r7, #2]
 8008c98:	3b08      	subs	r3, #8
 8008c9a:	b29b      	uxth	r3, r3
 8008c9c:	807b      	strh	r3, [r7, #2]
                } while (length >= 8);
 8008c9e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008ca2:	2b07      	cmp	r3, #7
 8008ca4:	dd16      	ble.n	8008cd4 <_Z24ssd1306_DrawVerticalLinesss+0x1e4>
                do
 8008ca6:	e7ec      	b.n	8008c82 <_Z24ssd1306_DrawVerticalLinesss+0x192>
            break;

            case Inverse:
                do
                {
                    *bufferPtr = ~(*bufferPtr);
 8008ca8:	693b      	ldr	r3, [r7, #16]
 8008caa:	781b      	ldrb	r3, [r3, #0]
 8008cac:	43db      	mvns	r3, r3
 8008cae:	b2da      	uxtb	r2, r3
 8008cb0:	693b      	ldr	r3, [r7, #16]
 8008cb2:	701a      	strb	r2, [r3, #0]
                    bufferPtr += width();
 8008cb4:	f7ff fceb 	bl	800868e <_ZL5widthv>
 8008cb8:	4603      	mov	r3, r0
 8008cba:	461a      	mov	r2, r3
 8008cbc:	693b      	ldr	r3, [r7, #16]
 8008cbe:	4413      	add	r3, r2
 8008cc0:	613b      	str	r3, [r7, #16]
                    length -= 8;
 8008cc2:	887b      	ldrh	r3, [r7, #2]
 8008cc4:	3b08      	subs	r3, #8
 8008cc6:	b29b      	uxth	r3, r3
 8008cc8:	807b      	strh	r3, [r7, #2]
                } while (length >= 8);
 8008cca:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008cce:	2b07      	cmp	r3, #7
 8008cd0:	dd02      	ble.n	8008cd8 <_Z24ssd1306_DrawVerticalLinesss+0x1e8>
                do
 8008cd2:	e7e9      	b.n	8008ca8 <_Z24ssd1306_DrawVerticalLinesss+0x1b8>
            break;
 8008cd4:	bf00      	nop
 8008cd6:	e000      	b.n	8008cda <_Z24ssd1306_DrawVerticalLinesss+0x1ea>
            break;
 8008cd8:	bf00      	nop
        }
    }

    if (length > 0)
 8008cda:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	dd34      	ble.n	8008d4c <_Z24ssd1306_DrawVerticalLinesss+0x25c>
    {
        drawBit = (1 << (length & 7)) - 1;
 8008ce2:	887b      	ldrh	r3, [r7, #2]
 8008ce4:	f003 0307 	and.w	r3, r3, #7
 8008ce8:	2201      	movs	r2, #1
 8008cea:	fa02 f303 	lsl.w	r3, r2, r3
 8008cee:	b2db      	uxtb	r3, r3
 8008cf0:	3b01      	subs	r3, #1
 8008cf2:	75fb      	strb	r3, [r7, #23]
        switch (SSD1306.Color)
 8008cf4:	4b18      	ldr	r3, [pc, #96]	; (8008d58 <_Z24ssd1306_DrawVerticalLinesss+0x268>)
 8008cf6:	795b      	ldrb	r3, [r3, #5]
 8008cf8:	2b02      	cmp	r3, #2
 8008cfa:	d01a      	beq.n	8008d32 <_Z24ssd1306_DrawVerticalLinesss+0x242>
 8008cfc:	2b02      	cmp	r3, #2
 8008cfe:	dc25      	bgt.n	8008d4c <_Z24ssd1306_DrawVerticalLinesss+0x25c>
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d009      	beq.n	8008d18 <_Z24ssd1306_DrawVerticalLinesss+0x228>
 8008d04:	2b01      	cmp	r3, #1
 8008d06:	d121      	bne.n	8008d4c <_Z24ssd1306_DrawVerticalLinesss+0x25c>
        {
            case White:   *bufferPtr |=  drawBit; break;
 8008d08:	693b      	ldr	r3, [r7, #16]
 8008d0a:	781a      	ldrb	r2, [r3, #0]
 8008d0c:	7dfb      	ldrb	r3, [r7, #23]
 8008d0e:	4313      	orrs	r3, r2
 8008d10:	b2da      	uxtb	r2, r3
 8008d12:	693b      	ldr	r3, [r7, #16]
 8008d14:	701a      	strb	r2, [r3, #0]
 8008d16:	e019      	b.n	8008d4c <_Z24ssd1306_DrawVerticalLinesss+0x25c>
            case Black:   *bufferPtr &= ~drawBit; break;
 8008d18:	693b      	ldr	r3, [r7, #16]
 8008d1a:	781b      	ldrb	r3, [r3, #0]
 8008d1c:	b25a      	sxtb	r2, r3
 8008d1e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008d22:	43db      	mvns	r3, r3
 8008d24:	b25b      	sxtb	r3, r3
 8008d26:	4013      	ands	r3, r2
 8008d28:	b25b      	sxtb	r3, r3
 8008d2a:	b2da      	uxtb	r2, r3
 8008d2c:	693b      	ldr	r3, [r7, #16]
 8008d2e:	701a      	strb	r2, [r3, #0]
 8008d30:	e00c      	b.n	8008d4c <_Z24ssd1306_DrawVerticalLinesss+0x25c>
            case Inverse: *bufferPtr ^=  drawBit; break;
 8008d32:	693b      	ldr	r3, [r7, #16]
 8008d34:	781a      	ldrb	r2, [r3, #0]
 8008d36:	7dfb      	ldrb	r3, [r7, #23]
 8008d38:	4053      	eors	r3, r2
 8008d3a:	b2da      	uxtb	r2, r3
 8008d3c:	693b      	ldr	r3, [r7, #16]
 8008d3e:	701a      	strb	r2, [r3, #0]
 8008d40:	e004      	b.n	8008d4c <_Z24ssd1306_DrawVerticalLinesss+0x25c>
    if (x < 0 || x >= width()) return;
 8008d42:	bf00      	nop
 8008d44:	e002      	b.n	8008d4c <_Z24ssd1306_DrawVerticalLinesss+0x25c>
    if (length <= 0) return;
 8008d46:	bf00      	nop
 8008d48:	e000      	b.n	8008d4c <_Z24ssd1306_DrawVerticalLinesss+0x25c>
        if (length < yOffset) return;
 8008d4a:	bf00      	nop
        }
    }
}
 8008d4c:	371c      	adds	r7, #28
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	bd90      	pop	{r4, r7, pc}
 8008d52:	bf00      	nop
 8008d54:	20002df8 	.word	0x20002df8
 8008d58:	20002dec 	.word	0x20002dec

08008d5c <_Z16ssd1306_DrawRectssss>:
//------------------------------------------------------------------------
void ssd1306_DrawRect(int16_t x, int16_t y, int16_t width, int16_t height)
{
 8008d5c:	b590      	push	{r4, r7, lr}
 8008d5e:	b083      	sub	sp, #12
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	4604      	mov	r4, r0
 8008d64:	4608      	mov	r0, r1
 8008d66:	4611      	mov	r1, r2
 8008d68:	461a      	mov	r2, r3
 8008d6a:	4623      	mov	r3, r4
 8008d6c:	80fb      	strh	r3, [r7, #6]
 8008d6e:	4603      	mov	r3, r0
 8008d70:	80bb      	strh	r3, [r7, #4]
 8008d72:	460b      	mov	r3, r1
 8008d74:	807b      	strh	r3, [r7, #2]
 8008d76:	4613      	mov	r3, r2
 8008d78:	803b      	strh	r3, [r7, #0]
	ssd1306_DrawHorizontalLine(x, y, width);
 8008d7a:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8008d7e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8008d82:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008d86:	4618      	mov	r0, r3
 8008d88:	f7ff fdf8 	bl	800897c <_Z26ssd1306_DrawHorizontalLinesss>
	ssd1306_DrawVerticalLine(x, y, height);
 8008d8c:	f9b7 2000 	ldrsh.w	r2, [r7]
 8008d90:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8008d94:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008d98:	4618      	mov	r0, r3
 8008d9a:	f7ff fea9 	bl	8008af0 <_Z24ssd1306_DrawVerticalLinesss>
	ssd1306_DrawVerticalLine(x + width - 1, y, height);
 8008d9e:	88fa      	ldrh	r2, [r7, #6]
 8008da0:	887b      	ldrh	r3, [r7, #2]
 8008da2:	4413      	add	r3, r2
 8008da4:	b29b      	uxth	r3, r3
 8008da6:	3b01      	subs	r3, #1
 8008da8:	b29b      	uxth	r3, r3
 8008daa:	b21b      	sxth	r3, r3
 8008dac:	f9b7 2000 	ldrsh.w	r2, [r7]
 8008db0:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8008db4:	4618      	mov	r0, r3
 8008db6:	f7ff fe9b 	bl	8008af0 <_Z24ssd1306_DrawVerticalLinesss>
	ssd1306_DrawHorizontalLine(x, y + height - 1, width);
 8008dba:	88ba      	ldrh	r2, [r7, #4]
 8008dbc:	883b      	ldrh	r3, [r7, #0]
 8008dbe:	4413      	add	r3, r2
 8008dc0:	b29b      	uxth	r3, r3
 8008dc2:	3b01      	subs	r3, #1
 8008dc4:	b29b      	uxth	r3, r3
 8008dc6:	b219      	sxth	r1, r3
 8008dc8:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8008dcc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008dd0:	4618      	mov	r0, r3
 8008dd2:	f7ff fdd3 	bl	800897c <_Z26ssd1306_DrawHorizontalLinesss>
}
 8008dd6:	bf00      	nop
 8008dd8:	370c      	adds	r7, #12
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	bd90      	pop	{r4, r7, pc}

08008dde <_Z16ssd1306_DrawRectRK9Rectangle>:
//-------------------------------------
void ssd1306_DrawRect(const Rectangle& rect)
{
 8008dde:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008de0:	b083      	sub	sp, #12
 8008de2:	af00      	add	r7, sp, #0
 8008de4:	6078      	str	r0, [r7, #4]
	if(rect.isValid())
 8008de6:	6878      	ldr	r0, [r7, #4]
 8008de8:	f7ff fc29 	bl	800863e <_ZNK9Rectangle7isValidEv>
 8008dec:	4603      	mov	r3, r0
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d026      	beq.n	8008e40 <_Z16ssd1306_DrawRectRK9Rectangle+0x62>
	{
		ssd1306_SetCursor(rect.X(), rect.Y());
 8008df2:	6878      	ldr	r0, [r7, #4]
 8008df4:	f7ff f935 	bl	8008062 <_ZNK9Rectangle1XEv>
 8008df8:	4603      	mov	r3, r0
 8008dfa:	b2dc      	uxtb	r4, r3
 8008dfc:	6878      	ldr	r0, [r7, #4]
 8008dfe:	f7ff f93c 	bl	800807a <_ZNK9Rectangle1YEv>
 8008e02:	4603      	mov	r3, r0
 8008e04:	b2db      	uxtb	r3, r3
 8008e06:	4619      	mov	r1, r3
 8008e08:	4620      	mov	r0, r4
 8008e0a:	f000 fb13 	bl	8009434 <_Z17ssd1306_SetCursorhh>
		ssd1306_DrawRect(rect.X(), rect.Y(), rect.Width(), rect.Height());
 8008e0e:	6878      	ldr	r0, [r7, #4]
 8008e10:	f7ff f927 	bl	8008062 <_ZNK9Rectangle1XEv>
 8008e14:	4603      	mov	r3, r0
 8008e16:	b21c      	sxth	r4, r3
 8008e18:	6878      	ldr	r0, [r7, #4]
 8008e1a:	f7ff f92e 	bl	800807a <_ZNK9Rectangle1YEv>
 8008e1e:	4603      	mov	r3, r0
 8008e20:	b21d      	sxth	r5, r3
 8008e22:	6878      	ldr	r0, [r7, #4]
 8008e24:	f7ff f941 	bl	80080aa <_ZNK9Rectangle5WidthEv>
 8008e28:	4603      	mov	r3, r0
 8008e2a:	b21e      	sxth	r6, r3
 8008e2c:	6878      	ldr	r0, [r7, #4]
 8008e2e:	f7ff f930 	bl	8008092 <_ZNK9Rectangle6HeightEv>
 8008e32:	4603      	mov	r3, r0
 8008e34:	b21b      	sxth	r3, r3
 8008e36:	4632      	mov	r2, r6
 8008e38:	4629      	mov	r1, r5
 8008e3a:	4620      	mov	r0, r4
 8008e3c:	f7ff ff8e 	bl	8008d5c <_Z16ssd1306_DrawRectssss>
	}
}
 8008e40:	bf00      	nop
 8008e42:	370c      	adds	r7, #12
 8008e44:	46bd      	mov	sp, r7
 8008e46:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008e48 <_Z20ssd1306_DrawFillRectssss>:
//------------------------------------------------------------------------------------
void ssd1306_DrawFillRect(int16_t xMove, int16_t yMove, int16_t width, int16_t height)
{
 8008e48:	b590      	push	{r4, r7, lr}
 8008e4a:	b085      	sub	sp, #20
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	4604      	mov	r4, r0
 8008e50:	4608      	mov	r0, r1
 8008e52:	4611      	mov	r1, r2
 8008e54:	461a      	mov	r2, r3
 8008e56:	4623      	mov	r3, r4
 8008e58:	80fb      	strh	r3, [r7, #6]
 8008e5a:	4603      	mov	r3, r0
 8008e5c:	80bb      	strh	r3, [r7, #4]
 8008e5e:	460b      	mov	r3, r1
 8008e60:	807b      	strh	r3, [r7, #2]
 8008e62:	4613      	mov	r3, r2
 8008e64:	803b      	strh	r3, [r7, #0]
    for (int16_t x = xMove; x < xMove + width; x++)
 8008e66:	88fb      	ldrh	r3, [r7, #6]
 8008e68:	81fb      	strh	r3, [r7, #14]
 8008e6a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8008e6e:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8008e72:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8008e76:	440b      	add	r3, r1
 8008e78:	429a      	cmp	r2, r3
 8008e7a:	da0f      	bge.n	8008e9c <_Z20ssd1306_DrawFillRectssss+0x54>
    {
        ssd1306_DrawVerticalLine(x, yMove, height);
 8008e7c:	f9b7 2000 	ldrsh.w	r2, [r7]
 8008e80:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8008e84:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008e88:	4618      	mov	r0, r3
 8008e8a:	f7ff fe31 	bl	8008af0 <_Z24ssd1306_DrawVerticalLinesss>
    for (int16_t x = xMove; x < xMove + width; x++)
 8008e8e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008e92:	b29b      	uxth	r3, r3
 8008e94:	3301      	adds	r3, #1
 8008e96:	b29b      	uxth	r3, r3
 8008e98:	81fb      	strh	r3, [r7, #14]
 8008e9a:	e7e6      	b.n	8008e6a <_Z20ssd1306_DrawFillRectssss+0x22>
    }
}
 8008e9c:	bf00      	nop
 8008e9e:	3714      	adds	r7, #20
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	bd90      	pop	{r4, r7, pc}

08008ea4 <_Z20ssd1306_DrawFillRectRK9Rectangle>:
//-----------------------------------------
void ssd1306_DrawFillRect(const Rectangle& rect)
{
 8008ea4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ea6:	b083      	sub	sp, #12
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
	if(rect.isValid())
 8008eac:	6878      	ldr	r0, [r7, #4]
 8008eae:	f7ff fbc6 	bl	800863e <_ZNK9Rectangle7isValidEv>
 8008eb2:	4603      	mov	r3, r0
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d026      	beq.n	8008f06 <_Z20ssd1306_DrawFillRectRK9Rectangle+0x62>
	{
		ssd1306_SetCursor(rect.X(), rect.Y());
 8008eb8:	6878      	ldr	r0, [r7, #4]
 8008eba:	f7ff f8d2 	bl	8008062 <_ZNK9Rectangle1XEv>
 8008ebe:	4603      	mov	r3, r0
 8008ec0:	b2dc      	uxtb	r4, r3
 8008ec2:	6878      	ldr	r0, [r7, #4]
 8008ec4:	f7ff f8d9 	bl	800807a <_ZNK9Rectangle1YEv>
 8008ec8:	4603      	mov	r3, r0
 8008eca:	b2db      	uxtb	r3, r3
 8008ecc:	4619      	mov	r1, r3
 8008ece:	4620      	mov	r0, r4
 8008ed0:	f000 fab0 	bl	8009434 <_Z17ssd1306_SetCursorhh>
		ssd1306_DrawFillRect(rect.X(), rect.Y(), rect.Width(), rect.Height());
 8008ed4:	6878      	ldr	r0, [r7, #4]
 8008ed6:	f7ff f8c4 	bl	8008062 <_ZNK9Rectangle1XEv>
 8008eda:	4603      	mov	r3, r0
 8008edc:	b21c      	sxth	r4, r3
 8008ede:	6878      	ldr	r0, [r7, #4]
 8008ee0:	f7ff f8cb 	bl	800807a <_ZNK9Rectangle1YEv>
 8008ee4:	4603      	mov	r3, r0
 8008ee6:	b21d      	sxth	r5, r3
 8008ee8:	6878      	ldr	r0, [r7, #4]
 8008eea:	f7ff f8de 	bl	80080aa <_ZNK9Rectangle5WidthEv>
 8008eee:	4603      	mov	r3, r0
 8008ef0:	b21e      	sxth	r6, r3
 8008ef2:	6878      	ldr	r0, [r7, #4]
 8008ef4:	f7ff f8cd 	bl	8008092 <_ZNK9Rectangle6HeightEv>
 8008ef8:	4603      	mov	r3, r0
 8008efa:	b21b      	sxth	r3, r3
 8008efc:	4632      	mov	r2, r6
 8008efe:	4629      	mov	r1, r5
 8008f00:	4620      	mov	r0, r4
 8008f02:	f7ff ffa1 	bl	8008e48 <_Z20ssd1306_DrawFillRectssss>
	}
}
 8008f06:	bf00      	nop
 8008f08:	370c      	adds	r7, #12
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08008f10 <_Z16ssd1306_DrawCharcRK6font_t>:
		}
	}
}
//--------------------------------------------------
char ssd1306_DrawChar(char ch, const font_t& font)
{
 8008f10:	b580      	push	{r7, lr}
 8008f12:	b088      	sub	sp, #32
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	4603      	mov	r3, r0
 8008f18:	6039      	str	r1, [r7, #0]
 8008f1a:	71fb      	strb	r3, [r7, #7]
//		// Not enough space on current line
//		return 0;
//	}

	// Use the font to write
	uint32_t byteCountPos = (ch - 32) * (font.width*2 + 1);
 8008f1c:	79fb      	ldrb	r3, [r7, #7]
 8008f1e:	3b20      	subs	r3, #32
 8008f20:	683a      	ldr	r2, [r7, #0]
 8008f22:	7812      	ldrb	r2, [r2, #0]
 8008f24:	0052      	lsls	r2, r2, #1
 8008f26:	3201      	adds	r2, #1
 8008f28:	fb02 f303 	mul.w	r3, r2, r3
 8008f2c:	617b      	str	r3, [r7, #20]
	uint32_t byteCount    = font.data[byteCountPos];
 8008f2e:	683b      	ldr	r3, [r7, #0]
 8008f30:	685a      	ldr	r2, [r3, #4]
 8008f32:	697b      	ldr	r3, [r7, #20]
 8008f34:	005b      	lsls	r3, r3, #1
 8008f36:	4413      	add	r3, r2
 8008f38:	881b      	ldrh	r3, [r3, #0]
 8008f3a:	613b      	str	r3, [r7, #16]

	for (uint32_t i = 1; i < byteCount*2; i += 2)
 8008f3c:	2301      	movs	r3, #1
 8008f3e:	61fb      	str	r3, [r7, #28]
 8008f40:	693b      	ldr	r3, [r7, #16]
 8008f42:	005b      	lsls	r3, r3, #1
 8008f44:	69fa      	ldr	r2, [r7, #28]
 8008f46:	429a      	cmp	r2, r3
 8008f48:	d279      	bcs.n	800903e <_Z16ssd1306_DrawCharcRK6font_t+0x12e>
	{
		uint32_t posByte = (ch - 32) * (font.width*2 + 1) + i;
 8008f4a:	79fb      	ldrb	r3, [r7, #7]
 8008f4c:	3b20      	subs	r3, #32
 8008f4e:	683a      	ldr	r2, [r7, #0]
 8008f50:	7812      	ldrb	r2, [r2, #0]
 8008f52:	0052      	lsls	r2, r2, #1
 8008f54:	3201      	adds	r2, #1
 8008f56:	fb02 f303 	mul.w	r3, r2, r3
 8008f5a:	461a      	mov	r2, r3
 8008f5c:	69fb      	ldr	r3, [r7, #28]
 8008f5e:	4413      	add	r3, r2
 8008f60:	60fb      	str	r3, [r7, #12]
		uint32_t byte =font.data[posByte];
 8008f62:	683b      	ldr	r3, [r7, #0]
 8008f64:	685a      	ldr	r2, [r3, #4]
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	005b      	lsls	r3, r3, #1
 8008f6a:	4413      	add	r3, r2
 8008f6c:	881b      	ldrh	r3, [r3, #0]
 8008f6e:	60bb      	str	r3, [r7, #8]
		byte |= (font.data[(ch - 32) * (font.width*2 + 1) + i + 1]) << 8;
 8008f70:	683b      	ldr	r3, [r7, #0]
 8008f72:	685a      	ldr	r2, [r3, #4]
 8008f74:	79fb      	ldrb	r3, [r7, #7]
 8008f76:	3b20      	subs	r3, #32
 8008f78:	6839      	ldr	r1, [r7, #0]
 8008f7a:	7809      	ldrb	r1, [r1, #0]
 8008f7c:	0049      	lsls	r1, r1, #1
 8008f7e:	3101      	adds	r1, #1
 8008f80:	fb01 f303 	mul.w	r3, r1, r3
 8008f84:	4619      	mov	r1, r3
 8008f86:	69fb      	ldr	r3, [r7, #28]
 8008f88:	440b      	add	r3, r1
 8008f8a:	3301      	adds	r3, #1
 8008f8c:	005b      	lsls	r3, r3, #1
 8008f8e:	4413      	add	r3, r2
 8008f90:	881b      	ldrh	r3, [r3, #0]
 8008f92:	021b      	lsls	r3, r3, #8
 8008f94:	461a      	mov	r2, r3
 8008f96:	68bb      	ldr	r3, [r7, #8]
 8008f98:	4313      	orrs	r3, r2
 8008f9a:	60bb      	str	r3, [r7, #8]

		for (uint32_t j = 0; j < font.height; j++)
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	61bb      	str	r3, [r7, #24]
 8008fa0:	683b      	ldr	r3, [r7, #0]
 8008fa2:	785b      	ldrb	r3, [r3, #1]
 8008fa4:	461a      	mov	r2, r3
 8008fa6:	69bb      	ldr	r3, [r7, #24]
 8008fa8:	4293      	cmp	r3, r2
 8008faa:	d244      	bcs.n	8009036 <_Z16ssd1306_DrawCharcRK6font_t+0x126>
		{
			if ((byte >> j) & 0x0001)
 8008fac:	68ba      	ldr	r2, [r7, #8]
 8008fae:	69bb      	ldr	r3, [r7, #24]
 8008fb0:	fa22 f303 	lsr.w	r3, r2, r3
 8008fb4:	f003 0301 	and.w	r3, r3, #1
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d012      	beq.n	8008fe2 <_Z16ssd1306_DrawCharcRK6font_t+0xd2>
			{
				ssd1306_DrawPixel(SSD1306.CurrentX + i/2, SSD1306.CurrentY + j);
 8008fbc:	4b27      	ldr	r3, [pc, #156]	; (800905c <_Z16ssd1306_DrawCharcRK6font_t+0x14c>)
 8008fbe:	881b      	ldrh	r3, [r3, #0]
 8008fc0:	b2da      	uxtb	r2, r3
 8008fc2:	69fb      	ldr	r3, [r7, #28]
 8008fc4:	085b      	lsrs	r3, r3, #1
 8008fc6:	b2db      	uxtb	r3, r3
 8008fc8:	4413      	add	r3, r2
 8008fca:	b2d8      	uxtb	r0, r3
 8008fcc:	4b23      	ldr	r3, [pc, #140]	; (800905c <_Z16ssd1306_DrawCharcRK6font_t+0x14c>)
 8008fce:	885b      	ldrh	r3, [r3, #2]
 8008fd0:	b2da      	uxtb	r2, r3
 8008fd2:	69bb      	ldr	r3, [r7, #24]
 8008fd4:	b2db      	uxtb	r3, r3
 8008fd6:	4413      	add	r3, r2
 8008fd8:	b2db      	uxtb	r3, r3
 8008fda:	4619      	mov	r1, r3
 8008fdc:	f7ff fc56 	bl	800888c <_Z17ssd1306_DrawPixelhh>
 8008fe0:	e025      	b.n	800902e <_Z16ssd1306_DrawCharcRK6font_t+0x11e>
			}
			else
			{
				SSD1306.Color = (SSD1306_COLOR)!SSD1306.Color;
 8008fe2:	4b1e      	ldr	r3, [pc, #120]	; (800905c <_Z16ssd1306_DrawCharcRK6font_t+0x14c>)
 8008fe4:	795b      	ldrb	r3, [r3, #5]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	bf0c      	ite	eq
 8008fea:	2301      	moveq	r3, #1
 8008fec:	2300      	movne	r3, #0
 8008fee:	b2db      	uxtb	r3, r3
 8008ff0:	461a      	mov	r2, r3
 8008ff2:	4b1a      	ldr	r3, [pc, #104]	; (800905c <_Z16ssd1306_DrawCharcRK6font_t+0x14c>)
 8008ff4:	715a      	strb	r2, [r3, #5]
				ssd1306_DrawPixel(SSD1306.CurrentX + i/2, SSD1306.CurrentY + j);
 8008ff6:	4b19      	ldr	r3, [pc, #100]	; (800905c <_Z16ssd1306_DrawCharcRK6font_t+0x14c>)
 8008ff8:	881b      	ldrh	r3, [r3, #0]
 8008ffa:	b2da      	uxtb	r2, r3
 8008ffc:	69fb      	ldr	r3, [r7, #28]
 8008ffe:	085b      	lsrs	r3, r3, #1
 8009000:	b2db      	uxtb	r3, r3
 8009002:	4413      	add	r3, r2
 8009004:	b2d8      	uxtb	r0, r3
 8009006:	4b15      	ldr	r3, [pc, #84]	; (800905c <_Z16ssd1306_DrawCharcRK6font_t+0x14c>)
 8009008:	885b      	ldrh	r3, [r3, #2]
 800900a:	b2da      	uxtb	r2, r3
 800900c:	69bb      	ldr	r3, [r7, #24]
 800900e:	b2db      	uxtb	r3, r3
 8009010:	4413      	add	r3, r2
 8009012:	b2db      	uxtb	r3, r3
 8009014:	4619      	mov	r1, r3
 8009016:	f7ff fc39 	bl	800888c <_Z17ssd1306_DrawPixelhh>
				SSD1306.Color = (SSD1306_COLOR)!SSD1306.Color;
 800901a:	4b10      	ldr	r3, [pc, #64]	; (800905c <_Z16ssd1306_DrawCharcRK6font_t+0x14c>)
 800901c:	795b      	ldrb	r3, [r3, #5]
 800901e:	2b00      	cmp	r3, #0
 8009020:	bf0c      	ite	eq
 8009022:	2301      	moveq	r3, #1
 8009024:	2300      	movne	r3, #0
 8009026:	b2db      	uxtb	r3, r3
 8009028:	461a      	mov	r2, r3
 800902a:	4b0c      	ldr	r3, [pc, #48]	; (800905c <_Z16ssd1306_DrawCharcRK6font_t+0x14c>)
 800902c:	715a      	strb	r2, [r3, #5]
		for (uint32_t j = 0; j < font.height; j++)
 800902e:	69bb      	ldr	r3, [r7, #24]
 8009030:	3301      	adds	r3, #1
 8009032:	61bb      	str	r3, [r7, #24]
 8009034:	e7b4      	b.n	8008fa0 <_Z16ssd1306_DrawCharcRK6font_t+0x90>
	for (uint32_t i = 1; i < byteCount*2; i += 2)
 8009036:	69fb      	ldr	r3, [r7, #28]
 8009038:	3302      	adds	r3, #2
 800903a:	61fb      	str	r3, [r7, #28]
 800903c:	e780      	b.n	8008f40 <_Z16ssd1306_DrawCharcRK6font_t+0x30>
			}
		}
	}

	// The current space is now taken
	SSD1306.CurrentX += byteCount + 2;
 800903e:	4b07      	ldr	r3, [pc, #28]	; (800905c <_Z16ssd1306_DrawCharcRK6font_t+0x14c>)
 8009040:	881a      	ldrh	r2, [r3, #0]
 8009042:	693b      	ldr	r3, [r7, #16]
 8009044:	b29b      	uxth	r3, r3
 8009046:	4413      	add	r3, r2
 8009048:	b29b      	uxth	r3, r3
 800904a:	3302      	adds	r3, #2
 800904c:	b29a      	uxth	r2, r3
 800904e:	4b03      	ldr	r3, [pc, #12]	; (800905c <_Z16ssd1306_DrawCharcRK6font_t+0x14c>)
 8009050:	801a      	strh	r2, [r3, #0]

	// Return written char for validation
	return ch;
 8009052:	79fb      	ldrb	r3, [r7, #7]
}
 8009054:	4618      	mov	r0, r3
 8009056:	3720      	adds	r7, #32
 8009058:	46bd      	mov	sp, r7
 800905a:	bd80      	pop	{r7, pc}
 800905c:	20002dec 	.word	0x20002dec

08009060 <_Z20ssd1306_DrawUtf8ChartRK6font_t>:
//--------------------------------------------------------------
uint16_t ssd1306_DrawUtf8Char(uint16_t ch, const font_t& font)
{
 8009060:	b580      	push	{r7, lr}
 8009062:	b088      	sub	sp, #32
 8009064:	af00      	add	r7, sp, #0
 8009066:	4603      	mov	r3, r0
 8009068:	6039      	str	r1, [r7, #0]
 800906a:	80fb      	strh	r3, [r7, #6]
	uint8_t ch_pos;

	if(ch >= 0xd090 && ch < 0xd180)
 800906c:	88fb      	ldrh	r3, [r7, #6]
 800906e:	f24d 028f 	movw	r2, #53391	; 0xd08f
 8009072:	4293      	cmp	r3, r2
 8009074:	d909      	bls.n	800908a <_Z20ssd1306_DrawUtf8ChartRK6font_t+0x2a>
 8009076:	88fb      	ldrh	r3, [r7, #6]
 8009078:	f24d 127f 	movw	r2, #53631	; 0xd17f
 800907c:	4293      	cmp	r3, r2
 800907e:	d804      	bhi.n	800908a <_Z20ssd1306_DrawUtf8ChartRK6font_t+0x2a>
		ch_pos = (ch - 0xd090) + (0x80 - (0x20 + 1));
 8009080:	88fb      	ldrh	r3, [r7, #6]
 8009082:	b2db      	uxtb	r3, r3
 8009084:	3b31      	subs	r3, #49	; 0x31
 8009086:	77fb      	strb	r3, [r7, #31]
 8009088:	e00d      	b.n	80090a6 <_Z20ssd1306_DrawUtf8ChartRK6font_t+0x46>
	else if(ch >= 0xd180)
 800908a:	88fb      	ldrh	r3, [r7, #6]
 800908c:	f24d 127f 	movw	r2, #53631	; 0xd17f
 8009090:	4293      	cmp	r3, r2
 8009092:	d904      	bls.n	800909e <_Z20ssd1306_DrawUtf8ChartRK6font_t+0x3e>
		ch_pos = (ch - 0xd090) - (0x80 - (0x20 - 1));
 8009094:	88fb      	ldrh	r3, [r7, #6]
 8009096:	b2db      	uxtb	r3, r3
 8009098:	330f      	adds	r3, #15
 800909a:	77fb      	strb	r3, [r7, #31]
 800909c:	e003      	b.n	80090a6 <_Z20ssd1306_DrawUtf8ChartRK6font_t+0x46>
	else
		ch_pos = ch - 32;
 800909e:	88fb      	ldrh	r3, [r7, #6]
 80090a0:	b2db      	uxtb	r3, r3
 80090a2:	3b20      	subs	r3, #32
 80090a4:	77fb      	strb	r3, [r7, #31]

	// Use the font to write
	uint32_t byte_count = font.data[ch_pos * (font.width*2 + 1)];
 80090a6:	683b      	ldr	r3, [r7, #0]
 80090a8:	685a      	ldr	r2, [r3, #4]
 80090aa:	7ffb      	ldrb	r3, [r7, #31]
 80090ac:	6839      	ldr	r1, [r7, #0]
 80090ae:	7809      	ldrb	r1, [r1, #0]
 80090b0:	0049      	lsls	r1, r1, #1
 80090b2:	3101      	adds	r1, #1
 80090b4:	fb01 f303 	mul.w	r3, r1, r3
 80090b8:	005b      	lsls	r3, r3, #1
 80090ba:	4413      	add	r3, r2
 80090bc:	881b      	ldrh	r3, [r3, #0]
 80090be:	613b      	str	r3, [r7, #16]

	for (uint32_t i = 1; i < byte_count*2; i += 2)
 80090c0:	2301      	movs	r3, #1
 80090c2:	61bb      	str	r3, [r7, #24]
 80090c4:	693b      	ldr	r3, [r7, #16]
 80090c6:	005b      	lsls	r3, r3, #1
 80090c8:	69ba      	ldr	r2, [r7, #24]
 80090ca:	429a      	cmp	r2, r3
 80090cc:	d275      	bcs.n	80091ba <_Z20ssd1306_DrawUtf8ChartRK6font_t+0x15a>
	{
		uint32_t byte = font.data[ch_pos * (font.width*2 + 1) + i];
 80090ce:	683b      	ldr	r3, [r7, #0]
 80090d0:	685a      	ldr	r2, [r3, #4]
 80090d2:	7ffb      	ldrb	r3, [r7, #31]
 80090d4:	6839      	ldr	r1, [r7, #0]
 80090d6:	7809      	ldrb	r1, [r1, #0]
 80090d8:	0049      	lsls	r1, r1, #1
 80090da:	3101      	adds	r1, #1
 80090dc:	fb01 f303 	mul.w	r3, r1, r3
 80090e0:	4619      	mov	r1, r3
 80090e2:	69bb      	ldr	r3, [r7, #24]
 80090e4:	440b      	add	r3, r1
 80090e6:	005b      	lsls	r3, r3, #1
 80090e8:	4413      	add	r3, r2
 80090ea:	881b      	ldrh	r3, [r3, #0]
 80090ec:	60fb      	str	r3, [r7, #12]
		byte |= (font.data[ch_pos * (font.width*2 + 1) + i + 1]) << 8;
 80090ee:	683b      	ldr	r3, [r7, #0]
 80090f0:	685a      	ldr	r2, [r3, #4]
 80090f2:	7ffb      	ldrb	r3, [r7, #31]
 80090f4:	6839      	ldr	r1, [r7, #0]
 80090f6:	7809      	ldrb	r1, [r1, #0]
 80090f8:	0049      	lsls	r1, r1, #1
 80090fa:	3101      	adds	r1, #1
 80090fc:	fb01 f303 	mul.w	r3, r1, r3
 8009100:	4619      	mov	r1, r3
 8009102:	69bb      	ldr	r3, [r7, #24]
 8009104:	440b      	add	r3, r1
 8009106:	3301      	adds	r3, #1
 8009108:	005b      	lsls	r3, r3, #1
 800910a:	4413      	add	r3, r2
 800910c:	881b      	ldrh	r3, [r3, #0]
 800910e:	021b      	lsls	r3, r3, #8
 8009110:	461a      	mov	r2, r3
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	4313      	orrs	r3, r2
 8009116:	60fb      	str	r3, [r7, #12]

		for (uint32_t j = 0; j < font.height; j++)
 8009118:	2300      	movs	r3, #0
 800911a:	617b      	str	r3, [r7, #20]
 800911c:	683b      	ldr	r3, [r7, #0]
 800911e:	785b      	ldrb	r3, [r3, #1]
 8009120:	461a      	mov	r2, r3
 8009122:	697b      	ldr	r3, [r7, #20]
 8009124:	4293      	cmp	r3, r2
 8009126:	d244      	bcs.n	80091b2 <_Z20ssd1306_DrawUtf8ChartRK6font_t+0x152>
		{
			if ((byte >> j) & 0x0001)
 8009128:	68fa      	ldr	r2, [r7, #12]
 800912a:	697b      	ldr	r3, [r7, #20]
 800912c:	fa22 f303 	lsr.w	r3, r2, r3
 8009130:	f003 0301 	and.w	r3, r3, #1
 8009134:	2b00      	cmp	r3, #0
 8009136:	d012      	beq.n	800915e <_Z20ssd1306_DrawUtf8ChartRK6font_t+0xfe>
			{
				ssd1306_DrawPixel(SSD1306.CurrentX + i/2, SSD1306.CurrentY + j);
 8009138:	4b27      	ldr	r3, [pc, #156]	; (80091d8 <_Z20ssd1306_DrawUtf8ChartRK6font_t+0x178>)
 800913a:	881b      	ldrh	r3, [r3, #0]
 800913c:	b2da      	uxtb	r2, r3
 800913e:	69bb      	ldr	r3, [r7, #24]
 8009140:	085b      	lsrs	r3, r3, #1
 8009142:	b2db      	uxtb	r3, r3
 8009144:	4413      	add	r3, r2
 8009146:	b2d8      	uxtb	r0, r3
 8009148:	4b23      	ldr	r3, [pc, #140]	; (80091d8 <_Z20ssd1306_DrawUtf8ChartRK6font_t+0x178>)
 800914a:	885b      	ldrh	r3, [r3, #2]
 800914c:	b2da      	uxtb	r2, r3
 800914e:	697b      	ldr	r3, [r7, #20]
 8009150:	b2db      	uxtb	r3, r3
 8009152:	4413      	add	r3, r2
 8009154:	b2db      	uxtb	r3, r3
 8009156:	4619      	mov	r1, r3
 8009158:	f7ff fb98 	bl	800888c <_Z17ssd1306_DrawPixelhh>
 800915c:	e025      	b.n	80091aa <_Z20ssd1306_DrawUtf8ChartRK6font_t+0x14a>
			}
			else
			{
				SSD1306.Color = (SSD1306_COLOR)!SSD1306.Color;
 800915e:	4b1e      	ldr	r3, [pc, #120]	; (80091d8 <_Z20ssd1306_DrawUtf8ChartRK6font_t+0x178>)
 8009160:	795b      	ldrb	r3, [r3, #5]
 8009162:	2b00      	cmp	r3, #0
 8009164:	bf0c      	ite	eq
 8009166:	2301      	moveq	r3, #1
 8009168:	2300      	movne	r3, #0
 800916a:	b2db      	uxtb	r3, r3
 800916c:	461a      	mov	r2, r3
 800916e:	4b1a      	ldr	r3, [pc, #104]	; (80091d8 <_Z20ssd1306_DrawUtf8ChartRK6font_t+0x178>)
 8009170:	715a      	strb	r2, [r3, #5]
				ssd1306_DrawPixel(SSD1306.CurrentX + i/2, SSD1306.CurrentY + j);
 8009172:	4b19      	ldr	r3, [pc, #100]	; (80091d8 <_Z20ssd1306_DrawUtf8ChartRK6font_t+0x178>)
 8009174:	881b      	ldrh	r3, [r3, #0]
 8009176:	b2da      	uxtb	r2, r3
 8009178:	69bb      	ldr	r3, [r7, #24]
 800917a:	085b      	lsrs	r3, r3, #1
 800917c:	b2db      	uxtb	r3, r3
 800917e:	4413      	add	r3, r2
 8009180:	b2d8      	uxtb	r0, r3
 8009182:	4b15      	ldr	r3, [pc, #84]	; (80091d8 <_Z20ssd1306_DrawUtf8ChartRK6font_t+0x178>)
 8009184:	885b      	ldrh	r3, [r3, #2]
 8009186:	b2da      	uxtb	r2, r3
 8009188:	697b      	ldr	r3, [r7, #20]
 800918a:	b2db      	uxtb	r3, r3
 800918c:	4413      	add	r3, r2
 800918e:	b2db      	uxtb	r3, r3
 8009190:	4619      	mov	r1, r3
 8009192:	f7ff fb7b 	bl	800888c <_Z17ssd1306_DrawPixelhh>
				SSD1306.Color = (SSD1306_COLOR)!SSD1306.Color;
 8009196:	4b10      	ldr	r3, [pc, #64]	; (80091d8 <_Z20ssd1306_DrawUtf8ChartRK6font_t+0x178>)
 8009198:	795b      	ldrb	r3, [r3, #5]
 800919a:	2b00      	cmp	r3, #0
 800919c:	bf0c      	ite	eq
 800919e:	2301      	moveq	r3, #1
 80091a0:	2300      	movne	r3, #0
 80091a2:	b2db      	uxtb	r3, r3
 80091a4:	461a      	mov	r2, r3
 80091a6:	4b0c      	ldr	r3, [pc, #48]	; (80091d8 <_Z20ssd1306_DrawUtf8ChartRK6font_t+0x178>)
 80091a8:	715a      	strb	r2, [r3, #5]
		for (uint32_t j = 0; j < font.height; j++)
 80091aa:	697b      	ldr	r3, [r7, #20]
 80091ac:	3301      	adds	r3, #1
 80091ae:	617b      	str	r3, [r7, #20]
 80091b0:	e7b4      	b.n	800911c <_Z20ssd1306_DrawUtf8ChartRK6font_t+0xbc>
	for (uint32_t i = 1; i < byte_count*2; i += 2)
 80091b2:	69bb      	ldr	r3, [r7, #24]
 80091b4:	3302      	adds	r3, #2
 80091b6:	61bb      	str	r3, [r7, #24]
 80091b8:	e784      	b.n	80090c4 <_Z20ssd1306_DrawUtf8ChartRK6font_t+0x64>
			}
		}
	}

	// The current space is now taken
	SSD1306.CurrentX += byte_count + 2;
 80091ba:	4b07      	ldr	r3, [pc, #28]	; (80091d8 <_Z20ssd1306_DrawUtf8ChartRK6font_t+0x178>)
 80091bc:	881a      	ldrh	r2, [r3, #0]
 80091be:	693b      	ldr	r3, [r7, #16]
 80091c0:	b29b      	uxth	r3, r3
 80091c2:	4413      	add	r3, r2
 80091c4:	b29b      	uxth	r3, r3
 80091c6:	3302      	adds	r3, #2
 80091c8:	b29a      	uxth	r2, r3
 80091ca:	4b03      	ldr	r3, [pc, #12]	; (80091d8 <_Z20ssd1306_DrawUtf8ChartRK6font_t+0x178>)
 80091cc:	801a      	strh	r2, [r3, #0]

	// Return written char for validation
	return ch;
 80091ce:	88fb      	ldrh	r3, [r7, #6]
}
 80091d0:	4618      	mov	r0, r3
 80091d2:	3720      	adds	r7, #32
 80091d4:	46bd      	mov	sp, r7
 80091d6:	bd80      	pop	{r7, pc}
 80091d8:	20002dec 	.word	0x20002dec

080091dc <_Z18ssd1306_DrawStringPcRK6font_t>:
//
//  Write full string to screenbuffer
//
char ssd1306_DrawString(char* str, const font_t& font)
{
 80091dc:	b580      	push	{r7, lr}
 80091de:	b084      	sub	sp, #16
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	6078      	str	r0, [r7, #4]
 80091e4:	6039      	str	r1, [r7, #0]
	uint8_t len = strlen(str);
 80091e6:	6878      	ldr	r0, [r7, #4]
 80091e8:	f7f6 fff2 	bl	80001d0 <strlen>
 80091ec:	4603      	mov	r3, r0
 80091ee:	73bb      	strb	r3, [r7, #14]

	if(len > 0)
 80091f0:	7bbb      	ldrb	r3, [r7, #14]
 80091f2:	2b00      	cmp	r3, #0
 80091f4:	d04b      	beq.n	800928e <_Z18ssd1306_DrawStringPcRK6font_t+0xb2>
	{
		uint8_t i = 0;
 80091f6:	2300      	movs	r3, #0
 80091f8:	73fb      	strb	r3, [r7, #15]

		while(i < len)
 80091fa:	7bfa      	ldrb	r2, [r7, #15]
 80091fc:	7bbb      	ldrb	r3, [r7, #14]
 80091fe:	429a      	cmp	r2, r3
 8009200:	d245      	bcs.n	800928e <_Z18ssd1306_DrawStringPcRK6font_t+0xb2>
		{
			uint16_t ch1 = (*(str + i));
 8009202:	7bfb      	ldrb	r3, [r7, #15]
 8009204:	687a      	ldr	r2, [r7, #4]
 8009206:	4413      	add	r3, r2
 8009208:	781b      	ldrb	r3, [r3, #0]
 800920a:	81bb      	strh	r3, [r7, #12]

			if(ch1 == 0xd0 || ch1 == 0xd1)
 800920c:	89bb      	ldrh	r3, [r7, #12]
 800920e:	2bd0      	cmp	r3, #208	; 0xd0
 8009210:	d002      	beq.n	8009218 <_Z18ssd1306_DrawStringPcRK6font_t+0x3c>
 8009212:	89bb      	ldrh	r3, [r7, #12]
 8009214:	2bd1      	cmp	r3, #209	; 0xd1
 8009216:	d123      	bne.n	8009260 <_Z18ssd1306_DrawStringPcRK6font_t+0x84>
			{
				uint16_t ch2 = *(str + i + 1);
 8009218:	7bfb      	ldrb	r3, [r7, #15]
 800921a:	3301      	adds	r3, #1
 800921c:	687a      	ldr	r2, [r7, #4]
 800921e:	4413      	add	r3, r2
 8009220:	781b      	ldrb	r3, [r3, #0]
 8009222:	817b      	strh	r3, [r7, #10]
				uint16_t s = ((ch1 << 8) | ch2);
 8009224:	89bb      	ldrh	r3, [r7, #12]
 8009226:	021b      	lsls	r3, r3, #8
 8009228:	b21a      	sxth	r2, r3
 800922a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800922e:	4313      	orrs	r3, r2
 8009230:	b21b      	sxth	r3, r3
 8009232:	813b      	strh	r3, [r7, #8]

				if(ssd1306_DrawUtf8Char(s, font) != s)
 8009234:	893b      	ldrh	r3, [r7, #8]
 8009236:	6839      	ldr	r1, [r7, #0]
 8009238:	4618      	mov	r0, r3
 800923a:	f7ff ff11 	bl	8009060 <_Z20ssd1306_DrawUtf8ChartRK6font_t>
 800923e:	4603      	mov	r3, r0
 8009240:	461a      	mov	r2, r3
 8009242:	893b      	ldrh	r3, [r7, #8]
 8009244:	4293      	cmp	r3, r2
 8009246:	bf14      	ite	ne
 8009248:	2301      	movne	r3, #1
 800924a:	2300      	moveq	r3, #0
 800924c:	b2db      	uxtb	r3, r3
 800924e:	2b00      	cmp	r3, #0
 8009250:	d002      	beq.n	8009258 <_Z18ssd1306_DrawStringPcRK6font_t+0x7c>
				{
					// Char could not be written
					return *str;
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	781b      	ldrb	r3, [r3, #0]
 8009256:	e01c      	b.n	8009292 <_Z18ssd1306_DrawStringPcRK6font_t+0xb6>
				}

				i += 2;
 8009258:	7bfb      	ldrb	r3, [r7, #15]
 800925a:	3302      	adds	r3, #2
 800925c:	73fb      	strb	r3, [r7, #15]
 800925e:	e015      	b.n	800928c <_Z18ssd1306_DrawStringPcRK6font_t+0xb0>
			}
			else
			{
				if(ssd1306_DrawChar(ch1, font) != ch1)
 8009260:	89bb      	ldrh	r3, [r7, #12]
 8009262:	b2db      	uxtb	r3, r3
 8009264:	6839      	ldr	r1, [r7, #0]
 8009266:	4618      	mov	r0, r3
 8009268:	f7ff fe52 	bl	8008f10 <_Z16ssd1306_DrawCharcRK6font_t>
 800926c:	4603      	mov	r3, r0
 800926e:	461a      	mov	r2, r3
 8009270:	89bb      	ldrh	r3, [r7, #12]
 8009272:	429a      	cmp	r2, r3
 8009274:	bf14      	ite	ne
 8009276:	2301      	movne	r3, #1
 8009278:	2300      	moveq	r3, #0
 800927a:	b2db      	uxtb	r3, r3
 800927c:	2b00      	cmp	r3, #0
 800927e:	d002      	beq.n	8009286 <_Z18ssd1306_DrawStringPcRK6font_t+0xaa>
				{
					// Char could not be written
					return *str;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	781b      	ldrb	r3, [r3, #0]
 8009284:	e005      	b.n	8009292 <_Z18ssd1306_DrawStringPcRK6font_t+0xb6>
				}

				i++;
 8009286:	7bfb      	ldrb	r3, [r7, #15]
 8009288:	3301      	adds	r3, #1
 800928a:	73fb      	strb	r3, [r7, #15]
		while(i < len)
 800928c:	e7b5      	b.n	80091fa <_Z18ssd1306_DrawStringPcRK6font_t+0x1e>
			}
		}
	}

	// Everything ok
	return *str;
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	781b      	ldrb	r3, [r3, #0]
}
 8009292:	4618      	mov	r0, r3
 8009294:	3710      	adds	r7, #16
 8009296:	46bd      	mov	sp, r7
 8009298:	bd80      	pop	{r7, pc}

0800929a <_Z18ssd1306_DrawStringRK9RectanglePcRK6font_t17SSD1306_Alignment>:
//-------------------------------------------------------------------------------------------------------
char ssd1306_DrawString(const Rectangle& rect, char* str, const font_t& font, const SSD1306_Alignment align)
{
 800929a:	b590      	push	{r4, r7, lr}
 800929c:	b095      	sub	sp, #84	; 0x54
 800929e:	af00      	add	r7, sp, #0
 80092a0:	60f8      	str	r0, [r7, #12]
 80092a2:	60b9      	str	r1, [r7, #8]
 80092a4:	607a      	str	r2, [r7, #4]
 80092a6:	70fb      	strb	r3, [r7, #3]
	Rectangle rect_str = ssd1306_BoundString(str, font);
 80092a8:	f107 0314 	add.w	r3, r7, #20
 80092ac:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80092b0:	687a      	ldr	r2, [r7, #4]
 80092b2:	68b9      	ldr	r1, [r7, #8]
 80092b4:	4618      	mov	r0, r3
 80092b6:	f000 f8e1 	bl	800947c <_Z19ssd1306_BoundStringPKcRK6font_tf>
	char ch = '\0';
 80092ba:	2300      	movs	r3, #0
 80092bc:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if(rect.isValid() && rect_str.isValid())
 80092c0:	68f8      	ldr	r0, [r7, #12]
 80092c2:	f7ff f9bc 	bl	800863e <_ZNK9Rectangle7isValidEv>
 80092c6:	4603      	mov	r3, r0
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d009      	beq.n	80092e0 <_Z18ssd1306_DrawStringRK9RectanglePcRK6font_t17SSD1306_Alignment+0x46>
 80092cc:	f107 0314 	add.w	r3, r7, #20
 80092d0:	4618      	mov	r0, r3
 80092d2:	f7ff f9b4 	bl	800863e <_ZNK9Rectangle7isValidEv>
 80092d6:	4603      	mov	r3, r0
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d001      	beq.n	80092e0 <_Z18ssd1306_DrawStringRK9RectanglePcRK6font_t17SSD1306_Alignment+0x46>
 80092dc:	2301      	movs	r3, #1
 80092de:	e000      	b.n	80092e2 <_Z18ssd1306_DrawStringRK9RectanglePcRK6font_t17SSD1306_Alignment+0x48>
 80092e0:	2300      	movs	r3, #0
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	f000 809f 	beq.w	8009426 <_Z18ssd1306_DrawStringRK9RectanglePcRK6font_t17SSD1306_Alignment+0x18c>
	{
		uint32_t pos_x = rect.X();
 80092e8:	68f8      	ldr	r0, [r7, #12]
 80092ea:	f7fe feba 	bl	8008062 <_ZNK9Rectangle1XEv>
 80092ee:	64b8      	str	r0, [r7, #72]	; 0x48
		uint32_t pos_y = rect.Y();
 80092f0:	68f8      	ldr	r0, [r7, #12]
 80092f2:	f7fe fec2 	bl	800807a <_ZNK9Rectangle1YEv>
 80092f6:	6478      	str	r0, [r7, #68]	; 0x44

		if(align & ALIGN_LEFT)
 80092f8:	78fb      	ldrb	r3, [r7, #3]
 80092fa:	f003 0301 	and.w	r3, r3, #1
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d007      	beq.n	8009312 <_Z18ssd1306_DrawStringRK9RectanglePcRK6font_t17SSD1306_Alignment+0x78>
		{
			pos_x += rect.left();
 8009302:	68f8      	ldr	r0, [r7, #12]
 8009304:	f7ff f958 	bl	80085b8 <_ZNK9Rectangle4leftEv>
 8009308:	4602      	mov	r2, r0
 800930a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800930c:	4413      	add	r3, r2
 800930e:	64bb      	str	r3, [r7, #72]	; 0x48
 8009310:	e036      	b.n	8009380 <_Z18ssd1306_DrawStringRK9RectanglePcRK6font_t17SSD1306_Alignment+0xe6>
		}
		else if(align & ALIGN_RIGHT)
 8009312:	78fb      	ldrb	r3, [r7, #3]
 8009314:	f003 0302 	and.w	r3, r3, #2
 8009318:	2b00      	cmp	r3, #0
 800931a:	d00e      	beq.n	800933a <_Z18ssd1306_DrawStringRK9RectanglePcRK6font_t17SSD1306_Alignment+0xa0>
		{
			pos_x += rect.right() - rect_str.Width();
 800931c:	68f8      	ldr	r0, [r7, #12]
 800931e:	f7ff f957 	bl	80085d0 <_ZNK9Rectangle5rightEv>
 8009322:	4604      	mov	r4, r0
 8009324:	f107 0314 	add.w	r3, r7, #20
 8009328:	4618      	mov	r0, r3
 800932a:	f7fe febe 	bl	80080aa <_ZNK9Rectangle5WidthEv>
 800932e:	4603      	mov	r3, r0
 8009330:	1ae3      	subs	r3, r4, r3
 8009332:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009334:	4413      	add	r3, r2
 8009336:	64bb      	str	r3, [r7, #72]	; 0x48
 8009338:	e022      	b.n	8009380 <_Z18ssd1306_DrawStringRK9RectanglePcRK6font_t17SSD1306_Alignment+0xe6>
		}
		else if(align & ALIGN_HCENTER)
 800933a:	78fb      	ldrb	r3, [r7, #3]
 800933c:	f003 0310 	and.w	r3, r3, #16
 8009340:	2b00      	cmp	r3, #0
 8009342:	d01d      	beq.n	8009380 <_Z18ssd1306_DrawStringRK9RectanglePcRK6font_t17SSD1306_Alignment+0xe6>
		{
			pos_x += rect.center().x() - rect_str.center().x();
 8009344:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009348:	68f9      	ldr	r1, [r7, #12]
 800934a:	4618      	mov	r0, r3
 800934c:	f7ff f98c 	bl	8008668 <_ZNK9Rectangle6centerEv>
 8009350:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009354:	4618      	mov	r0, r3
 8009356:	f7ff f908 	bl	800856a <_ZNK5Point1xEv>
 800935a:	4604      	mov	r4, r0
 800935c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009360:	f107 0214 	add.w	r2, r7, #20
 8009364:	4611      	mov	r1, r2
 8009366:	4618      	mov	r0, r3
 8009368:	f7ff f97e 	bl	8008668 <_ZNK9Rectangle6centerEv>
 800936c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009370:	4618      	mov	r0, r3
 8009372:	f7ff f8fa 	bl	800856a <_ZNK5Point1xEv>
 8009376:	4603      	mov	r3, r0
 8009378:	1ae3      	subs	r3, r4, r3
 800937a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800937c:	4413      	add	r3, r2
 800937e:	64bb      	str	r3, [r7, #72]	; 0x48
		}

		if(align & ALIGN_TOP)
 8009380:	78fb      	ldrb	r3, [r7, #3]
 8009382:	f003 0304 	and.w	r3, r3, #4
 8009386:	2b00      	cmp	r3, #0
 8009388:	d007      	beq.n	800939a <_Z18ssd1306_DrawStringRK9RectanglePcRK6font_t17SSD1306_Alignment+0x100>
		{
			pos_y += rect.top();
 800938a:	68f8      	ldr	r0, [r7, #12]
 800938c:	f7ff f92f 	bl	80085ee <_ZNK9Rectangle3topEv>
 8009390:	4602      	mov	r2, r0
 8009392:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009394:	4413      	add	r3, r2
 8009396:	647b      	str	r3, [r7, #68]	; 0x44
 8009398:	e036      	b.n	8009408 <_Z18ssd1306_DrawStringRK9RectanglePcRK6font_t17SSD1306_Alignment+0x16e>
		}
		else if(align & ALIGN_BOTTOM)
 800939a:	78fb      	ldrb	r3, [r7, #3]
 800939c:	f003 0308 	and.w	r3, r3, #8
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d00e      	beq.n	80093c2 <_Z18ssd1306_DrawStringRK9RectanglePcRK6font_t17SSD1306_Alignment+0x128>
		{
			pos_y += rect.bottom() - rect_str.Height();
 80093a4:	68f8      	ldr	r0, [r7, #12]
 80093a6:	f7ff f8f8 	bl	800859a <_ZNK9Rectangle6bottomEv>
 80093aa:	4604      	mov	r4, r0
 80093ac:	f107 0314 	add.w	r3, r7, #20
 80093b0:	4618      	mov	r0, r3
 80093b2:	f7fe fe6e 	bl	8008092 <_ZNK9Rectangle6HeightEv>
 80093b6:	4603      	mov	r3, r0
 80093b8:	1ae3      	subs	r3, r4, r3
 80093ba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80093bc:	4413      	add	r3, r2
 80093be:	647b      	str	r3, [r7, #68]	; 0x44
 80093c0:	e022      	b.n	8009408 <_Z18ssd1306_DrawStringRK9RectanglePcRK6font_t17SSD1306_Alignment+0x16e>
		}
		else if(align & ALIGN_VCENTER)
 80093c2:	78fb      	ldrb	r3, [r7, #3]
 80093c4:	f003 0320 	and.w	r3, r3, #32
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d01d      	beq.n	8009408 <_Z18ssd1306_DrawStringRK9RectanglePcRK6font_t17SSD1306_Alignment+0x16e>
		{
			pos_y += rect.center().y() - rect_str.center().y();
 80093cc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80093d0:	68f9      	ldr	r1, [r7, #12]
 80093d2:	4618      	mov	r0, r3
 80093d4:	f7ff f948 	bl	8008668 <_ZNK9Rectangle6centerEv>
 80093d8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80093dc:	4618      	mov	r0, r3
 80093de:	f7ff f8d0 	bl	8008582 <_ZNK5Point1yEv>
 80093e2:	4604      	mov	r4, r0
 80093e4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80093e8:	f107 0214 	add.w	r2, r7, #20
 80093ec:	4611      	mov	r1, r2
 80093ee:	4618      	mov	r0, r3
 80093f0:	f7ff f93a 	bl	8008668 <_ZNK9Rectangle6centerEv>
 80093f4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80093f8:	4618      	mov	r0, r3
 80093fa:	f7ff f8c2 	bl	8008582 <_ZNK5Point1yEv>
 80093fe:	4603      	mov	r3, r0
 8009400:	1ae3      	subs	r3, r4, r3
 8009402:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009404:	4413      	add	r3, r2
 8009406:	647b      	str	r3, [r7, #68]	; 0x44
		}

		ssd1306_SetCursor(pos_x, pos_y);
 8009408:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800940a:	b2db      	uxtb	r3, r3
 800940c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800940e:	b2d2      	uxtb	r2, r2
 8009410:	4611      	mov	r1, r2
 8009412:	4618      	mov	r0, r3
 8009414:	f000 f80e 	bl	8009434 <_Z17ssd1306_SetCursorhh>
		ch = ssd1306_DrawString(str, font);
 8009418:	6879      	ldr	r1, [r7, #4]
 800941a:	68b8      	ldr	r0, [r7, #8]
 800941c:	f7ff fede 	bl	80091dc <_Z18ssd1306_DrawStringPcRK6font_t>
 8009420:	4603      	mov	r3, r0
 8009422:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	}

	return ch;
 8009426:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 800942a:	4618      	mov	r0, r3
 800942c:	3754      	adds	r7, #84	; 0x54
 800942e:	46bd      	mov	sp, r7
 8009430:	bd90      	pop	{r4, r7, pc}
	...

08009434 <_Z17ssd1306_SetCursorhh>:

//
//	Position the cursor
//
void ssd1306_SetCursor(uint8_t x, uint8_t y)
{
 8009434:	b480      	push	{r7}
 8009436:	b083      	sub	sp, #12
 8009438:	af00      	add	r7, sp, #0
 800943a:	4603      	mov	r3, r0
 800943c:	460a      	mov	r2, r1
 800943e:	71fb      	strb	r3, [r7, #7]
 8009440:	4613      	mov	r3, r2
 8009442:	71bb      	strb	r3, [r7, #6]
	SSD1306.CurrentX = x;
 8009444:	79fb      	ldrb	r3, [r7, #7]
 8009446:	b29a      	uxth	r2, r3
 8009448:	4b05      	ldr	r3, [pc, #20]	; (8009460 <_Z17ssd1306_SetCursorhh+0x2c>)
 800944a:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = y;
 800944c:	79bb      	ldrb	r3, [r7, #6]
 800944e:	b29a      	uxth	r2, r3
 8009450:	4b03      	ldr	r3, [pc, #12]	; (8009460 <_Z17ssd1306_SetCursorhh+0x2c>)
 8009452:	805a      	strh	r2, [r3, #2]
}
 8009454:	bf00      	nop
 8009456:	370c      	adds	r7, #12
 8009458:	46bd      	mov	sp, r7
 800945a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800945e:	4770      	bx	lr
 8009460:	20002dec 	.word	0x20002dec

08009464 <_Z13ssd1306_Clearv>:
	ssd1306_WriteCommand(SEGREMAP);
	ssd1306_WriteCommand(COMSCANDEC);           //Mirror screen
}
//------------------
void ssd1306_Clear()
{
 8009464:	b580      	push	{r7, lr}
 8009466:	af00      	add	r7, sp, #0
	memset(SSD1306_Buffer, 0, SSD1306_BUFFER_SIZE);
 8009468:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800946c:	2100      	movs	r1, #0
 800946e:	4802      	ldr	r0, [pc, #8]	; (8009478 <_Z13ssd1306_Clearv+0x14>)
 8009470:	f000 f928 	bl	80096c4 <memset>
}
 8009474:	bf00      	nop
 8009476:	bd80      	pop	{r7, pc}
 8009478:	20002df8 	.word	0x20002df8

0800947c <_Z19ssd1306_BoundStringPKcRK6font_tf>:
		ssd1306_SetColor(Inverse);
	}
}
//-------------------------------------------------------------------------------
Rectangle ssd1306_BoundString(const char *str, const font_t& font, float factor)
{
 800947c:	b580      	push	{r7, lr}
 800947e:	b088      	sub	sp, #32
 8009480:	af00      	add	r7, sp, #0
 8009482:	60f8      	str	r0, [r7, #12]
 8009484:	60b9      	str	r1, [r7, #8]
 8009486:	607a      	str	r2, [r7, #4]
 8009488:	ed87 0a00 	vstr	s0, [r7]
	Rectangle rect;
 800948c:	68f8      	ldr	r0, [r7, #12]
 800948e:	f7fe fdd1 	bl	8008034 <_ZN9RectangleC1Ev>
	uint8_t len = strlen(str);
 8009492:	68b8      	ldr	r0, [r7, #8]
 8009494:	f7f6 fe9c 	bl	80001d0 <strlen>
 8009498:	4603      	mov	r3, r0
 800949a:	753b      	strb	r3, [r7, #20]
	uint8_t ch_count = 0;
 800949c:	2300      	movs	r3, #0
 800949e:	77fb      	strb	r3, [r7, #31]

	if(len > 0)
 80094a0:	7d3b      	ldrb	r3, [r7, #20]
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	f000 8082 	beq.w	80095ac <_Z19ssd1306_BoundStringPKcRK6font_tf+0x130>
	{
		uint8_t i = 0;
 80094a8:	2300      	movs	r3, #0
 80094aa:	77bb      	strb	r3, [r7, #30]
		uint32_t w = 0;
 80094ac:	2300      	movs	r3, #0
 80094ae:	61bb      	str	r3, [r7, #24]

		while(i < len)
 80094b0:	7fba      	ldrb	r2, [r7, #30]
 80094b2:	7d3b      	ldrb	r3, [r7, #20]
 80094b4:	429a      	cmp	r2, r3
 80094b6:	d24e      	bcs.n	8009556 <_Z19ssd1306_BoundStringPKcRK6font_tf+0xda>
		{
			uint16_t ch = (*(str + i));
 80094b8:	7fbb      	ldrb	r3, [r7, #30]
 80094ba:	68ba      	ldr	r2, [r7, #8]
 80094bc:	4413      	add	r3, r2
 80094be:	781b      	ldrb	r3, [r3, #0]
 80094c0:	82fb      	strh	r3, [r7, #22]

			if(ch == 0xd0 || ch == 0xd1)
 80094c2:	8afb      	ldrh	r3, [r7, #22]
 80094c4:	2bd0      	cmp	r3, #208	; 0xd0
 80094c6:	d002      	beq.n	80094ce <_Z19ssd1306_BoundStringPKcRK6font_tf+0x52>
 80094c8:	8afb      	ldrh	r3, [r7, #22]
 80094ca:	2bd1      	cmp	r3, #209	; 0xd1
 80094cc:	d10f      	bne.n	80094ee <_Z19ssd1306_BoundStringPKcRK6font_tf+0x72>
			{
				ch = (ch << 8) | *(str + i + 1);
 80094ce:	8afb      	ldrh	r3, [r7, #22]
 80094d0:	021b      	lsls	r3, r3, #8
 80094d2:	b21a      	sxth	r2, r3
 80094d4:	7fbb      	ldrb	r3, [r7, #30]
 80094d6:	3301      	adds	r3, #1
 80094d8:	68b9      	ldr	r1, [r7, #8]
 80094da:	440b      	add	r3, r1
 80094dc:	781b      	ldrb	r3, [r3, #0]
 80094de:	b21b      	sxth	r3, r3
 80094e0:	4313      	orrs	r3, r2
 80094e2:	b21b      	sxth	r3, r3
 80094e4:	82fb      	strh	r3, [r7, #22]
				i += 2;
 80094e6:	7fbb      	ldrb	r3, [r7, #30]
 80094e8:	3302      	adds	r3, #2
 80094ea:	77bb      	strb	r3, [r7, #30]
 80094ec:	e002      	b.n	80094f4 <_Z19ssd1306_BoundStringPKcRK6font_tf+0x78>
			}
			else
			{
				i++;
 80094ee:	7fbb      	ldrb	r3, [r7, #30]
 80094f0:	3301      	adds	r3, #1
 80094f2:	77bb      	strb	r3, [r7, #30]
			}

			uint8_t ch_pos;

			if(ch >= 0xd090 && ch < 0xd180)
 80094f4:	8afb      	ldrh	r3, [r7, #22]
 80094f6:	f24d 028f 	movw	r2, #53391	; 0xd08f
 80094fa:	4293      	cmp	r3, r2
 80094fc:	d909      	bls.n	8009512 <_Z19ssd1306_BoundStringPKcRK6font_tf+0x96>
 80094fe:	8afb      	ldrh	r3, [r7, #22]
 8009500:	f24d 127f 	movw	r2, #53631	; 0xd17f
 8009504:	4293      	cmp	r3, r2
 8009506:	d804      	bhi.n	8009512 <_Z19ssd1306_BoundStringPKcRK6font_tf+0x96>
				ch_pos = (ch - 0xd090) + (0x80 - (0x20 + 1));
 8009508:	8afb      	ldrh	r3, [r7, #22]
 800950a:	b2db      	uxtb	r3, r3
 800950c:	3b31      	subs	r3, #49	; 0x31
 800950e:	757b      	strb	r3, [r7, #21]
 8009510:	e00d      	b.n	800952e <_Z19ssd1306_BoundStringPKcRK6font_tf+0xb2>
			else if(ch >= 0xd180)
 8009512:	8afb      	ldrh	r3, [r7, #22]
 8009514:	f24d 127f 	movw	r2, #53631	; 0xd17f
 8009518:	4293      	cmp	r3, r2
 800951a:	d904      	bls.n	8009526 <_Z19ssd1306_BoundStringPKcRK6font_tf+0xaa>
				ch_pos = (ch - 0xd090) - (0x80 - (0x20 - 1));
 800951c:	8afb      	ldrh	r3, [r7, #22]
 800951e:	b2db      	uxtb	r3, r3
 8009520:	330f      	adds	r3, #15
 8009522:	757b      	strb	r3, [r7, #21]
 8009524:	e003      	b.n	800952e <_Z19ssd1306_BoundStringPKcRK6font_tf+0xb2>
			else
				ch_pos = ch - 32;
 8009526:	8afb      	ldrh	r3, [r7, #22]
 8009528:	b2db      	uxtb	r3, r3
 800952a:	3b20      	subs	r3, #32
 800952c:	757b      	strb	r3, [r7, #21]

			w += font.data[ch_pos * (font.width*2 + 1)];
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	685a      	ldr	r2, [r3, #4]
 8009532:	7d7b      	ldrb	r3, [r7, #21]
 8009534:	6879      	ldr	r1, [r7, #4]
 8009536:	7809      	ldrb	r1, [r1, #0]
 8009538:	0049      	lsls	r1, r1, #1
 800953a:	3101      	adds	r1, #1
 800953c:	fb01 f303 	mul.w	r3, r1, r3
 8009540:	005b      	lsls	r3, r3, #1
 8009542:	4413      	add	r3, r2
 8009544:	881b      	ldrh	r3, [r3, #0]
 8009546:	461a      	mov	r2, r3
 8009548:	69bb      	ldr	r3, [r7, #24]
 800954a:	4413      	add	r3, r2
 800954c:	61bb      	str	r3, [r7, #24]
			ch_count++;
 800954e:	7ffb      	ldrb	r3, [r7, #31]
 8009550:	3301      	adds	r3, #1
 8009552:	77fb      	strb	r3, [r7, #31]
		while(i < len)
 8009554:	e7ac      	b.n	80094b0 <_Z19ssd1306_BoundStringPKcRK6font_tf+0x34>
		}

		if(ch_count > 1)
 8009556:	7ffb      	ldrb	r3, [r7, #31]
 8009558:	2b01      	cmp	r3, #1
 800955a:	d906      	bls.n	800956a <_Z19ssd1306_BoundStringPKcRK6font_tf+0xee>
			w += 2*(ch_count - 1);
 800955c:	7ffb      	ldrb	r3, [r7, #31]
 800955e:	3b01      	subs	r3, #1
 8009560:	005b      	lsls	r3, r3, #1
 8009562:	461a      	mov	r2, r3
 8009564:	69bb      	ldr	r3, [r7, #24]
 8009566:	4413      	add	r3, r2
 8009568:	61bb      	str	r3, [r7, #24]

		rect.setWidth(w*factor);
 800956a:	69bb      	ldr	r3, [r7, #24]
 800956c:	ee07 3a90 	vmov	s15, r3
 8009570:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009574:	edd7 7a00 	vldr	s15, [r7]
 8009578:	ee67 7a27 	vmul.f32	s15, s14, s15
 800957c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009580:	ee17 1a90 	vmov	r1, s15
 8009584:	68f8      	ldr	r0, [r7, #12]
 8009586:	f7ff f83e 	bl	8008606 <_ZN9Rectangle8setWidthEm>
		rect.setHeight(font.height*factor);
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	785b      	ldrb	r3, [r3, #1]
 800958e:	ee07 3a90 	vmov	s15, r3
 8009592:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009596:	edd7 7a00 	vldr	s15, [r7]
 800959a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800959e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80095a2:	ee17 1a90 	vmov	r1, s15
 80095a6:	68f8      	ldr	r0, [r7, #12]
 80095a8:	f7ff f83b 	bl	8008622 <_ZN9Rectangle9setHeightEm>
	}

	return rect;
 80095ac:	bf00      	nop
}
 80095ae:	68f8      	ldr	r0, [r7, #12]
 80095b0:	3720      	adds	r7, #32
 80095b2:	46bd      	mov	sp, r7
 80095b4:	bd80      	pop	{r7, pc}
	...

080095b8 <_ZL20ssd1306_WriteCommandh>:
///
//  Send a byte to the command register
//
static void ssd1306_WriteCommand(uint8_t command)
{
 80095b8:	b580      	push	{r7, lr}
 80095ba:	b084      	sub	sp, #16
 80095bc:	af02      	add	r7, sp, #8
 80095be:	4603      	mov	r3, r0
 80095c0:	71fb      	strb	r3, [r7, #7]
#ifdef USE_DMA
	while(HAL_I2C_GetState(_hi2c) != HAL_I2C_STATE_READY);
 80095c2:	4b0e      	ldr	r3, [pc, #56]	; (80095fc <_ZL20ssd1306_WriteCommandh+0x44>)
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	4618      	mov	r0, r3
 80095c8:	f7f8 fb87 	bl	8001cda <HAL_I2C_GetState>
 80095cc:	4603      	mov	r3, r0
 80095ce:	2b20      	cmp	r3, #32
 80095d0:	bf14      	ite	ne
 80095d2:	2301      	movne	r3, #1
 80095d4:	2300      	moveq	r3, #0
 80095d6:	b2db      	uxtb	r3, r3
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d000      	beq.n	80095de <_ZL20ssd1306_WriteCommandh+0x26>
 80095dc:	e7f1      	b.n	80095c2 <_ZL20ssd1306_WriteCommandh+0xa>
	HAL_I2C_Mem_Write_DMA(_hi2c, SSD1306_I2C_ADDR, 0x00, 1, &command, 1);
 80095de:	4b07      	ldr	r3, [pc, #28]	; (80095fc <_ZL20ssd1306_WriteCommandh+0x44>)
 80095e0:	6818      	ldr	r0, [r3, #0]
 80095e2:	2301      	movs	r3, #1
 80095e4:	9301      	str	r3, [sp, #4]
 80095e6:	1dfb      	adds	r3, r7, #7
 80095e8:	9300      	str	r3, [sp, #0]
 80095ea:	2301      	movs	r3, #1
 80095ec:	2200      	movs	r2, #0
 80095ee:	2178      	movs	r1, #120	; 0x78
 80095f0:	f7f8 f8fe 	bl	80017f0 <HAL_I2C_Mem_Write_DMA>
#else
	HAL_I2C_Mem_Write(_hi2c, SSD1306_I2C_ADDR, 0x00, 1, &command, 1, 10);
#endif
}
 80095f4:	bf00      	nop
 80095f6:	3708      	adds	r7, #8
 80095f8:	46bd      	mov	sp, r7
 80095fa:	bd80      	pop	{r7, pc}
 80095fc:	20002df4 	.word	0x20002df4

08009600 <_ZL17ssd1306_WriteDataPht>:

static void ssd1306_WriteData(uint8_t* data, uint16_t size)
{
 8009600:	b580      	push	{r7, lr}
 8009602:	b084      	sub	sp, #16
 8009604:	af02      	add	r7, sp, #8
 8009606:	6078      	str	r0, [r7, #4]
 8009608:	460b      	mov	r3, r1
 800960a:	807b      	strh	r3, [r7, #2]
#ifdef USE_DMA
	while(HAL_I2C_GetState(_hi2c) != HAL_I2C_STATE_READY);
 800960c:	4b0e      	ldr	r3, [pc, #56]	; (8009648 <_ZL17ssd1306_WriteDataPht+0x48>)
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	4618      	mov	r0, r3
 8009612:	f7f8 fb62 	bl	8001cda <HAL_I2C_GetState>
 8009616:	4603      	mov	r3, r0
 8009618:	2b20      	cmp	r3, #32
 800961a:	bf14      	ite	ne
 800961c:	2301      	movne	r3, #1
 800961e:	2300      	moveq	r3, #0
 8009620:	b2db      	uxtb	r3, r3
 8009622:	2b00      	cmp	r3, #0
 8009624:	d000      	beq.n	8009628 <_ZL17ssd1306_WriteDataPht+0x28>
 8009626:	e7f1      	b.n	800960c <_ZL17ssd1306_WriteDataPht+0xc>
	HAL_I2C_Mem_Write_DMA(_hi2c, SSD1306_I2C_ADDR, 0x40, 1, data, size);
 8009628:	4b07      	ldr	r3, [pc, #28]	; (8009648 <_ZL17ssd1306_WriteDataPht+0x48>)
 800962a:	6818      	ldr	r0, [r3, #0]
 800962c:	887b      	ldrh	r3, [r7, #2]
 800962e:	9301      	str	r3, [sp, #4]
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	9300      	str	r3, [sp, #0]
 8009634:	2301      	movs	r3, #1
 8009636:	2240      	movs	r2, #64	; 0x40
 8009638:	2178      	movs	r1, #120	; 0x78
 800963a:	f7f8 f8d9 	bl	80017f0 <HAL_I2C_Mem_Write_DMA>
#else
	HAL_I2C_Mem_Write(_hi2c, SSD1306_I2C_ADDR, 0x40, 1, data, size, 100);
#endif
}
 800963e:	bf00      	nop
 8009640:	3708      	adds	r7, #8
 8009642:	46bd      	mov	sp, r7
 8009644:	bd80      	pop	{r7, pc}
 8009646:	bf00      	nop
 8009648:	20002df4 	.word	0x20002df4

0800964c <HAL_I2C_MemTxCpltCallback>:

#ifdef USE_DMA
void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800964c:	b480      	push	{r7}
 800964e:	b083      	sub	sp, #12
 8009650:	af00      	add	r7, sp, #0
 8009652:	6078      	str	r0, [r7, #4]
	if(hi2c->Instance == _hi2c->Instance)
	{
		//TODO:
	}
}
 8009654:	bf00      	nop
 8009656:	370c      	adds	r7, #12
 8009658:	46bd      	mov	sp, r7
 800965a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965e:	4770      	bx	lr

08009660 <__libc_init_array>:
 8009660:	b570      	push	{r4, r5, r6, lr}
 8009662:	4d0d      	ldr	r5, [pc, #52]	; (8009698 <__libc_init_array+0x38>)
 8009664:	4c0d      	ldr	r4, [pc, #52]	; (800969c <__libc_init_array+0x3c>)
 8009666:	1b64      	subs	r4, r4, r5
 8009668:	10a4      	asrs	r4, r4, #2
 800966a:	2600      	movs	r6, #0
 800966c:	42a6      	cmp	r6, r4
 800966e:	d109      	bne.n	8009684 <__libc_init_array+0x24>
 8009670:	4d0b      	ldr	r5, [pc, #44]	; (80096a0 <__libc_init_array+0x40>)
 8009672:	4c0c      	ldr	r4, [pc, #48]	; (80096a4 <__libc_init_array+0x44>)
 8009674:	f000 f836 	bl	80096e4 <_init>
 8009678:	1b64      	subs	r4, r4, r5
 800967a:	10a4      	asrs	r4, r4, #2
 800967c:	2600      	movs	r6, #0
 800967e:	42a6      	cmp	r6, r4
 8009680:	d105      	bne.n	800968e <__libc_init_array+0x2e>
 8009682:	bd70      	pop	{r4, r5, r6, pc}
 8009684:	f855 3b04 	ldr.w	r3, [r5], #4
 8009688:	4798      	blx	r3
 800968a:	3601      	adds	r6, #1
 800968c:	e7ee      	b.n	800966c <__libc_init_array+0xc>
 800968e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009692:	4798      	blx	r3
 8009694:	3601      	adds	r6, #1
 8009696:	e7f2      	b.n	800967e <__libc_init_array+0x1e>
 8009698:	0800c168 	.word	0x0800c168
 800969c:	0800c168 	.word	0x0800c168
 80096a0:	0800c168 	.word	0x0800c168
 80096a4:	0800c16c 	.word	0x0800c16c

080096a8 <memcpy>:
 80096a8:	440a      	add	r2, r1
 80096aa:	4291      	cmp	r1, r2
 80096ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80096b0:	d100      	bne.n	80096b4 <memcpy+0xc>
 80096b2:	4770      	bx	lr
 80096b4:	b510      	push	{r4, lr}
 80096b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80096ba:	f803 4f01 	strb.w	r4, [r3, #1]!
 80096be:	4291      	cmp	r1, r2
 80096c0:	d1f9      	bne.n	80096b6 <memcpy+0xe>
 80096c2:	bd10      	pop	{r4, pc}

080096c4 <memset>:
 80096c4:	4402      	add	r2, r0
 80096c6:	4603      	mov	r3, r0
 80096c8:	4293      	cmp	r3, r2
 80096ca:	d100      	bne.n	80096ce <memset+0xa>
 80096cc:	4770      	bx	lr
 80096ce:	f803 1b01 	strb.w	r1, [r3], #1
 80096d2:	e7f9      	b.n	80096c8 <memset+0x4>

080096d4 <strcpy>:
 80096d4:	4603      	mov	r3, r0
 80096d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80096da:	f803 2b01 	strb.w	r2, [r3], #1
 80096de:	2a00      	cmp	r2, #0
 80096e0:	d1f9      	bne.n	80096d6 <strcpy+0x2>
 80096e2:	4770      	bx	lr

080096e4 <_init>:
 80096e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096e6:	bf00      	nop
 80096e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096ea:	bc08      	pop	{r3}
 80096ec:	469e      	mov	lr, r3
 80096ee:	4770      	bx	lr

080096f0 <_fini>:
 80096f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096f2:	bf00      	nop
 80096f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096f6:	bc08      	pop	{r3}
 80096f8:	469e      	mov	lr, r3
 80096fa:	4770      	bx	lr
