{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717990726799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717990726800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 00:38:46 2024 " "Processing started: Mon Jun 10 00:38:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717990726800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717990726800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off instruction_memory -c instruction_memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off instruction_memory -c instruction_memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717990726800 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717990727949 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717990727949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-arch_1 " "Found design unit 1: testbench-arch_1" {  } { { "hdl/testbench.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717990756381 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "hdl/testbench.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717990756381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717990756381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-arq_1 " "Found design unit 1: instruction_memory-arq_1" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717990756385 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717990756385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717990756385 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "instruction_memory " "Elaborating entity \"instruction_memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717990756721 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Mux3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Mux3_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717990764734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717990764734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717990764734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717990764734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717990764734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717990764734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE instruction_memory.instruction_memory0.rtl.mif " "Parameter INIT_FILE set to instruction_memory.instruction_memory0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1717990764734 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717990764734 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1717990764734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:Mux3_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:Mux3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717990770965 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:Mux3_rtl_0 " "Instantiated megafunction \"altsyncram:Mux3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717990771104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717990771104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717990771104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717990771104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717990771104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717990771104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE instruction_memory.instruction_memory0.rtl.mif " "Parameter \"INIT_FILE\" = \"instruction_memory.instruction_memory0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717990771104 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717990771104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r681.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r681 " "Found entity 1: altsyncram_r681" {  } { { "db/altsyncram_r681.tdf" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/db/altsyncram_r681.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717990772676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717990772676 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_OUT\[2\] GND " "Pin \"o_OUT\[2\]\" is stuck at GND" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717990776124 "|instruction_memory|o_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_OUT\[3\] GND " "Pin \"o_OUT\[3\]\" is stuck at GND" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717990776124 "|instruction_memory|o_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_OUT\[6\] GND " "Pin \"o_OUT\[6\]\" is stuck at GND" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717990776124 "|instruction_memory|o_OUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_OUT\[12\] GND " "Pin \"o_OUT\[12\]\" is stuck at GND" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717990776124 "|instruction_memory|o_OUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_OUT\[13\] GND " "Pin \"o_OUT\[13\]\" is stuck at GND" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717990776124 "|instruction_memory|o_OUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_OUT\[14\] GND " "Pin \"o_OUT\[14\]\" is stuck at GND" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717990776124 "|instruction_memory|o_OUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_OUT\[23\] GND " "Pin \"o_OUT\[23\]\" is stuck at GND" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717990776124 "|instruction_memory|o_OUT[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_OUT\[25\] GND " "Pin \"o_OUT\[25\]\" is stuck at GND" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717990776124 "|instruction_memory|o_OUT[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_OUT\[26\] GND " "Pin \"o_OUT\[26\]\" is stuck at GND" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717990776124 "|instruction_memory|o_OUT[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_OUT\[27\] GND " "Pin \"o_OUT\[27\]\" is stuck at GND" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717990776124 "|instruction_memory|o_OUT[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_OUT\[28\] GND " "Pin \"o_OUT\[28\]\" is stuck at GND" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717990776124 "|instruction_memory|o_OUT[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_OUT\[29\] GND " "Pin \"o_OUT\[29\]\" is stuck at GND" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717990776124 "|instruction_memory|o_OUT[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_OUT\[31\] GND " "Pin \"o_OUT\[31\]\" is stuck at GND" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717990776124 "|instruction_memory|o_OUT[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717990776124 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717990777186 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717990793243 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717990793243 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[8\] " "No output dependent on input pin \"i_ADDR\[8\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717990799134 "|instruction_memory|i_ADDR[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[9\] " "No output dependent on input pin \"i_ADDR\[9\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717990799134 "|instruction_memory|i_ADDR[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[10\] " "No output dependent on input pin \"i_ADDR\[10\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717990799134 "|instruction_memory|i_ADDR[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[11\] " "No output dependent on input pin \"i_ADDR\[11\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717990799134 "|instruction_memory|i_ADDR[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[12\] " "No output dependent on input pin \"i_ADDR\[12\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717990799134 "|instruction_memory|i_ADDR[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[13\] " "No output dependent on input pin \"i_ADDR\[13\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717990799134 "|instruction_memory|i_ADDR[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[14\] " "No output dependent on input pin \"i_ADDR\[14\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717990799134 "|instruction_memory|i_ADDR[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[15\] " "No output dependent on input pin \"i_ADDR\[15\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717990799134 "|instruction_memory|i_ADDR[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[16\] " "No output dependent on input pin \"i_ADDR\[16\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717990799134 "|instruction_memory|i_ADDR[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[17\] " "No output dependent on input pin \"i_ADDR\[17\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717990799134 "|instruction_memory|i_ADDR[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[18\] " "No output dependent on input pin \"i_ADDR\[18\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717990799134 "|instruction_memory|i_ADDR[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[19\] " "No output dependent on input pin \"i_ADDR\[19\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717990799134 "|instruction_memory|i_ADDR[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[20\] " "No output dependent on input pin \"i_ADDR\[20\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717990799134 "|instruction_memory|i_ADDR[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[21\] " "No output dependent on input pin \"i_ADDR\[21\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717990799134 "|instruction_memory|i_ADDR[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[22\] " "No output dependent on input pin \"i_ADDR\[22\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717990799134 "|instruction_memory|i_ADDR[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[23\] " "No output dependent on input pin \"i_ADDR\[23\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717990799134 "|instruction_memory|i_ADDR[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[24\] " "No output dependent on input pin \"i_ADDR\[24\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717990799134 "|instruction_memory|i_ADDR[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[25\] " "No output dependent on input pin \"i_ADDR\[25\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717990799134 "|instruction_memory|i_ADDR[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[26\] " "No output dependent on input pin \"i_ADDR\[26\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717990799134 "|instruction_memory|i_ADDR[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[27\] " "No output dependent on input pin \"i_ADDR\[27\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717990799134 "|instruction_memory|i_ADDR[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[28\] " "No output dependent on input pin \"i_ADDR\[28\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717990799134 "|instruction_memory|i_ADDR[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[29\] " "No output dependent on input pin \"i_ADDR\[29\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717990799134 "|instruction_memory|i_ADDR[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[30\] " "No output dependent on input pin \"i_ADDR\[30\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717990799134 "|instruction_memory|i_ADDR[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDR\[31\] " "No output dependent on input pin \"i_ADDR\[31\]\"" {  } { { "hdl/instruction_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/VHDL/rv32-single-cycle/Componentes/memoria-de-instrucao/hdl/instruction_memory.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717990799134 "|instruction_memory|i_ADDR[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1717990799134 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717990799146 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717990799146 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717990799146 ""} { "Info" "ICUT_CUT_TM_RAMS" "7 " "Implemented 7 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1717990799146 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717990799146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717990799257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 10 00:39:59 2024 " "Processing ended: Mon Jun 10 00:39:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717990799257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717990799257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717990799257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717990799257 ""}
