//----------------------------------------------------------------------------
//
//----------------------------------------------------------------------------

/*#
# SharkBoad
# Copyright (C) 2012 Bogot√°, Colombia
#
# This program is free software: you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation, version 3 of the License.
#
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
# GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License
# along with this program.  If not, see <http://www.gnu.org/licenses/>.
#*/

`timescale 1 ns / 100 ps

module system_tb;

//----------------------------------------------------------------------------
// Parameter (may differ for physical synthesis)
//----------------------------------------------------------------------------
parameter tck              = 20;       // clock period in ns
parameter uart_baud_rate   = 1152000;  // uart baud rate for simulation 

parameter clk_freq = 1000000000 / tck; // Frequenzy in HZ
//----------------------------------------------------------------------------
//
//----------------------------------------------------------------------------
reg        clk_tb;
reg        rst_tb;
wire       led_tb;
//----------------------------------------------------------------------------
// UART STUFF (testbench uart, simulating a comm. partner)
//----------------------------------------------------------------------------
wire         uart_rxd_tb;
wire         uart_txd_tb;

reg	[7:0] entrada_a,entrada_b;

reg alu_mayor;

//----------------------------------------------------------------------------
// Device Under Test 
//----------------------------------------------------------------------------

system #(
	.p_N(16)
) dut  (
	.clk(	clk_tb	),
	// Debug
	.rst(	rst_tb	),
	.led(	led_tb	)
	// Uart
);

// registros
// 	//Parametros
// 	#(
// 		.N(8)
// 	)dut
// 	//entradas y salidas
// 	(
// 		// entradas
// 		.w(),
// 		.rst(rst_tb),
// 		.select_register(),
// 		.s()
// 		// salidas
// 		//output wire [N-1:0][1:0] register
// 	);

// control
// 	cont
//    (
//    	//input
//     .clk(clk_tb), 
//     .rst(rst_tb),
//     .mayor(alu_mayor),
//     //output
//     .cnt_alu(),
//     .slc_mux_a(),
//     .slc_mux_b(),
//     .slc_reg(),
//     .w()
//    );

/* Clocking device */
// Remember this is only for simulation. It never will be syntetizable //
initial         clk_tb <= 0;
always #(tck/2) clk_tb <= ~clk_tb;

/* Simulation setup */
initial begin
	//set the file for loggin simulation data
	$dumpfile("system_tb.vcd"); 
	//$monitor("%b,%b,%b",clk_tb,rst_tb,led_tb);
	//export all signals in the simulation viewer
	$dumpvars(-1, dut);
	//$dumpvars(-1,clk_tb,rst_tb);
	#0  rst_tb <= 1;
	#80 rst_tb <= 0;
	#(tck*1000) $finish;
end
endmodule
