$date
	Tue Nov 26 20:13:33 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ula_tb $end
$var wire 8 ! s [7:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$var reg 1 $ clk $end
$var reg 3 % opcode [2:0] $end
$scope module uut $end
$var wire 8 & a [7:0] $end
$var wire 8 ' b [7:0] $end
$var wire 1 $ clk $end
$var wire 3 ( opcode [2:0] $end
$var wire 9 ) sum_res [8:0] $end
$var wire 8 * saida_tristate [7:0] $end
$var wire 8 + s [7:0] $end
$var wire 8 , enable [7:0] $end
$var wire 8 - b_reg [7:0] $end
$var wire 8 . a_reg [7:0] $end
$var parameter 32 / N $end
$scope module decoder $end
$var wire 3 0 A [2:0] $end
$var wire 1 1 E $end
$var reg 8 2 S [7:0] $end
$upscope $end
$scope module regA $end
$var wire 1 $ CK $end
$var wire 1 3 CLR $end
$var wire 8 4 D [7:0] $end
$var wire 1 5 PR $end
$var wire 8 6 Q [7:0] $end
$var parameter 32 7 N $end
$scope begin genblk1[0] $end
$var parameter 2 8 i $end
$scope module ff $end
$var wire 1 $ CK $end
$var wire 1 3 CLR $end
$var wire 1 9 D $end
$var wire 1 5 PR $end
$var reg 1 : Q $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 ; i $end
$scope module ff $end
$var wire 1 $ CK $end
$var wire 1 3 CLR $end
$var wire 1 < D $end
$var wire 1 5 PR $end
$var reg 1 = Q $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 > i $end
$scope module ff $end
$var wire 1 $ CK $end
$var wire 1 3 CLR $end
$var wire 1 ? D $end
$var wire 1 5 PR $end
$var reg 1 @ Q $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 A i $end
$scope module ff $end
$var wire 1 $ CK $end
$var wire 1 3 CLR $end
$var wire 1 B D $end
$var wire 1 5 PR $end
$var reg 1 C Q $end
$upscope $end
$upscope $end
$scope begin genblk1[4] $end
$var parameter 4 D i $end
$scope module ff $end
$var wire 1 $ CK $end
$var wire 1 3 CLR $end
$var wire 1 E D $end
$var wire 1 5 PR $end
$var reg 1 F Q $end
$upscope $end
$upscope $end
$scope begin genblk1[5] $end
$var parameter 4 G i $end
$scope module ff $end
$var wire 1 $ CK $end
$var wire 1 3 CLR $end
$var wire 1 H D $end
$var wire 1 5 PR $end
$var reg 1 I Q $end
$upscope $end
$upscope $end
$scope begin genblk1[6] $end
$var parameter 4 J i $end
$scope module ff $end
$var wire 1 $ CK $end
$var wire 1 3 CLR $end
$var wire 1 K D $end
$var wire 1 5 PR $end
$var reg 1 L Q $end
$upscope $end
$upscope $end
$scope begin genblk1[7] $end
$var parameter 4 M i $end
$scope module ff $end
$var wire 1 $ CK $end
$var wire 1 3 CLR $end
$var wire 1 N D $end
$var wire 1 5 PR $end
$var reg 1 O Q $end
$upscope $end
$upscope $end
$upscope $end
$scope module regB $end
$var wire 1 $ CK $end
$var wire 1 P CLR $end
$var wire 8 Q D [7:0] $end
$var wire 1 R PR $end
$var wire 8 S Q [7:0] $end
$var parameter 32 T N $end
$scope begin genblk1[0] $end
$var parameter 2 U i $end
$scope module ff $end
$var wire 1 $ CK $end
$var wire 1 P CLR $end
$var wire 1 V D $end
$var wire 1 R PR $end
$var reg 1 W Q $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 X i $end
$scope module ff $end
$var wire 1 $ CK $end
$var wire 1 P CLR $end
$var wire 1 Y D $end
$var wire 1 R PR $end
$var reg 1 Z Q $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 [ i $end
$scope module ff $end
$var wire 1 $ CK $end
$var wire 1 P CLR $end
$var wire 1 \ D $end
$var wire 1 R PR $end
$var reg 1 ] Q $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 ^ i $end
$scope module ff $end
$var wire 1 $ CK $end
$var wire 1 P CLR $end
$var wire 1 _ D $end
$var wire 1 R PR $end
$var reg 1 ` Q $end
$upscope $end
$upscope $end
$scope begin genblk1[4] $end
$var parameter 4 a i $end
$scope module ff $end
$var wire 1 $ CK $end
$var wire 1 P CLR $end
$var wire 1 b D $end
$var wire 1 R PR $end
$var reg 1 c Q $end
$upscope $end
$upscope $end
$scope begin genblk1[5] $end
$var parameter 4 d i $end
$scope module ff $end
$var wire 1 $ CK $end
$var wire 1 P CLR $end
$var wire 1 e D $end
$var wire 1 R PR $end
$var reg 1 f Q $end
$upscope $end
$upscope $end
$scope begin genblk1[6] $end
$var parameter 4 g i $end
$scope module ff $end
$var wire 1 $ CK $end
$var wire 1 P CLR $end
$var wire 1 h D $end
$var wire 1 R PR $end
$var reg 1 i Q $end
$upscope $end
$upscope $end
$scope begin genblk1[7] $end
$var parameter 4 j i $end
$scope module ff $end
$var wire 1 $ CK $end
$var wire 1 P CLR $end
$var wire 1 k D $end
$var wire 1 R PR $end
$var reg 1 l Q $end
$upscope $end
$upscope $end
$upscope $end
$scope module regS $end
$var wire 1 $ CK $end
$var wire 1 m CLR $end
$var wire 1 n PR $end
$var wire 8 o Q [7:0] $end
$var wire 8 p D [7:0] $end
$var parameter 32 q N $end
$scope begin genblk1[0] $end
$var parameter 2 r i $end
$scope module ff $end
$var wire 1 $ CK $end
$var wire 1 m CLR $end
$var wire 1 s D $end
$var wire 1 n PR $end
$var reg 1 t Q $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 u i $end
$scope module ff $end
$var wire 1 $ CK $end
$var wire 1 m CLR $end
$var wire 1 v D $end
$var wire 1 n PR $end
$var reg 1 w Q $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 x i $end
$scope module ff $end
$var wire 1 $ CK $end
$var wire 1 m CLR $end
$var wire 1 y D $end
$var wire 1 n PR $end
$var reg 1 z Q $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 { i $end
$scope module ff $end
$var wire 1 $ CK $end
$var wire 1 m CLR $end
$var wire 1 | D $end
$var wire 1 n PR $end
$var reg 1 } Q $end
$upscope $end
$upscope $end
$scope begin genblk1[4] $end
$var parameter 4 ~ i $end
$scope module ff $end
$var wire 1 $ CK $end
$var wire 1 m CLR $end
$var wire 1 !" D $end
$var wire 1 n PR $end
$var reg 1 "" Q $end
$upscope $end
$upscope $end
$scope begin genblk1[5] $end
$var parameter 4 #" i $end
$scope module ff $end
$var wire 1 $ CK $end
$var wire 1 m CLR $end
$var wire 1 $" D $end
$var wire 1 n PR $end
$var reg 1 %" Q $end
$upscope $end
$upscope $end
$scope begin genblk1[6] $end
$var parameter 4 &" i $end
$scope module ff $end
$var wire 1 $ CK $end
$var wire 1 m CLR $end
$var wire 1 '" D $end
$var wire 1 n PR $end
$var reg 1 (" Q $end
$upscope $end
$upscope $end
$scope begin genblk1[7] $end
$var parameter 4 )" i $end
$scope module ff $end
$var wire 1 $ CK $end
$var wire 1 m CLR $end
$var wire 1 *" D $end
$var wire 1 n PR $end
$var reg 1 +" Q $end
$upscope $end
$upscope $end
$upscope $end
$scope module somador $end
$var wire 8 ," a [7:0] $end
$var wire 8 -" b [7:0] $end
$var wire 9 ." s [8:0] $end
$var wire 7 /" c [6:0] $end
$scope module u1 $end
$var wire 1 0" a $end
$var wire 1 1" b $end
$var wire 1 2" c $end
$var wire 1 3" s $end
$upscope $end
$scope module u2 $end
$var wire 1 4" a $end
$var wire 1 5" b $end
$var wire 1 6" c_in $end
$var wire 1 7" c_out $end
$var wire 1 8" s $end
$upscope $end
$scope module u3 $end
$var wire 1 9" a $end
$var wire 1 :" b $end
$var wire 1 ;" c_in $end
$var wire 1 <" c_out $end
$var wire 1 =" s $end
$upscope $end
$scope module u4 $end
$var wire 1 >" a $end
$var wire 1 ?" b $end
$var wire 1 @" c_in $end
$var wire 1 A" c_out $end
$var wire 1 B" s $end
$upscope $end
$scope module u5 $end
$var wire 1 C" a $end
$var wire 1 D" b $end
$var wire 1 E" c_in $end
$var wire 1 F" c_out $end
$var wire 1 G" s $end
$upscope $end
$scope module u6 $end
$var wire 1 H" a $end
$var wire 1 I" b $end
$var wire 1 J" c_in $end
$var wire 1 K" c_out $end
$var wire 1 L" s $end
$upscope $end
$scope module u7 $end
$var wire 1 M" a $end
$var wire 1 N" b $end
$var wire 1 O" c_in $end
$var wire 1 P" c_out $end
$var wire 1 Q" s $end
$upscope $end
$scope module u8 $end
$var wire 1 R" a $end
$var wire 1 S" b $end
$var wire 1 T" c_in $end
$var wire 1 U" c_out $end
$var wire 1 V" s $end
$upscope $end
$upscope $end
$scope module tristate_soma $end
$var wire 8 W" a [7:0] $end
$var wire 1 X" en $end
$var reg 8 Y" b [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b111 )"
b110 &"
b101 #"
b100 ~
b11 {
b10 x
b1 u
b0 r
b1000 q
b111 j
b110 g
b101 d
b100 a
b11 ^
b10 [
b1 X
b0 U
b1000 T
b111 M
b110 J
b101 G
b100 D
b11 A
b10 >
b1 ;
b0 8
b1000 7
b1000 /
$end
#0
$dumpvars
bx Y"
xX"
bx W"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
xM"
xL"
xK"
xJ"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
x>"
x="
x<"
x;"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
bx /"
bx ."
bx -"
bx ,"
x+"
x*"
x("
x'"
x%"
x$"
x""
x!"
x}
x|
xz
xy
xw
xv
xt
xs
bx p
bx o
1n
1m
xl
xk
xi
xh
xf
xe
xc
xb
x`
x_
x]
x\
xZ
xY
xW
xV
bx S
1R
bx Q
1P
xO
xN
xL
xK
xI
xH
xF
xE
xC
xB
x@
x?
x=
x<
x:
x9
bx 6
15
bx 4
13
bx 2
11
bx 0
bx .
bx -
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
bx %
0$
bx #
bx "
bx !
$end
#10
1$
#20
0!"
0G"
1|
0E"
0A"
1B"
1y
0@"
0<"
0*"
0'"
0$"
1="
0;"
0V"
0Q"
0L"
1v
07"
0T"
0O"
0J"
1s
0U"
0P"
0K"
0F"
b1111 *
b1111 p
b1111 Y"
18"
b1111 W"
06"
b1111 )
b1111 ."
13"
b0 /"
02"
0S"
0N"
0I"
0D"
1?"
0:"
15"
01"
0R"
0M"
0H"
0C"
0>"
19"
04"
10"
1X"
0l
0i
0f
0c
1`
0]
1Z
b1010 -
b1010 S
b1010 -"
0W
0O
0L
0I
0F
0C
1@
0=
b101 .
b101 6
b101 ,"
1:
0V
1Y
0\
1_
0b
0e
0h
0k
19
0<
1?
0B
0E
0H
0K
0N
b1 ,
b1 2
0$
b1010 #
b1010 '
b1010 Q
b101 "
b101 &
b101 4
b0 %
b0 (
b0 0
#30
1$
#40
1t
1w
1z
1}
0""
0%"
0("
b1111 !
b1111 +
b1111 o
0+"
0$
#50
1$
#60
0$
#70
1$
#80
0$
#90
1$
#100
0$
#110
1$
#120
0$
#130
1$
#140
0$
#150
1$
#160
0$
#170
1$
#180
0$
#190
1$
#200
0$
#210
1$
#220
0$
