Analysis & Synthesis report for PR3
Thu Nov 15 15:40:27 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for input_buffer:ib|ram:gen[0].bram|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated
 14. Source assignments for input_buffer:ib|ram:gen[1].bram|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated
 15. Source assignments for input_buffer:ib|ram:gen[2].bram|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated
 16. Parameter Settings for User Entity Instance: Top-level Entity: |PR3
 17. Parameter Settings for User Entity Instance: input_buffer:ib
 18. Parameter Settings for User Entity Instance: input_buffer:ib|ram:gen[0].bram|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: input_buffer:ib|ram:gen[1].bram|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: input_buffer:ib|ram:gen[2].bram|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: input_buffer:ib|delay:delay
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "input_buffer:ib|ram:gen[2].bram"
 24. Port Connectivity Checks: "input_buffer:ib|ram:gen[1].bram"
 25. Port Connectivity Checks: "input_buffer:ib|ram:gen[0].bram"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Nov 15 15:40:27 2018       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; PR3                                         ;
; Top-level Entity Name           ; PR3                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 74                                          ;
; Total pins                      ; 103                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 86,016                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6       ;                    ;
; Top-level entity name                                                           ; PR3                ; PR3                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Analysis & Synthesis Message Level                                              ; High               ; Medium             ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; PR3.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv                         ;         ;
; input_buffer.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv                ;         ;
; ram.v                            ; yes             ; User Wizard-Generated File   ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/ram.v                          ;         ;
; delay.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/delay.sv                       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal180.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_iup1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/db/altsyncram_iup1.tdf         ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 45          ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 80          ;
;     -- 7 input functions                    ; 1           ;
;     -- 6 input functions                    ; 5           ;
;     -- 5 input functions                    ; 27          ;
;     -- 4 input functions                    ; 2           ;
;     -- <=3 input functions                  ; 45          ;
;                                             ;             ;
; Dedicated logic registers                   ; 74          ;
;                                             ;             ;
; I/O pins                                    ; 103         ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 86016       ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clk20~input ;
; Maximum fan-out                             ; 116         ;
; Total fan-out                               ; 1668        ;
; Average fan-out                             ; 4.15        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                          ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                 ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------+-----------------+--------------+
; |PR3                                         ; 80 (25)             ; 74 (19)                   ; 86016             ; 0          ; 103  ; 0            ; |PR3                                                                                                ; PR3             ; work         ;
;    |input_buffer:ib|                         ; 55 (55)             ; 55 (45)                   ; 86016             ; 0          ; 0    ; 0            ; |PR3|input_buffer:ib                                                                                ; input_buffer    ; work         ;
;       |delay:delay|                          ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |PR3|input_buffer:ib|delay:delay                                                                    ; delay           ; work         ;
;       |ram:gen[0].bram|                      ; 0 (0)               ; 0 (0)                     ; 28672             ; 0          ; 0    ; 0            ; |PR3|input_buffer:ib|ram:gen[0].bram                                                                ; ram             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 28672             ; 0          ; 0    ; 0            ; |PR3|input_buffer:ib|ram:gen[0].bram|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_iup1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 28672             ; 0          ; 0    ; 0            ; |PR3|input_buffer:ib|ram:gen[0].bram|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated ; altsyncram_iup1 ; work         ;
;       |ram:gen[1].bram|                      ; 0 (0)               ; 0 (0)                     ; 28672             ; 0          ; 0    ; 0            ; |PR3|input_buffer:ib|ram:gen[1].bram                                                                ; ram             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 28672             ; 0          ; 0    ; 0            ; |PR3|input_buffer:ib|ram:gen[1].bram|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_iup1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 28672             ; 0          ; 0    ; 0            ; |PR3|input_buffer:ib|ram:gen[1].bram|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated ; altsyncram_iup1 ; work         ;
;       |ram:gen[2].bram|                      ; 0 (0)               ; 0 (0)                     ; 28672             ; 0          ; 0    ; 0            ; |PR3|input_buffer:ib|ram:gen[2].bram                                                                ; ram             ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 28672             ; 0          ; 0    ; 0            ; |PR3|input_buffer:ib|ram:gen[2].bram|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_iup1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 28672             ; 0          ; 0    ; 0            ; |PR3|input_buffer:ib|ram:gen[2].bram|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated ; altsyncram_iup1 ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; input_buffer:ib|ram:gen[0].bram|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; None ;
; input_buffer:ib|ram:gen[1].bram|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; None ;
; input_buffer:ib|ram:gen[2].bram|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; None ;
+-----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 18.0    ; N/A          ; N/A          ; |PR3|input_buffer:ib|ram:gen[0].bram ; ram.v           ;
; Altera ; RAM: 2-PORT  ; 18.0    ; N/A          ; N/A          ; |PR3|input_buffer:ib|ram:gen[1].bram ; ram.v           ;
; Altera ; RAM: 2-PORT  ; 18.0    ; N/A          ; N/A          ; |PR3|input_buffer:ib|ram:gen[2].bram ; ram.v           ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-----------------+


+------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                       ;
+-------------------------------------------+----------------------------------------------+
; Register name                             ; Reason for Removal                           ;
+-------------------------------------------+----------------------------------------------+
; input_buffer:ib|source_state[1..9,11..31] ; Merged with input_buffer:ib|source_state[10] ;
; input_buffer:ib|sink_state[2..9,11..31]   ; Merged with input_buffer:ib|sink_state[10]   ;
; input_buffer:ib|source_state[10]          ; Stuck at GND due to stuck port data_in       ;
; input_buffer:ib|sink_state[10]            ; Stuck at GND due to stuck port data_in       ;
; Total Number of Removed Registers = 61    ;                                              ;
+-------------------------------------------+----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 74    ;
; Number of registers using Synchronous Clear  ; 67    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |PR3|input_buffer:ib|source_data[5] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |PR3|input_buffer:ib|source_eop_p   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |PR3|input_buffer:ib|ram_bank_p[1]  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |PR3|input_buffer:ib|ram_rdaddr[8]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for input_buffer:ib|ram:gen[0].bram|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for input_buffer:ib|ram:gen[1].bram|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for input_buffer:ib|ram:gen[2].bram|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |PR3 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; NSINK          ; 3     ; Signed Integer                             ;
; WIDTH          ; 14    ; Signed Integer                             ;
; FFT            ; 11    ; Signed Integer                             ;
; FREQ           ; 100   ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: input_buffer:ib ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; NSINK          ; 3     ; Signed Integer                      ;
; WIDTH          ; 14    ; Signed Integer                      ;
; LENGTH         ; 2048  ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: input_buffer:ib|ram:gen[0].bram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                          ;
; WIDTH_A                            ; 16                   ; Signed Integer                                   ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 16                   ; Signed Integer                                   ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                   ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_iup1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: input_buffer:ib|ram:gen[1].bram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                          ;
; WIDTH_A                            ; 16                   ; Signed Integer                                   ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 16                   ; Signed Integer                                   ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                   ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_iup1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: input_buffer:ib|ram:gen[2].bram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                          ;
; WIDTH_A                            ; 16                   ; Signed Integer                                   ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 16                   ; Signed Integer                                   ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                   ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_iup1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: input_buffer:ib|delay:delay ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; WIDTH          ; 5     ; Signed Integer                                  ;
; DELAY          ; 2     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                            ;
+-------------------------------------------+-----------------------------------------------------------------+
; Name                                      ; Value                                                           ;
+-------------------------------------------+-----------------------------------------------------------------+
; Number of entity instances                ; 3                                                               ;
; Entity Instance                           ; input_buffer:ib|ram:gen[0].bram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                              ;
;     -- NUMWORDS_A                         ; 2048                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 16                                                              ;
;     -- NUMWORDS_B                         ; 2048                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; input_buffer:ib|ram:gen[1].bram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                              ;
;     -- NUMWORDS_A                         ; 2048                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 16                                                              ;
;     -- NUMWORDS_B                         ; 2048                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
; Entity Instance                           ; input_buffer:ib|ram:gen[2].bram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                              ;
;     -- NUMWORDS_A                         ; 2048                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                    ;
;     -- WIDTH_B                            ; 16                                                              ;
;     -- NUMWORDS_B                         ; 2048                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                          ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                       ;
+-------------------------------------------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "input_buffer:ib|ram:gen[2].bram"                                                                                                                 ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                          ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input  ; Warning  ; Input port expression (14 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "data[15..14]" will be connected to GND. ;
; q    ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (14 bits) it drives; bit(s) "q[15..14]" have no fanouts                         ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "input_buffer:ib|ram:gen[1].bram"                                                                                                                 ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                          ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input  ; Warning  ; Input port expression (14 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "data[15..14]" will be connected to GND. ;
; q    ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (14 bits) it drives; bit(s) "q[15..14]" have no fanouts                         ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "input_buffer:ib|ram:gen[0].bram"                                                                                                                 ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                          ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input  ; Warning  ; Input port expression (14 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "data[15..14]" will be connected to GND. ;
; q    ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (14 bits) it drives; bit(s) "q[15..14]" have no fanouts                         ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 74                          ;
;     ENA               ; 2                           ;
;     ENA SCLR          ; 1                           ;
;     SCLR              ; 66                          ;
;     SLD               ; 1                           ;
;     plain             ; 4                           ;
; arriav_lcell_comb     ; 81                          ;
;     arith             ; 40                          ;
;         1 data inputs ; 40                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 40                          ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 2                           ;
;         5 data inputs ; 27                          ;
;         6 data inputs ; 5                           ;
; boundary_port         ; 103                         ;
; stratixv_ram_block    ; 42                          ;
;                       ;                             ;
; Max LUT depth         ; 2.70                        ;
; Average LUT depth     ; 1.27                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 15 15:40:03 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PR3 -c PR3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 3 design units, including 3 entities, in source file pr3.sv
    Info (12023): Found entity 1: delay File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/delay.sv Line: 19
    Info (12023): Found entity 2: input_buffer File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 29
    Info (12023): Found entity 3: PR3 File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 29
Info (12021): Found 10 design units, including 10 entities, in source file fft_int.sv
    Info (12023): Found entity 1: bitrev File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/bitrev.sv Line: 4
    Info (12023): Found entity 2: cascade_0 File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/cascade_0.sv Line: 5
    Info (12023): Found entity 3: round32 File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/round32.sv Line: 5
    Info (12023): Found entity 4: W_int32 File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/W_int32.sv Line: 5
    Info (12023): Found entity 5: butterfly File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/butterfly.sv Line: 6
    Info (12023): Found entity 6: yx_addr File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/yx_addr.sv Line: 4
    Info (12023): Found entity 7: delay_lines_reg File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/delay_line.sv Line: 4
    Info (12023): Found entity 8: delay_line_reg File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/delay_line.sv Line: 19
    Info (12023): Found entity 9: cascade_n File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/cascade_n.sv Line: 7
    Info (12023): Found entity 10: fft_int File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/fft_int.sv Line: 7
Info (12021): Found 0 design units, including 0 entities, in source file cascade_0.sv
Info (12021): Found 0 design units, including 0 entities, in source file cascade_n.sv
Info (12021): Found 0 design units, including 0 entities, in source file bitrev.sv
Info (12021): Found 0 design units, including 0 entities, in source file butterfly.sv
Info (12021): Found 0 design units, including 0 entities, in source file yx_addr.sv
Info (12021): Found 0 design units, including 0 entities, in source file delay_line.sv
Info (12021): Found 0 design units, including 0 entities, in source file w_int32.sv
Info (12021): Found 0 design units, including 0 entities, in source file round32.sv
Info (12021): Found 0 design units, including 0 entities, in source file input_buffer.sv
Info (12021): Found 1 design units, including 1 entities, in source file input_buffer_tb.sv
    Info (12023): Found entity 1: input_buffer_tb File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer_tb.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/ram.v Line: 39
Info (12021): Found 0 design units, including 0 entities, in source file delay.sv
Info (12127): Elaborating entity "PR3" for the top level hierarchy
Warning (10034): Output port "source_phaseA" at PR3.sv(42) has no driver File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 42
Warning (10034): Output port "source_phaseB" at PR3.sv(44) has no driver File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 44
Info (12128): Elaborating entity "input_buffer" for hierarchy "input_buffer:ib" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 105
Info (12128): Elaborating entity "ram" for hierarchy "input_buffer:ib|ram:gen[0].bram" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 194
Info (12128): Elaborating entity "altsyncram" for hierarchy "input_buffer:ib|ram:gen[0].bram|altsyncram:altsyncram_component" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/ram.v Line: 90
Info (12130): Elaborated megafunction instantiation "input_buffer:ib|ram:gen[0].bram|altsyncram:altsyncram_component" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/ram.v Line: 90
Info (12133): Instantiated megafunction "input_buffer:ib|ram:gen[0].bram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/ram.v Line: 90
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iup1.tdf
    Info (12023): Found entity 1: altsyncram_iup1 File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/db/altsyncram_iup1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_iup1" for hierarchy "input_buffer:ib|ram:gen[0].bram|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "delay" for hierarchy "input_buffer:ib|delay:delay" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 207
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "input_buffer:ib|ram:gen[2].bram|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated|q_b[14]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/db/altsyncram_iup1.tdf Line: 500
        Warning (14320): Synthesized away node "input_buffer:ib|ram:gen[2].bram|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated|q_b[15]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/db/altsyncram_iup1.tdf Line: 533
        Warning (14320): Synthesized away node "input_buffer:ib|ram:gen[1].bram|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated|q_b[14]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/db/altsyncram_iup1.tdf Line: 500
        Warning (14320): Synthesized away node "input_buffer:ib|ram:gen[1].bram|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated|q_b[15]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/db/altsyncram_iup1.tdf Line: 533
        Warning (14320): Synthesized away node "input_buffer:ib|ram:gen[0].bram|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated|q_b[14]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/db/altsyncram_iup1.tdf Line: 500
        Warning (14320): Synthesized away node "input_buffer:ib|ram:gen[0].bram|altsyncram:altsyncram_component|altsyncram_iup1:auto_generated|q_b[15]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/db/altsyncram_iup1.tdf Line: 533
Info (13005): Duplicate registers merged to single register
    Info (13350): Duplicate register "input_buffer:ib|source_state[11]" merged to single register "input_buffer:ib|source_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 114
    Info (13350): Duplicate register "input_buffer:ib|source_state[12]" merged to single register "input_buffer:ib|source_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 114
    Info (13350): Duplicate register "input_buffer:ib|source_state[13]" merged to single register "input_buffer:ib|source_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 114
    Info (13350): Duplicate register "input_buffer:ib|source_state[14]" merged to single register "input_buffer:ib|source_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 114
    Info (13350): Duplicate register "input_buffer:ib|source_state[15]" merged to single register "input_buffer:ib|source_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 114
    Info (13350): Duplicate register "input_buffer:ib|source_state[16]" merged to single register "input_buffer:ib|source_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 114
    Info (13350): Duplicate register "input_buffer:ib|source_state[17]" merged to single register "input_buffer:ib|source_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 114
    Info (13350): Duplicate register "input_buffer:ib|source_state[18]" merged to single register "input_buffer:ib|source_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 114
    Info (13350): Duplicate register "input_buffer:ib|source_state[19]" merged to single register "input_buffer:ib|source_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 114
    Info (13350): Duplicate register "input_buffer:ib|source_state[1]" merged to single register "input_buffer:ib|source_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 114
    Info (13350): Duplicate register "input_buffer:ib|source_state[20]" merged to single register "input_buffer:ib|source_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 114
    Info (13350): Duplicate register "input_buffer:ib|source_state[21]" merged to single register "input_buffer:ib|source_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 114
    Info (13350): Duplicate register "input_buffer:ib|source_state[22]" merged to single register "input_buffer:ib|source_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 114
    Info (13350): Duplicate register "input_buffer:ib|source_state[23]" merged to single register "input_buffer:ib|source_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 114
    Info (13350): Duplicate register "input_buffer:ib|source_state[24]" merged to single register "input_buffer:ib|source_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 114
    Info (13350): Duplicate register "input_buffer:ib|source_state[25]" merged to single register "input_buffer:ib|source_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 114
    Info (13350): Duplicate register "input_buffer:ib|source_state[26]" merged to single register "input_buffer:ib|source_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 114
    Info (13350): Duplicate register "input_buffer:ib|source_state[27]" merged to single register "input_buffer:ib|source_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 114
    Info (13350): Duplicate register "input_buffer:ib|source_state[28]" merged to single register "input_buffer:ib|source_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 114
    Info (13350): Duplicate register "input_buffer:ib|source_state[29]" merged to single register "input_buffer:ib|source_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 114
    Info (13350): Duplicate register "input_buffer:ib|source_state[2]" merged to single register "input_buffer:ib|source_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 114
    Info (13350): Duplicate register "input_buffer:ib|source_state[30]" merged to single register "input_buffer:ib|source_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 114
    Info (13350): Duplicate register "input_buffer:ib|source_state[31]" merged to single register "input_buffer:ib|source_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 114
    Info (13350): Duplicate register "input_buffer:ib|source_state[3]" merged to single register "input_buffer:ib|source_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 114
    Info (13350): Duplicate register "input_buffer:ib|source_state[4]" merged to single register "input_buffer:ib|source_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 114
    Info (13350): Duplicate register "input_buffer:ib|source_state[5]" merged to single register "input_buffer:ib|source_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 114
    Info (13350): Duplicate register "input_buffer:ib|source_state[6]" merged to single register "input_buffer:ib|source_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 114
    Info (13350): Duplicate register "input_buffer:ib|source_state[7]" merged to single register "input_buffer:ib|source_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 114
    Info (13350): Duplicate register "input_buffer:ib|source_state[8]" merged to single register "input_buffer:ib|source_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 114
    Info (13350): Duplicate register "input_buffer:ib|source_state[9]" merged to single register "input_buffer:ib|source_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 114
    Info (13350): Duplicate register "input_buffer:ib|sink_state[11]" merged to single register "input_buffer:ib|sink_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 76
    Info (13350): Duplicate register "input_buffer:ib|sink_state[12]" merged to single register "input_buffer:ib|sink_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 76
    Info (13350): Duplicate register "input_buffer:ib|sink_state[13]" merged to single register "input_buffer:ib|sink_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 76
    Info (13350): Duplicate register "input_buffer:ib|sink_state[14]" merged to single register "input_buffer:ib|sink_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 76
    Info (13350): Duplicate register "input_buffer:ib|sink_state[15]" merged to single register "input_buffer:ib|sink_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 76
    Info (13350): Duplicate register "input_buffer:ib|sink_state[16]" merged to single register "input_buffer:ib|sink_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 76
    Info (13350): Duplicate register "input_buffer:ib|sink_state[17]" merged to single register "input_buffer:ib|sink_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 76
    Info (13350): Duplicate register "input_buffer:ib|sink_state[18]" merged to single register "input_buffer:ib|sink_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 76
    Info (13350): Duplicate register "input_buffer:ib|sink_state[19]" merged to single register "input_buffer:ib|sink_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 76
    Info (13350): Duplicate register "input_buffer:ib|sink_state[20]" merged to single register "input_buffer:ib|sink_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 76
    Info (13350): Duplicate register "input_buffer:ib|sink_state[21]" merged to single register "input_buffer:ib|sink_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 76
    Info (13350): Duplicate register "input_buffer:ib|sink_state[22]" merged to single register "input_buffer:ib|sink_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 76
    Info (13350): Duplicate register "input_buffer:ib|sink_state[23]" merged to single register "input_buffer:ib|sink_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 76
    Info (13350): Duplicate register "input_buffer:ib|sink_state[24]" merged to single register "input_buffer:ib|sink_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 76
    Info (13350): Duplicate register "input_buffer:ib|sink_state[25]" merged to single register "input_buffer:ib|sink_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 76
    Info (13350): Duplicate register "input_buffer:ib|sink_state[26]" merged to single register "input_buffer:ib|sink_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 76
    Info (13350): Duplicate register "input_buffer:ib|sink_state[27]" merged to single register "input_buffer:ib|sink_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 76
    Info (13350): Duplicate register "input_buffer:ib|sink_state[28]" merged to single register "input_buffer:ib|sink_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 76
    Info (13350): Duplicate register "input_buffer:ib|sink_state[29]" merged to single register "input_buffer:ib|sink_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 76
    Info (13350): Duplicate register "input_buffer:ib|sink_state[2]" merged to single register "input_buffer:ib|sink_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 76
    Info (13350): Duplicate register "input_buffer:ib|sink_state[30]" merged to single register "input_buffer:ib|sink_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 76
    Info (13350): Duplicate register "input_buffer:ib|sink_state[31]" merged to single register "input_buffer:ib|sink_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 76
    Info (13350): Duplicate register "input_buffer:ib|sink_state[3]" merged to single register "input_buffer:ib|sink_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 76
    Info (13350): Duplicate register "input_buffer:ib|sink_state[4]" merged to single register "input_buffer:ib|sink_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 76
    Info (13350): Duplicate register "input_buffer:ib|sink_state[5]" merged to single register "input_buffer:ib|sink_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 76
    Info (13350): Duplicate register "input_buffer:ib|sink_state[6]" merged to single register "input_buffer:ib|sink_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 76
    Info (13350): Duplicate register "input_buffer:ib|sink_state[7]" merged to single register "input_buffer:ib|sink_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 76
    Info (13350): Duplicate register "input_buffer:ib|sink_state[8]" merged to single register "input_buffer:ib|sink_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 76
    Info (13350): Duplicate register "input_buffer:ib|sink_state[9]" merged to single register "input_buffer:ib|sink_state[10]" File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 76
Warning (14130): Reduced register "input_buffer:ib|source_state[10]" with stuck data_in port to stuck value GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 114
Warning (14130): Reduced register "input_buffer:ib|sink_state[10]" with stuck data_in port to stuck value GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/input_buffer.sv Line: 76
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "source_phaseA[0]" is stuck at GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 42
    Warning (13410): Pin "source_phaseA[1]" is stuck at GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 42
    Warning (13410): Pin "source_phaseA[2]" is stuck at GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 42
    Warning (13410): Pin "source_phaseA[3]" is stuck at GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 42
    Warning (13410): Pin "source_phaseA[4]" is stuck at GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 42
    Warning (13410): Pin "source_phaseA[5]" is stuck at GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 42
    Warning (13410): Pin "source_phaseA[6]" is stuck at GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 42
    Warning (13410): Pin "source_phaseA[7]" is stuck at GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 42
    Warning (13410): Pin "source_phaseA[8]" is stuck at GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 42
    Warning (13410): Pin "source_phaseA[9]" is stuck at GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 42
    Warning (13410): Pin "source_phaseA[10]" is stuck at GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 42
    Warning (13410): Pin "source_phaseA[11]" is stuck at GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 42
    Warning (13410): Pin "source_phaseA[12]" is stuck at GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 42
    Warning (13410): Pin "source_phaseA[13]" is stuck at GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 42
    Warning (13410): Pin "source_phaseA[14]" is stuck at GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 42
    Warning (13410): Pin "source_phaseA[15]" is stuck at GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 42
    Warning (13410): Pin "source_phaseB[0]" is stuck at GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 44
    Warning (13410): Pin "source_phaseB[1]" is stuck at GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 44
    Warning (13410): Pin "source_phaseB[2]" is stuck at GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 44
    Warning (13410): Pin "source_phaseB[3]" is stuck at GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 44
    Warning (13410): Pin "source_phaseB[4]" is stuck at GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 44
    Warning (13410): Pin "source_phaseB[5]" is stuck at GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 44
    Warning (13410): Pin "source_phaseB[6]" is stuck at GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 44
    Warning (13410): Pin "source_phaseB[7]" is stuck at GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 44
    Warning (13410): Pin "source_phaseB[8]" is stuck at GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 44
    Warning (13410): Pin "source_phaseB[9]" is stuck at GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 44
    Warning (13410): Pin "source_phaseB[10]" is stuck at GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 44
    Warning (13410): Pin "source_phaseB[11]" is stuck at GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 44
    Warning (13410): Pin "source_phaseB[12]" is stuck at GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 44
    Warning (13410): Pin "source_phaseB[13]" is stuck at GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 44
    Warning (13410): Pin "source_phaseB[14]" is stuck at GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 44
    Warning (13410): Pin "source_phaseB[15]" is stuck at GND File: C:/Users/foudm/Dropbox/TUe/5 - internship/PR4/PR3.sv Line: 44
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 236 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 44 input pins
    Info (21059): Implemented 59 output pins
    Info (21061): Implemented 91 logic cells
    Info (21064): Implemented 42 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings
    Info: Peak virtual memory: 4958 megabytes
    Info: Processing ended: Thu Nov 15 15:40:27 2018
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:43


