Altera SOPC Builder Version 11.12 Build 259
Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.


No .sopc_builder configuration file(!)
# 2020.10.05 20:49:34 (*) mk_custom_sdk starting
# 2020.10.05 20:49:34 (*) Reading project D:/vhdl/tp_VHDL_G2_B5/de0_nano/sopc_compteur/my_sopc.ptf.

# 2020.10.05 20:49:34 (*) Finding all CPUs
# 2020.10.05 20:49:34 (*) Finding all available components
# 2020.10.05 20:49:34 (*) Reading D:/vhdl/tp_VHDL_G2_B5/de0_nano/sopc_compteur/.sopc_builder/install.ptf

# 2020.10.05 20:49:34 (*) Found 63 components

# 2020.10.05 20:49:34 (*) Finding all peripherals

# 2020.10.05 20:49:34 (*) Finding software components

# 2020.10.05 20:49:34 (*) (Legacy SDK Generation Skipped)
# 2020.10.05 20:49:34 (*) (All TCL Script Generation Skipped)
# 2020.10.05 20:49:34 (*) (No Libraries Built)
# 2020.10.05 20:49:34 (*) (Contents Generation Skipped)
# 2020.10.05 20:49:34 (*) mk_custom_sdk finishing
# 2020.10.05 20:49:34 (*) Starting generation for system: my_sopc.

.
.
.
.
..

# 2020.10.05 20:49:35 (*) Running Generator Program for cpu_0

# 2020.10.05 20:49:37 (*) Starting Nios II generation
# 2020.10.05 20:49:37 (*)   Checking for plaintext license.
# 2020.10.05 20:49:37 (*)   Couldn't query license setup in Quartus directory c:/altera/11.1sp2/quartus
# 2020.10.05 20:49:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
# 2020.10.05 20:49:37 (*)   LM_LICENSE_FILE environment variable is empty
# 2020.10.05 20:49:37 (*)   Plaintext license not found.
# 2020.10.05 20:49:37 (*)   No license required to generate encrypted Nios II/e.

# 2020.10.05 20:49:37 (*)   Getting CPU configuration settings
# 2020.10.05 20:49:37 (*)   Elaborating CPU configuration settings
# 2020.10.05 20:49:37 (*)   Creating all objects for CPU
# 2020.10.05 20:49:38 (*)   Generating HDL from CPU objects
# 2020.10.05 20:49:38 (*)   Creating plain-text HDL
# 2020.10.05 20:49:41 (*) Done Nios II generation

# 2020.10.05 20:49:41 (*) Running Generator Program for onchip_memory2_0

# 2020.10.05 20:49:41 (*) Running Generator Program for jtag_uart

# 2020.10.05 20:49:42 (*) Running Generator Program for sysid_0

# 2020.10.05 20:49:42 (*) Running Generator Program for key

# 2020.10.05 20:49:43 (*) Running Generator Program for led


# 2020.10.05 20:49:43 (*) Making arbitration and system (top) modules.

# 2020.10.05 20:49:45 (*) Generating Quartus symbol for top level: my_sopc
# 2020.10.05 20:49:45 (*) Generating Symbol D:/vhdl/tp_VHDL_G2_B5/de0_nano/sopc_compteur/my_sopc.bsf

# 2020.10.05 20:49:45 (*) Creating command-line system-generation script: D:/vhdl/tp_VHDL_G2_B5/de0_nano/sopc_compteur/my_sopc_generation_script

# 2020.10.05 20:49:45 (*) Running setup for HDL simulator: modelsim


# 2020.10.05 20:49:45 (*) Completed generation for system: my_sopc.
# 2020.10.05 20:49:45 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:
  SOPC Builder database : D:/vhdl/tp_VHDL_G2_B5/de0_nano/sopc_compteur/my_sopc.ptf 
  System HDL Model : D:/vhdl/tp_VHDL_G2_B5/de0_nano/sopc_compteur/my_sopc.vhd 
  System Generation Script : D:/vhdl/tp_VHDL_G2_B5/de0_nano/sopc_compteur/my_sopc_generation_script 

# 2020.10.05 20:49:45 (*) SUCCESS: SYSTEM GENERATION COMPLETED.


Press 'Exit' to exit.
