	component LVDS_echo_FPGA1_qsys is
		port (
			clk_clk                                                     : in  std_logic                    := 'X';             -- clk
			lvds_echo_fpga1_component_0_conduit_end_rst_n_out           : out std_logic;                                       -- rst_n_out
			lvds_echo_fpga1_component_0_conduit_end_led                 : out std_logic_vector(7 downto 0);                    -- led
			lvds_echo_fpga1_component_0_conduit_end_rx_align_done_fpga1 : out std_logic;                                       -- rx_align_done_fpga1
			lvds_echo_fpga1_component_0_conduit_end_rx_inclock_fpga1    : in  std_logic                    := 'X';             -- rx_inclock_fpga1
			lvds_echo_fpga1_component_0_conduit_end_tx_align_done_fpga1 : in  std_logic                    := 'X';             -- tx_align_done_fpga1
			lvds_echo_fpga1_component_0_conduit_end_tx_out_fpga1        : out std_logic_vector(1 downto 0);                    -- tx_out_fpga1
			lvds_echo_fpga1_component_0_conduit_end_rx_in_fpga1         : in  std_logic_vector(1 downto 0) := (others => 'X'); -- rx_in_fpga1
			lvds_echo_fpga1_component_0_conduit_end_tx_outclock_fpga1   : out std_logic;                                       -- tx_outclock_fpga1
			reset_reset_n                                               : in  std_logic                    := 'X'              -- reset_n
		);
	end component LVDS_echo_FPGA1_qsys;

