{"vcs1":{"timestamp_begin":1731887492.366102982, "rt":2.24, "ut":0.15, "st":0.17}}
{"vcselab":{"timestamp_begin":1731887494.656591886, "rt":1.02, "ut":0.11, "st":0.08}}
{"link":{"timestamp_begin":1731887495.716007302, "rt":0.78, "ut":0.09, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731887491.995903161}
{"VCS_COMP_START_TIME": 1731887491.995903161}
{"VCS_COMP_END_TIME": 1731888420.206713732}
{"VCS_USER_OPTIONS": "-sverilog +vc -Mupdate -line -full64 -kdb -nc -xprop=tmerge -lca -debug_access+all+reverse +define+ -timescale=1ns/1ps test/inv_sqrt_tb.sv verilog/inv_sqrt.sv verilog/fp_mul.sv verilog/fp_add.sv verilog/delay_fp.sv -o dve -R -gui -debug_acccess+all -kdb"}
{"vcs1": {"peak_mem": 558844}}
{"vcselab": {"peak_mem": 260720}}
