{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466592217537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466592217537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 12:43:37 2016 " "Processing started: Wed Jun 22 12:43:37 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466592217537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1466592217537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off portable -c portable " "Command: quartus_map --read_settings_files=on --write_settings_files=off portable -c portable" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1466592217537 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1466592217910 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "pll.qsys " "Elaborating Qsys system entity \"pll.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466592217947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.22.12:43:40 Progress: Loading FPGA_portable 2.5 UART/pll.qsys " "2016.06.22.12:43:40 Progress: Loading FPGA_portable 2.5 UART/pll.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1466592220059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.22.12:43:40 Progress: Reading input file " "2016.06.22.12:43:40 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1466592220191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.22.12:43:40 Progress: Adding clk_0 \[clock_source 13.1\] " "2016.06.22.12:43:40 Progress: Adding clk_0 \[clock_source 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1466592220207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.22.12:43:40 Progress: Parameterizing module clk_0 " "2016.06.22.12:43:40 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1466592220364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.22.12:43:40 Progress: Adding altpll_0 \[altpll 13.1\] " "2016.06.22.12:43:40 Progress: Adding altpll_0 \[altpll 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1466592220364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.22.12:43:40 Progress: Parameterizing module altpll_0 " "2016.06.22.12:43:40 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1466592220679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.22.12:43:40 Progress: Adding altpll_1 \[altpll 13.1\] " "2016.06.22.12:43:40 Progress: Adding altpll_1 \[altpll 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1466592220679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.22.12:43:40 Progress: Parameterizing module altpll_1 " "2016.06.22.12:43:40 Progress: Parameterizing module altpll_1" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1466592220679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.22.12:43:40 Progress: Building connections " "2016.06.22.12:43:40 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1466592220679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.22.12:43:40 Progress: Parameterizing connections " "2016.06.22.12:43:40 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1466592220804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.22.12:43:40 Progress: Validating " "2016.06.22.12:43:40 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1466592220804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.06.22.12:43:41 Progress: Done reading input file " "2016.06.22.12:43:41 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1466592221086 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master " "Pll.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1466592221242 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_1: altpll_1.pll_slave must be connected to an Avalon-MM master " "Pll.altpll_1: altpll_1.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1466592221242 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit. " "Pll.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1466592221242 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit. " "Pll.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1466592221242 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit. " "Pll.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1466592221242 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_1: altpll_1.areset_conduit must be exported, or connected to a matching conduit. " "Pll.altpll_1: altpll_1.areset_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1466592221242 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_1: altpll_1.locked_conduit must be exported, or connected to a matching conduit. " "Pll.altpll_1: altpll_1.locked_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1466592221242 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Pll.altpll_1: altpll_1.phasedone_conduit must be exported, or connected to a matching conduit. " "Pll.altpll_1: altpll_1.phasedone_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1466592221242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll: Generating pll \"pll\" for QUARTUS_SYNTH " "Pll: Generating pll \"pll\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1466592222289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 3 modules, 4 connections " "Pipeline_bridge_swap_transform: After transform: 3 modules, 4 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1466592222398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1466592222405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 5 modules, 8 connections " "Reset_adaptation_transform: After transform: 5 modules, 8 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1466592222493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"pll\" instantiated altpll \"altpll_0\" " "Altpll_0: \"pll\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1466592224524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_1: \"pll\" instantiated altpll \"altpll_1\" " "Altpll_1: \"pll\" instantiated altpll \"altpll_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1466592226399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"pll\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"pll\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1466592226399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll: Done \"pll\" with 4 modules, 6 files, 49747 bytes " "Pll: Done \"pll\" with 4 modules, 6 files, 49747 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1466592226415 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "pll.qsys " "Finished elaborating Qsys system entity \"pll.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466592227149 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "rise_to_high rise_to_high.v(10) " "Verilog Module Declaration warning at rise_to_high.v(10): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"rise_to_high\"" {  } { { "rise_to_high.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/rise_to_high.v" 10 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466592227149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rise_to_high.v 1 1 " "Found 1 design units, including 1 entities, in source file rise_to_high.v" { { "Info" "ISGN_ENTITY_NAME" "1 rise_to_high " "Found entity 1: rise_to_high" {  } { { "rise_to_high.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/rise_to_high.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466592227165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466592227165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartctl.v 1 1 " "Found 1 design units, including 1 entities, in source file uartctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 UARTCTL " "Found entity 1: UARTCTL" {  } { { "UARTCTL.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/UARTCTL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466592227165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466592227165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/uart.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466592227165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466592227165 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "portable.v(125) " "Verilog HDL Module Instantiation warning at portable.v(125): ignored dangling comma in List of Port Connections" {  } { { "portable.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable.v" 125 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1466592227181 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "portable.v(142) " "Verilog HDL Module Instantiation warning at portable.v(142): ignored dangling comma in List of Port Connections" {  } { { "portable.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable.v" 142 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1466592227181 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "portable.v(159) " "Verilog HDL Module Instantiation warning at portable.v(159): ignored dangling comma in List of Port Connections" {  } { { "portable.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable.v" 159 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1466592227181 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "portable.v(169) " "Verilog HDL Module Instantiation warning at portable.v(169): ignored dangling comma in List of Port Connections" {  } { { "portable.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable.v" 169 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1466592227181 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "portable.v(181) " "Verilog HDL Module Instantiation warning at portable.v(181): ignored dangling comma in List of Port Connections" {  } { { "portable.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable.v" 181 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1466592227196 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "portable.v(186) " "Verilog HDL Module Instantiation warning at portable.v(186): ignored dangling comma in List of Port Connections" {  } { { "portable.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable.v" 186 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1466592227196 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "portable portable.v(46) " "Verilog Module Declaration warning at portable.v(46): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"portable\"" {  } { { "portable.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable.v" 46 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466592227197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portable.v 1 1 " "Found 1 design units, including 1 entities, in source file portable.v" { { "Info" "ISGN_ENTITY_NAME" "1 portable " "Found entity 1: portable" {  } { { "portable.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466592227200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466592227200 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi.v(76) " "Verilog HDL information at spi.v(76): always construct contains both blocking and non-blocking assignments" {  } { { "spi.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/spi.v" 76 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1466592227229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.v 1 1 " "Found 1 design units, including 1 entities, in source file spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "spi.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/spi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466592227233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466592227233 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET ADCCTL.v(20) " "Verilog HDL Declaration information at ADCCTL.v(20): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "ADCCTL.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/ADCCTL.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1466592227265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcctl.v 1 1 " "Found 1 design units, including 1 entities, in source file adcctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADCCTL " "Found entity 1: ADCCTL" {  } { { "ADCCTL.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/ADCCTL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466592227268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466592227268 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "portable_shell.v(128) " "Verilog HDL Module Instantiation warning at portable_shell.v(128): ignored dangling comma in List of Port Connections" {  } { { "portable_shell.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable_shell.v" 128 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1466592227299 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "portable_shell portable_shell.v(49) " "Verilog Module Declaration warning at portable_shell.v(49): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"portable_shell\"" {  } { { "portable_shell.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable_shell.v" 49 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466592227301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portable_shell.v 1 1 " "Found 1 design units, including 1 entities, in source file portable_shell.v" { { "Info" "ISGN_ENTITY_NAME" "1 portable_shell " "Found entity 1: portable_shell" {  } { { "portable_shell.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable_shell.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466592227303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466592227303 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEAD head SCANCTL.v(36) " "Verilog HDL Declaration information at SCANCTL.v(36): object \"HEAD\" differs only in case from object \"head\" in the same scope" {  } { { "SCANCTL.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/SCANCTL.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1466592227349 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTX countx SCANCTL.v(37) " "Verilog HDL Declaration information at SCANCTL.v(37): object \"COUNTX\" differs only in case from object \"countx\" in the same scope" {  } { { "SCANCTL.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/SCANCTL.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1466592227350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTY county SCANCTL.v(38) " "Verilog HDL Declaration information at SCANCTL.v(38): object \"COUNTY\" differs only in case from object \"county\" in the same scope" {  } { { "SCANCTL.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/SCANCTL.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1466592227350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scanctl.v 1 1 " "Found 1 design units, including 1 entities, in source file scanctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCANCTL " "Found entity 1: SCANCTL" {  } { { "SCANCTL.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/SCANCTL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466592227353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466592227353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_DECODER " "Found entity 1: MUX_DECODER" {  } { { "MUX_DECODER.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/MUX_DECODER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466592227377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466592227377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "db/ip/pll/pll.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/pll.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466592227399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466592227399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pll/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/pll/submodules/altera_reset_controller.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466592227422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466592227422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pll/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/pll/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466592227485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466592227485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/submodules/pll_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/pll/submodules/pll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll_0_dffpipe_l2c " "Found entity 1: pll_altpll_0_dffpipe_l2c" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466592227516 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_altpll_0_stdsync_sv6 " "Found entity 2: pll_altpll_0_stdsync_sv6" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466592227516 ""} { "Info" "ISGN_ENTITY_NAME" "3 pll_altpll_0_altpll_1vn2 " "Found entity 3: pll_altpll_0_altpll_1vn2" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466592227516 ""} { "Info" "ISGN_ENTITY_NAME" "4 pll_altpll_0 " "Found entity 4: pll_altpll_0" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466592227516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466592227516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/submodules/pll_altpll_1.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/pll/submodules/pll_altpll_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll_1_dffpipe_l2c " "Found entity 1: pll_altpll_1_dffpipe_l2c" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466592227563 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_altpll_1_stdsync_sv6 " "Found entity 2: pll_altpll_1_stdsync_sv6" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466592227563 ""} { "Info" "ISGN_ENTITY_NAME" "3 pll_altpll_1_altpll_b942 " "Found entity 3: pll_altpll_1_altpll_b942" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466592227563 ""} { "Info" "ISGN_ENTITY_NAME" "4 pll_altpll_1 " "Found entity 4: pll_altpll_1" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1466592227563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1466592227563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "adc_config_done portable.v(174) " "Verilog HDL Implicit Net warning at portable.v(174): created implicit net for \"adc_config_done\"" {  } { { "portable.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable.v" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466592227565 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "portable_shell " "Elaborating entity \"portable_shell\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1466592227781 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 portable_shell.v(142) " "Verilog HDL assignment warning at portable_shell.v(142): truncated value with size 32 to match size of target (8)" {  } { { "portable_shell.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable_shell.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466592227788 "|portable_shell"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:u0 " "Elaborating entity \"pll\" for hierarchy \"pll:u0\"" {  } { { "portable_shell.v" "u0" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable_shell.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466592227797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0 pll:u0\|pll_altpll_0:altpll_0 " "Elaborating entity \"pll_altpll_0\" for hierarchy \"pll:u0\|pll_altpll_0:altpll_0\"" {  } { { "db/ip/pll/pll.v" "altpll_0" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/pll.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466592227846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0_stdsync_sv6 pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"pll_altpll_0_stdsync_sv6\" for hierarchy \"pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "stdsync2" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466592227856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0_dffpipe_l2c pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2\|pll_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"pll_altpll_0_dffpipe_l2c\" for hierarchy \"pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_stdsync_sv6:stdsync2\|pll_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "dffpipe3" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466592227859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_0_altpll_1vn2 pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1 " "Elaborating entity \"pll_altpll_0_altpll_1vn2\" for hierarchy \"pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\"" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "sd1" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466592227863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_1 pll:u0\|pll_altpll_1:altpll_1 " "Elaborating entity \"pll_altpll_1\" for hierarchy \"pll:u0\|pll_altpll_1:altpll_1\"" {  } { { "db/ip/pll/pll.v" "altpll_1" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/pll.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466592227866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_1_stdsync_sv6 pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_stdsync_sv6:stdsync2 " "Elaborating entity \"pll_altpll_1_stdsync_sv6\" for hierarchy \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_stdsync_sv6:stdsync2\"" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "stdsync2" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466592227870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_1_dffpipe_l2c pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_stdsync_sv6:stdsync2\|pll_altpll_1_dffpipe_l2c:dffpipe3 " "Elaborating entity \"pll_altpll_1_dffpipe_l2c\" for hierarchy \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_stdsync_sv6:stdsync2\|pll_altpll_1_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "dffpipe3" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466592227872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll_1_altpll_b942 pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1 " "Elaborating entity \"pll_altpll_1_altpll_b942\" for hierarchy \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\"" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "sd1" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466592227874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller pll:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"pll:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/pll/pll.v" "rst_controller" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/pll.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466592227875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer pll:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"pll:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/pll/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466592227875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer pll:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"pll:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/pll/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466592227891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "portable portable:p0 " "Elaborating entity \"portable\" for hierarchy \"portable:p0\"" {  } { { "portable_shell.v" "p0" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable_shell.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466592227891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart portable:p0\|uart:u1 " "Elaborating entity \"uart\" for hierarchy \"portable:p0\|uart:u1\"" {  } { { "portable.v" "u1" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466592227906 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_over_run uart.v(40) " "Verilog HDL or VHDL warning at uart.v(40): object \"tx_over_run\" assigned a value but never read" {  } { { "uart.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/uart.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1466592227906 "|portable_shell|portable:p0|uart:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_frame_err uart.v(47) " "Verilog HDL or VHDL warning at uart.v(47): object \"rx_frame_err\" assigned a value but never read" {  } { { "uart.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/uart.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1466592227906 "|portable_shell|portable:p0|uart:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_over_run uart.v(48) " "Verilog HDL or VHDL warning at uart.v(48): object \"rx_over_run\" assigned a value but never read" {  } { { "uart.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/uart.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1466592227906 "|portable_shell|portable:p0|uart:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(86) " "Verilog HDL assignment warning at uart.v(86): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/uart.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466592227906 "|portable_shell|portable:p0|uart:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(92) " "Verilog HDL assignment warning at uart.v(92): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/uart.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466592227906 "|portable_shell|portable:p0|uart:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart.v(106) " "Verilog HDL assignment warning at uart.v(106): truncated value with size 32 to match size of target (1)" {  } { { "uart.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/uart.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466592227906 "|portable_shell|portable:p0|uart:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(136) " "Verilog HDL assignment warning at uart.v(136): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/uart.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466592227906 "|portable_shell|portable:p0|uart:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTCTL portable:p0\|UARTCTL:uc1 " "Elaborating entity \"UARTCTL\" for hierarchy \"portable:p0\|UARTCTL:uc1\"" {  } { { "portable.v" "uc1" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466592227906 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nZeros UARTCTL.v(55) " "Verilog HDL or VHDL warning at UARTCTL.v(55): object \"nZeros\" assigned a value but never read" {  } { { "UARTCTL.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/UARTCTL.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1466592227906 "|portable_shell|portable:p0|UARTCTL:uc1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_3 UARTCTL.v(56) " "Verilog HDL or VHDL warning at UARTCTL.v(56): object \"count_3\" assigned a value but never read" {  } { { "UARTCTL.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/UARTCTL.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1466592227906 "|portable_shell|portable:p0|UARTCTL:uc1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SYNC_UART UARTCTL.v(62) " "Verilog HDL Always Construct warning at UARTCTL.v(62): variable \"SYNC_UART\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "UARTCTL.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/UARTCTL.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1466592227906 "|portable_shell|portable:p0|UARTCTL:uc1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count_2 UARTCTL.v(83) " "Verilog HDL Always Construct warning at UARTCTL.v(83): variable \"count_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "UARTCTL.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/UARTCTL.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1466592227906 "|portable_shell|portable:p0|UARTCTL:uc1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count_2 UARTCTL.v(89) " "Verilog HDL Always Construct warning at UARTCTL.v(89): variable \"count_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "UARTCTL.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/UARTCTL.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1466592227906 "|portable_shell|portable:p0|UARTCTL:uc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UARTCTL.v(103) " "Verilog HDL assignment warning at UARTCTL.v(103): truncated value with size 32 to match size of target (4)" {  } { { "UARTCTL.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/UARTCTL.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466592227906 "|portable_shell|portable:p0|UARTCTL:uc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 UARTCTL.v(112) " "Verilog HDL assignment warning at UARTCTL.v(112): truncated value with size 32 to match size of target (8)" {  } { { "UARTCTL.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/UARTCTL.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466592227906 "|portable_shell|portable:p0|UARTCTL:uc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCCTL portable:p0\|ADCCTL:adcctl1 " "Elaborating entity \"ADCCTL\" for hierarchy \"portable:p0\|ADCCTL:adcctl1\"" {  } { { "portable.v" "adcctl1" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466592227906 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ADCCTL.v(102) " "Verilog HDL assignment warning at ADCCTL.v(102): truncated value with size 32 to match size of target (8)" {  } { { "ADCCTL.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/ADCCTL.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466592227906 "|portable_shell|portable:p0|ADCCTL:adcctl1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ADCCTL.v(111) " "Verilog HDL assignment warning at ADCCTL.v(111): truncated value with size 32 to match size of target (8)" {  } { { "ADCCTL.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/ADCCTL.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466592227906 "|portable_shell|portable:p0|ADCCTL:adcctl1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ADCCTL.v(120) " "Verilog HDL assignment warning at ADCCTL.v(120): truncated value with size 32 to match size of target (8)" {  } { { "ADCCTL.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/ADCCTL.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466592227906 "|portable_shell|portable:p0|ADCCTL:adcctl1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADCCTL.v(129) " "Verilog HDL assignment warning at ADCCTL.v(129): truncated value with size 32 to match size of target (16)" {  } { { "ADCCTL.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/ADCCTL.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466592227906 "|portable_shell|portable:p0|ADCCTL:adcctl1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ADCCTL.v(141) " "Verilog HDL assignment warning at ADCCTL.v(141): truncated value with size 32 to match size of target (8)" {  } { { "ADCCTL.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/ADCCTL.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466592227906 "|portable_shell|portable:p0|ADCCTL:adcctl1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset ADCCTL.v(165) " "Verilog HDL Always Construct warning at ADCCTL.v(165): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ADCCTL.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/ADCCTL.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1466592227906 "|portable_shell|portable:p0|ADCCTL:adcctl1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug_out ADCCTL.v(34) " "Output port \"debug_out\" at ADCCTL.v(34) has no driver" {  } { { "ADCCTL.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/ADCCTL.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1466592227906 "|portable_shell|portable:p0|ADCCTL:adcctl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi portable:p0\|ADCCTL:adcctl1\|spi:spi1 " "Elaborating entity \"spi\" for hierarchy \"portable:p0\|ADCCTL:adcctl1\|spi:spi1\"" {  } { { "ADCCTL.v" "spi1" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/ADCCTL.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466592227906 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shift spi.v(50) " "Verilog HDL or VHDL warning at spi.v(50): object \"shift\" assigned a value but never read" {  } { { "spi.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/spi.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1466592227906 "|portable_shell|portable:p0|ADCCTL:adcctl1|spi:spi1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 spi.v(68) " "Verilog HDL assignment warning at spi.v(68): truncated value with size 32 to match size of target (8)" {  } { { "spi.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/spi.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466592227906 "|portable_shell|portable:p0|ADCCTL:adcctl1|spi:spi1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state spi.v(79) " "Verilog HDL Always Construct warning at spi.v(79): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "spi.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/spi.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1466592227906 "|portable_shell|portable:p0|ADCCTL:adcctl1|spi:spi1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 spi.v(89) " "Verilog HDL assignment warning at spi.v(89): truncated value with size 32 to match size of target (8)" {  } { { "spi.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/spi.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466592227906 "|portable_shell|portable:p0|ADCCTL:adcctl1|spi:spi1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 spi.v(182) " "Verilog HDL assignment warning at spi.v(182): truncated value with size 32 to match size of target (8)" {  } { { "spi.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/spi.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466592227906 "|portable_shell|portable:p0|ADCCTL:adcctl1|spi:spi1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rise_to_high portable:p0\|rise_to_high:h1 " "Elaborating entity \"rise_to_high\" for hierarchy \"portable:p0\|rise_to_high:h1\"" {  } { { "portable.v" "h1" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466592227922 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "idle_pulse rise_to_high.v(33) " "Verilog HDL or VHDL warning at rise_to_high.v(33): object \"idle_pulse\" assigned a value but never read" {  } { { "rise_to_high.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/rise_to_high.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1466592227922 "|portable_shell|portable:p0|rise_to_high:h1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rise_to_high.v(38) " "Verilog HDL assignment warning at rise_to_high.v(38): truncated value with size 32 to match size of target (4)" {  } { { "rise_to_high.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/rise_to_high.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466592227922 "|portable_shell|portable:p0|rise_to_high:h1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset rise_to_high.v(89) " "Verilog HDL Always Construct warning at rise_to_high.v(89): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rise_to_high.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/rise_to_high.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1466592227922 "|portable_shell|portable:p0|rise_to_high:h1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCANCTL portable:p0\|SCANCTL:scan1 " "Elaborating entity \"SCANCTL\" for hierarchy \"portable:p0\|SCANCTL:scan1\"" {  } { { "portable.v" "scan1" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466592227922 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SCANCTL.v(75) " "Verilog HDL assignment warning at SCANCTL.v(75): truncated value with size 32 to match size of target (1)" {  } { { "SCANCTL.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/SCANCTL.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466592227922 "|portable_shell|portable:p0|SCANCTL:scan1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SCANCTL.v(83) " "Verilog HDL assignment warning at SCANCTL.v(83): truncated value with size 32 to match size of target (5)" {  } { { "SCANCTL.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/SCANCTL.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466592227922 "|portable_shell|portable:p0|SCANCTL:scan1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SCANCTL.v(91) " "Verilog HDL assignment warning at SCANCTL.v(91): truncated value with size 32 to match size of target (5)" {  } { { "SCANCTL.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/SCANCTL.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466592227922 "|portable_shell|portable:p0|SCANCTL:scan1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_DECODER portable:p0\|MUX_DECODER:mux_decoder " "Elaborating entity \"MUX_DECODER\" for hierarchy \"portable:p0\|MUX_DECODER:mux_decoder\"" {  } { { "portable.v" "mux_decoder" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1466592227922 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MUX_DECODER.v(13) " "Verilog HDL assignment warning at MUX_DECODER.v(13): truncated value with size 32 to match size of target (8)" {  } { { "MUX_DECODER.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/MUX_DECODER.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1466592227922 "|portable_shell|portable:p0|MUX_DECODER:mux_decoder"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1466592229034 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/uart.v" 28 -1 0 } } { "spi.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/spi.v" 33 -1 0 } } { "spi.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/spi.v" 56 -1 0 } } { "uart.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/uart.v" 29 -1 0 } } { "spi.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/spi.v" 225 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1466592229065 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1466592229065 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_4 VCC " "Pin \"out_4\" is stuck at VCC" {  } { { "portable_shell.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable_shell.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466592229371 "|portable_shell|out_4"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_5 VCC " "Pin \"out_5\" is stuck at VCC" {  } { { "portable_shell.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable_shell.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1466592229371 "|portable_shell|out_5"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1466592229371 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1466592229590 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "72 " "72 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1466592230152 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/output_files/portable.map.smsg " "Generated suppressed messages file C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/output_files/portable.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1466592230215 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1466592230433 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466592230433 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|pll7 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|pll7\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 282 0 0 } } { "db/ip/pll/pll.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/pll.v" 34 0 0 } } { "portable_shell.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable_shell.v" 88 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1466592230527 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FTDCLK " "No output dependent on input pin \"FTDCLK\"" {  } { { "portable_shell.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable_shell.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466592230621 "|portable_shell|FTDCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx1 " "No output dependent on input pin \"rx1\"" {  } { { "portable_shell.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable_shell.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466592230621 "|portable_shell|rx1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc2_din " "No output dependent on input pin \"adc2_din\"" {  } { { "portable_shell.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable_shell.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1466592230621 "|portable_shell|adc2_din"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1466592230621 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "597 " "Implemented 597 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1466592230621 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1466592230621 ""} { "Info" "ICUT_CUT_TM_LCELLS" "536 " "Implemented 536 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1466592230621 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1466592230621 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1466592230621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "506 " "Peak virtual memory: 506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466592230683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 12:43:50 2016 " "Processing ended: Wed Jun 22 12:43:50 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466592230683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466592230683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466592230683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1466592230683 ""}
