# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Sep 28 2019 14:20:43

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for core|i_Clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (core|i_Clk:R vs. core|i_Clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: i_UART_RX
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: o_UART_TX
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: i_UART_RX
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: o_UART_TX
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: core|i_Clk  | Frequency: 203.98 MHz  | Target: 121.80 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
core|i_Clk    core|i_Clk     8210             3308        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
i_UART_RX  i_Clk       2800         core|i_Clk:R           


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
o_UART_TX  i_Clk       8677          core|i_Clk:R           


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
i_UART_RX  i_Clk       189         core|i_Clk:R           


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
o_UART_TX  i_Clk       8265                  core|i_Clk:R           


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for core|i_Clk
****************************************
Clock: core|i_Clk
Frequency: 203.98 MHz | Target: 121.80 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_1_LC_9_13_0/lcout
Path End         : uartRxInst.rState_0_LC_9_11_2/ce
Capture Clock    : uartRxInst.rState_0_LC_9_11_2/clk
Setup Constraint : 8210p
Path slack       : 3307p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                10591

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            4363
------------------------------------------   ---- 
End-of-path arrival time (ps)                7284
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_1_LC_9_13_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_1_LC_9_13_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   3308  RISE       5
I__695/I                                               LocalMux                       0              2921   3308  RISE       1
I__695/O                                               LocalMux                     330              3251   3308  RISE       1
I__699/I                                               InMux                          0              3251   3308  RISE       1
I__699/O                                               InMux                        259              3510   3308  RISE       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_0_LC_9_13_2/in0    LogicCell40_SEQ_MODE_0000      0              3510   3308  RISE       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_0_LC_9_13_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3308  RISE       1
I__705/I                                               LocalMux                       0              3959   3308  RISE       1
I__705/O                                               LocalMux                     330              4289   3308  RISE       1
I__706/I                                               InMux                          0              4289   3308  RISE       1
I__706/O                                               InMux                        259              4548   3308  RISE       1
uartRxInst.rCycleCounter_RNISR773_4_LC_9_12_6/in3      LogicCell40_SEQ_MODE_0000      0              4548   3308  RISE       1
uartRxInst.rCycleCounter_RNISR773_4_LC_9_12_6/lcout    LogicCell40_SEQ_MODE_0000    316              4864   3308  RISE       4
I__504/I                                               LocalMux                       0              4864   3308  RISE       1
I__504/O                                               LocalMux                     330              5194   3308  RISE       1
I__508/I                                               InMux                          0              5194   3308  RISE       1
I__508/O                                               InMux                        259              5453   3308  RISE       1
uartRxInst.rState_RNIC6LK4_1_LC_9_12_4/in3             LogicCell40_SEQ_MODE_0000      0              5453   3308  RISE       1
uartRxInst.rState_RNIC6LK4_1_LC_9_12_4/lcout           LogicCell40_SEQ_MODE_0000    316              5769   3308  RISE       2
I__527/I                                               Odrv4                          0              5769   3308  RISE       1
I__527/O                                               Odrv4                        351              6120   3308  RISE       1
I__528/I                                               Span4Mux_s3_h                  0              6120   3308  RISE       1
I__528/O                                               Span4Mux_s3_h                231              6351   3308  RISE       1
I__529/I                                               LocalMux                       0              6351   3308  RISE       1
I__529/O                                               LocalMux                     330              6681   3308  RISE       1
I__530/I                                               CEMux                          0              6681   3308  RISE       1
I__530/O                                               CEMux                        603              7284   3308  RISE       1
uartRxInst.rState_0_LC_9_11_2/ce                       LogicCell40_SEQ_MODE_1000      0              7284   3308  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_0_LC_9_11_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (core|i_Clk:R vs. core|i_Clk:R)
*************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_1_LC_9_13_0/lcout
Path End         : uartRxInst.rState_0_LC_9_11_2/ce
Capture Clock    : uartRxInst.rState_0_LC_9_11_2/clk
Setup Constraint : 8210p
Path slack       : 3307p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                10591

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            4363
------------------------------------------   ---- 
End-of-path arrival time (ps)                7284
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_1_LC_9_13_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_1_LC_9_13_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   3308  RISE       5
I__695/I                                               LocalMux                       0              2921   3308  RISE       1
I__695/O                                               LocalMux                     330              3251   3308  RISE       1
I__699/I                                               InMux                          0              3251   3308  RISE       1
I__699/O                                               InMux                        259              3510   3308  RISE       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_0_LC_9_13_2/in0    LogicCell40_SEQ_MODE_0000      0              3510   3308  RISE       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_0_LC_9_13_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3308  RISE       1
I__705/I                                               LocalMux                       0              3959   3308  RISE       1
I__705/O                                               LocalMux                     330              4289   3308  RISE       1
I__706/I                                               InMux                          0              4289   3308  RISE       1
I__706/O                                               InMux                        259              4548   3308  RISE       1
uartRxInst.rCycleCounter_RNISR773_4_LC_9_12_6/in3      LogicCell40_SEQ_MODE_0000      0              4548   3308  RISE       1
uartRxInst.rCycleCounter_RNISR773_4_LC_9_12_6/lcout    LogicCell40_SEQ_MODE_0000    316              4864   3308  RISE       4
I__504/I                                               LocalMux                       0              4864   3308  RISE       1
I__504/O                                               LocalMux                     330              5194   3308  RISE       1
I__508/I                                               InMux                          0              5194   3308  RISE       1
I__508/O                                               InMux                        259              5453   3308  RISE       1
uartRxInst.rState_RNIC6LK4_1_LC_9_12_4/in3             LogicCell40_SEQ_MODE_0000      0              5453   3308  RISE       1
uartRxInst.rState_RNIC6LK4_1_LC_9_12_4/lcout           LogicCell40_SEQ_MODE_0000    316              5769   3308  RISE       2
I__527/I                                               Odrv4                          0              5769   3308  RISE       1
I__527/O                                               Odrv4                        351              6120   3308  RISE       1
I__528/I                                               Span4Mux_s3_h                  0              6120   3308  RISE       1
I__528/O                                               Span4Mux_s3_h                231              6351   3308  RISE       1
I__529/I                                               LocalMux                       0              6351   3308  RISE       1
I__529/O                                               LocalMux                     330              6681   3308  RISE       1
I__530/I                                               CEMux                          0              6681   3308  RISE       1
I__530/O                                               CEMux                        603              7284   3308  RISE       1
uartRxInst.rState_0_LC_9_11_2/ce                       LogicCell40_SEQ_MODE_1000      0              7284   3308  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_0_LC_9_11_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: i_UART_RX 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_UART_RX
Clock Port        : i_Clk
Clock Reference   : core|i_Clk:R
Setup Time        : 2800


Data Path Delay                4711
+ Setup Time                    470
- Capture Clock Path Delay    -2381
---------------------------- ------
Setup to Clock                 2800

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_UART_RX                                 core                       0      0                  RISE  1       
i_UART_RX_ibuf_iopad/PACKAGEPIN:in        IO_PAD                     0      0                  RISE  1       
i_UART_RX_ibuf_iopad/DOUT                 IO_PAD                     510    510                RISE  1       
i_UART_RX_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
i_UART_RX_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__654/I                                  Odrv4                      0      1127               RISE  1       
I__654/O                                  Odrv4                      351    1478               RISE  1       
I__657/I                                  Span4Mux_v                 0      1478               RISE  1       
I__657/O                                  Span4Mux_v                 351    1829               RISE  1       
I__661/I                                  LocalMux                   0      1829               RISE  1       
I__661/O                                  LocalMux                   330    2158               RISE  1       
I__666/I                                  InMux                      0      2158               RISE  1       
I__666/O                                  InMux                      259    2418               RISE  1       
i_UART_RX_ibuf_RNID5E3_LC_9_12_3/in3      LogicCell40_SEQ_MODE_0000  0      2418               RISE  1       
i_UART_RX_ibuf_RNID5E3_LC_9_12_3/lcout    LogicCell40_SEQ_MODE_0000  316    2733               RISE  1       
I__531/I                                  Odrv4                      0      2733               RISE  1       
I__531/O                                  Odrv4                      351    3084               RISE  1       
I__532/I                                  LocalMux                   0      3084               RISE  1       
I__532/O                                  LocalMux                   330    3414               RISE  1       
I__533/I                                  InMux                      0      3414               RISE  1       
I__533/O                                  InMux                      259    3673               RISE  1       
i_UART_RX_ibuf_RNI5MUN3_LC_9_12_2/in0     LogicCell40_SEQ_MODE_0000  0      3673               RISE  1       
i_UART_RX_ibuf_RNI5MUN3_LC_9_12_2/lcout   LogicCell40_SEQ_MODE_0000  449    4122               RISE  2       
I__534/I                                  LocalMux                   0      4122               RISE  1       
I__534/O                                  LocalMux                   330    4452               RISE  1       
I__536/I                                  InMux                      0      4452               RISE  1       
I__536/O                                  InMux                      259    4711               RISE  1       
uartRxInst.rCycleCounter_7_LC_8_13_7/in0  LogicCell40_SEQ_MODE_1000  0      4711               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               core                       0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__592/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__592/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__593/I                                            GlobalMux                  0      1918               RISE  1       
I__593/O                                            GlobalMux                  154    2073               RISE  1       
I__608/I                                            ClkMux                     0      2073               RISE  1       
I__608/O                                            ClkMux                     309    2381               RISE  1       
uartRxInst.rCycleCounter_7_LC_8_13_7/clk            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: o_UART_TX 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_UART_TX
Clock Port         : i_Clk
Clock Reference    : core|i_Clk:R
Clock to Out Delay : 8677


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5756
---------------------------- ------
Clock To Out Delay             8677

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               core                       0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__592/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__592/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__593/I                                            GlobalMux                  0      1918               RISE  1       
I__593/O                                            GlobalMux                  154    2073               RISE  1       
I__603/I                                            ClkMux                     0      2073               RISE  1       
I__603/O                                            ClkMux                     309    2381               RISE  1       
uartTxInst.oSerial_LC_7_12_0/clk                    LogicCell40_SEQ_MODE_1001  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
uartTxInst.oSerial_LC_7_12_0/lcout   LogicCell40_SEQ_MODE_1001  540    2921               RISE  2       
I__146/I                             Odrv4                      0      2921               RISE  1       
I__146/O                             Odrv4                      351    3272               RISE  1       
I__148/I                             Span4Mux_s2_h              0      3272               RISE  1       
I__148/O                             Span4Mux_s2_h              203    3475               RISE  1       
I__150/I                             IoSpan4Mux                 0      3475               RISE  1       
I__150/O                             IoSpan4Mux                 288    3763               RISE  1       
I__151/I                             LocalMux                   0      3763               RISE  1       
I__151/O                             LocalMux                   330    4093               RISE  1       
I__152/I                             IoInMux                    0      4093               RISE  1       
I__152/O                             IoInMux                    259    4352               RISE  1       
o_UART_TX_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4352               RISE  1       
o_UART_TX_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6589               FALL  1       
o_UART_TX_obuf_iopad/DIN             IO_PAD                     0      6589               FALL  1       
o_UART_TX_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   8677               FALL  1       
o_UART_TX                            core                       0      8677               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: i_UART_RX 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : i_UART_RX
Clock Port        : i_Clk
Clock Reference   : core|i_Clk:R
Hold Time         : 189


Capture Clock Path Delay       2381
+ Hold  Time                      0
- Data Path Delay             -2192
---------------------------- ------
Hold Time                       189

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_UART_RX                                 core                       0      0                  FALL  1       
i_UART_RX_ibuf_iopad/PACKAGEPIN:in        IO_PAD                     0      0                  FALL  1       
i_UART_RX_ibuf_iopad/DOUT                 IO_PAD                     460    460                FALL  1       
i_UART_RX_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
i_UART_RX_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__653/I                                  Odrv4                      0      923                FALL  1       
I__653/O                                  Odrv4                      372    1295               FALL  1       
I__656/I                                  Span4Mux_v                 0      1295               FALL  1       
I__656/O                                  Span4Mux_v                 372    1666               FALL  1       
I__659/I                                  LocalMux                   0      1666               FALL  1       
I__659/O                                  LocalMux                   309    1975               FALL  1       
I__663/I                                  InMux                      0      1975               FALL  1       
I__663/O                                  InMux                      217    2192               FALL  1       
I__669/I                                  CascadeMux                 0      2192               FALL  1       
I__669/O                                  CascadeMux                 0      2192               FALL  1       
uartRxInst.rCycleCounter_2_LC_9_13_1/in2  LogicCell40_SEQ_MODE_1000  0      2192               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               core                       0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__592/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__592/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__593/I                                            GlobalMux                  0      1918               RISE  1       
I__593/O                                            GlobalMux                  154    2073               RISE  1       
I__609/I                                            ClkMux                     0      2073               RISE  1       
I__609/O                                            ClkMux                     309    2381               RISE  1       
uartRxInst.rCycleCounter_2_LC_9_13_1/clk            LogicCell40_SEQ_MODE_1000  0      2381               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: o_UART_TX 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : o_UART_TX
Clock Port         : i_Clk
Clock Reference    : core|i_Clk:R
Clock to Out Delay : 8265


Launch Clock Path Delay        2381
+ Clock To Q Delay              540
+ Data Path Delay              5344
---------------------------- ------
Clock To Out Delay             8265

Launch Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
i_Clk                                               core                       0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1408   1918               RISE  1       
I__592/I                                            gio2CtrlBuf                0      1918               RISE  1       
I__592/O                                            gio2CtrlBuf                0      1918               RISE  1       
I__593/I                                            GlobalMux                  0      1918               RISE  1       
I__593/O                                            GlobalMux                  154    2073               RISE  1       
I__603/I                                            ClkMux                     0      2073               RISE  1       
I__603/O                                            ClkMux                     309    2381               RISE  1       
uartTxInst.oSerial_LC_7_12_0/clk                    LogicCell40_SEQ_MODE_1001  0      2381               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
uartTxInst.oSerial_LC_7_12_0/lcout   LogicCell40_SEQ_MODE_1001  540    2921               FALL  2       
I__146/I                             Odrv4                      0      2921               FALL  1       
I__146/O                             Odrv4                      372    3293               FALL  1       
I__148/I                             Span4Mux_s2_h              0      3293               FALL  1       
I__148/O                             Span4Mux_s2_h              203    3496               FALL  1       
I__150/I                             IoSpan4Mux                 0      3496               FALL  1       
I__150/O                             IoSpan4Mux                 323    3819               FALL  1       
I__151/I                             LocalMux                   0      3819               FALL  1       
I__151/O                             LocalMux                   309    4128               FALL  1       
I__152/I                             IoInMux                    0      4128               FALL  1       
I__152/O                             IoInMux                    217    4345               FALL  1       
o_UART_TX_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4345               FALL  1       
o_UART_TX_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6351               RISE  1       
o_UART_TX_obuf_iopad/DIN             IO_PAD                     0      6351               RISE  1       
o_UART_TX_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   8265               RISE  1       
o_UART_TX                            core                       0      8265               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_1_LC_9_13_0/lcout
Path End         : uartRxInst.rState_0_LC_9_11_2/ce
Capture Clock    : uartRxInst.rState_0_LC_9_11_2/clk
Setup Constraint : 8210p
Path slack       : 3307p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                10591

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            4363
------------------------------------------   ---- 
End-of-path arrival time (ps)                7284
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_1_LC_9_13_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_1_LC_9_13_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   3308  RISE       5
I__695/I                                               LocalMux                       0              2921   3308  RISE       1
I__695/O                                               LocalMux                     330              3251   3308  RISE       1
I__699/I                                               InMux                          0              3251   3308  RISE       1
I__699/O                                               InMux                        259              3510   3308  RISE       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_0_LC_9_13_2/in0    LogicCell40_SEQ_MODE_0000      0              3510   3308  RISE       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_0_LC_9_13_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3308  RISE       1
I__705/I                                               LocalMux                       0              3959   3308  RISE       1
I__705/O                                               LocalMux                     330              4289   3308  RISE       1
I__706/I                                               InMux                          0              4289   3308  RISE       1
I__706/O                                               InMux                        259              4548   3308  RISE       1
uartRxInst.rCycleCounter_RNISR773_4_LC_9_12_6/in3      LogicCell40_SEQ_MODE_0000      0              4548   3308  RISE       1
uartRxInst.rCycleCounter_RNISR773_4_LC_9_12_6/lcout    LogicCell40_SEQ_MODE_0000    316              4864   3308  RISE       4
I__504/I                                               LocalMux                       0              4864   3308  RISE       1
I__504/O                                               LocalMux                     330              5194   3308  RISE       1
I__508/I                                               InMux                          0              5194   3308  RISE       1
I__508/O                                               InMux                        259              5453   3308  RISE       1
uartRxInst.rState_RNIC6LK4_1_LC_9_12_4/in3             LogicCell40_SEQ_MODE_0000      0              5453   3308  RISE       1
uartRxInst.rState_RNIC6LK4_1_LC_9_12_4/lcout           LogicCell40_SEQ_MODE_0000    316              5769   3308  RISE       2
I__527/I                                               Odrv4                          0              5769   3308  RISE       1
I__527/O                                               Odrv4                        351              6120   3308  RISE       1
I__528/I                                               Span4Mux_s3_h                  0              6120   3308  RISE       1
I__528/O                                               Span4Mux_s3_h                231              6351   3308  RISE       1
I__529/I                                               LocalMux                       0              6351   3308  RISE       1
I__529/O                                               LocalMux                     330              6681   3308  RISE       1
I__530/I                                               CEMux                          0              6681   3308  RISE       1
I__530/O                                               CEMux                        603              7284   3308  RISE       1
uartRxInst.rState_0_LC_9_11_2/ce                       LogicCell40_SEQ_MODE_1000      0              7284   3308  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_0_LC_9_11_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_1_LC_9_13_0/lcout
Path End         : uartRxInst.rState_1_LC_9_11_0/ce
Capture Clock    : uartRxInst.rState_1_LC_9_11_0/clk
Setup Constraint : 8210p
Path slack       : 3307p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                10591

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            4363
------------------------------------------   ---- 
End-of-path arrival time (ps)                7284
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_1_LC_9_13_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_1_LC_9_13_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   3308  RISE       5
I__695/I                                               LocalMux                       0              2921   3308  RISE       1
I__695/O                                               LocalMux                     330              3251   3308  RISE       1
I__699/I                                               InMux                          0              3251   3308  RISE       1
I__699/O                                               InMux                        259              3510   3308  RISE       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_0_LC_9_13_2/in0    LogicCell40_SEQ_MODE_0000      0              3510   3308  RISE       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_0_LC_9_13_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3308  RISE       1
I__705/I                                               LocalMux                       0              3959   3308  RISE       1
I__705/O                                               LocalMux                     330              4289   3308  RISE       1
I__706/I                                               InMux                          0              4289   3308  RISE       1
I__706/O                                               InMux                        259              4548   3308  RISE       1
uartRxInst.rCycleCounter_RNISR773_4_LC_9_12_6/in3      LogicCell40_SEQ_MODE_0000      0              4548   3308  RISE       1
uartRxInst.rCycleCounter_RNISR773_4_LC_9_12_6/lcout    LogicCell40_SEQ_MODE_0000    316              4864   3308  RISE       4
I__504/I                                               LocalMux                       0              4864   3308  RISE       1
I__504/O                                               LocalMux                     330              5194   3308  RISE       1
I__508/I                                               InMux                          0              5194   3308  RISE       1
I__508/O                                               InMux                        259              5453   3308  RISE       1
uartRxInst.rState_RNIC6LK4_1_LC_9_12_4/in3             LogicCell40_SEQ_MODE_0000      0              5453   3308  RISE       1
uartRxInst.rState_RNIC6LK4_1_LC_9_12_4/lcout           LogicCell40_SEQ_MODE_0000    316              5769   3308  RISE       2
I__527/I                                               Odrv4                          0              5769   3308  RISE       1
I__527/O                                               Odrv4                        351              6120   3308  RISE       1
I__528/I                                               Span4Mux_s3_h                  0              6120   3308  RISE       1
I__528/O                                               Span4Mux_s3_h                231              6351   3308  RISE       1
I__529/I                                               LocalMux                       0              6351   3308  RISE       1
I__529/O                                               LocalMux                     330              6681   3308  RISE       1
I__530/I                                               CEMux                          0              6681   3308  RISE       1
I__530/O                                               CEMux                        603              7284   3308  RISE       1
uartRxInst.rState_1_LC_9_11_0/ce                       LogicCell40_SEQ_MODE_1000      0              7284   3308  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_0_LC_9_11_2/lcout
Path End         : uartRxInst.rCycleCounter_7_LC_8_13_7/in0
Capture Clock    : uartRxInst.rCycleCounter_7_LC_8_13_7/clk
Setup Constraint : 8210p
Path slack       : 3833p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10121

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            3367
------------------------------------------   ---- 
End-of-path arrival time (ps)                6288
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_0_LC_9_11_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_0_LC_9_11_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921   3834  RISE      13
I__675/I                                  Odrv4                          0              2921   3834  RISE       1
I__675/O                                  Odrv4                        351              3272   3834  RISE       1
I__680/I                                  LocalMux                       0              3272   3834  RISE       1
I__680/O                                  LocalMux                     330              3602   3834  RISE       1
I__691/I                                  InMux                          0              3602   3834  RISE       1
I__691/O                                  InMux                        259              3861   3834  RISE       1
i_UART_RX_ibuf_RNID5E3_LC_9_12_3/in0      LogicCell40_SEQ_MODE_0000      0              3861   3834  RISE       1
i_UART_RX_ibuf_RNID5E3_LC_9_12_3/lcout    LogicCell40_SEQ_MODE_0000    449              4310   3834  RISE       1
I__531/I                                  Odrv4                          0              4310   3834  RISE       1
I__531/O                                  Odrv4                        351              4661   3834  RISE       1
I__532/I                                  LocalMux                       0              4661   3834  RISE       1
I__532/O                                  LocalMux                     330              4990   3834  RISE       1
I__533/I                                  InMux                          0              4990   3834  RISE       1
I__533/O                                  InMux                        259              5250   3834  RISE       1
i_UART_RX_ibuf_RNI5MUN3_LC_9_12_2/in0     LogicCell40_SEQ_MODE_0000      0              5250   3834  RISE       1
i_UART_RX_ibuf_RNI5MUN3_LC_9_12_2/lcout   LogicCell40_SEQ_MODE_0000    449              5699   3834  RISE       2
I__534/I                                  LocalMux                       0              5699   3834  RISE       1
I__534/O                                  LocalMux                     330              6028   3834  RISE       1
I__536/I                                  InMux                          0              6028   3834  RISE       1
I__536/O                                  InMux                        259              6288   3834  RISE       1
uartRxInst.rCycleCounter_7_LC_8_13_7/in0  LogicCell40_SEQ_MODE_1000      0              6288   3834  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__608/I                                            ClkMux                         0              2073  RISE       1
I__608/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_7_LC_8_13_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_0_LC_9_11_2/lcout
Path End         : uartRxInst.rCycleCounter_4_LC_8_12_6/in2
Capture Clock    : uartRxInst.rCycleCounter_4_LC_8_12_6/clk
Setup Constraint : 8210p
Path slack       : 3932p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10220

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            3367
------------------------------------------   ---- 
End-of-path arrival time (ps)                6288
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_0_LC_9_11_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_0_LC_9_11_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921   3834  RISE      13
I__675/I                                  Odrv4                          0              2921   3834  RISE       1
I__675/O                                  Odrv4                        351              3272   3834  RISE       1
I__680/I                                  LocalMux                       0              3272   3834  RISE       1
I__680/O                                  LocalMux                     330              3602   3834  RISE       1
I__691/I                                  InMux                          0              3602   3834  RISE       1
I__691/O                                  InMux                        259              3861   3834  RISE       1
i_UART_RX_ibuf_RNID5E3_LC_9_12_3/in0      LogicCell40_SEQ_MODE_0000      0              3861   3834  RISE       1
i_UART_RX_ibuf_RNID5E3_LC_9_12_3/lcout    LogicCell40_SEQ_MODE_0000    449              4310   3834  RISE       1
I__531/I                                  Odrv4                          0              4310   3834  RISE       1
I__531/O                                  Odrv4                        351              4661   3834  RISE       1
I__532/I                                  LocalMux                       0              4661   3834  RISE       1
I__532/O                                  LocalMux                     330              4990   3834  RISE       1
I__533/I                                  InMux                          0              4990   3834  RISE       1
I__533/O                                  InMux                        259              5250   3834  RISE       1
i_UART_RX_ibuf_RNI5MUN3_LC_9_12_2/in0     LogicCell40_SEQ_MODE_0000      0              5250   3834  RISE       1
i_UART_RX_ibuf_RNI5MUN3_LC_9_12_2/lcout   LogicCell40_SEQ_MODE_0000    449              5699   3834  RISE       2
I__535/I                                  LocalMux                       0              5699   3932  RISE       1
I__535/O                                  LocalMux                     330              6028   3932  RISE       1
I__537/I                                  InMux                          0              6028   3932  RISE       1
I__537/O                                  InMux                        259              6288   3932  RISE       1
I__538/I                                  CascadeMux                     0              6288   3932  RISE       1
I__538/O                                  CascadeMux                     0              6288   3932  RISE       1
uartRxInst.rCycleCounter_4_LC_8_12_6/in2  LogicCell40_SEQ_MODE_1000      0              6288   3932  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_4_LC_8_12_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_1_LC_7_10_1/lcout
Path End         : uartTxInst.oSerial_LC_7_12_0/in0
Capture Clock    : uartTxInst.oSerial_LC_7_12_0/clk
Setup Constraint : 8210p
Path slack       : 4366p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10121

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2834
------------------------------------------   ---- 
End-of-path arrival time (ps)                5755
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__596/I                                            ClkMux                         0              2073  RISE       1
I__596/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_1_LC_7_10_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_1_LC_7_10_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4367  RISE       5
I__137/I                                        LocalMux                       0              2921   4367  RISE       1
I__137/O                                        LocalMux                     330              3251   4367  RISE       1
I__139/I                                        InMux                          0              3251   4367  RISE       1
I__139/O                                        InMux                        259              3510   4367  RISE       1
uartTxInst.rClkCount_RNI85A6_5_LC_7_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3510   4367  RISE       1
uartTxInst.rClkCount_RNI85A6_5_LC_7_10_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4367  RISE       1
I__106/I                                        LocalMux                       0              3910   4367  RISE       1
I__106/O                                        LocalMux                     330              4240   4367  RISE       1
I__107/I                                        InMux                          0              4240   4367  RISE       1
I__107/O                                        InMux                        259              4499   4367  RISE       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/in3    LogicCell40_SEQ_MODE_0000      0              4499   4367  RISE       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/lcout  LogicCell40_SEQ_MODE_0000    316              4815   4367  RISE      10
I__168/I                                        Odrv4                          0              4815   4367  RISE       1
I__168/O                                        Odrv4                        351              5166   4367  RISE       1
I__174/I                                        LocalMux                       0              5166   4367  RISE       1
I__174/O                                        LocalMux                     330              5495   4367  RISE       1
I__183/I                                        InMux                          0              5495   4367  RISE       1
I__183/O                                        InMux                        259              5755   4367  RISE       1
uartTxInst.oSerial_LC_7_12_0/in0                LogicCell40_SEQ_MODE_1001      0              5755   4367  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__603/I                                            ClkMux                         0              2073  RISE       1
I__603/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.oSerial_LC_7_12_0/clk                    LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_1_LC_9_13_0/lcout
Path End         : uartRxInst.rDataCounter_0_LC_8_11_2/in2
Capture Clock    : uartRxInst.rDataCounter_0_LC_8_11_2/clk
Setup Constraint : 8210p
Path slack       : 4430p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10220

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2869
------------------------------------------   ---- 
End-of-path arrival time (ps)                5790
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_1_LC_9_13_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_1_LC_9_13_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   3308  RISE       5
I__695/I                                               LocalMux                       0              2921   3308  RISE       1
I__695/O                                               LocalMux                     330              3251   3308  RISE       1
I__699/I                                               InMux                          0              3251   3308  RISE       1
I__699/O                                               InMux                        259              3510   3308  RISE       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_0_LC_9_13_2/in0    LogicCell40_SEQ_MODE_0000      0              3510   3308  RISE       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_0_LC_9_13_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3308  RISE       1
I__705/I                                               LocalMux                       0              3959   3308  RISE       1
I__705/O                                               LocalMux                     330              4289   3308  RISE       1
I__706/I                                               InMux                          0              4289   3308  RISE       1
I__706/O                                               InMux                        259              4548   3308  RISE       1
uartRxInst.rCycleCounter_RNISR773_4_LC_9_12_6/in3      LogicCell40_SEQ_MODE_0000      0              4548   3308  RISE       1
uartRxInst.rCycleCounter_RNISR773_4_LC_9_12_6/ltout    LogicCell40_SEQ_MODE_0000    274              4822   4430  FALL       1
I__502/I                                               CascadeMux                     0              4822   4430  FALL       1
I__502/O                                               CascadeMux                     0              4822   4430  FALL       1
uartRxInst.rState_RNIC6LK4_0_1_LC_9_12_7/in2           LogicCell40_SEQ_MODE_0000      0              4822   4430  FALL       1
uartRxInst.rState_RNIC6LK4_0_1_LC_9_12_7/lcout         LogicCell40_SEQ_MODE_0000    379              5201   4430  RISE       3
I__494/I                                               LocalMux                       0              5201   4430  RISE       1
I__494/O                                               LocalMux                     330              5530   4430  RISE       1
I__496/I                                               InMux                          0              5530   4430  RISE       1
I__496/O                                               InMux                        259              5790   4430  RISE       1
I__498/I                                               CascadeMux                     0              5790   4430  RISE       1
I__498/O                                               CascadeMux                     0              5790   4430  RISE       1
uartRxInst.rDataCounter_0_LC_8_11_2/in2                LogicCell40_SEQ_MODE_1000      0              5790   4430  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__604/I                                            ClkMux                         0              2073  RISE       1
I__604/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataCounter_0_LC_8_11_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_1_LC_7_10_1/lcout
Path End         : uartTxInst.rBitIndex_0_LC_7_12_1/in1
Capture Clock    : uartTxInst.rBitIndex_0_LC_7_12_1/clk
Setup Constraint : 8210p
Path slack       : 4437p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2834
------------------------------------------   ---- 
End-of-path arrival time (ps)                5755
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__596/I                                            ClkMux                         0              2073  RISE       1
I__596/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_1_LC_7_10_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_1_LC_7_10_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4367  RISE       5
I__137/I                                        LocalMux                       0              2921   4367  RISE       1
I__137/O                                        LocalMux                     330              3251   4367  RISE       1
I__139/I                                        InMux                          0              3251   4367  RISE       1
I__139/O                                        InMux                        259              3510   4367  RISE       1
uartTxInst.rClkCount_RNI85A6_5_LC_7_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3510   4367  RISE       1
uartTxInst.rClkCount_RNI85A6_5_LC_7_10_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4367  RISE       1
I__106/I                                        LocalMux                       0              3910   4367  RISE       1
I__106/O                                        LocalMux                     330              4240   4367  RISE       1
I__107/I                                        InMux                          0              4240   4367  RISE       1
I__107/O                                        InMux                        259              4499   4367  RISE       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/in3    LogicCell40_SEQ_MODE_0000      0              4499   4367  RISE       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/lcout  LogicCell40_SEQ_MODE_0000    316              4815   4367  RISE      10
I__168/I                                        Odrv4                          0              4815   4367  RISE       1
I__168/O                                        Odrv4                        351              5166   4367  RISE       1
I__174/I                                        LocalMux                       0              5166   4367  RISE       1
I__174/O                                        LocalMux                     330              5495   4367  RISE       1
I__184/I                                        InMux                          0              5495   4437  RISE       1
I__184/O                                        InMux                        259              5755   4437  RISE       1
uartTxInst.rBitIndex_0_LC_7_12_1/in1            LogicCell40_SEQ_MODE_1000      0              5755   4437  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__603/I                                            ClkMux                         0              2073  RISE       1
I__603/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_0_LC_7_12_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_1_LC_7_10_1/lcout
Path End         : uartTxInst.rBitIndex_1_LC_7_11_3/in2
Capture Clock    : uartTxInst.rBitIndex_1_LC_7_11_3/clk
Setup Constraint : 8210p
Path slack       : 4486p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -323
-------------------------------------------   ----- 
End-of-path required time (ps)                10269

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2862
------------------------------------------   ---- 
End-of-path arrival time (ps)                5783
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__596/I                                            ClkMux                         0              2073  RISE       1
I__596/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_1_LC_7_10_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_1_LC_7_10_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4367  RISE       5
I__137/I                                        LocalMux                       0              2921   4367  RISE       1
I__137/O                                        LocalMux                     330              3251   4367  RISE       1
I__139/I                                        InMux                          0              3251   4367  RISE       1
I__139/O                                        InMux                        259              3510   4367  RISE       1
uartTxInst.rClkCount_RNI85A6_5_LC_7_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3510   4367  RISE       1
uartTxInst.rClkCount_RNI85A6_5_LC_7_10_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4367  RISE       1
I__106/I                                        LocalMux                       0              3910   4367  RISE       1
I__106/O                                        LocalMux                     330              4240   4367  RISE       1
I__107/I                                        InMux                          0              4240   4367  RISE       1
I__107/O                                        InMux                        259              4499   4367  RISE       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/in3    LogicCell40_SEQ_MODE_0000      0              4499   4367  RISE       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/lcout  LogicCell40_SEQ_MODE_0000    316              4815   4367  RISE      10
I__169/I                                        LocalMux                       0              4815   4486  RISE       1
I__169/O                                        LocalMux                     330              5145   4486  RISE       1
I__175/I                                        InMux                          0              5145   4486  RISE       1
I__175/O                                        InMux                        259              5404   4486  RISE       1
uartTxInst.rBitIndex_RNO_0_1_LC_7_11_2/in1      LogicCell40_SEQ_MODE_0000      0              5404   4486  RISE       1
uartTxInst.rBitIndex_RNO_0_1_LC_7_11_2/ltout    LogicCell40_SEQ_MODE_0000    379              5783   4486  FALL       1
I__156/I                                        CascadeMux                     0              5783   4486  FALL       1
I__156/O                                        CascadeMux                     0              5783   4486  FALL       1
uartTxInst.rBitIndex_1_LC_7_11_3/in2            LogicCell40_SEQ_MODE_1000      0              5783   4486  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_1_LC_7_11_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_4_LC_8_9_7/lcout
Path End         : uartTxInst.rBitIndex_1_LC_7_11_3/in3
Capture Clock    : uartTxInst.rBitIndex_1_LC_7_11_3/clk
Setup Constraint : 8210p
Path slack       : 4500p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2897
------------------------------------------   ---- 
End-of-path arrival time (ps)                5818
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_8_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_4_LC_8_9_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921   4500  RISE       5
I__158/I                                         Odrv4                          0              2921   4500  RISE       1
I__158/O                                         Odrv4                        351              3272   4500  RISE       1
I__161/I                                         LocalMux                       0              3272   4500  RISE       1
I__161/O                                         LocalMux                     330              3602   4500  RISE       1
I__166/I                                         InMux                          0              3602   4500  RISE       1
I__166/O                                         InMux                        259              3861   4500  RISE       1
I__167/I                                         CascadeMux                     0              3861   4500  RISE       1
I__167/O                                         CascadeMux                     0              3861   4500  RISE       1
uartTxInst.rClkCount_RNIOIKC_7_LC_7_10_6/in2     LogicCell40_SEQ_MODE_0000      0              3861   4500  RISE       1
uartTxInst.rClkCount_RNIOIKC_7_LC_7_10_6/lcout   LogicCell40_SEQ_MODE_0000    379              4240   4500  RISE       1
I__245/I                                         LocalMux                       0              4240   4500  RISE       1
I__245/O                                         LocalMux                     330              4570   4500  RISE       1
I__246/I                                         InMux                          0              4570   4500  RISE       1
I__246/O                                         InMux                        259              4829   4500  RISE       1
uartTxInst.rBitIndex_RNIQ26S1_1_LC_8_10_4/in1    LogicCell40_SEQ_MODE_0000      0              4829   4500  RISE       1
uartTxInst.rBitIndex_RNIQ26S1_1_LC_8_10_4/lcout  LogicCell40_SEQ_MODE_0000    400              5229   4500  RISE       1
I__242/I                                         LocalMux                       0              5229   4500  RISE       1
I__242/O                                         LocalMux                     330              5558   4500  RISE       1
I__243/I                                         InMux                          0              5558   4500  RISE       1
I__243/O                                         InMux                        259              5818   4500  RISE       1
uartTxInst.rBitIndex_1_LC_7_11_3/in3             LogicCell40_SEQ_MODE_1000      0              5818   4500  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_1_LC_7_11_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_1_LC_9_13_0/lcout
Path End         : uartRxInst.rDataCounter_1_LC_8_11_1/in2
Capture Clock    : uartRxInst.rDataCounter_1_LC_8_11_1/clk
Setup Constraint : 8210p
Path slack       : 4500p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10220

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2799
------------------------------------------   ---- 
End-of-path arrival time (ps)                5720
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_1_LC_9_13_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_1_LC_9_13_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   3308  RISE       5
I__695/I                                               LocalMux                       0              2921   3308  RISE       1
I__695/O                                               LocalMux                     330              3251   3308  RISE       1
I__699/I                                               InMux                          0              3251   3308  RISE       1
I__699/O                                               InMux                        259              3510   3308  RISE       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_0_LC_9_13_2/in0    LogicCell40_SEQ_MODE_0000      0              3510   3308  RISE       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_0_LC_9_13_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3308  RISE       1
I__705/I                                               LocalMux                       0              3959   3308  RISE       1
I__705/O                                               LocalMux                     330              4289   3308  RISE       1
I__706/I                                               InMux                          0              4289   3308  RISE       1
I__706/O                                               InMux                        259              4548   3308  RISE       1
uartRxInst.rCycleCounter_RNISR773_4_LC_9_12_6/in3      LogicCell40_SEQ_MODE_0000      0              4548   3308  RISE       1
uartRxInst.rCycleCounter_RNISR773_4_LC_9_12_6/lcout    LogicCell40_SEQ_MODE_0000    316              4864   3308  RISE       4
I__503/I                                               LocalMux                       0              4864   4500  RISE       1
I__503/O                                               LocalMux                     330              5194   4500  RISE       1
I__505/I                                               InMux                          0              5194   4500  RISE       1
I__505/O                                               InMux                        259              5453   4500  RISE       1
uartRxInst.rDataCounter_RNO_0_1_LC_8_11_0/in3          LogicCell40_SEQ_MODE_0000      0              5453   4500  RISE       1
uartRxInst.rDataCounter_RNO_0_1_LC_8_11_0/ltout        LogicCell40_SEQ_MODE_0000    267              5720   4500  RISE       1
I__205/I                                               CascadeMux                     0              5720   4500  RISE       1
I__205/O                                               CascadeMux                     0              5720   4500  RISE       1
uartRxInst.rDataCounter_1_LC_8_11_1/in2                LogicCell40_SEQ_MODE_1000      0              5720   4500  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__604/I                                            ClkMux                         0              2073  RISE       1
I__604/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataCounter_1_LC_8_11_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_1_LC_9_13_0/lcout
Path End         : uartRxInst.rDataCounter_1_LC_8_11_1/in3
Capture Clock    : uartRxInst.rDataCounter_1_LC_8_11_1/clk
Setup Constraint : 8210p
Path slack       : 4528p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2869
------------------------------------------   ---- 
End-of-path arrival time (ps)                5790
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_1_LC_9_13_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_1_LC_9_13_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   3308  RISE       5
I__695/I                                               LocalMux                       0              2921   3308  RISE       1
I__695/O                                               LocalMux                     330              3251   3308  RISE       1
I__699/I                                               InMux                          0              3251   3308  RISE       1
I__699/O                                               InMux                        259              3510   3308  RISE       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_0_LC_9_13_2/in0    LogicCell40_SEQ_MODE_0000      0              3510   3308  RISE       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_0_LC_9_13_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3308  RISE       1
I__705/I                                               LocalMux                       0              3959   3308  RISE       1
I__705/O                                               LocalMux                     330              4289   3308  RISE       1
I__706/I                                               InMux                          0              4289   3308  RISE       1
I__706/O                                               InMux                        259              4548   3308  RISE       1
uartRxInst.rCycleCounter_RNISR773_4_LC_9_12_6/in3      LogicCell40_SEQ_MODE_0000      0              4548   3308  RISE       1
uartRxInst.rCycleCounter_RNISR773_4_LC_9_12_6/ltout    LogicCell40_SEQ_MODE_0000    274              4822   4430  FALL       1
I__502/I                                               CascadeMux                     0              4822   4430  FALL       1
I__502/O                                               CascadeMux                     0              4822   4430  FALL       1
uartRxInst.rState_RNIC6LK4_0_1_LC_9_12_7/in2           LogicCell40_SEQ_MODE_0000      0              4822   4430  FALL       1
uartRxInst.rState_RNIC6LK4_0_1_LC_9_12_7/lcout         LogicCell40_SEQ_MODE_0000    379              5201   4430  RISE       3
I__494/I                                               LocalMux                       0              5201   4430  RISE       1
I__494/O                                               LocalMux                     330              5530   4430  RISE       1
I__495/I                                               InMux                          0              5530   4528  RISE       1
I__495/O                                               InMux                        259              5790   4528  RISE       1
uartRxInst.rDataCounter_1_LC_8_11_1/in3                LogicCell40_SEQ_MODE_1000      0              5790   4528  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__604/I                                            ClkMux                         0              2073  RISE       1
I__604/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataCounter_1_LC_8_11_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_1_LC_9_13_0/lcout
Path End         : uartRxInst.rDataCounter_2_LC_8_11_7/in3
Capture Clock    : uartRxInst.rDataCounter_2_LC_8_11_7/clk
Setup Constraint : 8210p
Path slack       : 4528p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2869
------------------------------------------   ---- 
End-of-path arrival time (ps)                5790
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_1_LC_9_13_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_1_LC_9_13_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   3308  RISE       5
I__695/I                                               LocalMux                       0              2921   3308  RISE       1
I__695/O                                               LocalMux                     330              3251   3308  RISE       1
I__699/I                                               InMux                          0              3251   3308  RISE       1
I__699/O                                               InMux                        259              3510   3308  RISE       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_0_LC_9_13_2/in0    LogicCell40_SEQ_MODE_0000      0              3510   3308  RISE       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_0_LC_9_13_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3308  RISE       1
I__705/I                                               LocalMux                       0              3959   3308  RISE       1
I__705/O                                               LocalMux                     330              4289   3308  RISE       1
I__706/I                                               InMux                          0              4289   3308  RISE       1
I__706/O                                               InMux                        259              4548   3308  RISE       1
uartRxInst.rCycleCounter_RNISR773_4_LC_9_12_6/in3      LogicCell40_SEQ_MODE_0000      0              4548   3308  RISE       1
uartRxInst.rCycleCounter_RNISR773_4_LC_9_12_6/ltout    LogicCell40_SEQ_MODE_0000    274              4822   4430  FALL       1
I__502/I                                               CascadeMux                     0              4822   4430  FALL       1
I__502/O                                               CascadeMux                     0              4822   4430  FALL       1
uartRxInst.rState_RNIC6LK4_0_1_LC_9_12_7/in2           LogicCell40_SEQ_MODE_0000      0              4822   4430  FALL       1
uartRxInst.rState_RNIC6LK4_0_1_LC_9_12_7/lcout         LogicCell40_SEQ_MODE_0000    379              5201   4430  RISE       3
I__494/I                                               LocalMux                       0              5201   4430  RISE       1
I__494/O                                               LocalMux                     330              5530   4430  RISE       1
I__497/I                                               InMux                          0              5530   4528  RISE       1
I__497/O                                               InMux                        259              5790   4528  RISE       1
uartRxInst.rDataCounter_2_LC_8_11_7/in3                LogicCell40_SEQ_MODE_1000      0              5790   4528  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__604/I                                            ClkMux                         0              2073  RISE       1
I__604/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataCounter_2_LC_8_11_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_4_LC_8_12_6/lcout
Path End         : uartRxInst.rCycleCounter_0_LC_9_13_6/in0
Capture Clock    : uartRxInst.rCycleCounter_0_LC_9_13_6/clk
Setup Constraint : 8210p
Path slack       : 4668p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10121

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2532
------------------------------------------   ---- 
End-of-path arrival time (ps)                5453
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_4_LC_8_12_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_4_LC_8_12_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   4261  RISE       5
I__510/I                                             LocalMux                       0              2921   4668  RISE       1
I__510/O                                             LocalMux                     330              3251   4668  RISE       1
I__513/I                                             InMux                          0              3251   4668  RISE       1
I__513/O                                             InMux                        259              3510   4668  RISE       1
uartRxInst.rCycleCounter_RNI66KJ1_7_LC_8_12_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   4668  RISE       1
uartRxInst.rCycleCounter_RNI66KJ1_7_LC_8_12_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4668  RISE       1
I__672/I                                             LocalMux                       0              3959   4668  RISE       1
I__672/O                                             LocalMux                     330              4289   4668  RISE       1
I__673/I                                             InMux                          0              4289   4668  RISE       1
I__673/O                                             InMux                        259              4548   4668  RISE       1
uartRxInst.rState_RNINFJ73_1_LC_9_13_4/in3           LogicCell40_SEQ_MODE_0000      0              4548   4668  RISE       1
uartRxInst.rState_RNINFJ73_1_LC_9_13_4/lcout         LogicCell40_SEQ_MODE_0000    316              4864   4668  RISE       7
I__618/I                                             LocalMux                       0              4864   4668  RISE       1
I__618/O                                             LocalMux                     330              5194   4668  RISE       1
I__622/I                                             InMux                          0              5194   4668  RISE       1
I__622/O                                             InMux                        259              5453   4668  RISE       1
uartRxInst.rCycleCounter_0_LC_9_13_6/in0             LogicCell40_SEQ_MODE_1000      0              5453   4668  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_0_LC_9_13_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_1_LC_9_13_0/lcout
Path End         : uartRxInst.rDataCounter_2_LC_8_11_7/in0
Capture Clock    : uartRxInst.rDataCounter_2_LC_8_11_7/clk
Setup Constraint : 8210p
Path slack       : 4668p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10121

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2532
------------------------------------------   ---- 
End-of-path arrival time (ps)                5453
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_1_LC_9_13_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_1_LC_9_13_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   3308  RISE       5
I__695/I                                               LocalMux                       0              2921   3308  RISE       1
I__695/O                                               LocalMux                     330              3251   3308  RISE       1
I__699/I                                               InMux                          0              3251   3308  RISE       1
I__699/O                                               InMux                        259              3510   3308  RISE       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_0_LC_9_13_2/in0    LogicCell40_SEQ_MODE_0000      0              3510   3308  RISE       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_0_LC_9_13_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3308  RISE       1
I__705/I                                               LocalMux                       0              3959   3308  RISE       1
I__705/O                                               LocalMux                     330              4289   3308  RISE       1
I__706/I                                               InMux                          0              4289   3308  RISE       1
I__706/O                                               InMux                        259              4548   3308  RISE       1
uartRxInst.rCycleCounter_RNISR773_4_LC_9_12_6/in3      LogicCell40_SEQ_MODE_0000      0              4548   3308  RISE       1
uartRxInst.rCycleCounter_RNISR773_4_LC_9_12_6/lcout    LogicCell40_SEQ_MODE_0000    316              4864   3308  RISE       4
I__503/I                                               LocalMux                       0              4864   4500  RISE       1
I__503/O                                               LocalMux                     330              5194   4500  RISE       1
I__507/I                                               InMux                          0              5194   4668  RISE       1
I__507/O                                               InMux                        259              5453   4668  RISE       1
uartRxInst.rDataCounter_2_LC_8_11_7/in0                LogicCell40_SEQ_MODE_1000      0              5453   4668  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__604/I                                            ClkMux                         0              2073  RISE       1
I__604/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataCounter_2_LC_8_11_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_4_LC_8_12_6/lcout
Path End         : uartRxInst.rCycleCounter_6_LC_8_12_3/in0
Capture Clock    : uartRxInst.rCycleCounter_6_LC_8_12_3/clk
Setup Constraint : 8210p
Path slack       : 4668p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10121

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2532
------------------------------------------   ---- 
End-of-path arrival time (ps)                5453
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_4_LC_8_12_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_4_LC_8_12_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   4261  RISE       5
I__510/I                                             LocalMux                       0              2921   4668  RISE       1
I__510/O                                             LocalMux                     330              3251   4668  RISE       1
I__513/I                                             InMux                          0              3251   4668  RISE       1
I__513/O                                             InMux                        259              3510   4668  RISE       1
uartRxInst.rCycleCounter_RNI66KJ1_7_LC_8_12_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   4668  RISE       1
uartRxInst.rCycleCounter_RNI66KJ1_7_LC_8_12_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4668  RISE       1
I__672/I                                             LocalMux                       0              3959   4668  RISE       1
I__672/O                                             LocalMux                     330              4289   4668  RISE       1
I__673/I                                             InMux                          0              4289   4668  RISE       1
I__673/O                                             InMux                        259              4548   4668  RISE       1
uartRxInst.rState_RNINFJ73_1_LC_9_13_4/in3           LogicCell40_SEQ_MODE_0000      0              4548   4668  RISE       1
uartRxInst.rState_RNINFJ73_1_LC_9_13_4/lcout         LogicCell40_SEQ_MODE_0000    316              4864   4668  RISE       7
I__619/I                                             LocalMux                       0              4864   4668  RISE       1
I__619/O                                             LocalMux                     330              5194   4668  RISE       1
I__625/I                                             InMux                          0              5194   4668  RISE       1
I__625/O                                             InMux                        259              5453   4668  RISE       1
uartRxInst.rCycleCounter_6_LC_8_12_3/in0             LogicCell40_SEQ_MODE_1000      0              5453   4668  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_6_LC_8_12_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_4_LC_8_12_6/lcout
Path End         : uartRxInst.rCycleCounter_1_LC_9_13_0/in0
Capture Clock    : uartRxInst.rCycleCounter_1_LC_9_13_0/clk
Setup Constraint : 8210p
Path slack       : 4668p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10121

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2532
------------------------------------------   ---- 
End-of-path arrival time (ps)                5453
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_4_LC_8_12_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_4_LC_8_12_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   4261  RISE       5
I__510/I                                             LocalMux                       0              2921   4668  RISE       1
I__510/O                                             LocalMux                     330              3251   4668  RISE       1
I__513/I                                             InMux                          0              3251   4668  RISE       1
I__513/O                                             InMux                        259              3510   4668  RISE       1
uartRxInst.rCycleCounter_RNI66KJ1_7_LC_8_12_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   4668  RISE       1
uartRxInst.rCycleCounter_RNI66KJ1_7_LC_8_12_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4668  RISE       1
I__672/I                                             LocalMux                       0              3959   4668  RISE       1
I__672/O                                             LocalMux                     330              4289   4668  RISE       1
I__673/I                                             InMux                          0              4289   4668  RISE       1
I__673/O                                             InMux                        259              4548   4668  RISE       1
uartRxInst.rState_RNINFJ73_1_LC_9_13_4/in3           LogicCell40_SEQ_MODE_0000      0              4548   4668  RISE       1
uartRxInst.rState_RNINFJ73_1_LC_9_13_4/lcout         LogicCell40_SEQ_MODE_0000    316              4864   4668  RISE       7
I__618/I                                             LocalMux                       0              4864   4668  RISE       1
I__618/O                                             LocalMux                     330              5194   4668  RISE       1
I__623/I                                             InMux                          0              5194   4668  RISE       1
I__623/O                                             InMux                        259              5453   4668  RISE       1
uartRxInst.rCycleCounter_1_LC_9_13_0/in0             LogicCell40_SEQ_MODE_1000      0              5453   4668  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_1_LC_9_13_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_1_LC_7_10_1/lcout
Path End         : uartTxInst.rTxState_0_LC_7_11_7/in0
Capture Clock    : uartTxInst.rTxState_0_LC_7_11_7/clk
Setup Constraint : 8210p
Path slack       : 4717p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10121

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2483
------------------------------------------   ---- 
End-of-path arrival time (ps)                5404
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__596/I                                            ClkMux                         0              2073  RISE       1
I__596/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_1_LC_7_10_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_1_LC_7_10_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4367  RISE       5
I__137/I                                        LocalMux                       0              2921   4367  RISE       1
I__137/O                                        LocalMux                     330              3251   4367  RISE       1
I__139/I                                        InMux                          0              3251   4367  RISE       1
I__139/O                                        InMux                        259              3510   4367  RISE       1
uartTxInst.rClkCount_RNI85A6_5_LC_7_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3510   4367  RISE       1
uartTxInst.rClkCount_RNI85A6_5_LC_7_10_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4367  RISE       1
I__106/I                                        LocalMux                       0              3910   4367  RISE       1
I__106/O                                        LocalMux                     330              4240   4367  RISE       1
I__107/I                                        InMux                          0              4240   4367  RISE       1
I__107/O                                        InMux                        259              4499   4367  RISE       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/in3    LogicCell40_SEQ_MODE_0000      0              4499   4367  RISE       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/lcout  LogicCell40_SEQ_MODE_0000    316              4815   4367  RISE      10
I__169/I                                        LocalMux                       0              4815   4486  RISE       1
I__169/O                                        LocalMux                     330              5145   4486  RISE       1
I__176/I                                        InMux                          0              5145   4717  RISE       1
I__176/O                                        InMux                        259              5404   4717  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/in0             LogicCell40_SEQ_MODE_1000      0              5404   4717  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_4_LC_8_12_6/lcout
Path End         : uartRxInst.rCycleCounter_7_LC_8_13_7/in1
Capture Clock    : uartRxInst.rCycleCounter_7_LC_8_13_7/clk
Setup Constraint : 8210p
Path slack       : 4739p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2532
------------------------------------------   ---- 
End-of-path arrival time (ps)                5453
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_4_LC_8_12_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_4_LC_8_12_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   4261  RISE       5
I__510/I                                             LocalMux                       0              2921   4668  RISE       1
I__510/O                                             LocalMux                     330              3251   4668  RISE       1
I__513/I                                             InMux                          0              3251   4668  RISE       1
I__513/O                                             InMux                        259              3510   4668  RISE       1
uartRxInst.rCycleCounter_RNI66KJ1_7_LC_8_12_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   4668  RISE       1
uartRxInst.rCycleCounter_RNI66KJ1_7_LC_8_12_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4668  RISE       1
I__672/I                                             LocalMux                       0              3959   4668  RISE       1
I__672/O                                             LocalMux                     330              4289   4668  RISE       1
I__673/I                                             InMux                          0              4289   4668  RISE       1
I__673/O                                             InMux                        259              4548   4668  RISE       1
uartRxInst.rState_RNINFJ73_1_LC_9_13_4/in3           LogicCell40_SEQ_MODE_0000      0              4548   4668  RISE       1
uartRxInst.rState_RNINFJ73_1_LC_9_13_4/lcout         LogicCell40_SEQ_MODE_0000    316              4864   4668  RISE       7
I__620/I                                             LocalMux                       0              4864   4738  RISE       1
I__620/O                                             LocalMux                     330              5194   4738  RISE       1
I__627/I                                             InMux                          0              5194   4738  RISE       1
I__627/O                                             InMux                        259              5453   4738  RISE       1
uartRxInst.rCycleCounter_7_LC_8_13_7/in1             LogicCell40_SEQ_MODE_1000      0              5453   4738  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__608/I                                            ClkMux                         0              2073  RISE       1
I__608/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_7_LC_8_13_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_4_LC_8_12_6/lcout
Path End         : uartRxInst.rCycleCounter_5_LC_8_12_2/in1
Capture Clock    : uartRxInst.rCycleCounter_5_LC_8_12_2/clk
Setup Constraint : 8210p
Path slack       : 4739p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2532
------------------------------------------   ---- 
End-of-path arrival time (ps)                5453
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_4_LC_8_12_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_4_LC_8_12_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   4261  RISE       5
I__510/I                                             LocalMux                       0              2921   4668  RISE       1
I__510/O                                             LocalMux                     330              3251   4668  RISE       1
I__513/I                                             InMux                          0              3251   4668  RISE       1
I__513/O                                             InMux                        259              3510   4668  RISE       1
uartRxInst.rCycleCounter_RNI66KJ1_7_LC_8_12_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   4668  RISE       1
uartRxInst.rCycleCounter_RNI66KJ1_7_LC_8_12_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4668  RISE       1
I__672/I                                             LocalMux                       0              3959   4668  RISE       1
I__672/O                                             LocalMux                     330              4289   4668  RISE       1
I__673/I                                             InMux                          0              4289   4668  RISE       1
I__673/O                                             InMux                        259              4548   4668  RISE       1
uartRxInst.rState_RNINFJ73_1_LC_9_13_4/in3           LogicCell40_SEQ_MODE_0000      0              4548   4668  RISE       1
uartRxInst.rState_RNINFJ73_1_LC_9_13_4/lcout         LogicCell40_SEQ_MODE_0000    316              4864   4668  RISE       7
I__619/I                                             LocalMux                       0              4864   4668  RISE       1
I__619/O                                             LocalMux                     330              5194   4668  RISE       1
I__624/I                                             InMux                          0              5194   4738  RISE       1
I__624/O                                             InMux                        259              5453   4738  RISE       1
uartRxInst.rCycleCounter_5_LC_8_12_2/in1             LogicCell40_SEQ_MODE_1000      0              5453   4738  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_5_LC_8_12_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_4_LC_8_12_6/lcout
Path End         : uartRxInst.rCycleCounter_4_LC_8_12_6/in1
Capture Clock    : uartRxInst.rCycleCounter_4_LC_8_12_6/clk
Setup Constraint : 8210p
Path slack       : 4739p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2532
------------------------------------------   ---- 
End-of-path arrival time (ps)                5453
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_4_LC_8_12_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_4_LC_8_12_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   4261  RISE       5
I__510/I                                             LocalMux                       0              2921   4668  RISE       1
I__510/O                                             LocalMux                     330              3251   4668  RISE       1
I__513/I                                             InMux                          0              3251   4668  RISE       1
I__513/O                                             InMux                        259              3510   4668  RISE       1
uartRxInst.rCycleCounter_RNI66KJ1_7_LC_8_12_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   4668  RISE       1
uartRxInst.rCycleCounter_RNI66KJ1_7_LC_8_12_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4668  RISE       1
I__672/I                                             LocalMux                       0              3959   4668  RISE       1
I__672/O                                             LocalMux                     330              4289   4668  RISE       1
I__673/I                                             InMux                          0              4289   4668  RISE       1
I__673/O                                             InMux                        259              4548   4668  RISE       1
uartRxInst.rState_RNINFJ73_1_LC_9_13_4/in3           LogicCell40_SEQ_MODE_0000      0              4548   4668  RISE       1
uartRxInst.rState_RNINFJ73_1_LC_9_13_4/lcout         LogicCell40_SEQ_MODE_0000    316              4864   4668  RISE       7
I__619/I                                             LocalMux                       0              4864   4668  RISE       1
I__619/O                                             LocalMux                     330              5194   4668  RISE       1
I__626/I                                             InMux                          0              5194   4738  RISE       1
I__626/O                                             InMux                        259              5453   4738  RISE       1
uartRxInst.rCycleCounter_4_LC_8_12_6/in1             LogicCell40_SEQ_MODE_1000      0              5453   4738  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_4_LC_8_12_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_0_LC_9_13_6/lcout
Path End         : uartRxInst.rCycleCounter_6_LC_8_12_3/in3
Capture Clock    : uartRxInst.rCycleCounter_6_LC_8_12_3/clk
Setup Constraint : 8210p
Path slack       : 4753p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2644
------------------------------------------   ---- 
End-of-path arrival time (ps)                5565
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_0_LC_9_13_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_0_LC_9_13_6/lcout                     LogicCell40_SEQ_MODE_1000    540              2921   3357  RISE       5
I__611/I                                                       LocalMux                       0              2921   4752  RISE       1
I__611/O                                                       LocalMux                     330              3251   4752  RISE       1
I__616/I                                                       InMux                          0              3251   4752  RISE       1
I__616/O                                                       InMux                        259              3510   4752  RISE       1
uartRxInst.rCycleCounter_cry_c_0_LC_8_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              3510   4752  RISE       1
uartRxInst.rCycleCounter_cry_c_0_LC_8_13_0/carryout            LogicCell40_SEQ_MODE_0000    259              3770   4752  RISE       2
uartRxInst.rCycleCounter_cry_0_THRU_LUT4_0_LC_8_13_1/carryin   LogicCell40_SEQ_MODE_0000      0              3770   4752  RISE       1
uartRxInst.rCycleCounter_cry_0_THRU_LUT4_0_LC_8_13_1/carryout  LogicCell40_SEQ_MODE_0000    126              3896   4752  RISE       2
uartRxInst.rCycleCounter_RNO_0_2_LC_8_13_2/carryin             LogicCell40_SEQ_MODE_0000      0              3896   4752  RISE       1
uartRxInst.rCycleCounter_RNO_0_2_LC_8_13_2/carryout            LogicCell40_SEQ_MODE_0000    126              4022   4752  RISE       2
uartRxInst.rCycleCounter_RNO_0_3_LC_8_13_3/carryin             LogicCell40_SEQ_MODE_0000      0              4022   4752  RISE       1
uartRxInst.rCycleCounter_RNO_0_3_LC_8_13_3/carryout            LogicCell40_SEQ_MODE_0000    126              4149   4752  RISE       2
uartRxInst.rCycleCounter_cry_3_THRU_LUT4_0_LC_8_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              4149   4752  RISE       1
uartRxInst.rCycleCounter_cry_3_THRU_LUT4_0_LC_8_13_4/carryout  LogicCell40_SEQ_MODE_0000    126              4275   4752  RISE       2
uartRxInst.rCycleCounter_RNO_0_5_LC_8_13_5/carryin             LogicCell40_SEQ_MODE_0000      0              4275   4752  RISE       1
uartRxInst.rCycleCounter_RNO_0_5_LC_8_13_5/carryout            LogicCell40_SEQ_MODE_0000    126              4401   4752  RISE       2
I__328/I                                                       InMux                          0              4401   4752  RISE       1
I__328/O                                                       InMux                        259              4661   4752  RISE       1
uartRxInst.rCycleCounter_RNO_0_6_LC_8_13_6/in3                 LogicCell40_SEQ_MODE_0000      0              4661   4752  RISE       1
uartRxInst.rCycleCounter_RNO_0_6_LC_8_13_6/lcout               LogicCell40_SEQ_MODE_0000    316              4976   4752  RISE       1
I__329/I                                                       LocalMux                       0              4976   4752  RISE       1
I__329/O                                                       LocalMux                     330              5306   4752  RISE       1
I__330/I                                                       InMux                          0              5306   4752  RISE       1
I__330/O                                                       InMux                        259              5565   4752  RISE       1
uartRxInst.rCycleCounter_6_LC_8_12_3/in3                       LogicCell40_SEQ_MODE_1000      0              5565   4752  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_6_LC_8_12_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_1_LC_7_10_1/lcout
Path End         : uartTxInst.rClkCount_6_LC_8_9_2/in1
Capture Clock    : uartTxInst.rClkCount_6_LC_8_9_2/clk
Setup Constraint : 8210p
Path slack       : 4788p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2483
------------------------------------------   ---- 
End-of-path arrival time (ps)                5404
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__596/I                                            ClkMux                         0              2073  RISE       1
I__596/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_1_LC_7_10_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_1_LC_7_10_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4367  RISE       5
I__137/I                                        LocalMux                       0              2921   4367  RISE       1
I__137/O                                        LocalMux                     330              3251   4367  RISE       1
I__139/I                                        InMux                          0              3251   4367  RISE       1
I__139/O                                        InMux                        259              3510   4367  RISE       1
uartTxInst.rClkCount_RNI85A6_5_LC_7_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3510   4367  RISE       1
uartTxInst.rClkCount_RNI85A6_5_LC_7_10_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4367  RISE       1
I__106/I                                        LocalMux                       0              3910   4367  RISE       1
I__106/O                                        LocalMux                     330              4240   4367  RISE       1
I__107/I                                        InMux                          0              4240   4367  RISE       1
I__107/O                                        InMux                        259              4499   4367  RISE       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/in3    LogicCell40_SEQ_MODE_0000      0              4499   4367  RISE       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/lcout  LogicCell40_SEQ_MODE_0000    316              4815   4367  RISE      10
I__171/I                                        LocalMux                       0              4815   4787  RISE       1
I__171/O                                        LocalMux                     330              5145   4787  RISE       1
I__179/I                                        InMux                          0              5145   4787  RISE       1
I__179/O                                        InMux                        259              5404   4787  RISE       1
uartTxInst.rClkCount_6_LC_8_9_2/in1             LogicCell40_SEQ_MODE_1000      0              5404   4787  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_6_LC_8_9_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_1_LC_9_13_0/lcout
Path End         : uartRxInst.rDataCounter_0_LC_8_11_2/in3
Capture Clock    : uartRxInst.rDataCounter_0_LC_8_11_2/clk
Setup Constraint : 8210p
Path slack       : 4865p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2532
------------------------------------------   ---- 
End-of-path arrival time (ps)                5453
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_1_LC_9_13_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_1_LC_9_13_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   3308  RISE       5
I__695/I                                               LocalMux                       0              2921   3308  RISE       1
I__695/O                                               LocalMux                     330              3251   3308  RISE       1
I__699/I                                               InMux                          0              3251   3308  RISE       1
I__699/O                                               InMux                        259              3510   3308  RISE       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_0_LC_9_13_2/in0    LogicCell40_SEQ_MODE_0000      0              3510   3308  RISE       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_0_LC_9_13_2/lcout  LogicCell40_SEQ_MODE_0000    449              3959   3308  RISE       1
I__705/I                                               LocalMux                       0              3959   3308  RISE       1
I__705/O                                               LocalMux                     330              4289   3308  RISE       1
I__706/I                                               InMux                          0              4289   3308  RISE       1
I__706/O                                               InMux                        259              4548   3308  RISE       1
uartRxInst.rCycleCounter_RNISR773_4_LC_9_12_6/in3      LogicCell40_SEQ_MODE_0000      0              4548   3308  RISE       1
uartRxInst.rCycleCounter_RNISR773_4_LC_9_12_6/lcout    LogicCell40_SEQ_MODE_0000    316              4864   3308  RISE       4
I__503/I                                               LocalMux                       0              4864   4500  RISE       1
I__503/O                                               LocalMux                     330              5194   4500  RISE       1
I__506/I                                               InMux                          0              5194   4865  RISE       1
I__506/O                                               InMux                        259              5453   4865  RISE       1
uartRxInst.rDataCounter_0_LC_8_11_2/in3                LogicCell40_SEQ_MODE_1000      0              5453   4865  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__604/I                                            ClkMux                         0              2073  RISE       1
I__604/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataCounter_0_LC_8_11_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_4_LC_8_12_6/lcout
Path End         : uartRxInst.rCycleCounter_2_LC_9_13_1/in3
Capture Clock    : uartRxInst.rCycleCounter_2_LC_9_13_1/clk
Setup Constraint : 8210p
Path slack       : 4865p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2532
------------------------------------------   ---- 
End-of-path arrival time (ps)                5453
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_4_LC_8_12_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_4_LC_8_12_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   4261  RISE       5
I__510/I                                             LocalMux                       0              2921   4668  RISE       1
I__510/O                                             LocalMux                     330              3251   4668  RISE       1
I__513/I                                             InMux                          0              3251   4668  RISE       1
I__513/O                                             InMux                        259              3510   4668  RISE       1
uartRxInst.rCycleCounter_RNI66KJ1_7_LC_8_12_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   4668  RISE       1
uartRxInst.rCycleCounter_RNI66KJ1_7_LC_8_12_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4668  RISE       1
I__672/I                                             LocalMux                       0              3959   4668  RISE       1
I__672/O                                             LocalMux                     330              4289   4668  RISE       1
I__673/I                                             InMux                          0              4289   4668  RISE       1
I__673/O                                             InMux                        259              4548   4668  RISE       1
uartRxInst.rState_RNINFJ73_1_LC_9_13_4/in3           LogicCell40_SEQ_MODE_0000      0              4548   4668  RISE       1
uartRxInst.rState_RNINFJ73_1_LC_9_13_4/lcout         LogicCell40_SEQ_MODE_0000    316              4864   4668  RISE       7
I__618/I                                             LocalMux                       0              4864   4668  RISE       1
I__618/O                                             LocalMux                     330              5194   4668  RISE       1
I__621/I                                             InMux                          0              5194   4865  RISE       1
I__621/O                                             InMux                        259              5453   4865  RISE       1
uartRxInst.rCycleCounter_2_LC_9_13_1/in3             LogicCell40_SEQ_MODE_1000      0              5453   4865  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_2_LC_9_13_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_0_LC_9_13_6/lcout
Path End         : uartRxInst.rCycleCounter_5_LC_8_12_2/in3
Capture Clock    : uartRxInst.rCycleCounter_5_LC_8_12_2/clk
Setup Constraint : 8210p
Path slack       : 4879p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2518
------------------------------------------   ---- 
End-of-path arrival time (ps)                5439
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_0_LC_9_13_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_0_LC_9_13_6/lcout                     LogicCell40_SEQ_MODE_1000    540              2921   3357  RISE       5
I__611/I                                                       LocalMux                       0              2921   4752  RISE       1
I__611/O                                                       LocalMux                     330              3251   4752  RISE       1
I__616/I                                                       InMux                          0              3251   4752  RISE       1
I__616/O                                                       InMux                        259              3510   4752  RISE       1
uartRxInst.rCycleCounter_cry_c_0_LC_8_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              3510   4752  RISE       1
uartRxInst.rCycleCounter_cry_c_0_LC_8_13_0/carryout            LogicCell40_SEQ_MODE_0000    259              3770   4752  RISE       2
uartRxInst.rCycleCounter_cry_0_THRU_LUT4_0_LC_8_13_1/carryin   LogicCell40_SEQ_MODE_0000      0              3770   4752  RISE       1
uartRxInst.rCycleCounter_cry_0_THRU_LUT4_0_LC_8_13_1/carryout  LogicCell40_SEQ_MODE_0000    126              3896   4752  RISE       2
uartRxInst.rCycleCounter_RNO_0_2_LC_8_13_2/carryin             LogicCell40_SEQ_MODE_0000      0              3896   4752  RISE       1
uartRxInst.rCycleCounter_RNO_0_2_LC_8_13_2/carryout            LogicCell40_SEQ_MODE_0000    126              4022   4752  RISE       2
uartRxInst.rCycleCounter_RNO_0_3_LC_8_13_3/carryin             LogicCell40_SEQ_MODE_0000      0              4022   4752  RISE       1
uartRxInst.rCycleCounter_RNO_0_3_LC_8_13_3/carryout            LogicCell40_SEQ_MODE_0000    126              4149   4752  RISE       2
uartRxInst.rCycleCounter_cry_3_THRU_LUT4_0_LC_8_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              4149   4752  RISE       1
uartRxInst.rCycleCounter_cry_3_THRU_LUT4_0_LC_8_13_4/carryout  LogicCell40_SEQ_MODE_0000    126              4275   4752  RISE       2
I__355/I                                                       InMux                          0              4275   4879  RISE       1
I__355/O                                                       InMux                        259              4534   4879  RISE       1
uartRxInst.rCycleCounter_RNO_0_5_LC_8_13_5/in3                 LogicCell40_SEQ_MODE_0000      0              4534   4879  RISE       1
uartRxInst.rCycleCounter_RNO_0_5_LC_8_13_5/lcout               LogicCell40_SEQ_MODE_0000    316              4850   4879  RISE       1
I__356/I                                                       LocalMux                       0              4850   4879  RISE       1
I__356/O                                                       LocalMux                     330              5180   4879  RISE       1
I__357/I                                                       InMux                          0              5180   4879  RISE       1
I__357/O                                                       InMux                        259              5439   4879  RISE       1
uartRxInst.rCycleCounter_5_LC_8_12_2/in3                       LogicCell40_SEQ_MODE_1000      0              5439   4879  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_5_LC_8_12_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_1_LC_7_10_1/lcout
Path End         : uartTxInst.rClkCount_3_LC_7_9_5/in3
Capture Clock    : uartTxInst.rClkCount_3_LC_7_9_5/clk
Setup Constraint : 8210p
Path slack       : 4914p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2483
------------------------------------------   ---- 
End-of-path arrival time (ps)                5404
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__596/I                                            ClkMux                         0              2073  RISE       1
I__596/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_1_LC_7_10_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_1_LC_7_10_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4367  RISE       5
I__137/I                                        LocalMux                       0              2921   4367  RISE       1
I__137/O                                        LocalMux                     330              3251   4367  RISE       1
I__139/I                                        InMux                          0              3251   4367  RISE       1
I__139/O                                        InMux                        259              3510   4367  RISE       1
uartTxInst.rClkCount_RNI85A6_5_LC_7_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3510   4367  RISE       1
uartTxInst.rClkCount_RNI85A6_5_LC_7_10_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4367  RISE       1
I__106/I                                        LocalMux                       0              3910   4367  RISE       1
I__106/O                                        LocalMux                     330              4240   4367  RISE       1
I__107/I                                        InMux                          0              4240   4367  RISE       1
I__107/O                                        InMux                        259              4499   4367  RISE       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/in3    LogicCell40_SEQ_MODE_0000      0              4499   4367  RISE       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/lcout  LogicCell40_SEQ_MODE_0000    316              4815   4367  RISE      10
I__170/I                                        LocalMux                       0              4815   4914  RISE       1
I__170/O                                        LocalMux                     330              5145   4914  RISE       1
I__178/I                                        InMux                          0              5145   4914  RISE       1
I__178/O                                        InMux                        259              5404   4914  RISE       1
uartTxInst.rClkCount_3_LC_7_9_5/in3             LogicCell40_SEQ_MODE_1000      0              5404   4914  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_3_LC_7_9_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_1_LC_7_10_1/lcout
Path End         : uartTxInst.rClkCount_0_LC_7_9_6/in3
Capture Clock    : uartTxInst.rClkCount_0_LC_7_9_6/clk
Setup Constraint : 8210p
Path slack       : 4914p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2483
------------------------------------------   ---- 
End-of-path arrival time (ps)                5404
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__596/I                                            ClkMux                         0              2073  RISE       1
I__596/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_1_LC_7_10_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_1_LC_7_10_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4367  RISE       5
I__137/I                                        LocalMux                       0              2921   4367  RISE       1
I__137/O                                        LocalMux                     330              3251   4367  RISE       1
I__139/I                                        InMux                          0              3251   4367  RISE       1
I__139/O                                        InMux                        259              3510   4367  RISE       1
uartTxInst.rClkCount_RNI85A6_5_LC_7_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3510   4367  RISE       1
uartTxInst.rClkCount_RNI85A6_5_LC_7_10_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4367  RISE       1
I__106/I                                        LocalMux                       0              3910   4367  RISE       1
I__106/O                                        LocalMux                     330              4240   4367  RISE       1
I__107/I                                        InMux                          0              4240   4367  RISE       1
I__107/O                                        InMux                        259              4499   4367  RISE       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/in3    LogicCell40_SEQ_MODE_0000      0              4499   4367  RISE       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/lcout  LogicCell40_SEQ_MODE_0000    316              4815   4367  RISE      10
I__172/I                                        LocalMux                       0              4815   4914  RISE       1
I__172/O                                        LocalMux                     330              5145   4914  RISE       1
I__180/I                                        InMux                          0              5145   4914  RISE       1
I__180/O                                        InMux                        259              5404   4914  RISE       1
uartTxInst.rClkCount_0_LC_7_9_6/in3             LogicCell40_SEQ_MODE_1000      0              5404   4914  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_7_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_1_LC_7_10_1/lcout
Path End         : uartTxInst.rClkCount_4_LC_8_9_7/in3
Capture Clock    : uartTxInst.rClkCount_4_LC_8_9_7/clk
Setup Constraint : 8210p
Path slack       : 4914p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2483
------------------------------------------   ---- 
End-of-path arrival time (ps)                5404
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__596/I                                            ClkMux                         0              2073  RISE       1
I__596/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_1_LC_7_10_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_1_LC_7_10_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4367  RISE       5
I__137/I                                        LocalMux                       0              2921   4367  RISE       1
I__137/O                                        LocalMux                     330              3251   4367  RISE       1
I__139/I                                        InMux                          0              3251   4367  RISE       1
I__139/O                                        InMux                        259              3510   4367  RISE       1
uartTxInst.rClkCount_RNI85A6_5_LC_7_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3510   4367  RISE       1
uartTxInst.rClkCount_RNI85A6_5_LC_7_10_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4367  RISE       1
I__106/I                                        LocalMux                       0              3910   4367  RISE       1
I__106/O                                        LocalMux                     330              4240   4367  RISE       1
I__107/I                                        InMux                          0              4240   4367  RISE       1
I__107/O                                        InMux                        259              4499   4367  RISE       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/in3    LogicCell40_SEQ_MODE_0000      0              4499   4367  RISE       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/lcout  LogicCell40_SEQ_MODE_0000    316              4815   4367  RISE      10
I__173/I                                        LocalMux                       0              4815   4914  RISE       1
I__173/O                                        LocalMux                     330              5145   4914  RISE       1
I__182/I                                        InMux                          0              5145   4914  RISE       1
I__182/O                                        InMux                        259              5404   4914  RISE       1
uartTxInst.rClkCount_4_LC_8_9_7/in3             LogicCell40_SEQ_MODE_1000      0              5404   4914  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_8_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_1_LC_7_10_1/lcout
Path End         : uartTxInst.rTxState_1_LC_7_11_0/in3
Capture Clock    : uartTxInst.rTxState_1_LC_7_11_0/clk
Setup Constraint : 8210p
Path slack       : 4914p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2483
------------------------------------------   ---- 
End-of-path arrival time (ps)                5404
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__596/I                                            ClkMux                         0              2073  RISE       1
I__596/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_1_LC_7_10_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_1_LC_7_10_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4367  RISE       5
I__137/I                                        LocalMux                       0              2921   4367  RISE       1
I__137/O                                        LocalMux                     330              3251   4367  RISE       1
I__139/I                                        InMux                          0              3251   4367  RISE       1
I__139/O                                        InMux                        259              3510   4367  RISE       1
uartTxInst.rClkCount_RNI85A6_5_LC_7_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3510   4367  RISE       1
uartTxInst.rClkCount_RNI85A6_5_LC_7_10_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4367  RISE       1
I__106/I                                        LocalMux                       0              3910   4367  RISE       1
I__106/O                                        LocalMux                     330              4240   4367  RISE       1
I__107/I                                        InMux                          0              4240   4367  RISE       1
I__107/O                                        InMux                        259              4499   4367  RISE       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/in3    LogicCell40_SEQ_MODE_0000      0              4499   4367  RISE       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/lcout  LogicCell40_SEQ_MODE_0000    316              4815   4367  RISE      10
I__169/I                                        LocalMux                       0              4815   4486  RISE       1
I__169/O                                        LocalMux                     330              5145   4486  RISE       1
I__177/I                                        InMux                          0              5145   4914  RISE       1
I__177/O                                        InMux                        259              5404   4914  RISE       1
uartTxInst.rTxState_1_LC_7_11_0/in3             LogicCell40_SEQ_MODE_1000      0              5404   4914  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_7_11_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_1_LC_7_10_1/lcout
Path End         : uartTxInst.rClkCount_7_LC_7_9_2/in3
Capture Clock    : uartTxInst.rClkCount_7_LC_7_9_2/clk
Setup Constraint : 8210p
Path slack       : 4914p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2483
------------------------------------------   ---- 
End-of-path arrival time (ps)                5404
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__596/I                                            ClkMux                         0              2073  RISE       1
I__596/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_1_LC_7_10_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_1_LC_7_10_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4367  RISE       5
I__137/I                                        LocalMux                       0              2921   4367  RISE       1
I__137/O                                        LocalMux                     330              3251   4367  RISE       1
I__139/I                                        InMux                          0              3251   4367  RISE       1
I__139/O                                        InMux                        259              3510   4367  RISE       1
uartTxInst.rClkCount_RNI85A6_5_LC_7_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3510   4367  RISE       1
uartTxInst.rClkCount_RNI85A6_5_LC_7_10_3/lcout  LogicCell40_SEQ_MODE_0000    400              3910   4367  RISE       1
I__106/I                                        LocalMux                       0              3910   4367  RISE       1
I__106/O                                        LocalMux                     330              4240   4367  RISE       1
I__107/I                                        InMux                          0              4240   4367  RISE       1
I__107/O                                        InMux                        259              4499   4367  RISE       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/in3    LogicCell40_SEQ_MODE_0000      0              4499   4367  RISE       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/lcout  LogicCell40_SEQ_MODE_0000    316              4815   4367  RISE      10
I__172/I                                        LocalMux                       0              4815   4914  RISE       1
I__172/O                                        LocalMux                     330              5145   4914  RISE       1
I__181/I                                        InMux                          0              5145   4914  RISE       1
I__181/O                                        InMux                        259              5404   4914  RISE       1
uartTxInst.rClkCount_7_LC_7_9_2/in3             LogicCell40_SEQ_MODE_1000      0              5404   4914  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_7_LC_7_9_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_0_LC_8_9_3/lcout
Path End         : ramInst.rramvalues_rramvalues_0_0_physical/RADDR[5]
Capture Clock    : ramInst.rramvalues_rramvalues_0_0_physical/RCLK
Setup Constraint : 8210p
Path slack       : 4949p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -203
-------------------------------------------   ----- 
End-of-path required time (ps)                10388

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2518
------------------------------------------   ---- 
End-of-path arrival time (ps)                5439
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_0_LC_8_9_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_0_LC_8_9_3/lcout                           LogicCell40_SEQ_MODE_1000    540              2921   4949  RISE       3
I__423/I                                               LocalMux                       0              2921   4949  RISE       1
I__423/O                                               LocalMux                     330              3251   4949  RISE       1
I__426/I                                               InMux                          0              3251   4949  RISE       1
I__426/O                                               InMux                        259              3510   4949  RISE       1
rRamAddress_RNIJ99L_0_LC_9_9_0/in1                     LogicCell40_SEQ_MODE_0000      0              3510   4949  RISE       1
rRamAddress_RNIJ99L_0_LC_9_9_0/carryout                LogicCell40_SEQ_MODE_0000    259              3770   4949  RISE       2
pEcho_rRamAddress_2_cry_0_c_RNI5QRQ_LC_9_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              3770   4949  RISE       1
pEcho_rRamAddress_2_cry_0_c_RNI5QRQ_LC_9_9_1/carryout  LogicCell40_SEQ_MODE_0000    126              3896   4949  RISE       2
pEcho_rRamAddress_2_cry_1_c_RNI7TSQ_LC_9_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              3896   4949  RISE       1
pEcho_rRamAddress_2_cry_1_c_RNI7TSQ_LC_9_9_2/carryout  LogicCell40_SEQ_MODE_0000    126              4022   4949  RISE       2
pEcho_rRamAddress_2_cry_2_c_RNI90UQ_LC_9_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              4022   4949  RISE       1
pEcho_rRamAddress_2_cry_2_c_RNI90UQ_LC_9_9_3/carryout  LogicCell40_SEQ_MODE_0000    126              4149   4949  RISE       2
pEcho_rRamAddress_2_cry_3_c_RNIB3VQ_LC_9_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              4149   4949  RISE       1
pEcho_rRamAddress_2_cry_3_c_RNIB3VQ_LC_9_9_4/carryout  LogicCell40_SEQ_MODE_0000    126              4275   4949  RISE       1
I__382/I                                               InMux                          0              4275   4949  RISE       1
I__382/O                                               InMux                        259              4534   4949  RISE       1
pEcho_rRamAddress_2_cry_4_c_RNID60R_LC_9_9_5/in3       LogicCell40_SEQ_MODE_0000      0              4534   4949  RISE       1
pEcho_rRamAddress_2_cry_4_c_RNID60R_LC_9_9_5/lcout     LogicCell40_SEQ_MODE_0000    316              4850   4949  RISE       1
I__379/I                                               LocalMux                       0              4850   4949  RISE       1
I__379/O                                               LocalMux                     330              5180   4949  RISE       1
I__380/I                                               InMux                          0              5180   4949  RISE       1
I__380/O                                               InMux                        259              5439   4949  RISE       1
I__381/I                                               CascadeMux                     0              5439   4949  RISE       1
I__381/O                                               CascadeMux                     0              5439   4949  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/RADDR[5]    SB_RAM40_4K                    0              5439   4949  RISE       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
i_Clk                                               core             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD         510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf      0              1918  RISE       1
I__592/O                                            gio2CtrlBuf      0              1918  RISE       1
I__593/I                                            GlobalMux        0              1918  RISE       1
I__593/O                                            GlobalMux      154              2073  RISE       1
I__601/I                                            ClkMux           0              2073  RISE       1
I__601/O                                            ClkMux         309              2381  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/RCLK     SB_RAM40_4K      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_0_LC_9_11_2/lcout
Path End         : uartRxInst.rCycleCounter_7_LC_8_13_7/ce
Capture Clock    : uartRxInst.rCycleCounter_7_LC_8_13_7/clk
Setup Constraint : 8210p
Path slack       : 4998p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                10591

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2672
------------------------------------------   ---- 
End-of-path arrival time (ps)                5593
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_0_LC_9_11_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_0_LC_9_11_2/lcout         LogicCell40_SEQ_MODE_1000    540              2921   3834  RISE      13
I__676/I                                    LocalMux                       0              2921   4998  RISE       1
I__676/O                                    LocalMux                     330              3251   4998  RISE       1
I__684/I                                    InMux                          0              3251   4998  RISE       1
I__684/O                                    InMux                        259              3510   4998  RISE       1
uartRxInst.rState_RNIRJB_1_LC_8_12_5/in0    LogicCell40_SEQ_MODE_0000      0              3510   4998  RISE       1
uartRxInst.rState_RNIRJB_1_LC_8_12_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4998  RISE       8
I__582/I                                    Odrv4                          0              3959   4998  RISE       1
I__582/O                                    Odrv4                        351              4310   4998  RISE       1
I__585/I                                    Span4Mux_v                     0              4310   4998  RISE       1
I__585/O                                    Span4Mux_v                   351              4661   4998  RISE       1
I__588/I                                    LocalMux                       0              4661   4998  RISE       1
I__588/O                                    LocalMux                     330              4990   4998  RISE       1
I__590/I                                    CEMux                          0              4990   4998  RISE       1
I__590/O                                    CEMux                        603              5593   4998  RISE       1
uartRxInst.rCycleCounter_7_LC_8_13_7/ce     LogicCell40_SEQ_MODE_1000      0              5593   4998  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__608/I                                            ClkMux                         0              2073  RISE       1
I__608/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_7_LC_8_13_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_0_LC_9_11_2/lcout
Path End         : uartRxInst.rCycleCounter_0_LC_9_13_6/ce
Capture Clock    : uartRxInst.rCycleCounter_0_LC_9_13_6/clk
Setup Constraint : 8210p
Path slack       : 4998p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                10591

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2672
------------------------------------------   ---- 
End-of-path arrival time (ps)                5593
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_0_LC_9_11_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_0_LC_9_11_2/lcout         LogicCell40_SEQ_MODE_1000    540              2921   3834  RISE      13
I__676/I                                    LocalMux                       0              2921   4998  RISE       1
I__676/O                                    LocalMux                     330              3251   4998  RISE       1
I__684/I                                    InMux                          0              3251   4998  RISE       1
I__684/O                                    InMux                        259              3510   4998  RISE       1
uartRxInst.rState_RNIRJB_1_LC_8_12_5/in0    LogicCell40_SEQ_MODE_0000      0              3510   4998  RISE       1
uartRxInst.rState_RNIRJB_1_LC_8_12_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4998  RISE       8
I__583/I                                    Odrv4                          0              3959   4998  RISE       1
I__583/O                                    Odrv4                        351              4310   4998  RISE       1
I__586/I                                    Span4Mux_v                     0              4310   4998  RISE       1
I__586/O                                    Span4Mux_v                   351              4661   4998  RISE       1
I__589/I                                    LocalMux                       0              4661   4998  RISE       1
I__589/O                                    LocalMux                     330              4990   4998  RISE       1
I__591/I                                    CEMux                          0              4990   4998  RISE       1
I__591/O                                    CEMux                        603              5593   4998  RISE       1
uartRxInst.rCycleCounter_0_LC_9_13_6/ce     LogicCell40_SEQ_MODE_1000      0              5593   4998  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_0_LC_9_13_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_0_LC_9_11_2/lcout
Path End         : uartRxInst.rCycleCounter_3_LC_9_13_5/ce
Capture Clock    : uartRxInst.rCycleCounter_3_LC_9_13_5/clk
Setup Constraint : 8210p
Path slack       : 4998p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                10591

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2672
------------------------------------------   ---- 
End-of-path arrival time (ps)                5593
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_0_LC_9_11_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_0_LC_9_11_2/lcout         LogicCell40_SEQ_MODE_1000    540              2921   3834  RISE      13
I__676/I                                    LocalMux                       0              2921   4998  RISE       1
I__676/O                                    LocalMux                     330              3251   4998  RISE       1
I__684/I                                    InMux                          0              3251   4998  RISE       1
I__684/O                                    InMux                        259              3510   4998  RISE       1
uartRxInst.rState_RNIRJB_1_LC_8_12_5/in0    LogicCell40_SEQ_MODE_0000      0              3510   4998  RISE       1
uartRxInst.rState_RNIRJB_1_LC_8_12_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4998  RISE       8
I__583/I                                    Odrv4                          0              3959   4998  RISE       1
I__583/O                                    Odrv4                        351              4310   4998  RISE       1
I__586/I                                    Span4Mux_v                     0              4310   4998  RISE       1
I__586/O                                    Span4Mux_v                   351              4661   4998  RISE       1
I__589/I                                    LocalMux                       0              4661   4998  RISE       1
I__589/O                                    LocalMux                     330              4990   4998  RISE       1
I__591/I                                    CEMux                          0              4990   4998  RISE       1
I__591/O                                    CEMux                        603              5593   4998  RISE       1
uartRxInst.rCycleCounter_3_LC_9_13_5/ce     LogicCell40_SEQ_MODE_1000      0              5593   4998  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_3_LC_9_13_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_0_LC_9_11_2/lcout
Path End         : uartRxInst.rCycleCounter_2_LC_9_13_1/ce
Capture Clock    : uartRxInst.rCycleCounter_2_LC_9_13_1/clk
Setup Constraint : 8210p
Path slack       : 4998p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                10591

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2672
------------------------------------------   ---- 
End-of-path arrival time (ps)                5593
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_0_LC_9_11_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_0_LC_9_11_2/lcout         LogicCell40_SEQ_MODE_1000    540              2921   3834  RISE      13
I__676/I                                    LocalMux                       0              2921   4998  RISE       1
I__676/O                                    LocalMux                     330              3251   4998  RISE       1
I__684/I                                    InMux                          0              3251   4998  RISE       1
I__684/O                                    InMux                        259              3510   4998  RISE       1
uartRxInst.rState_RNIRJB_1_LC_8_12_5/in0    LogicCell40_SEQ_MODE_0000      0              3510   4998  RISE       1
uartRxInst.rState_RNIRJB_1_LC_8_12_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4998  RISE       8
I__583/I                                    Odrv4                          0              3959   4998  RISE       1
I__583/O                                    Odrv4                        351              4310   4998  RISE       1
I__586/I                                    Span4Mux_v                     0              4310   4998  RISE       1
I__586/O                                    Span4Mux_v                   351              4661   4998  RISE       1
I__589/I                                    LocalMux                       0              4661   4998  RISE       1
I__589/O                                    LocalMux                     330              4990   4998  RISE       1
I__591/I                                    CEMux                          0              4990   4998  RISE       1
I__591/O                                    CEMux                        603              5593   4998  RISE       1
uartRxInst.rCycleCounter_2_LC_9_13_1/ce     LogicCell40_SEQ_MODE_1000      0              5593   4998  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_2_LC_9_13_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_0_LC_9_11_2/lcout
Path End         : uartRxInst.rCycleCounter_1_LC_9_13_0/ce
Capture Clock    : uartRxInst.rCycleCounter_1_LC_9_13_0/clk
Setup Constraint : 8210p
Path slack       : 4998p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                10591

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2672
------------------------------------------   ---- 
End-of-path arrival time (ps)                5593
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_0_LC_9_11_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_0_LC_9_11_2/lcout         LogicCell40_SEQ_MODE_1000    540              2921   3834  RISE      13
I__676/I                                    LocalMux                       0              2921   4998  RISE       1
I__676/O                                    LocalMux                     330              3251   4998  RISE       1
I__684/I                                    InMux                          0              3251   4998  RISE       1
I__684/O                                    InMux                        259              3510   4998  RISE       1
uartRxInst.rState_RNIRJB_1_LC_8_12_5/in0    LogicCell40_SEQ_MODE_0000      0              3510   4998  RISE       1
uartRxInst.rState_RNIRJB_1_LC_8_12_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4998  RISE       8
I__583/I                                    Odrv4                          0              3959   4998  RISE       1
I__583/O                                    Odrv4                        351              4310   4998  RISE       1
I__586/I                                    Span4Mux_v                     0              4310   4998  RISE       1
I__586/O                                    Span4Mux_v                   351              4661   4998  RISE       1
I__589/I                                    LocalMux                       0              4661   4998  RISE       1
I__589/O                                    LocalMux                     330              4990   4998  RISE       1
I__591/I                                    CEMux                          0              4990   4998  RISE       1
I__591/O                                    CEMux                        603              5593   4998  RISE       1
uartRxInst.rCycleCounter_1_LC_9_13_0/ce     LogicCell40_SEQ_MODE_1000      0              5593   4998  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_1_LC_9_13_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_0_LC_9_13_6/lcout
Path End         : uartRxInst.rCycleCounter_4_LC_8_12_6/in3
Capture Clock    : uartRxInst.rCycleCounter_4_LC_8_12_6/clk
Setup Constraint : 8210p
Path slack       : 5005p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2392
------------------------------------------   ---- 
End-of-path arrival time (ps)                5313
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_0_LC_9_13_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_0_LC_9_13_6/lcout                     LogicCell40_SEQ_MODE_1000    540              2921   3357  RISE       5
I__611/I                                                       LocalMux                       0              2921   4752  RISE       1
I__611/O                                                       LocalMux                     330              3251   4752  RISE       1
I__616/I                                                       InMux                          0              3251   4752  RISE       1
I__616/O                                                       InMux                        259              3510   4752  RISE       1
uartRxInst.rCycleCounter_cry_c_0_LC_8_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              3510   4752  RISE       1
uartRxInst.rCycleCounter_cry_c_0_LC_8_13_0/carryout            LogicCell40_SEQ_MODE_0000    259              3770   4752  RISE       2
uartRxInst.rCycleCounter_cry_0_THRU_LUT4_0_LC_8_13_1/carryin   LogicCell40_SEQ_MODE_0000      0              3770   4752  RISE       1
uartRxInst.rCycleCounter_cry_0_THRU_LUT4_0_LC_8_13_1/carryout  LogicCell40_SEQ_MODE_0000    126              3896   4752  RISE       2
uartRxInst.rCycleCounter_RNO_0_2_LC_8_13_2/carryin             LogicCell40_SEQ_MODE_0000      0              3896   4752  RISE       1
uartRxInst.rCycleCounter_RNO_0_2_LC_8_13_2/carryout            LogicCell40_SEQ_MODE_0000    126              4022   4752  RISE       2
uartRxInst.rCycleCounter_RNO_0_3_LC_8_13_3/carryin             LogicCell40_SEQ_MODE_0000      0              4022   4752  RISE       1
uartRxInst.rCycleCounter_RNO_0_3_LC_8_13_3/carryout            LogicCell40_SEQ_MODE_0000    126              4149   4752  RISE       2
I__358/I                                                       InMux                          0              4149   5005  RISE       1
I__358/O                                                       InMux                        259              4408   5005  RISE       1
uartRxInst.rCycleCounter_cry_3_THRU_LUT4_0_LC_8_13_4/in3       LogicCell40_SEQ_MODE_0000      0              4408   5005  RISE       1
uartRxInst.rCycleCounter_cry_3_THRU_LUT4_0_LC_8_13_4/lcout     LogicCell40_SEQ_MODE_0000    316              4724   5005  RISE       1
I__359/I                                                       LocalMux                       0              4724   5005  RISE       1
I__359/O                                                       LocalMux                     330              5053   5005  RISE       1
I__360/I                                                       InMux                          0              5053   5005  RISE       1
I__360/O                                                       InMux                        259              5313   5005  RISE       1
uartRxInst.rCycleCounter_4_LC_8_12_6/in3                       LogicCell40_SEQ_MODE_1000      0              5313   5005  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_4_LC_8_12_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_0_LC_8_9_3/lcout
Path End         : rRamAddress_4_LC_9_8_6/in3
Capture Clock    : rRamAddress_4_LC_9_8_6/clk
Setup Constraint : 8210p
Path slack       : 5005p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2392
------------------------------------------   ---- 
End-of-path arrival time (ps)                5313
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_0_LC_8_9_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_0_LC_8_9_3/lcout                           LogicCell40_SEQ_MODE_1000    540              2921   4949  RISE       3
I__423/I                                               LocalMux                       0              2921   4949  RISE       1
I__423/O                                               LocalMux                     330              3251   4949  RISE       1
I__426/I                                               InMux                          0              3251   4949  RISE       1
I__426/O                                               InMux                        259              3510   4949  RISE       1
rRamAddress_RNIJ99L_0_LC_9_9_0/in1                     LogicCell40_SEQ_MODE_0000      0              3510   4949  RISE       1
rRamAddress_RNIJ99L_0_LC_9_9_0/carryout                LogicCell40_SEQ_MODE_0000    259              3770   4949  RISE       2
pEcho_rRamAddress_2_cry_0_c_RNI5QRQ_LC_9_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              3770   4949  RISE       1
pEcho_rRamAddress_2_cry_0_c_RNI5QRQ_LC_9_9_1/carryout  LogicCell40_SEQ_MODE_0000    126              3896   4949  RISE       2
pEcho_rRamAddress_2_cry_1_c_RNI7TSQ_LC_9_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              3896   4949  RISE       1
pEcho_rRamAddress_2_cry_1_c_RNI7TSQ_LC_9_9_2/carryout  LogicCell40_SEQ_MODE_0000    126              4022   4949  RISE       2
pEcho_rRamAddress_2_cry_2_c_RNI90UQ_LC_9_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              4022   4949  RISE       1
pEcho_rRamAddress_2_cry_2_c_RNI90UQ_LC_9_9_3/carryout  LogicCell40_SEQ_MODE_0000    126              4149   4949  RISE       2
I__383/I                                               InMux                          0              4149   5005  RISE       1
I__383/O                                               InMux                        259              4408   5005  RISE       1
pEcho_rRamAddress_2_cry_3_c_RNIB3VQ_LC_9_9_4/in3       LogicCell40_SEQ_MODE_0000      0              4408   5005  RISE       1
pEcho_rRamAddress_2_cry_3_c_RNIB3VQ_LC_9_9_4/lcout     LogicCell40_SEQ_MODE_0000    316              4724   5005  RISE       2
I__384/I                                               LocalMux                       0              4724   5005  RISE       1
I__384/O                                               LocalMux                     330              5053   5005  RISE       1
I__386/I                                               InMux                          0              5053   5005  RISE       1
I__386/O                                               InMux                        259              5313   5005  RISE       1
rRamAddress_4_LC_9_8_6/in3                             LogicCell40_SEQ_MODE_1000      0              5313   5005  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__595/I                                            ClkMux                         0              2073  RISE       1
I__595/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_4_LC_9_8_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_4_LC_8_9_7/lcout
Path End         : uartTxInst.rBitIndex_2_LC_8_10_5/in2
Capture Clock    : uartTxInst.rBitIndex_2_LC_8_10_5/clk
Setup Constraint : 8210p
Path slack       : 5061p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -323
-------------------------------------------   ----- 
End-of-path required time (ps)                10269

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2287
------------------------------------------   ---- 
End-of-path arrival time (ps)                5208
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_8_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_4_LC_8_9_7/lcout            LogicCell40_SEQ_MODE_1000    540              2921   4500  RISE       5
I__158/I                                         Odrv4                          0              2921   4500  RISE       1
I__158/O                                         Odrv4                        351              3272   4500  RISE       1
I__161/I                                         LocalMux                       0              3272   4500  RISE       1
I__161/O                                         LocalMux                     330              3602   4500  RISE       1
I__166/I                                         InMux                          0              3602   4500  RISE       1
I__166/O                                         InMux                        259              3861   4500  RISE       1
I__167/I                                         CascadeMux                     0              3861   4500  RISE       1
I__167/O                                         CascadeMux                     0              3861   4500  RISE       1
uartTxInst.rClkCount_RNIOIKC_7_LC_7_10_6/in2     LogicCell40_SEQ_MODE_0000      0              3861   4500  RISE       1
uartTxInst.rClkCount_RNIOIKC_7_LC_7_10_6/lcout   LogicCell40_SEQ_MODE_0000    379              4240   4500  RISE       1
I__245/I                                         LocalMux                       0              4240   4500  RISE       1
I__245/O                                         LocalMux                     330              4570   4500  RISE       1
I__246/I                                         InMux                          0              4570   4500  RISE       1
I__246/O                                         InMux                        259              4829   4500  RISE       1
uartTxInst.rBitIndex_RNIQ26S1_1_LC_8_10_4/in1    LogicCell40_SEQ_MODE_0000      0              4829   4500  RISE       1
uartTxInst.rBitIndex_RNIQ26S1_1_LC_8_10_4/ltout  LogicCell40_SEQ_MODE_0000    379              5208   5061  FALL       1
I__241/I                                         CascadeMux                     0              5208   5061  FALL       1
I__241/O                                         CascadeMux                     0              5208   5061  FALL       1
uartTxInst.rBitIndex_2_LC_8_10_5/in2             LogicCell40_SEQ_MODE_1000      0              5208   5061  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_2_LC_8_10_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_0_LC_8_9_3/lcout
Path End         : ramInst.rramvalues_rramvalues_0_0_physical/RADDR[4]
Capture Clock    : ramInst.rramvalues_rramvalues_0_0_physical/RCLK
Setup Constraint : 8210p
Path slack       : 5075p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -203
-------------------------------------------   ----- 
End-of-path required time (ps)                10388

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2392
------------------------------------------   ---- 
End-of-path arrival time (ps)                5313
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_0_LC_8_9_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_0_LC_8_9_3/lcout                           LogicCell40_SEQ_MODE_1000    540              2921   4949  RISE       3
I__423/I                                               LocalMux                       0              2921   4949  RISE       1
I__423/O                                               LocalMux                     330              3251   4949  RISE       1
I__426/I                                               InMux                          0              3251   4949  RISE       1
I__426/O                                               InMux                        259              3510   4949  RISE       1
rRamAddress_RNIJ99L_0_LC_9_9_0/in1                     LogicCell40_SEQ_MODE_0000      0              3510   4949  RISE       1
rRamAddress_RNIJ99L_0_LC_9_9_0/carryout                LogicCell40_SEQ_MODE_0000    259              3770   4949  RISE       2
pEcho_rRamAddress_2_cry_0_c_RNI5QRQ_LC_9_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              3770   4949  RISE       1
pEcho_rRamAddress_2_cry_0_c_RNI5QRQ_LC_9_9_1/carryout  LogicCell40_SEQ_MODE_0000    126              3896   4949  RISE       2
pEcho_rRamAddress_2_cry_1_c_RNI7TSQ_LC_9_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              3896   4949  RISE       1
pEcho_rRamAddress_2_cry_1_c_RNI7TSQ_LC_9_9_2/carryout  LogicCell40_SEQ_MODE_0000    126              4022   4949  RISE       2
pEcho_rRamAddress_2_cry_2_c_RNI90UQ_LC_9_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              4022   4949  RISE       1
pEcho_rRamAddress_2_cry_2_c_RNI90UQ_LC_9_9_3/carryout  LogicCell40_SEQ_MODE_0000    126              4149   4949  RISE       2
I__383/I                                               InMux                          0              4149   5005  RISE       1
I__383/O                                               InMux                        259              4408   5005  RISE       1
pEcho_rRamAddress_2_cry_3_c_RNIB3VQ_LC_9_9_4/in3       LogicCell40_SEQ_MODE_0000      0              4408   5005  RISE       1
pEcho_rRamAddress_2_cry_3_c_RNIB3VQ_LC_9_9_4/lcout     LogicCell40_SEQ_MODE_0000    316              4724   5005  RISE       2
I__385/I                                               LocalMux                       0              4724   5075  RISE       1
I__385/O                                               LocalMux                     330              5053   5075  RISE       1
I__387/I                                               InMux                          0              5053   5075  RISE       1
I__387/O                                               InMux                        259              5313   5075  RISE       1
I__388/I                                               CascadeMux                     0              5313   5075  RISE       1
I__388/O                                               CascadeMux                     0              5313   5075  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/RADDR[4]    SB_RAM40_4K                    0              5313   5075  RISE       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
i_Clk                                               core             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD         510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf      0              1918  RISE       1
I__592/O                                            gio2CtrlBuf      0              1918  RISE       1
I__593/I                                            GlobalMux        0              1918  RISE       1
I__593/O                                            GlobalMux      154              2073  RISE       1
I__601/I                                            ClkMux           0              2073  RISE       1
I__601/O                                            ClkMux         309              2381  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/RCLK     SB_RAM40_4K      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rBitIndex_0_LC_7_12_1/lcout
Path End         : uartTxInst.rTxState_0_LC_7_11_7/in2
Capture Clock    : uartTxInst.rTxState_0_LC_7_11_7/clk
Setup Constraint : 8210p
Path slack       : 5089p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10220

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2210
------------------------------------------   ---- 
End-of-path arrival time (ps)                5131
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__603/I                                            ClkMux                         0              2073  RISE       1
I__603/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_0_LC_7_12_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rBitIndex_0_LC_7_12_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5089  RISE       5
I__302/I                                        Odrv4                          0              2921   5089  RISE       1
I__302/O                                        Odrv4                        351              3272   5089  RISE       1
I__306/I                                        LocalMux                       0              3272   5089  RISE       1
I__306/O                                        LocalMux                     330              3602   5089  RISE       1
I__311/I                                        InMux                          0              3602   5089  RISE       1
I__311/O                                        InMux                        259              3861   5089  RISE       1
uartTxInst.rBitIndex_RNI0NON_0_LC_8_10_3/in3    LogicCell40_SEQ_MODE_0000      0              3861   5089  RISE       1
uartTxInst.rBitIndex_RNI0NON_0_LC_8_10_3/lcout  LogicCell40_SEQ_MODE_0000    316              4177   5089  RISE       1
I__263/I                                        LocalMux                       0              4177   5089  RISE       1
I__263/O                                        LocalMux                     330              4506   5089  RISE       1
I__264/I                                        InMux                          0              4506   5089  RISE       1
I__264/O                                        InMux                        259              4766   5089  RISE       1
uartTxInst.rTxState_RNO_0_0_LC_7_11_6/in0       LogicCell40_SEQ_MODE_0000      0              4766   5089  RISE       1
uartTxInst.rTxState_RNO_0_0_LC_7_11_6/ltout     LogicCell40_SEQ_MODE_0000    365              5131   5089  RISE       1
I__153/I                                        CascadeMux                     0              5131   5089  RISE       1
I__153/O                                        CascadeMux                     0              5131   5089  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/in2             LogicCell40_SEQ_MODE_1000      0              5131   5089  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rBitIndex_1_LC_7_11_3/lcout
Path End         : uartTxInst.oSerial_LC_7_12_0/in3
Capture Clock    : uartTxInst.oSerial_LC_7_12_0/clk
Setup Constraint : 8210p
Path slack       : 5110p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2287
------------------------------------------   ---- 
End-of-path arrival time (ps)                5208
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_1_LC_7_11_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rBitIndex_1_LC_7_11_3/lcout    LogicCell40_SEQ_MODE_1000    540              2921   5110  RISE       4
I__321/I                                  LocalMux                       0              2921   5110  RISE       1
I__321/O                                  LocalMux                     330              3251   5110  RISE       1
I__324/I                                  InMux                          0              3251   5110  RISE       1
I__324/O                                  InMux                        259              3510   5110  RISE       1
uartTxInst.oSerial_RNO_2_LC_8_11_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   5110  RISE       1
uartTxInst.oSerial_RNO_2_LC_8_11_4/ltout  LogicCell40_SEQ_MODE_0000    386              3896   5110  FALL       1
I__297/I                                  CascadeMux                     0              3896   5110  FALL       1
I__297/O                                  CascadeMux                     0              3896   5110  FALL       1
uartTxInst.oSerial_RNO_1_LC_8_11_5/in2    LogicCell40_SEQ_MODE_0000      0              3896   5110  FALL       1
uartTxInst.oSerial_RNO_1_LC_8_11_5/ltout  LogicCell40_SEQ_MODE_0000    344              4240   5110  FALL       1
I__285/I                                  CascadeMux                     0              4240   5110  FALL       1
I__285/O                                  CascadeMux                     0              4240   5110  FALL       1
uartTxInst.oSerial_RNO_0_LC_8_11_6/in2    LogicCell40_SEQ_MODE_0000      0              4240   5110  FALL       1
uartTxInst.oSerial_RNO_0_LC_8_11_6/lcout  LogicCell40_SEQ_MODE_0000    379              4619   5110  RISE       1
I__270/I                                  LocalMux                       0              4619   5110  RISE       1
I__270/O                                  LocalMux                     330              4948   5110  RISE       1
I__271/I                                  InMux                          0              4948   5110  RISE       1
I__271/O                                  InMux                        259              5208   5110  RISE       1
uartTxInst.oSerial_LC_7_12_0/in3          LogicCell40_SEQ_MODE_1001      0              5208   5110  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__603/I                                            ClkMux                         0              2073  RISE       1
I__603/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.oSerial_LC_7_12_0/clk                    LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_0_LC_9_13_6/lcout
Path End         : uartRxInst.rCycleCounter_3_LC_9_13_5/in3
Capture Clock    : uartRxInst.rCycleCounter_3_LC_9_13_5/clk
Setup Constraint : 8210p
Path slack       : 5131p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2266
------------------------------------------   ---- 
End-of-path arrival time (ps)                5187
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_0_LC_9_13_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_0_LC_9_13_6/lcout                     LogicCell40_SEQ_MODE_1000    540              2921   3357  RISE       5
I__611/I                                                       LocalMux                       0              2921   4752  RISE       1
I__611/O                                                       LocalMux                     330              3251   4752  RISE       1
I__616/I                                                       InMux                          0              3251   4752  RISE       1
I__616/O                                                       InMux                        259              3510   4752  RISE       1
uartRxInst.rCycleCounter_cry_c_0_LC_8_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              3510   4752  RISE       1
uartRxInst.rCycleCounter_cry_c_0_LC_8_13_0/carryout            LogicCell40_SEQ_MODE_0000    259              3770   4752  RISE       2
uartRxInst.rCycleCounter_cry_0_THRU_LUT4_0_LC_8_13_1/carryin   LogicCell40_SEQ_MODE_0000      0              3770   4752  RISE       1
uartRxInst.rCycleCounter_cry_0_THRU_LUT4_0_LC_8_13_1/carryout  LogicCell40_SEQ_MODE_0000    126              3896   4752  RISE       2
uartRxInst.rCycleCounter_RNO_0_2_LC_8_13_2/carryin             LogicCell40_SEQ_MODE_0000      0              3896   4752  RISE       1
uartRxInst.rCycleCounter_RNO_0_2_LC_8_13_2/carryout            LogicCell40_SEQ_MODE_0000    126              4022   4752  RISE       2
I__361/I                                                       InMux                          0              4022   5131  RISE       1
I__361/O                                                       InMux                        259              4282   5131  RISE       1
uartRxInst.rCycleCounter_RNO_0_3_LC_8_13_3/in3                 LogicCell40_SEQ_MODE_0000      0              4282   5131  RISE       1
uartRxInst.rCycleCounter_RNO_0_3_LC_8_13_3/lcout               LogicCell40_SEQ_MODE_0000    316              4598   5131  RISE       1
I__628/I                                                       LocalMux                       0              4598   5131  RISE       1
I__628/O                                                       LocalMux                     330              4927   5131  RISE       1
I__629/I                                                       InMux                          0              4927   5131  RISE       1
I__629/O                                                       InMux                        259              5187   5131  RISE       1
uartRxInst.rCycleCounter_3_LC_9_13_5/in3                       LogicCell40_SEQ_MODE_1000      0              5187   5131  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_3_LC_9_13_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_0_LC_9_13_6/lcout
Path End         : uartRxInst.rCycleCounter_2_LC_9_13_1/in1
Capture Clock    : uartRxInst.rCycleCounter_2_LC_9_13_1/clk
Setup Constraint : 8210p
Path slack       : 5132p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2139
------------------------------------------   ---- 
End-of-path arrival time (ps)                5060
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_0_LC_9_13_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_0_LC_9_13_6/lcout                     LogicCell40_SEQ_MODE_1000    540              2921   3357  RISE       5
I__611/I                                                       LocalMux                       0              2921   4752  RISE       1
I__611/O                                                       LocalMux                     330              3251   4752  RISE       1
I__616/I                                                       InMux                          0              3251   4752  RISE       1
I__616/O                                                       InMux                        259              3510   4752  RISE       1
uartRxInst.rCycleCounter_cry_c_0_LC_8_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              3510   4752  RISE       1
uartRxInst.rCycleCounter_cry_c_0_LC_8_13_0/carryout            LogicCell40_SEQ_MODE_0000    259              3770   4752  RISE       2
uartRxInst.rCycleCounter_cry_0_THRU_LUT4_0_LC_8_13_1/carryin   LogicCell40_SEQ_MODE_0000      0              3770   4752  RISE       1
uartRxInst.rCycleCounter_cry_0_THRU_LUT4_0_LC_8_13_1/carryout  LogicCell40_SEQ_MODE_0000    126              3896   4752  RISE       2
I__362/I                                                       InMux                          0              3896   5131  RISE       1
I__362/O                                                       InMux                        259              4156   5131  RISE       1
uartRxInst.rCycleCounter_RNO_0_2_LC_8_13_2/in3                 LogicCell40_SEQ_MODE_0000      0              4156   5131  RISE       1
uartRxInst.rCycleCounter_RNO_0_2_LC_8_13_2/lcout               LogicCell40_SEQ_MODE_0000    316              4471   5131  RISE       1
I__484/I                                                       LocalMux                       0              4471   5131  RISE       1
I__484/O                                                       LocalMux                     330              4801   5131  RISE       1
I__485/I                                                       InMux                          0              4801   5131  RISE       1
I__485/O                                                       InMux                        259              5060   5131  RISE       1
uartRxInst.rCycleCounter_2_LC_9_13_1/in1                       LogicCell40_SEQ_MODE_1000      0              5060   5131  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_2_LC_9_13_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_0_LC_8_9_3/lcout
Path End         : rRamAddress_3_LC_9_9_7/in3
Capture Clock    : rRamAddress_3_LC_9_9_7/clk
Setup Constraint : 8210p
Path slack       : 5131p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2266
------------------------------------------   ---- 
End-of-path arrival time (ps)                5187
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_0_LC_8_9_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_0_LC_8_9_3/lcout                           LogicCell40_SEQ_MODE_1000    540              2921   4949  RISE       3
I__423/I                                               LocalMux                       0              2921   4949  RISE       1
I__423/O                                               LocalMux                     330              3251   4949  RISE       1
I__426/I                                               InMux                          0              3251   4949  RISE       1
I__426/O                                               InMux                        259              3510   4949  RISE       1
rRamAddress_RNIJ99L_0_LC_9_9_0/in1                     LogicCell40_SEQ_MODE_0000      0              3510   4949  RISE       1
rRamAddress_RNIJ99L_0_LC_9_9_0/carryout                LogicCell40_SEQ_MODE_0000    259              3770   4949  RISE       2
pEcho_rRamAddress_2_cry_0_c_RNI5QRQ_LC_9_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              3770   4949  RISE       1
pEcho_rRamAddress_2_cry_0_c_RNI5QRQ_LC_9_9_1/carryout  LogicCell40_SEQ_MODE_0000    126              3896   4949  RISE       2
pEcho_rRamAddress_2_cry_1_c_RNI7TSQ_LC_9_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              3896   4949  RISE       1
pEcho_rRamAddress_2_cry_1_c_RNI7TSQ_LC_9_9_2/carryout  LogicCell40_SEQ_MODE_0000    126              4022   4949  RISE       2
I__395/I                                               InMux                          0              4022   5131  RISE       1
I__395/O                                               InMux                        259              4282   5131  RISE       1
pEcho_rRamAddress_2_cry_2_c_RNI90UQ_LC_9_9_3/in3       LogicCell40_SEQ_MODE_0000      0              4282   5131  RISE       1
pEcho_rRamAddress_2_cry_2_c_RNI90UQ_LC_9_9_3/lcout     LogicCell40_SEQ_MODE_0000    316              4598   5131  RISE       2
I__473/I                                               LocalMux                       0              4598   5131  RISE       1
I__473/O                                               LocalMux                     330              4927   5131  RISE       1
I__475/I                                               InMux                          0              4927   5131  RISE       1
I__475/O                                               InMux                        259              5187   5131  RISE       1
rRamAddress_3_LC_9_9_7/in3                             LogicCell40_SEQ_MODE_1000      0              5187   5131  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__600/I                                            ClkMux                         0              2073  RISE       1
I__600/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_3_LC_9_9_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_0_LC_9_11_2/lcout
Path End         : uartRxInst.rDataCounter_2_LC_8_11_7/sr
Capture Clock    : uartRxInst.rDataCounter_2_LC_8_11_7/clk
Setup Constraint : 8210p
Path slack       : 5145p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -203
-------------------------------------------   ----- 
End-of-path required time (ps)                10388

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2322
------------------------------------------   ---- 
End-of-path arrival time (ps)                5243
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_0_LC_9_11_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_0_LC_9_11_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3834  RISE      13
I__676/I                                      LocalMux                       0              2921   4998  RISE       1
I__676/O                                      LocalMux                     330              3251   4998  RISE       1
I__683/I                                      InMux                          0              3251   5145  RISE       1
I__683/O                                      InMux                        259              3510   5145  RISE       1
uartRxInst.rState_RNIRJB_0_1_LC_8_12_1/in0    LogicCell40_SEQ_MODE_0000      0              3510   5145  RISE       1
uartRxInst.rState_RNIRJB_0_1_LC_8_12_1/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5145  RISE       4
I__487/I                                      Odrv12                         0              3959   5145  RISE       1
I__487/O                                      Odrv12                       491              4450   5145  RISE       1
I__489/I                                      LocalMux                       0              4450   5145  RISE       1
I__489/O                                      LocalMux                     330              4780   5145  RISE       1
I__491/I                                      SRMux                          0              4780   5145  RISE       1
I__491/O                                      SRMux                        463              5243   5145  RISE       1
uartRxInst.rDataCounter_2_LC_8_11_7/sr        LogicCell40_SEQ_MODE_1000      0              5243   5145  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__604/I                                            ClkMux                         0              2073  RISE       1
I__604/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataCounter_2_LC_8_11_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_0_LC_9_11_2/lcout
Path End         : uartRxInst.rDataCounter_0_LC_8_11_2/sr
Capture Clock    : uartRxInst.rDataCounter_0_LC_8_11_2/clk
Setup Constraint : 8210p
Path slack       : 5145p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -203
-------------------------------------------   ----- 
End-of-path required time (ps)                10388

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2322
------------------------------------------   ---- 
End-of-path arrival time (ps)                5243
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_0_LC_9_11_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_0_LC_9_11_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3834  RISE      13
I__676/I                                      LocalMux                       0              2921   4998  RISE       1
I__676/O                                      LocalMux                     330              3251   4998  RISE       1
I__683/I                                      InMux                          0              3251   5145  RISE       1
I__683/O                                      InMux                        259              3510   5145  RISE       1
uartRxInst.rState_RNIRJB_0_1_LC_8_12_1/in0    LogicCell40_SEQ_MODE_0000      0              3510   5145  RISE       1
uartRxInst.rState_RNIRJB_0_1_LC_8_12_1/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5145  RISE       4
I__487/I                                      Odrv12                         0              3959   5145  RISE       1
I__487/O                                      Odrv12                       491              4450   5145  RISE       1
I__489/I                                      LocalMux                       0              4450   5145  RISE       1
I__489/O                                      LocalMux                     330              4780   5145  RISE       1
I__491/I                                      SRMux                          0              4780   5145  RISE       1
I__491/O                                      SRMux                        463              5243   5145  RISE       1
uartRxInst.rDataCounter_0_LC_8_11_2/sr        LogicCell40_SEQ_MODE_1000      0              5243   5145  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__604/I                                            ClkMux                         0              2073  RISE       1
I__604/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataCounter_0_LC_8_11_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_0_LC_9_11_2/lcout
Path End         : uartRxInst.rDataCounter_1_LC_8_11_1/sr
Capture Clock    : uartRxInst.rDataCounter_1_LC_8_11_1/clk
Setup Constraint : 8210p
Path slack       : 5145p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -203
-------------------------------------------   ----- 
End-of-path required time (ps)                10388

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2322
------------------------------------------   ---- 
End-of-path arrival time (ps)                5243
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_0_LC_9_11_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_0_LC_9_11_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3834  RISE      13
I__676/I                                      LocalMux                       0              2921   4998  RISE       1
I__676/O                                      LocalMux                     330              3251   4998  RISE       1
I__683/I                                      InMux                          0              3251   5145  RISE       1
I__683/O                                      InMux                        259              3510   5145  RISE       1
uartRxInst.rState_RNIRJB_0_1_LC_8_12_1/in0    LogicCell40_SEQ_MODE_0000      0              3510   5145  RISE       1
uartRxInst.rState_RNIRJB_0_1_LC_8_12_1/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5145  RISE       4
I__487/I                                      Odrv12                         0              3959   5145  RISE       1
I__487/O                                      Odrv12                       491              4450   5145  RISE       1
I__489/I                                      LocalMux                       0              4450   5145  RISE       1
I__489/O                                      LocalMux                     330              4780   5145  RISE       1
I__491/I                                      SRMux                          0              4780   5145  RISE       1
I__491/O                                      SRMux                        463              5243   5145  RISE       1
uartRxInst.rDataCounter_1_LC_8_11_1/sr        LogicCell40_SEQ_MODE_1000      0              5243   5145  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__604/I                                            ClkMux                         0              2073  RISE       1
I__604/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataCounter_1_LC_8_11_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_7_11_7/lcout
Path End         : uartTxInst.rBitIndex_0_LC_7_12_1/sr
Capture Clock    : uartTxInst.rBitIndex_0_LC_7_12_1/clk
Setup Constraint : 8210p
Path slack       : 5145p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -203
-------------------------------------------   ----- 
End-of-path required time (ps)                10388

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2322
------------------------------------------   ---- 
End-of-path arrival time (ps)                5243
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_7_11_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5145  RISE       8
I__274/I                                       LocalMux                       0              2921   5145  RISE       1
I__274/O                                       LocalMux                     330              3251   5145  RISE       1
I__282/I                                       InMux                          0              3251   5145  RISE       1
I__282/O                                       InMux                        259              3510   5145  RISE       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   5145  RISE       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5145  RISE      15
I__219/I                                       Odrv12                         0              3959   5145  RISE       1
I__219/O                                       Odrv12                       491              4450   5145  RISE       1
I__233/I                                       LocalMux                       0              4450   5145  RISE       1
I__233/O                                       LocalMux                     330              4780   5145  RISE       1
I__236/I                                       SRMux                          0              4780   5145  RISE       1
I__236/O                                       SRMux                        463              5243   5145  RISE       1
uartTxInst.rBitIndex_0_LC_7_12_1/sr            LogicCell40_SEQ_MODE_1000      0              5243   5145  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__603/I                                            ClkMux                         0              2073  RISE       1
I__603/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_0_LC_7_12_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_7_11_7/lcout
Path End         : uartTxInst.oSerial_LC_7_12_0/sr
Capture Clock    : uartTxInst.oSerial_LC_7_12_0/clk
Setup Constraint : 8210p
Path slack       : 5145p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -203
-------------------------------------------   ----- 
End-of-path required time (ps)                10388

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2322
------------------------------------------   ---- 
End-of-path arrival time (ps)                5243
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_7_11_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5145  RISE       8
I__274/I                                       LocalMux                       0              2921   5145  RISE       1
I__274/O                                       LocalMux                     330              3251   5145  RISE       1
I__282/I                                       InMux                          0              3251   5145  RISE       1
I__282/O                                       InMux                        259              3510   5145  RISE       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   5145  RISE       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5145  RISE      15
I__219/I                                       Odrv12                         0              3959   5145  RISE       1
I__219/O                                       Odrv12                       491              4450   5145  RISE       1
I__233/I                                       LocalMux                       0              4450   5145  RISE       1
I__233/O                                       LocalMux                     330              4780   5145  RISE       1
I__236/I                                       SRMux                          0              4780   5145  RISE       1
I__236/O                                       SRMux                        463              5243   5145  RISE       1
uartTxInst.oSerial_LC_7_12_0/sr                LogicCell40_SEQ_MODE_1001      0              5243   5145  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__603/I                                            ClkMux                         0              2073  RISE       1
I__603/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.oSerial_LC_7_12_0/clk                    LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_0_LC_8_9_3/lcout
Path End         : ramInst.rramvalues_rramvalues_0_0_physical/RADDR[3]
Capture Clock    : ramInst.rramvalues_rramvalues_0_0_physical/RCLK
Setup Constraint : 8210p
Path slack       : 5201p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -203
-------------------------------------------   ----- 
End-of-path required time (ps)                10388

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2266
------------------------------------------   ---- 
End-of-path arrival time (ps)                5187
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_0_LC_8_9_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_0_LC_8_9_3/lcout                           LogicCell40_SEQ_MODE_1000    540              2921   4949  RISE       3
I__423/I                                               LocalMux                       0              2921   4949  RISE       1
I__423/O                                               LocalMux                     330              3251   4949  RISE       1
I__426/I                                               InMux                          0              3251   4949  RISE       1
I__426/O                                               InMux                        259              3510   4949  RISE       1
rRamAddress_RNIJ99L_0_LC_9_9_0/in1                     LogicCell40_SEQ_MODE_0000      0              3510   4949  RISE       1
rRamAddress_RNIJ99L_0_LC_9_9_0/carryout                LogicCell40_SEQ_MODE_0000    259              3770   4949  RISE       2
pEcho_rRamAddress_2_cry_0_c_RNI5QRQ_LC_9_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              3770   4949  RISE       1
pEcho_rRamAddress_2_cry_0_c_RNI5QRQ_LC_9_9_1/carryout  LogicCell40_SEQ_MODE_0000    126              3896   4949  RISE       2
pEcho_rRamAddress_2_cry_1_c_RNI7TSQ_LC_9_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              3896   4949  RISE       1
pEcho_rRamAddress_2_cry_1_c_RNI7TSQ_LC_9_9_2/carryout  LogicCell40_SEQ_MODE_0000    126              4022   4949  RISE       2
I__395/I                                               InMux                          0              4022   5131  RISE       1
I__395/O                                               InMux                        259              4282   5131  RISE       1
pEcho_rRamAddress_2_cry_2_c_RNI90UQ_LC_9_9_3/in3       LogicCell40_SEQ_MODE_0000      0              4282   5131  RISE       1
pEcho_rRamAddress_2_cry_2_c_RNI90UQ_LC_9_9_3/lcout     LogicCell40_SEQ_MODE_0000    316              4598   5131  RISE       2
I__474/I                                               LocalMux                       0              4598   5201  RISE       1
I__474/O                                               LocalMux                     330              4927   5201  RISE       1
I__476/I                                               InMux                          0              4927   5201  RISE       1
I__476/O                                               InMux                        259              5187   5201  RISE       1
I__477/I                                               CascadeMux                     0              5187   5201  RISE       1
I__477/O                                               CascadeMux                     0              5187   5201  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/RADDR[3]    SB_RAM40_4K                    0              5187   5201  RISE       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
i_Clk                                               core             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD         510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf      0              1918  RISE       1
I__592/O                                            gio2CtrlBuf      0              1918  RISE       1
I__593/I                                            GlobalMux        0              1918  RISE       1
I__593/O                                            GlobalMux      154              2073  RISE       1
I__601/I                                            ClkMux           0              2073  RISE       1
I__601/O                                            ClkMux         309              2381  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/RCLK     SB_RAM40_4K      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ramInst.rramvalues_rramvalues_0_0_physical/RDATA[3]
Path End         : rTxByte_e_0_7_LC_9_10_3/in3
Capture Clock    : rTxByte_e_0_7_LC_9_10_3/clk
Setup Constraint : 8210p
Path slack       : 5201p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                 2146
+ Data Path Delay                             590
------------------------------------------   ---- 
End-of-path arrival time (ps)                5117
 
Launch Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
i_Clk                                               core             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD         510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf      0              1918  RISE       1
I__592/O                                            gio2CtrlBuf      0              1918  RISE       1
I__593/I                                            GlobalMux        0              1918  RISE       1
I__593/O                                            GlobalMux      154              2073  RISE       1
I__601/I                                            ClkMux           0              2073  RISE       1
I__601/O                                            ClkMux         309              2381  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/RCLK     SB_RAM40_4K      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ramInst.rramvalues_rramvalues_0_0_physical/RDATA[3]  SB_RAM40_4K                 2146              4527   5201  RISE       1
I__450/I                                             LocalMux                       0              4527   5201  RISE       1
I__450/O                                             LocalMux                     330              4857   5201  RISE       1
I__451/I                                             InMux                          0              4857   5201  RISE       1
I__451/O                                             InMux                        259              5117   5201  RISE       1
rTxByte_e_0_7_LC_9_10_3/in3                          LogicCell40_SEQ_MODE_1000      0              5117   5201  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__605/I                                            ClkMux                         0              2073  RISE       1
I__605/O                                            ClkMux                       309              2381  RISE       1
rTxByte_e_0_7_LC_9_10_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ramInst.rramvalues_rramvalues_0_0_physical/RDATA[2]
Path End         : rTxByte_e_0_6_LC_9_10_2/in3
Capture Clock    : rTxByte_e_0_6_LC_9_10_2/clk
Setup Constraint : 8210p
Path slack       : 5201p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                 2146
+ Data Path Delay                             590
------------------------------------------   ---- 
End-of-path arrival time (ps)                5117
 
Launch Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
i_Clk                                               core             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD         510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf      0              1918  RISE       1
I__592/O                                            gio2CtrlBuf      0              1918  RISE       1
I__593/I                                            GlobalMux        0              1918  RISE       1
I__593/O                                            GlobalMux      154              2073  RISE       1
I__601/I                                            ClkMux           0              2073  RISE       1
I__601/O                                            ClkMux         309              2381  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/RCLK     SB_RAM40_4K      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ramInst.rramvalues_rramvalues_0_0_physical/RDATA[2]  SB_RAM40_4K                 2146              4527   5201  RISE       1
I__456/I                                             LocalMux                       0              4527   5201  RISE       1
I__456/O                                             LocalMux                     330              4857   5201  RISE       1
I__457/I                                             InMux                          0              4857   5201  RISE       1
I__457/O                                             InMux                        259              5117   5201  RISE       1
rTxByte_e_0_6_LC_9_10_2/in3                          LogicCell40_SEQ_MODE_1000      0              5117   5201  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__605/I                                            ClkMux                         0              2073  RISE       1
I__605/O                                            ClkMux                       309              2381  RISE       1
rTxByte_e_0_6_LC_9_10_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ramInst.rramvalues_rramvalues_0_0_physical/RDATA[1]
Path End         : rTxByte_e_0_5_LC_9_10_1/in3
Capture Clock    : rTxByte_e_0_5_LC_9_10_1/clk
Setup Constraint : 8210p
Path slack       : 5201p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                 2146
+ Data Path Delay                             590
------------------------------------------   ---- 
End-of-path arrival time (ps)                5117
 
Launch Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
i_Clk                                               core             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD         510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf      0              1918  RISE       1
I__592/O                                            gio2CtrlBuf      0              1918  RISE       1
I__593/I                                            GlobalMux        0              1918  RISE       1
I__593/O                                            GlobalMux      154              2073  RISE       1
I__601/I                                            ClkMux           0              2073  RISE       1
I__601/O                                            ClkMux         309              2381  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/RCLK     SB_RAM40_4K      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ramInst.rramvalues_rramvalues_0_0_physical/RDATA[1]  SB_RAM40_4K                 2146              4527   5201  RISE       1
I__460/I                                             LocalMux                       0              4527   5201  RISE       1
I__460/O                                             LocalMux                     330              4857   5201  RISE       1
I__461/I                                             InMux                          0              4857   5201  RISE       1
I__461/O                                             InMux                        259              5117   5201  RISE       1
rTxByte_e_0_5_LC_9_10_1/in3                          LogicCell40_SEQ_MODE_1000      0              5117   5201  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__605/I                                            ClkMux                         0              2073  RISE       1
I__605/O                                            ClkMux                       309              2381  RISE       1
rTxByte_e_0_5_LC_9_10_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ramInst.rramvalues_rramvalues_0_0_physical/RDATA[0]
Path End         : rTxByte_e_0_4_LC_9_10_0/in3
Capture Clock    : rTxByte_e_0_4_LC_9_10_0/clk
Setup Constraint : 8210p
Path slack       : 5201p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                 2146
+ Data Path Delay                             590
------------------------------------------   ---- 
End-of-path arrival time (ps)                5117
 
Launch Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
i_Clk                                               core             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD         510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf      0              1918  RISE       1
I__592/O                                            gio2CtrlBuf      0              1918  RISE       1
I__593/I                                            GlobalMux        0              1918  RISE       1
I__593/O                                            GlobalMux      154              2073  RISE       1
I__601/I                                            ClkMux           0              2073  RISE       1
I__601/O                                            ClkMux         309              2381  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/RCLK     SB_RAM40_4K      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ramInst.rramvalues_rramvalues_0_0_physical/RDATA[0]  SB_RAM40_4K                 2146              4527   5201  RISE       1
I__466/I                                             LocalMux                       0              4527   5201  RISE       1
I__466/O                                             LocalMux                     330              4857   5201  RISE       1
I__467/I                                             InMux                          0              4857   5201  RISE       1
I__467/O                                             InMux                        259              5117   5201  RISE       1
rTxByte_e_0_4_LC_9_10_0/in3                          LogicCell40_SEQ_MODE_1000      0              5117   5201  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__605/I                                            ClkMux                         0              2073  RISE       1
I__605/O                                            ClkMux                       309              2381  RISE       1
rTxByte_e_0_4_LC_9_10_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_0_LC_9_11_2/lcout
Path End         : uartRxInst.rCycleCounter_2_LC_9_13_1/in0
Capture Clock    : uartRxInst.rCycleCounter_2_LC_9_13_1/clk
Setup Constraint : 8210p
Path slack       : 5222p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10121

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1978
------------------------------------------   ---- 
End-of-path arrival time (ps)                4899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_0_LC_9_11_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_0_LC_9_11_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3834  RISE      13
I__676/I                                      LocalMux                       0              2921   4998  RISE       1
I__676/O                                      LocalMux                     330              3251   4998  RISE       1
I__683/I                                      InMux                          0              3251   5145  RISE       1
I__683/O                                      InMux                        259              3510   5145  RISE       1
uartRxInst.rState_RNIRJB_0_1_LC_8_12_1/in0    LogicCell40_SEQ_MODE_0000      0              3510   5145  RISE       1
uartRxInst.rState_RNIRJB_0_1_LC_8_12_1/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5145  RISE       4
I__486/I                                      Odrv4                          0              3959   5222  RISE       1
I__486/O                                      Odrv4                        351              4310   5222  RISE       1
I__488/I                                      LocalMux                       0              4310   5222  RISE       1
I__488/O                                      LocalMux                     330              4640   5222  RISE       1
I__490/I                                      InMux                          0              4640   5222  RISE       1
I__490/O                                      InMux                        259              4899   5222  RISE       1
uartRxInst.rCycleCounter_2_LC_9_13_1/in0      LogicCell40_SEQ_MODE_1000      0              4899   5222  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_2_LC_9_13_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_0_LC_9_13_6/lcout
Path End         : uartRxInst.rCycleCounter_1_LC_9_13_0/in1
Capture Clock    : uartRxInst.rCycleCounter_1_LC_9_13_0/clk
Setup Constraint : 8210p
Path slack       : 5258p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2013
------------------------------------------   ---- 
End-of-path arrival time (ps)                4934
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_0_LC_9_13_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_0_LC_9_13_6/lcout                  LogicCell40_SEQ_MODE_1000    540              2921   3357  RISE       5
I__611/I                                                    LocalMux                       0              2921   4752  RISE       1
I__611/O                                                    LocalMux                     330              3251   4752  RISE       1
I__616/I                                                    InMux                          0              3251   4752  RISE       1
I__616/O                                                    InMux                        259              3510   4752  RISE       1
uartRxInst.rCycleCounter_cry_c_0_LC_8_13_0/in1              LogicCell40_SEQ_MODE_0000      0              3510   4752  RISE       1
uartRxInst.rCycleCounter_cry_c_0_LC_8_13_0/carryout         LogicCell40_SEQ_MODE_0000    259              3770   4752  RISE       2
I__363/I                                                    InMux                          0              3770   5257  RISE       1
I__363/O                                                    InMux                        259              4029   5257  RISE       1
uartRxInst.rCycleCounter_cry_0_THRU_LUT4_0_LC_8_13_1/in3    LogicCell40_SEQ_MODE_0000      0              4029   5257  RISE       1
uartRxInst.rCycleCounter_cry_0_THRU_LUT4_0_LC_8_13_1/lcout  LogicCell40_SEQ_MODE_0000    316              4345   5257  RISE       1
I__492/I                                                    LocalMux                       0              4345   5257  RISE       1
I__492/O                                                    LocalMux                     330              4675   5257  RISE       1
I__493/I                                                    InMux                          0              4675   5257  RISE       1
I__493/O                                                    InMux                        259              4934   5257  RISE       1
uartRxInst.rCycleCounter_1_LC_9_13_0/in1                    LogicCell40_SEQ_MODE_1000      0              4934   5257  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_1_LC_9_13_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_0_LC_8_9_3/lcout
Path End         : rRamAddress_2_LC_8_9_5/in3
Capture Clock    : rRamAddress_2_LC_8_9_5/clk
Setup Constraint : 8210p
Path slack       : 5258p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2139
------------------------------------------   ---- 
End-of-path arrival time (ps)                5060
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_0_LC_8_9_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_0_LC_8_9_3/lcout                           LogicCell40_SEQ_MODE_1000    540              2921   4949  RISE       3
I__423/I                                               LocalMux                       0              2921   4949  RISE       1
I__423/O                                               LocalMux                     330              3251   4949  RISE       1
I__426/I                                               InMux                          0              3251   4949  RISE       1
I__426/O                                               InMux                        259              3510   4949  RISE       1
rRamAddress_RNIJ99L_0_LC_9_9_0/in1                     LogicCell40_SEQ_MODE_0000      0              3510   4949  RISE       1
rRamAddress_RNIJ99L_0_LC_9_9_0/carryout                LogicCell40_SEQ_MODE_0000    259              3770   4949  RISE       2
pEcho_rRamAddress_2_cry_0_c_RNI5QRQ_LC_9_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              3770   4949  RISE       1
pEcho_rRamAddress_2_cry_0_c_RNI5QRQ_LC_9_9_1/carryout  LogicCell40_SEQ_MODE_0000    126              3896   4949  RISE       2
I__396/I                                               InMux                          0              3896   5257  RISE       1
I__396/O                                               InMux                        259              4156   5257  RISE       1
pEcho_rRamAddress_2_cry_1_c_RNI7TSQ_LC_9_9_2/in3       LogicCell40_SEQ_MODE_0000      0              4156   5257  RISE       1
pEcho_rRamAddress_2_cry_1_c_RNI7TSQ_LC_9_9_2/lcout     LogicCell40_SEQ_MODE_0000    316              4471   5257  RISE       2
I__397/I                                               LocalMux                       0              4471   5257  RISE       1
I__397/O                                               LocalMux                     330              4801   5257  RISE       1
I__399/I                                               InMux                          0              4801   5257  RISE       1
I__399/O                                               InMux                        259              5060   5257  RISE       1
rRamAddress_2_LC_8_9_5/in3                             LogicCell40_SEQ_MODE_1000      0              5060   5257  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_2_LC_8_9_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_1_LC_7_10_1/lcout
Path End         : uartTxInst.rBitIndex_1_LC_7_11_3/in0
Capture Clock    : uartTxInst.rBitIndex_1_LC_7_11_3/clk
Setup Constraint : 8210p
Path slack       : 5264p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10121

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1936
------------------------------------------   ---- 
End-of-path arrival time (ps)                4857
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__596/I                                            ClkMux                         0              2073  RISE       1
I__596/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_1_LC_7_10_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_1_LC_7_10_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4367  RISE       5
I__137/I                                        LocalMux                       0              2921   4367  RISE       1
I__137/O                                        LocalMux                     330              3251   4367  RISE       1
I__139/I                                        InMux                          0              3251   4367  RISE       1
I__139/O                                        InMux                        259              3510   4367  RISE       1
uartTxInst.rClkCount_RNI85A6_5_LC_7_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3510   4367  RISE       1
uartTxInst.rClkCount_RNI85A6_5_LC_7_10_3/ltout  LogicCell40_SEQ_MODE_0000    379              3889   5264  FALL       1
I__136/I                                        CascadeMux                     0              3889   5264  FALL       1
I__136/O                                        CascadeMux                     0              3889   5264  FALL       1
uartTxInst.rClkCount_RNI85BP_2_LC_7_10_4/in2    LogicCell40_SEQ_MODE_0000      0              3889   5264  FALL       1
uartTxInst.rClkCount_RNI85BP_2_LC_7_10_4/lcout  LogicCell40_SEQ_MODE_0000    379              4268   5264  RISE       2
I__238/I                                        LocalMux                       0              4268   5264  RISE       1
I__238/O                                        LocalMux                     330              4598   5264  RISE       1
I__240/I                                        InMux                          0              4598   5264  RISE       1
I__240/O                                        InMux                        259              4857   5264  RISE       1
uartTxInst.rBitIndex_1_LC_7_11_3/in0            LogicCell40_SEQ_MODE_1000      0              4857   5264  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_1_LC_7_11_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rTxDV_LC_7_10_5/lcout
Path End         : uartTxInst.rTxState_0_LC_7_11_7/in1
Capture Clock    : uartTxInst.rTxState_0_LC_7_11_7/clk
Setup Constraint : 8210p
Path slack       : 5293p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1978
------------------------------------------   ---- 
End-of-path arrival time (ps)                4899
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__596/I                                            ClkMux                         0              2073  RISE       1
I__596/O                                            ClkMux                       309              2381  RISE       1
rTxDV_LC_7_10_5/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rTxDV_LC_7_10_5/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   5292  RISE       5
I__206/I                                     Odrv4                          0              2921   5292  RISE       1
I__206/O                                     Odrv4                        351              3272   5292  RISE       1
I__208/I                                     LocalMux                       0              3272   5292  RISE       1
I__208/O                                     LocalMux                     330              3602   5292  RISE       1
I__213/I                                     InMux                          0              3602   5292  RISE       1
I__213/O                                     InMux                        259              3861   5292  RISE       1
uartTxInst.rTxState_RNO_1_0_LC_7_11_5/in0    LogicCell40_SEQ_MODE_0000      0              3861   5292  RISE       1
uartTxInst.rTxState_RNO_1_0_LC_7_11_5/lcout  LogicCell40_SEQ_MODE_0000    449              4310   5292  RISE       1
I__154/I                                     LocalMux                       0              4310   5292  RISE       1
I__154/O                                     LocalMux                     330              4640   5292  RISE       1
I__155/I                                     InMux                          0              4640   5292  RISE       1
I__155/O                                     InMux                        259              4899   5292  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/in1          LogicCell40_SEQ_MODE_1000      0              4899   5292  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_0_LC_8_9_3/lcout
Path End         : ramInst.rramvalues_rramvalues_0_0_physical/RADDR[2]
Capture Clock    : ramInst.rramvalues_rramvalues_0_0_physical/RCLK
Setup Constraint : 8210p
Path slack       : 5328p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -203
-------------------------------------------   ----- 
End-of-path required time (ps)                10388

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2139
------------------------------------------   ---- 
End-of-path arrival time (ps)                5060
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_0_LC_8_9_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_0_LC_8_9_3/lcout                           LogicCell40_SEQ_MODE_1000    540              2921   4949  RISE       3
I__423/I                                               LocalMux                       0              2921   4949  RISE       1
I__423/O                                               LocalMux                     330              3251   4949  RISE       1
I__426/I                                               InMux                          0              3251   4949  RISE       1
I__426/O                                               InMux                        259              3510   4949  RISE       1
rRamAddress_RNIJ99L_0_LC_9_9_0/in1                     LogicCell40_SEQ_MODE_0000      0              3510   4949  RISE       1
rRamAddress_RNIJ99L_0_LC_9_9_0/carryout                LogicCell40_SEQ_MODE_0000    259              3770   4949  RISE       2
pEcho_rRamAddress_2_cry_0_c_RNI5QRQ_LC_9_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              3770   4949  RISE       1
pEcho_rRamAddress_2_cry_0_c_RNI5QRQ_LC_9_9_1/carryout  LogicCell40_SEQ_MODE_0000    126              3896   4949  RISE       2
I__396/I                                               InMux                          0              3896   5257  RISE       1
I__396/O                                               InMux                        259              4156   5257  RISE       1
pEcho_rRamAddress_2_cry_1_c_RNI7TSQ_LC_9_9_2/in3       LogicCell40_SEQ_MODE_0000      0              4156   5257  RISE       1
pEcho_rRamAddress_2_cry_1_c_RNI7TSQ_LC_9_9_2/lcout     LogicCell40_SEQ_MODE_0000    316              4471   5257  RISE       2
I__398/I                                               LocalMux                       0              4471   5327  RISE       1
I__398/O                                               LocalMux                     330              4801   5327  RISE       1
I__400/I                                               InMux                          0              4801   5327  RISE       1
I__400/O                                               InMux                        259              5060   5327  RISE       1
I__401/I                                               CascadeMux                     0              5060   5327  RISE       1
I__401/O                                               CascadeMux                     0              5060   5327  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/RADDR[2]    SB_RAM40_4K                    0              5060   5327  RISE       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
i_Clk                                               core             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD         510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf      0              1918  RISE       1
I__592/O                                            gio2CtrlBuf      0              1918  RISE       1
I__593/I                                            GlobalMux        0              1918  RISE       1
I__593/O                                            GlobalMux      154              2073  RISE       1
I__601/I                                            ClkMux           0              2073  RISE       1
I__601/O                                            ClkMux         309              2381  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/RCLK     SB_RAM40_4K      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_0_LC_9_11_2/lcout
Path End         : uartRxInst.rCycleCounter_4_LC_8_12_6/ce
Capture Clock    : uartRxInst.rCycleCounter_4_LC_8_12_6/clk
Setup Constraint : 8210p
Path slack       : 5348p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                10591

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2322
------------------------------------------   ---- 
End-of-path arrival time (ps)                5243
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_0_LC_9_11_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_0_LC_9_11_2/lcout         LogicCell40_SEQ_MODE_1000    540              2921   3834  RISE      13
I__676/I                                    LocalMux                       0              2921   4998  RISE       1
I__676/O                                    LocalMux                     330              3251   4998  RISE       1
I__684/I                                    InMux                          0              3251   4998  RISE       1
I__684/O                                    InMux                        259              3510   4998  RISE       1
uartRxInst.rState_RNIRJB_1_LC_8_12_5/in0    LogicCell40_SEQ_MODE_0000      0              3510   4998  RISE       1
uartRxInst.rState_RNIRJB_1_LC_8_12_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4998  RISE       8
I__581/I                                    Odrv4                          0              3959   5349  RISE       1
I__581/O                                    Odrv4                        351              4310   5349  RISE       1
I__584/I                                    LocalMux                       0              4310   5349  RISE       1
I__584/O                                    LocalMux                     330              4640   5349  RISE       1
I__587/I                                    CEMux                          0              4640   5349  RISE       1
I__587/O                                    CEMux                        603              5243   5349  RISE       1
uartRxInst.rCycleCounter_4_LC_8_12_6/ce     LogicCell40_SEQ_MODE_1000      0              5243   5349  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_4_LC_8_12_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_0_LC_9_11_2/lcout
Path End         : uartRxInst.rCycleCounter_6_LC_8_12_3/ce
Capture Clock    : uartRxInst.rCycleCounter_6_LC_8_12_3/clk
Setup Constraint : 8210p
Path slack       : 5348p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                10591

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2322
------------------------------------------   ---- 
End-of-path arrival time (ps)                5243
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_0_LC_9_11_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_0_LC_9_11_2/lcout         LogicCell40_SEQ_MODE_1000    540              2921   3834  RISE      13
I__676/I                                    LocalMux                       0              2921   4998  RISE       1
I__676/O                                    LocalMux                     330              3251   4998  RISE       1
I__684/I                                    InMux                          0              3251   4998  RISE       1
I__684/O                                    InMux                        259              3510   4998  RISE       1
uartRxInst.rState_RNIRJB_1_LC_8_12_5/in0    LogicCell40_SEQ_MODE_0000      0              3510   4998  RISE       1
uartRxInst.rState_RNIRJB_1_LC_8_12_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4998  RISE       8
I__581/I                                    Odrv4                          0              3959   5349  RISE       1
I__581/O                                    Odrv4                        351              4310   5349  RISE       1
I__584/I                                    LocalMux                       0              4310   5349  RISE       1
I__584/O                                    LocalMux                     330              4640   5349  RISE       1
I__587/I                                    CEMux                          0              4640   5349  RISE       1
I__587/O                                    CEMux                        603              5243   5349  RISE       1
uartRxInst.rCycleCounter_6_LC_8_12_3/ce     LogicCell40_SEQ_MODE_1000      0              5243   5349  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_6_LC_8_12_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_0_LC_9_11_2/lcout
Path End         : uartRxInst.rCycleCounter_5_LC_8_12_2/ce
Capture Clock    : uartRxInst.rCycleCounter_5_LC_8_12_2/clk
Setup Constraint : 8210p
Path slack       : 5348p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                10591

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2322
------------------------------------------   ---- 
End-of-path arrival time (ps)                5243
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_0_LC_9_11_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_0_LC_9_11_2/lcout         LogicCell40_SEQ_MODE_1000    540              2921   3834  RISE      13
I__676/I                                    LocalMux                       0              2921   4998  RISE       1
I__676/O                                    LocalMux                     330              3251   4998  RISE       1
I__684/I                                    InMux                          0              3251   4998  RISE       1
I__684/O                                    InMux                        259              3510   4998  RISE       1
uartRxInst.rState_RNIRJB_1_LC_8_12_5/in0    LogicCell40_SEQ_MODE_0000      0              3510   4998  RISE       1
uartRxInst.rState_RNIRJB_1_LC_8_12_5/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4998  RISE       8
I__581/I                                    Odrv4                          0              3959   5349  RISE       1
I__581/O                                    Odrv4                        351              4310   5349  RISE       1
I__584/I                                    LocalMux                       0              4310   5349  RISE       1
I__584/O                                    LocalMux                     330              4640   5349  RISE       1
I__587/I                                    CEMux                          0              4640   5349  RISE       1
I__587/O                                    CEMux                        603              5243   5349  RISE       1
uartRxInst.rCycleCounter_5_LC_8_12_2/ce     LogicCell40_SEQ_MODE_1000      0              5243   5349  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_5_LC_8_12_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_7_9_6/lcout
Path End         : uartTxInst.rClkCount_6_LC_8_9_2/in2
Capture Clock    : uartTxInst.rClkCount_6_LC_8_9_2/clk
Setup Constraint : 8210p
Path slack       : 5363p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10220

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1936
------------------------------------------   ---- 
End-of-path arrival time (ps)                4857
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_7_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_7_9_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5271  RISE       7
I__110/I                                       LocalMux                       0              2921   5363  RISE       1
I__110/O                                       LocalMux                     330              3251   5363  RISE       1
I__114/I                                       InMux                          0              3251   5363  RISE       1
I__114/O                                       InMux                        259              3510   5363  RISE       1
uartTxInst.rClkCount_RNIA4KC_3_LC_7_9_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   5363  RISE       1
uartTxInst.rClkCount_RNIA4KC_3_LC_7_9_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5363  RISE       3
I__185/I                                       LocalMux                       0              3959   5363  RISE       1
I__185/O                                       LocalMux                     330              4289   5363  RISE       1
I__186/I                                       InMux                          0              4289   5363  RISE       1
I__186/O                                       InMux                        259              4548   5363  RISE       1
I__189/I                                       CascadeMux                     0              4548   5363  RISE       1
I__189/O                                       CascadeMux                     0              4548   5363  RISE       1
uartTxInst.rClkCount_RNO_0_6_LC_8_9_1/in2      LogicCell40_SEQ_MODE_0000      0              4548   5363  RISE       1
uartTxInst.rClkCount_RNO_0_6_LC_8_9_1/ltout    LogicCell40_SEQ_MODE_0000    309              4857   5363  RISE       1
I__204/I                                       CascadeMux                     0              4857   5363  RISE       1
I__204/O                                       CascadeMux                     0              4857   5363  RISE       1
uartTxInst.rClkCount_6_LC_8_9_2/in2            LogicCell40_SEQ_MODE_1000      0              4857   5363  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_6_LC_8_9_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_0_LC_8_9_3/lcout
Path End         : rRamAddress_1_LC_8_9_6/in3
Capture Clock    : rRamAddress_1_LC_8_9_6/clk
Setup Constraint : 8210p
Path slack       : 5384p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2013
------------------------------------------   ---- 
End-of-path arrival time (ps)                4934
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_0_LC_8_9_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_0_LC_8_9_3/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   4949  RISE       3
I__423/I                                            LocalMux                       0              2921   4949  RISE       1
I__423/O                                            LocalMux                     330              3251   4949  RISE       1
I__426/I                                            InMux                          0              3251   4949  RISE       1
I__426/O                                            InMux                        259              3510   4949  RISE       1
rRamAddress_RNIJ99L_0_LC_9_9_0/in1                  LogicCell40_SEQ_MODE_0000      0              3510   4949  RISE       1
rRamAddress_RNIJ99L_0_LC_9_9_0/carryout             LogicCell40_SEQ_MODE_0000    259              3770   4949  RISE       2
I__408/I                                            InMux                          0              3770   5384  RISE       1
I__408/O                                            InMux                        259              4029   5384  RISE       1
pEcho_rRamAddress_2_cry_0_c_RNI5QRQ_LC_9_9_1/in3    LogicCell40_SEQ_MODE_0000      0              4029   5384  RISE       1
pEcho_rRamAddress_2_cry_0_c_RNI5QRQ_LC_9_9_1/lcout  LogicCell40_SEQ_MODE_0000    316              4345   5384  RISE       2
I__409/I                                            LocalMux                       0              4345   5384  RISE       1
I__409/O                                            LocalMux                     330              4675   5384  RISE       1
I__411/I                                            InMux                          0              4675   5384  RISE       1
I__411/O                                            InMux                        259              4934   5384  RISE       1
rRamAddress_1_LC_8_9_6/in3                          LogicCell40_SEQ_MODE_1000      0              4934   5384  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_1_LC_8_9_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_4_LC_8_12_6/lcout
Path End         : uartRxInst.rCycleCounter_3_LC_9_13_5/in2
Capture Clock    : uartRxInst.rCycleCounter_3_LC_9_13_5/clk
Setup Constraint : 8210p
Path slack       : 5405p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10220

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1894
------------------------------------------   ---- 
End-of-path arrival time (ps)                4815
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_4_LC_8_12_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_4_LC_8_12_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   4261  RISE       5
I__510/I                                             LocalMux                       0              2921   4668  RISE       1
I__510/O                                             LocalMux                     330              3251   4668  RISE       1
I__513/I                                             InMux                          0              3251   4668  RISE       1
I__513/O                                             InMux                        259              3510   4668  RISE       1
uartRxInst.rCycleCounter_RNI66KJ1_7_LC_8_12_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   4668  RISE       1
uartRxInst.rCycleCounter_RNI66KJ1_7_LC_8_12_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   4668  RISE       1
I__672/I                                             LocalMux                       0              3959   4668  RISE       1
I__672/O                                             LocalMux                     330              4289   4668  RISE       1
I__673/I                                             InMux                          0              4289   4668  RISE       1
I__673/O                                             InMux                        259              4548   4668  RISE       1
uartRxInst.rState_RNINFJ73_1_LC_9_13_4/in3           LogicCell40_SEQ_MODE_0000      0              4548   4668  RISE       1
uartRxInst.rState_RNINFJ73_1_LC_9_13_4/ltout         LogicCell40_SEQ_MODE_0000    267              4815   5405  RISE       1
I__630/I                                             CascadeMux                     0              4815   5405  RISE       1
I__630/O                                             CascadeMux                     0              4815   5405  RISE       1
uartRxInst.rCycleCounter_3_LC_9_13_5/in2             LogicCell40_SEQ_MODE_1000      0              4815   5405  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_3_LC_9_13_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_0_LC_8_9_3/lcout
Path End         : rRamAddress_5_LC_9_9_6/in2
Capture Clock    : rRamAddress_5_LC_9_9_6/clk
Setup Constraint : 8210p
Path slack       : 5419p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10220

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1880
------------------------------------------   ---- 
End-of-path arrival time (ps)                4801
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_0_LC_8_9_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_0_LC_8_9_3/lcout                           LogicCell40_SEQ_MODE_1000    540              2921   4949  RISE       3
I__423/I                                               LocalMux                       0              2921   4949  RISE       1
I__423/O                                               LocalMux                     330              3251   4949  RISE       1
I__426/I                                               InMux                          0              3251   4949  RISE       1
I__426/O                                               InMux                        259              3510   4949  RISE       1
rRamAddress_RNIJ99L_0_LC_9_9_0/in1                     LogicCell40_SEQ_MODE_0000      0              3510   4949  RISE       1
rRamAddress_RNIJ99L_0_LC_9_9_0/carryout                LogicCell40_SEQ_MODE_0000    259              3770   4949  RISE       2
pEcho_rRamAddress_2_cry_0_c_RNI5QRQ_LC_9_9_1/carryin   LogicCell40_SEQ_MODE_0000      0              3770   4949  RISE       1
pEcho_rRamAddress_2_cry_0_c_RNI5QRQ_LC_9_9_1/carryout  LogicCell40_SEQ_MODE_0000    126              3896   4949  RISE       2
pEcho_rRamAddress_2_cry_1_c_RNI7TSQ_LC_9_9_2/carryin   LogicCell40_SEQ_MODE_0000      0              3896   4949  RISE       1
pEcho_rRamAddress_2_cry_1_c_RNI7TSQ_LC_9_9_2/carryout  LogicCell40_SEQ_MODE_0000    126              4022   4949  RISE       2
pEcho_rRamAddress_2_cry_2_c_RNI90UQ_LC_9_9_3/carryin   LogicCell40_SEQ_MODE_0000      0              4022   4949  RISE       1
pEcho_rRamAddress_2_cry_2_c_RNI90UQ_LC_9_9_3/carryout  LogicCell40_SEQ_MODE_0000    126              4149   4949  RISE       2
pEcho_rRamAddress_2_cry_3_c_RNIB3VQ_LC_9_9_4/carryin   LogicCell40_SEQ_MODE_0000      0              4149   4949  RISE       1
pEcho_rRamAddress_2_cry_3_c_RNIB3VQ_LC_9_9_4/carryout  LogicCell40_SEQ_MODE_0000    126              4275   4949  RISE       1
I__382/I                                               InMux                          0              4275   4949  RISE       1
I__382/O                                               InMux                        259              4534   4949  RISE       1
pEcho_rRamAddress_2_cry_4_c_RNID60R_LC_9_9_5/in3       LogicCell40_SEQ_MODE_0000      0              4534   4949  RISE       1
pEcho_rRamAddress_2_cry_4_c_RNID60R_LC_9_9_5/ltout     LogicCell40_SEQ_MODE_0000    267              4801   5419  RISE       1
I__483/I                                               CascadeMux                     0              4801   5419  RISE       1
I__483/O                                               CascadeMux                     0              4801   5419  RISE       1
rRamAddress_5_LC_9_9_6/in2                             LogicCell40_SEQ_MODE_1000      0              4801   5419  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__600/I                                            ClkMux                         0              2073  RISE       1
I__600/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_5_LC_9_9_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rDataCounter_0_LC_8_11_2/lcout
Path End         : uartRxInst.rDataCounter_2_LC_8_11_7/in1
Capture Clock    : uartRxInst.rDataCounter_2_LC_8_11_7/clk
Setup Constraint : 8210p
Path slack       : 5426p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1845
------------------------------------------   ---- 
End-of-path arrival time (ps)                4766
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__604/I                                            ClkMux                         0              2073  RISE       1
I__604/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataCounter_0_LC_8_11_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rDataCounter_0_LC_8_11_2/lcout        LogicCell40_SEQ_MODE_1000    540              2921   4212  RISE       4
I__367/I                                         Odrv4                          0              2921   5426  RISE       1
I__367/O                                         Odrv4                        351              3272   5426  RISE       1
I__371/I                                         LocalMux                       0              3272   5426  RISE       1
I__371/O                                         LocalMux                     330              3602   5426  RISE       1
I__372/I                                         InMux                          0              3602   5426  RISE       1
I__372/O                                         InMux                        259              3861   5426  RISE       1
uartRxInst.rDataCounter_RNO_0_2_LC_8_12_7/in3    LogicCell40_SEQ_MODE_0000      0              3861   5426  RISE       1
uartRxInst.rDataCounter_RNO_0_2_LC_8_12_7/lcout  LogicCell40_SEQ_MODE_0000    316              4177   5426  RISE       1
I__364/I                                         LocalMux                       0              4177   5426  RISE       1
I__364/O                                         LocalMux                     330              4506   5426  RISE       1
I__365/I                                         InMux                          0              4506   5426  RISE       1
I__365/O                                         InMux                        259              4766   5426  RISE       1
uartRxInst.rDataCounter_2_LC_8_11_7/in1          LogicCell40_SEQ_MODE_1000      0              4766   5426  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__604/I                                            ClkMux                         0              2073  RISE       1
I__604/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataCounter_2_LC_8_11_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_0_LC_8_9_3/lcout
Path End         : ramInst.rramvalues_rramvalues_0_0_physical/RADDR[1]
Capture Clock    : ramInst.rramvalues_rramvalues_0_0_physical/RCLK
Setup Constraint : 8210p
Path slack       : 5454p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -203
-------------------------------------------   ----- 
End-of-path required time (ps)                10388

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2013
------------------------------------------   ---- 
End-of-path arrival time (ps)                4934
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_0_LC_8_9_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_0_LC_8_9_3/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   4949  RISE       3
I__423/I                                             LocalMux                       0              2921   4949  RISE       1
I__423/O                                             LocalMux                     330              3251   4949  RISE       1
I__426/I                                             InMux                          0              3251   4949  RISE       1
I__426/O                                             InMux                        259              3510   4949  RISE       1
rRamAddress_RNIJ99L_0_LC_9_9_0/in1                   LogicCell40_SEQ_MODE_0000      0              3510   4949  RISE       1
rRamAddress_RNIJ99L_0_LC_9_9_0/carryout              LogicCell40_SEQ_MODE_0000    259              3770   4949  RISE       2
I__408/I                                             InMux                          0              3770   5384  RISE       1
I__408/O                                             InMux                        259              4029   5384  RISE       1
pEcho_rRamAddress_2_cry_0_c_RNI5QRQ_LC_9_9_1/in3     LogicCell40_SEQ_MODE_0000      0              4029   5384  RISE       1
pEcho_rRamAddress_2_cry_0_c_RNI5QRQ_LC_9_9_1/lcout   LogicCell40_SEQ_MODE_0000    316              4345   5384  RISE       2
I__410/I                                             LocalMux                       0              4345   5454  RISE       1
I__410/O                                             LocalMux                     330              4675   5454  RISE       1
I__412/I                                             InMux                          0              4675   5454  RISE       1
I__412/O                                             InMux                        259              4934   5454  RISE       1
I__413/I                                             CascadeMux                     0              4934   5454  RISE       1
I__413/O                                             CascadeMux                     0              4934   5454  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/RADDR[1]  SB_RAM40_4K                    0              4934   5454  RISE       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
i_Clk                                               core             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD         510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf      0              1918  RISE       1
I__592/O                                            gio2CtrlBuf      0              1918  RISE       1
I__593/I                                            GlobalMux        0              1918  RISE       1
I__593/O                                            GlobalMux      154              2073  RISE       1
I__601/I                                            ClkMux           0              2073  RISE       1
I__601/O                                            ClkMux         309              2381  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/RCLK     SB_RAM40_4K      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_1_LC_7_10_1/lcout
Path End         : uartTxInst.rBitIndex_2_LC_8_10_5/in3
Capture Clock    : uartTxInst.rBitIndex_2_LC_8_10_5/clk
Setup Constraint : 8210p
Path slack       : 5461p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1936
------------------------------------------   ---- 
End-of-path arrival time (ps)                4857
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__596/I                                            ClkMux                         0              2073  RISE       1
I__596/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_1_LC_7_10_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_1_LC_7_10_1/lcout          LogicCell40_SEQ_MODE_1000    540              2921   4367  RISE       5
I__137/I                                        LocalMux                       0              2921   4367  RISE       1
I__137/O                                        LocalMux                     330              3251   4367  RISE       1
I__139/I                                        InMux                          0              3251   4367  RISE       1
I__139/O                                        InMux                        259              3510   4367  RISE       1
uartTxInst.rClkCount_RNI85A6_5_LC_7_10_3/in1    LogicCell40_SEQ_MODE_0000      0              3510   4367  RISE       1
uartTxInst.rClkCount_RNI85A6_5_LC_7_10_3/ltout  LogicCell40_SEQ_MODE_0000    379              3889   5264  FALL       1
I__136/I                                        CascadeMux                     0              3889   5264  FALL       1
I__136/O                                        CascadeMux                     0              3889   5264  FALL       1
uartTxInst.rClkCount_RNI85BP_2_LC_7_10_4/in2    LogicCell40_SEQ_MODE_0000      0              3889   5264  FALL       1
uartTxInst.rClkCount_RNI85BP_2_LC_7_10_4/lcout  LogicCell40_SEQ_MODE_0000    379              4268   5264  RISE       2
I__237/I                                        LocalMux                       0              4268   5461  RISE       1
I__237/O                                        LocalMux                     330              4598   5461  RISE       1
I__239/I                                        InMux                          0              4598   5461  RISE       1
I__239/O                                        InMux                        259              4857   5461  RISE       1
uartTxInst.rBitIndex_2_LC_8_10_5/in3            LogicCell40_SEQ_MODE_1000      0              4857   5461  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_2_LC_8_10_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_0_LC_9_13_6/lcout
Path End         : uartRxInst.rCycleCounter_7_LC_8_13_7/in3
Capture Clock    : uartRxInst.rCycleCounter_7_LC_8_13_7/clk
Setup Constraint : 8210p
Path slack       : 5531p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1866
------------------------------------------   ---- 
End-of-path arrival time (ps)                4787
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_0_LC_9_13_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_0_LC_9_13_6/lcout                     LogicCell40_SEQ_MODE_1000    540              2921   3357  RISE       5
I__611/I                                                       LocalMux                       0              2921   4752  RISE       1
I__611/O                                                       LocalMux                     330              3251   4752  RISE       1
I__616/I                                                       InMux                          0              3251   4752  RISE       1
I__616/O                                                       InMux                        259              3510   4752  RISE       1
uartRxInst.rCycleCounter_cry_c_0_LC_8_13_0/in1                 LogicCell40_SEQ_MODE_0000      0              3510   4752  RISE       1
uartRxInst.rCycleCounter_cry_c_0_LC_8_13_0/carryout            LogicCell40_SEQ_MODE_0000    259              3770   4752  RISE       2
uartRxInst.rCycleCounter_cry_0_THRU_LUT4_0_LC_8_13_1/carryin   LogicCell40_SEQ_MODE_0000      0              3770   4752  RISE       1
uartRxInst.rCycleCounter_cry_0_THRU_LUT4_0_LC_8_13_1/carryout  LogicCell40_SEQ_MODE_0000    126              3896   4752  RISE       2
uartRxInst.rCycleCounter_RNO_0_2_LC_8_13_2/carryin             LogicCell40_SEQ_MODE_0000      0              3896   4752  RISE       1
uartRxInst.rCycleCounter_RNO_0_2_LC_8_13_2/carryout            LogicCell40_SEQ_MODE_0000    126              4022   4752  RISE       2
uartRxInst.rCycleCounter_RNO_0_3_LC_8_13_3/carryin             LogicCell40_SEQ_MODE_0000      0              4022   4752  RISE       1
uartRxInst.rCycleCounter_RNO_0_3_LC_8_13_3/carryout            LogicCell40_SEQ_MODE_0000    126              4149   4752  RISE       2
uartRxInst.rCycleCounter_cry_3_THRU_LUT4_0_LC_8_13_4/carryin   LogicCell40_SEQ_MODE_0000      0              4149   4752  RISE       1
uartRxInst.rCycleCounter_cry_3_THRU_LUT4_0_LC_8_13_4/carryout  LogicCell40_SEQ_MODE_0000    126              4275   4752  RISE       2
uartRxInst.rCycleCounter_RNO_0_5_LC_8_13_5/carryin             LogicCell40_SEQ_MODE_0000      0              4275   4752  RISE       1
uartRxInst.rCycleCounter_RNO_0_5_LC_8_13_5/carryout            LogicCell40_SEQ_MODE_0000    126              4401   4752  RISE       2
uartRxInst.rCycleCounter_RNO_0_6_LC_8_13_6/carryin             LogicCell40_SEQ_MODE_0000      0              4401   5531  RISE       1
uartRxInst.rCycleCounter_RNO_0_6_LC_8_13_6/carryout            LogicCell40_SEQ_MODE_0000    126              4527   5531  RISE       1
I__431/I                                                       InMux                          0              4527   5531  RISE       1
I__431/O                                                       InMux                        259              4787   5531  RISE       1
uartRxInst.rCycleCounter_7_LC_8_13_7/in3                       LogicCell40_SEQ_MODE_1000      0              4787   5531  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__608/I                                            ClkMux                         0              2073  RISE       1
I__608/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_7_LC_8_13_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_7_9_6/lcout
Path End         : uartTxInst.rClkCount_4_LC_8_9_7/in0
Capture Clock    : uartTxInst.rClkCount_4_LC_8_9_7/clk
Setup Constraint : 8210p
Path slack       : 5573p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10121

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1627
------------------------------------------   ---- 
End-of-path arrival time (ps)                4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_7_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_7_9_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5271  RISE       7
I__110/I                                       LocalMux                       0              2921   5363  RISE       1
I__110/O                                       LocalMux                     330              3251   5363  RISE       1
I__114/I                                       InMux                          0              3251   5363  RISE       1
I__114/O                                       InMux                        259              3510   5363  RISE       1
uartTxInst.rClkCount_RNIA4KC_3_LC_7_9_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   5363  RISE       1
uartTxInst.rClkCount_RNIA4KC_3_LC_7_9_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5363  RISE       3
I__185/I                                       LocalMux                       0              3959   5363  RISE       1
I__185/O                                       LocalMux                     330              4289   5363  RISE       1
I__187/I                                       InMux                          0              4289   5573  RISE       1
I__187/O                                       InMux                        259              4548   5573  RISE       1
uartTxInst.rClkCount_4_LC_8_9_7/in0            LogicCell40_SEQ_MODE_1000      0              4548   5573  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_8_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_7_11_7/lcout
Path End         : uartTxInst.rClkCount_7_LC_7_9_2/in0
Capture Clock    : uartTxInst.rClkCount_7_LC_7_9_2/clk
Setup Constraint : 8210p
Path slack       : 5573p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10121

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1627
------------------------------------------   ---- 
End-of-path arrival time (ps)                4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_7_11_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5145  RISE       8
I__274/I                                       LocalMux                       0              2921   5145  RISE       1
I__274/O                                       LocalMux                     330              3251   5145  RISE       1
I__282/I                                       InMux                          0              3251   5145  RISE       1
I__282/O                                       InMux                        259              3510   5145  RISE       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   5145  RISE       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5145  RISE      15
I__215/I                                       LocalMux                       0              3959   5573  RISE       1
I__215/O                                       LocalMux                     330              4289   5573  RISE       1
I__223/I                                       InMux                          0              4289   5573  RISE       1
I__223/O                                       InMux                        259              4548   5573  RISE       1
uartTxInst.rClkCount_7_LC_7_9_2/in0            LogicCell40_SEQ_MODE_1000      0              4548   5573  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_7_LC_7_9_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_7_11_7/lcout
Path End         : uartTxInst.rTxByte_5_LC_8_10_6/in0
Capture Clock    : uartTxInst.rTxByte_5_LC_8_10_6/clk
Setup Constraint : 8210p
Path slack       : 5573p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10121

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1627
------------------------------------------   ---- 
End-of-path arrival time (ps)                4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_7_11_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5145  RISE       8
I__274/I                                       LocalMux                       0              2921   5145  RISE       1
I__274/O                                       LocalMux                     330              3251   5145  RISE       1
I__282/I                                       InMux                          0              3251   5145  RISE       1
I__282/O                                       InMux                        259              3510   5145  RISE       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   5145  RISE       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5145  RISE      15
I__217/I                                       LocalMux                       0              3959   5573  RISE       1
I__217/O                                       LocalMux                     330              4289   5573  RISE       1
I__229/I                                       InMux                          0              4289   5573  RISE       1
I__229/O                                       InMux                        259              4548   5573  RISE       1
uartTxInst.rTxByte_5_LC_8_10_6/in0             LogicCell40_SEQ_MODE_1000      0              4548   5573  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_5_LC_8_10_6/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_7_11_7/lcout
Path End         : uartTxInst.rTxByte_6_LC_8_10_2/in0
Capture Clock    : uartTxInst.rTxByte_6_LC_8_10_2/clk
Setup Constraint : 8210p
Path slack       : 5573p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10121

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1627
------------------------------------------   ---- 
End-of-path arrival time (ps)                4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_7_11_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5145  RISE       8
I__274/I                                       LocalMux                       0              2921   5145  RISE       1
I__274/O                                       LocalMux                     330              3251   5145  RISE       1
I__282/I                                       InMux                          0              3251   5145  RISE       1
I__282/O                                       InMux                        259              3510   5145  RISE       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   5145  RISE       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5145  RISE      15
I__217/I                                       LocalMux                       0              3959   5573  RISE       1
I__217/O                                       LocalMux                     330              4289   5573  RISE       1
I__230/I                                       InMux                          0              4289   5573  RISE       1
I__230/O                                       InMux                        259              4548   5573  RISE       1
uartTxInst.rTxByte_6_LC_8_10_2/in0             LogicCell40_SEQ_MODE_1000      0              4548   5573  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_6_LC_8_10_2/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_7_11_7/lcout
Path End         : uartTxInst.rTxByte_7_LC_8_10_0/in0
Capture Clock    : uartTxInst.rTxByte_7_LC_8_10_0/clk
Setup Constraint : 8210p
Path slack       : 5573p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10121

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1627
------------------------------------------   ---- 
End-of-path arrival time (ps)                4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_7_11_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5145  RISE       8
I__274/I                                       LocalMux                       0              2921   5145  RISE       1
I__274/O                                       LocalMux                     330              3251   5145  RISE       1
I__282/I                                       InMux                          0              3251   5145  RISE       1
I__282/O                                       InMux                        259              3510   5145  RISE       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   5145  RISE       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5145  RISE      15
I__217/I                                       LocalMux                       0              3959   5573  RISE       1
I__217/O                                       LocalMux                     330              4289   5573  RISE       1
I__231/I                                       InMux                          0              4289   5573  RISE       1
I__231/O                                       InMux                        259              4548   5573  RISE       1
uartTxInst.rTxByte_7_LC_8_10_0/in0             LogicCell40_SEQ_MODE_1000      0              4548   5573  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_7_LC_8_10_0/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_7_11_7/lcout
Path End         : uartTxInst.rClkCount_0_LC_7_9_6/in1
Capture Clock    : uartTxInst.rClkCount_0_LC_7_9_6/clk
Setup Constraint : 8210p
Path slack       : 5644p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1627
------------------------------------------   ---- 
End-of-path arrival time (ps)                4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_7_11_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5145  RISE       8
I__274/I                                       LocalMux                       0              2921   5145  RISE       1
I__274/O                                       LocalMux                     330              3251   5145  RISE       1
I__282/I                                       InMux                          0              3251   5145  RISE       1
I__282/O                                       InMux                        259              3510   5145  RISE       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   5145  RISE       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5145  RISE      15
I__214/I                                       LocalMux                       0              3959   5643  RISE       1
I__214/O                                       LocalMux                     330              4289   5643  RISE       1
I__220/I                                       InMux                          0              4289   5643  RISE       1
I__220/O                                       InMux                        259              4548   5643  RISE       1
uartTxInst.rClkCount_0_LC_7_9_6/in1            LogicCell40_SEQ_MODE_1000      0              4548   5643  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_7_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_7_11_7/lcout
Path End         : uartTxInst.rClkCount_5_LC_8_9_4/in1
Capture Clock    : uartTxInst.rClkCount_5_LC_8_9_4/clk
Setup Constraint : 8210p
Path slack       : 5644p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1627
------------------------------------------   ---- 
End-of-path arrival time (ps)                4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_7_11_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5145  RISE       8
I__274/I                                       LocalMux                       0              2921   5145  RISE       1
I__274/O                                       LocalMux                     330              3251   5145  RISE       1
I__282/I                                       InMux                          0              3251   5145  RISE       1
I__282/O                                       InMux                        259              3510   5145  RISE       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   5145  RISE       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5145  RISE      15
I__216/I                                       LocalMux                       0              3959   5643  RISE       1
I__216/O                                       LocalMux                     330              4289   5643  RISE       1
I__225/I                                       InMux                          0              4289   5643  RISE       1
I__225/O                                       InMux                        259              4548   5643  RISE       1
uartTxInst.rClkCount_5_LC_8_9_4/in1            LogicCell40_SEQ_MODE_1000      0              4548   5643  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_7_11_7/lcout
Path End         : uartTxInst.rBitIndex_1_LC_7_11_3/in1
Capture Clock    : uartTxInst.rBitIndex_1_LC_7_11_3/clk
Setup Constraint : 8210p
Path slack       : 5644p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1627
------------------------------------------   ---- 
End-of-path arrival time (ps)                4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_7_11_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5145  RISE       8
I__274/I                                       LocalMux                       0              2921   5145  RISE       1
I__274/O                                       LocalMux                     330              3251   5145  RISE       1
I__282/I                                       InMux                          0              3251   5145  RISE       1
I__282/O                                       InMux                        259              3510   5145  RISE       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   5145  RISE       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5145  RISE      15
I__218/I                                       LocalMux                       0              3959   5643  RISE       1
I__218/O                                       LocalMux                     330              4289   5643  RISE       1
I__232/I                                       InMux                          0              4289   5643  RISE       1
I__232/O                                       InMux                        259              4548   5643  RISE       1
uartTxInst.rBitIndex_1_LC_7_11_3/in1           LogicCell40_SEQ_MODE_1000      0              4548   5643  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_1_LC_7_11_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_7_11_7/lcout
Path End         : uartTxInst.rClkCount_3_LC_7_9_5/in1
Capture Clock    : uartTxInst.rClkCount_3_LC_7_9_5/clk
Setup Constraint : 8210p
Path slack       : 5644p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1627
------------------------------------------   ---- 
End-of-path arrival time (ps)                4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_7_11_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5145  RISE       8
I__274/I                                       LocalMux                       0              2921   5145  RISE       1
I__274/O                                       LocalMux                     330              3251   5145  RISE       1
I__282/I                                       InMux                          0              3251   5145  RISE       1
I__282/O                                       InMux                        259              3510   5145  RISE       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   5145  RISE       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5145  RISE      15
I__215/I                                       LocalMux                       0              3959   5573  RISE       1
I__215/O                                       LocalMux                     330              4289   5573  RISE       1
I__222/I                                       InMux                          0              4289   5643  RISE       1
I__222/O                                       InMux                        259              4548   5643  RISE       1
uartTxInst.rClkCount_3_LC_7_9_5/in1            LogicCell40_SEQ_MODE_1000      0              4548   5643  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_3_LC_7_9_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_7_11_7/lcout
Path End         : uartTxInst.rBitIndex_2_LC_8_10_5/in1
Capture Clock    : uartTxInst.rBitIndex_2_LC_8_10_5/clk
Setup Constraint : 8210p
Path slack       : 5644p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1627
------------------------------------------   ---- 
End-of-path arrival time (ps)                4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_7_11_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5145  RISE       8
I__274/I                                       LocalMux                       0              2921   5145  RISE       1
I__274/O                                       LocalMux                     330              3251   5145  RISE       1
I__282/I                                       InMux                          0              3251   5145  RISE       1
I__282/O                                       InMux                        259              3510   5145  RISE       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   5145  RISE       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5145  RISE      15
I__217/I                                       LocalMux                       0              3959   5573  RISE       1
I__217/O                                       LocalMux                     330              4289   5573  RISE       1
I__227/I                                       InMux                          0              4289   5643  RISE       1
I__227/O                                       InMux                        259              4548   5643  RISE       1
uartTxInst.rBitIndex_2_LC_8_10_5/in1           LogicCell40_SEQ_MODE_1000      0              4548   5643  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_2_LC_8_10_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_7_11_7/lcout
Path End         : uartTxInst.rTxByte_4_LC_8_10_1/in1
Capture Clock    : uartTxInst.rTxByte_4_LC_8_10_1/clk
Setup Constraint : 8210p
Path slack       : 5644p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1627
------------------------------------------   ---- 
End-of-path arrival time (ps)                4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_7_11_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5145  RISE       8
I__274/I                                       LocalMux                       0              2921   5145  RISE       1
I__274/O                                       LocalMux                     330              3251   5145  RISE       1
I__282/I                                       InMux                          0              3251   5145  RISE       1
I__282/O                                       InMux                        259              3510   5145  RISE       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   5145  RISE       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5145  RISE      15
I__217/I                                       LocalMux                       0              3959   5573  RISE       1
I__217/O                                       LocalMux                     330              4289   5573  RISE       1
I__228/I                                       InMux                          0              4289   5643  RISE       1
I__228/O                                       InMux                        259              4548   5643  RISE       1
uartTxInst.rTxByte_4_LC_8_10_1/in1             LogicCell40_SEQ_MODE_1000      0              4548   5643  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_4_LC_8_10_1/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_7_11_7/lcout
Path End         : uartTxInst.rClkCount_2_LC_7_9_3/in2
Capture Clock    : uartTxInst.rClkCount_2_LC_7_9_3/clk
Setup Constraint : 8210p
Path slack       : 5672p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10220

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1627
------------------------------------------   ---- 
End-of-path arrival time (ps)                4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_7_11_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5145  RISE       8
I__274/I                                       LocalMux                       0              2921   5145  RISE       1
I__274/O                                       LocalMux                     330              3251   5145  RISE       1
I__282/I                                       InMux                          0              3251   5145  RISE       1
I__282/O                                       InMux                        259              3510   5145  RISE       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   5145  RISE       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5145  RISE      15
I__214/I                                       LocalMux                       0              3959   5643  RISE       1
I__214/O                                       LocalMux                     330              4289   5643  RISE       1
I__221/I                                       InMux                          0              4289   5671  RISE       1
I__221/O                                       InMux                        259              4548   5671  RISE       1
I__234/I                                       CascadeMux                     0              4548   5671  RISE       1
I__234/O                                       CascadeMux                     0              4548   5671  RISE       1
uartTxInst.rClkCount_2_LC_7_9_3/in2            LogicCell40_SEQ_MODE_1000      0              4548   5671  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_7_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_7_11_7/lcout
Path End         : uartTxInst.rClkCount_4_LC_8_9_7/in2
Capture Clock    : uartTxInst.rClkCount_4_LC_8_9_7/clk
Setup Constraint : 8210p
Path slack       : 5672p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10220

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1627
------------------------------------------   ---- 
End-of-path arrival time (ps)                4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_7_11_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5145  RISE       8
I__274/I                                       LocalMux                       0              2921   5145  RISE       1
I__274/O                                       LocalMux                     330              3251   5145  RISE       1
I__282/I                                       InMux                          0              3251   5145  RISE       1
I__282/O                                       InMux                        259              3510   5145  RISE       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   5145  RISE       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5145  RISE      15
I__216/I                                       LocalMux                       0              3959   5643  RISE       1
I__216/O                                       LocalMux                     330              4289   5643  RISE       1
I__224/I                                       InMux                          0              4289   5671  RISE       1
I__224/O                                       InMux                        259              4548   5671  RISE       1
I__235/I                                       CascadeMux                     0              4548   5671  RISE       1
I__235/O                                       CascadeMux                     0              4548   5671  RISE       1
uartTxInst.rClkCount_4_LC_8_9_7/in2            LogicCell40_SEQ_MODE_1000      0              4548   5671  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_8_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_7_9_6/lcout
Path End         : uartTxInst.rClkCount_5_LC_8_9_4/in3
Capture Clock    : uartTxInst.rClkCount_5_LC_8_9_4/clk
Setup Constraint : 8210p
Path slack       : 5770p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1627
------------------------------------------   ---- 
End-of-path arrival time (ps)                4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_7_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_7_9_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5271  RISE       7
I__110/I                                       LocalMux                       0              2921   5363  RISE       1
I__110/O                                       LocalMux                     330              3251   5363  RISE       1
I__114/I                                       InMux                          0              3251   5363  RISE       1
I__114/O                                       InMux                        259              3510   5363  RISE       1
uartTxInst.rClkCount_RNIA4KC_3_LC_7_9_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   5363  RISE       1
uartTxInst.rClkCount_RNIA4KC_3_LC_7_9_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5363  RISE       3
I__185/I                                       LocalMux                       0              3959   5363  RISE       1
I__185/O                                       LocalMux                     330              4289   5363  RISE       1
I__188/I                                       InMux                          0              4289   5769  RISE       1
I__188/O                                       InMux                        259              4548   5769  RISE       1
uartTxInst.rClkCount_5_LC_8_9_4/in3            LogicCell40_SEQ_MODE_1000      0              4548   5769  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_7_11_7/lcout
Path End         : uartTxInst.rClkCount_6_LC_8_9_2/in3
Capture Clock    : uartTxInst.rClkCount_6_LC_8_9_2/clk
Setup Constraint : 8210p
Path slack       : 5770p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1627
------------------------------------------   ---- 
End-of-path arrival time (ps)                4548
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_7_11_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5145  RISE       8
I__274/I                                       LocalMux                       0              2921   5145  RISE       1
I__274/O                                       LocalMux                     330              3251   5145  RISE       1
I__282/I                                       InMux                          0              3251   5145  RISE       1
I__282/O                                       InMux                        259              3510   5145  RISE       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   5145  RISE       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/lcout  LogicCell40_SEQ_MODE_0000    449              3959   5145  RISE      15
I__216/I                                       LocalMux                       0              3959   5643  RISE       1
I__216/O                                       LocalMux                     330              4289   5643  RISE       1
I__226/I                                       InMux                          0              4289   5769  RISE       1
I__226/O                                       InMux                        259              4548   5769  RISE       1
uartTxInst.rClkCount_6_LC_8_9_2/in3            LogicCell40_SEQ_MODE_1000      0              4548   5769  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_6_LC_8_9_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_0_LC_8_9_3/lcout
Path End         : ramInst.rramvalues_rramvalues_0_0_physical/RADDR[0]
Capture Clock    : ramInst.rramvalues_rramvalues_0_0_physical/RCLK
Setup Constraint : 8210p
Path slack       : 5889p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -203
-------------------------------------------   ----- 
End-of-path required time (ps)                10388

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1578
------------------------------------------   ---- 
End-of-path arrival time (ps)                4499
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_0_LC_8_9_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_0_LC_8_9_3/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   4949  RISE       3
I__423/I                                             LocalMux                       0              2921   4949  RISE       1
I__423/O                                             LocalMux                     330              3251   4949  RISE       1
I__426/I                                             InMux                          0              3251   4949  RISE       1
I__426/O                                             InMux                        259              3510   4949  RISE       1
rRamAddress_RNIJ99L_0_LC_9_9_0/in1                   LogicCell40_SEQ_MODE_0000      0              3510   4949  RISE       1
rRamAddress_RNIJ99L_0_LC_9_9_0/lcout                 LogicCell40_SEQ_MODE_0000    400              3910   5889  RISE       1
I__420/I                                             LocalMux                       0              3910   5889  RISE       1
I__420/O                                             LocalMux                     330              4240   5889  RISE       1
I__421/I                                             InMux                          0              4240   5889  RISE       1
I__421/O                                             InMux                        259              4499   5889  RISE       1
I__422/I                                             CascadeMux                     0              4499   5889  RISE       1
I__422/O                                             CascadeMux                     0              4499   5889  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/RADDR[0]  SB_RAM40_4K                    0              4499   5889  RISE       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
i_Clk                                               core             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD         510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf      0              1918  RISE       1
I__592/O                                            gio2CtrlBuf      0              1918  RISE       1
I__593/I                                            GlobalMux        0              1918  RISE       1
I__593/O                                            GlobalMux      154              2073  RISE       1
I__601/I                                            ClkMux           0              2073  RISE       1
I__601/O                                            ClkMux         309              2381  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/RCLK     SB_RAM40_4K      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_7_9_6/lcout
Path End         : uartTxInst.rClkCount_7_LC_7_9_2/in2
Capture Clock    : uartTxInst.rClkCount_7_LC_7_9_2/clk
Setup Constraint : 8210p
Path slack       : 6015p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10220

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1284
------------------------------------------   ---- 
End-of-path arrival time (ps)                4205
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_7_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_7_9_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5271  RISE       7
I__110/I                                       LocalMux                       0              2921   5363  RISE       1
I__110/O                                       LocalMux                     330              3251   5363  RISE       1
I__114/I                                       InMux                          0              3251   5363  RISE       1
I__114/O                                       InMux                        259              3510   5363  RISE       1
uartTxInst.rClkCount_RNIA4KC_3_LC_7_9_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   5363  RISE       1
uartTxInst.rClkCount_RNIA4KC_3_LC_7_9_0/ltout  LogicCell40_SEQ_MODE_0000    386              3896   6015  FALL       1
I__105/I                                       CascadeMux                     0              3896   6015  FALL       1
I__105/O                                       CascadeMux                     0              3896   6015  FALL       1
uartTxInst.rClkCount_RNO_0_7_LC_7_9_1/in2      LogicCell40_SEQ_MODE_0000      0              3896   6015  FALL       1
uartTxInst.rClkCount_RNO_0_7_LC_7_9_1/ltout    LogicCell40_SEQ_MODE_0000    309              4205   6015  RISE       1
I__104/I                                       CascadeMux                     0              4205   6015  RISE       1
I__104/O                                       CascadeMux                     0              4205   6015  RISE       1
uartTxInst.rClkCount_7_LC_7_9_2/in2            LogicCell40_SEQ_MODE_1000      0              4205   6015  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_7_LC_7_9_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_1_LC_9_11_0/lcout
Path End         : uartRxInst.rCycleCounter_3_LC_9_13_5/in1
Capture Clock    : uartRxInst.rCycleCounter_3_LC_9_13_5/clk
Setup Constraint : 8210p
Path slack       : 6331p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             940
------------------------------------------   ---- 
End-of-path arrival time (ps)                3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_1_LC_9_11_0/lcout       LogicCell40_SEQ_MODE_1000    540              2921   4233  RISE      12
I__633/I                                  Odrv4                          0              2921   5222  RISE       1
I__633/O                                  Odrv4                        351              3272   5222  RISE       1
I__643/I                                  LocalMux                       0              3272   5222  RISE       1
I__643/O                                  LocalMux                     330              3602   5222  RISE       1
I__651/I                                  InMux                          0              3602   6330  RISE       1
I__651/O                                  InMux                        259              3861   6330  RISE       1
uartRxInst.rCycleCounter_3_LC_9_13_5/in1  LogicCell40_SEQ_MODE_1000      0              3861   6330  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_3_LC_9_13_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_7_9_6/lcout
Path End         : uartTxInst.rClkCount_3_LC_7_9_5/in2
Capture Clock    : uartTxInst.rClkCount_3_LC_7_9_5/clk
Setup Constraint : 8210p
Path slack       : 6345p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10220

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             954
------------------------------------------   ---- 
End-of-path arrival time (ps)                3875
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_7_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_7_9_6/lcout        LogicCell40_SEQ_MODE_1000    540              2921   5271  RISE       7
I__110/I                                     LocalMux                       0              2921   5363  RISE       1
I__110/O                                     LocalMux                     330              3251   5363  RISE       1
I__115/I                                     InMux                          0              3251   6344  RISE       1
I__115/O                                     InMux                        259              3510   6344  RISE       1
uartTxInst.rClkCount_RNO_0_3_LC_7_9_4/in0    LogicCell40_SEQ_MODE_0000      0              3510   6344  RISE       1
uartTxInst.rClkCount_RNO_0_3_LC_7_9_4/ltout  LogicCell40_SEQ_MODE_0000    365              3875   6344  RISE       1
I__103/I                                     CascadeMux                     0              3875   6344  RISE       1
I__103/O                                     CascadeMux                     0              3875   6344  RISE       1
uartTxInst.rClkCount_3_LC_7_9_5/in2          LogicCell40_SEQ_MODE_1000      0              3875   6344  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_3_LC_7_9_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_0_LC_9_11_2/lcout
Path End         : uartRxInst.rCycleCounter_5_LC_8_12_2/in2
Capture Clock    : uartRxInst.rCycleCounter_5_LC_8_12_2/clk
Setup Constraint : 8210p
Path slack       : 6345p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10220

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             954
------------------------------------------   ---- 
End-of-path arrival time (ps)                3875
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_0_LC_9_11_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_0_LC_9_11_2/lcout           LogicCell40_SEQ_MODE_1000    540              2921   3834  RISE      13
I__676/I                                      LocalMux                       0              2921   4998  RISE       1
I__676/O                                      LocalMux                     330              3251   4998  RISE       1
I__683/I                                      InMux                          0              3251   5145  RISE       1
I__683/O                                      InMux                        259              3510   5145  RISE       1
uartRxInst.rState_RNIRJB_0_1_LC_8_12_1/in0    LogicCell40_SEQ_MODE_0000      0              3510   5145  RISE       1
uartRxInst.rState_RNIRJB_0_1_LC_8_12_1/ltout  LogicCell40_SEQ_MODE_0000    365              3875   6344  RISE       1
I__265/I                                      CascadeMux                     0              3875   6344  RISE       1
I__265/O                                      CascadeMux                     0              3875   6344  RISE       1
uartRxInst.rCycleCounter_5_LC_8_12_2/in2      LogicCell40_SEQ_MODE_1000      0              3875   6344  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_5_LC_8_12_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_7_11_7/lcout
Path End         : uartTxInst.rClkCount_1_LC_7_10_1/in2
Capture Clock    : uartTxInst.rClkCount_1_LC_7_10_1/clk
Setup Constraint : 8210p
Path slack       : 6345p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10220

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             954
------------------------------------------   ---- 
End-of-path arrival time (ps)                3875
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_7_11_7/lcout          LogicCell40_SEQ_MODE_1000    540              2921   5145  RISE       8
I__274/I                                       LocalMux                       0              2921   5145  RISE       1
I__274/O                                       LocalMux                     330              3251   5145  RISE       1
I__282/I                                       InMux                          0              3251   5145  RISE       1
I__282/O                                       InMux                        259              3510   5145  RISE       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/in0    LogicCell40_SEQ_MODE_0000      0              3510   5145  RISE       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/ltout  LogicCell40_SEQ_MODE_0000    365              3875   6344  RISE       1
I__144/I                                       CascadeMux                     0              3875   6344  RISE       1
I__144/O                                       CascadeMux                     0              3875   6344  RISE       1
uartTxInst.rClkCount_1_LC_7_10_1/in2           LogicCell40_SEQ_MODE_1000      0              3875   6344  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__596/I                                            ClkMux                         0              2073  RISE       1
I__596/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_1_LC_7_10_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rTxByte_e_0_7_LC_9_10_3/lcout
Path End         : uartTxInst.rTxByte_7_LC_8_10_0/in2
Capture Clock    : uartTxInst.rTxByte_7_LC_8_10_0/clk
Setup Constraint : 8210p
Path slack       : 6359p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10220

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             940
------------------------------------------   ---- 
End-of-path arrival time (ps)                3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__605/I                                            ClkMux                         0              2073  RISE       1
I__605/O                                            ClkMux                       309              2381  RISE       1
rTxByte_e_0_7_LC_9_10_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rTxByte_e_0_7_LC_9_10_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   6358  RISE       1
I__446/I                            Odrv4                          0              2921   6358  RISE       1
I__446/O                            Odrv4                        351              3272   6358  RISE       1
I__447/I                            LocalMux                       0              3272   6358  RISE       1
I__447/O                            LocalMux                     330              3602   6358  RISE       1
I__448/I                            InMux                          0              3602   6358  RISE       1
I__448/O                            InMux                        259              3861   6358  RISE       1
I__449/I                            CascadeMux                     0              3861   6358  RISE       1
I__449/O                            CascadeMux                     0              3861   6358  RISE       1
uartTxInst.rTxByte_7_LC_8_10_0/in2  LogicCell40_SEQ_MODE_1000      0              3861   6358  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_7_LC_8_10_0/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rTxByte_e_0_6_LC_9_10_2/lcout
Path End         : uartTxInst.rTxByte_6_LC_8_10_2/in2
Capture Clock    : uartTxInst.rTxByte_6_LC_8_10_2/clk
Setup Constraint : 8210p
Path slack       : 6359p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10220

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             940
------------------------------------------   ---- 
End-of-path arrival time (ps)                3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__605/I                                            ClkMux                         0              2073  RISE       1
I__605/O                                            ClkMux                       309              2381  RISE       1
rTxByte_e_0_6_LC_9_10_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rTxByte_e_0_6_LC_9_10_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921   6358  RISE       1
I__452/I                            Odrv4                          0              2921   6358  RISE       1
I__452/O                            Odrv4                        351              3272   6358  RISE       1
I__453/I                            LocalMux                       0              3272   6358  RISE       1
I__453/O                            LocalMux                     330              3602   6358  RISE       1
I__454/I                            InMux                          0              3602   6358  RISE       1
I__454/O                            InMux                        259              3861   6358  RISE       1
I__455/I                            CascadeMux                     0              3861   6358  RISE       1
I__455/O                            CascadeMux                     0              3861   6358  RISE       1
uartTxInst.rTxByte_6_LC_8_10_2/in2  LogicCell40_SEQ_MODE_1000      0              3861   6358  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_6_LC_8_10_2/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rTxByte_e_0_4_LC_9_10_0/lcout
Path End         : uartTxInst.rTxByte_4_LC_8_10_1/in2
Capture Clock    : uartTxInst.rTxByte_4_LC_8_10_1/clk
Setup Constraint : 8210p
Path slack       : 6359p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10220

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             940
------------------------------------------   ---- 
End-of-path arrival time (ps)                3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__605/I                                            ClkMux                         0              2073  RISE       1
I__605/O                                            ClkMux                       309              2381  RISE       1
rTxByte_e_0_4_LC_9_10_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rTxByte_e_0_4_LC_9_10_0/lcout       LogicCell40_SEQ_MODE_1000    540              2921   6358  RISE       1
I__462/I                            Odrv4                          0              2921   6358  RISE       1
I__462/O                            Odrv4                        351              3272   6358  RISE       1
I__463/I                            LocalMux                       0              3272   6358  RISE       1
I__463/O                            LocalMux                     330              3602   6358  RISE       1
I__464/I                            InMux                          0              3602   6358  RISE       1
I__464/O                            InMux                        259              3861   6358  RISE       1
I__465/I                            CascadeMux                     0              3861   6358  RISE       1
I__465/O                            CascadeMux                     0              3861   6358  RISE       1
uartTxInst.rTxByte_4_LC_8_10_1/in2  LogicCell40_SEQ_MODE_1000      0              3861   6358  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_4_LC_8_10_1/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rDataReady_LC_8_10_7/lcout
Path End         : rTxByte_e_0_7_LC_9_10_3/ce
Capture Clock    : rTxByte_e_0_7_LC_9_10_3/clk
Setup Constraint : 8210p
Path slack       : 6386p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                10591

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1284
------------------------------------------   ---- 
End-of-path arrival time (ps)                4205
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataReady_LC_8_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rDataReady_LC_8_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4977  RISE       9
I__437/I                               Odrv4                          0              2921   6387  RISE       1
I__437/O                               Odrv4                        351              3272   6387  RISE       1
I__443/I                               LocalMux                       0              3272   6387  RISE       1
I__443/O                               LocalMux                     330              3602   6387  RISE       1
I__445/I                               CEMux                          0              3602   6387  RISE       1
I__445/O                               CEMux                        603              4205   6387  RISE       1
rTxByte_e_0_7_LC_9_10_3/ce             LogicCell40_SEQ_MODE_1000      0              4205   6387  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__605/I                                            ClkMux                         0              2073  RISE       1
I__605/O                                            ClkMux                       309              2381  RISE       1
rTxByte_e_0_7_LC_9_10_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rDataReady_LC_8_10_7/lcout
Path End         : rTxByte_e_0_6_LC_9_10_2/ce
Capture Clock    : rTxByte_e_0_6_LC_9_10_2/clk
Setup Constraint : 8210p
Path slack       : 6386p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                10591

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1284
------------------------------------------   ---- 
End-of-path arrival time (ps)                4205
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataReady_LC_8_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rDataReady_LC_8_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4977  RISE       9
I__437/I                               Odrv4                          0              2921   6387  RISE       1
I__437/O                               Odrv4                        351              3272   6387  RISE       1
I__443/I                               LocalMux                       0              3272   6387  RISE       1
I__443/O                               LocalMux                     330              3602   6387  RISE       1
I__445/I                               CEMux                          0              3602   6387  RISE       1
I__445/O                               CEMux                        603              4205   6387  RISE       1
rTxByte_e_0_6_LC_9_10_2/ce             LogicCell40_SEQ_MODE_1000      0              4205   6387  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__605/I                                            ClkMux                         0              2073  RISE       1
I__605/O                                            ClkMux                       309              2381  RISE       1
rTxByte_e_0_6_LC_9_10_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rDataReady_LC_8_10_7/lcout
Path End         : rTxByte_e_0_5_LC_9_10_1/ce
Capture Clock    : rTxByte_e_0_5_LC_9_10_1/clk
Setup Constraint : 8210p
Path slack       : 6386p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                10591

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1284
------------------------------------------   ---- 
End-of-path arrival time (ps)                4205
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataReady_LC_8_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rDataReady_LC_8_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4977  RISE       9
I__437/I                               Odrv4                          0              2921   6387  RISE       1
I__437/O                               Odrv4                        351              3272   6387  RISE       1
I__443/I                               LocalMux                       0              3272   6387  RISE       1
I__443/O                               LocalMux                     330              3602   6387  RISE       1
I__445/I                               CEMux                          0              3602   6387  RISE       1
I__445/O                               CEMux                        603              4205   6387  RISE       1
rTxByte_e_0_5_LC_9_10_1/ce             LogicCell40_SEQ_MODE_1000      0              4205   6387  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__605/I                                            ClkMux                         0              2073  RISE       1
I__605/O                                            ClkMux                       309              2381  RISE       1
rTxByte_e_0_5_LC_9_10_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rDataReady_LC_8_10_7/lcout
Path End         : rTxByte_e_0_4_LC_9_10_0/ce
Capture Clock    : rTxByte_e_0_4_LC_9_10_0/clk
Setup Constraint : 8210p
Path slack       : 6386p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                10591

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1284
------------------------------------------   ---- 
End-of-path arrival time (ps)                4205
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataReady_LC_8_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rDataReady_LC_8_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4977  RISE       9
I__437/I                               Odrv4                          0              2921   6387  RISE       1
I__437/O                               Odrv4                        351              3272   6387  RISE       1
I__443/I                               LocalMux                       0              3272   6387  RISE       1
I__443/O                               LocalMux                     330              3602   6387  RISE       1
I__445/I                               CEMux                          0              3602   6387  RISE       1
I__445/O                               CEMux                        603              4205   6387  RISE       1
rTxByte_e_0_4_LC_9_10_0/ce             LogicCell40_SEQ_MODE_1000      0              4205   6387  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__605/I                                            ClkMux                         0              2073  RISE       1
I__605/O                                            ClkMux                       309              2381  RISE       1
rTxByte_e_0_4_LC_9_10_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_4_LC_9_8_6/lcout
Path End         : ramInst.rramvalues_rramvalues_0_0_physical/WADDR[4]
Capture Clock    : ramInst.rramvalues_rramvalues_0_0_physical/WCLK
Setup Constraint : 8210p
Path slack       : 6506p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -224
-------------------------------------------   ----- 
End-of-path required time (ps)                10367

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             940
------------------------------------------   ---- 
End-of-path arrival time (ps)                3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__595/I                                            ClkMux                         0              2073  RISE       1
I__595/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_4_LC_9_8_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_4_LC_9_8_6/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   5454  RISE       2
I__390/I                                             Odrv4                          0              2921   6506  RISE       1
I__390/O                                             Odrv4                        351              3272   6506  RISE       1
I__392/I                                             LocalMux                       0              3272   6506  RISE       1
I__392/O                                             LocalMux                     330              3602   6506  RISE       1
I__393/I                                             InMux                          0              3602   6506  RISE       1
I__393/O                                             InMux                        259              3861   6506  RISE       1
I__394/I                                             CascadeMux                     0              3861   6506  RISE       1
I__394/O                                             CascadeMux                     0              3861   6506  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/WADDR[4]  SB_RAM40_4K                    0              3861   6506  RISE       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
i_Clk                                               core             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD         510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf      0              1918  RISE       1
I__592/O                                            gio2CtrlBuf      0              1918  RISE       1
I__593/I                                            GlobalMux        0              1918  RISE       1
I__593/O                                            GlobalMux      154              2073  RISE       1
I__602/I                                            ClkMux           0              2073  RISE       1
I__602/O                                            ClkMux         309              2381  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/WCLK     SB_RAM40_4K      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_1_LC_8_9_6/lcout
Path End         : ramInst.rramvalues_rramvalues_0_0_physical/WADDR[1]
Capture Clock    : ramInst.rramvalues_rramvalues_0_0_physical/WCLK
Setup Constraint : 8210p
Path slack       : 6506p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -224
-------------------------------------------   ----- 
End-of-path required time (ps)                10367

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             940
------------------------------------------   ---- 
End-of-path arrival time (ps)                3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_1_LC_8_9_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_1_LC_8_9_6/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   5075  RISE       2
I__415/I                                             Odrv4                          0              2921   6506  RISE       1
I__415/O                                             Odrv4                        351              3272   6506  RISE       1
I__417/I                                             LocalMux                       0              3272   6506  RISE       1
I__417/O                                             LocalMux                     330              3602   6506  RISE       1
I__418/I                                             InMux                          0              3602   6506  RISE       1
I__418/O                                             InMux                        259              3861   6506  RISE       1
I__419/I                                             CascadeMux                     0              3861   6506  RISE       1
I__419/O                                             CascadeMux                     0              3861   6506  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/WADDR[1]  SB_RAM40_4K                    0              3861   6506  RISE       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
i_Clk                                               core             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD         510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf      0              1918  RISE       1
I__592/O                                            gio2CtrlBuf      0              1918  RISE       1
I__593/I                                            GlobalMux        0              1918  RISE       1
I__593/O                                            GlobalMux      154              2073  RISE       1
I__602/I                                            ClkMux           0              2073  RISE       1
I__602/O                                            ClkMux         309              2381  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/WCLK     SB_RAM40_4K      0              2381  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_2_LC_8_9_5/lcout
Path End         : ramInst.rramvalues_rramvalues_0_0_physical/WADDR[2]
Capture Clock    : ramInst.rramvalues_rramvalues_0_0_physical/WCLK
Setup Constraint : 8210p
Path slack       : 6506p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -224
-------------------------------------------   ----- 
End-of-path required time (ps)                10367

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             940
------------------------------------------   ---- 
End-of-path arrival time (ps)                3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_2_LC_8_9_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_2_LC_8_9_5/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   5201  RISE       2
I__403/I                                             Odrv4                          0              2921   6506  RISE       1
I__403/O                                             Odrv4                        351              3272   6506  RISE       1
I__405/I                                             LocalMux                       0              3272   6506  RISE       1
I__405/O                                             LocalMux                     330              3602   6506  RISE       1
I__406/I                                             InMux                          0              3602   6506  RISE       1
I__406/O                                             InMux                        259              3861   6506  RISE       1
I__407/I                                             CascadeMux                     0              3861   6506  RISE       1
I__407/O                                             CascadeMux                     0              3861   6506  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/WADDR[2]  SB_RAM40_4K                    0              3861   6506  RISE       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
i_Clk                                               core             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD         510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf      0              1918  RISE       1
I__592/O                                            gio2CtrlBuf      0              1918  RISE       1
I__593/I                                            GlobalMux        0              1918  RISE       1
I__593/O                                            GlobalMux      154              2073  RISE       1
I__602/I                                            ClkMux           0              2073  RISE       1
I__602/O                                            ClkMux         309              2381  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/WCLK     SB_RAM40_4K      0              2381  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_0_LC_8_9_3/lcout
Path End         : ramInst.rramvalues_rramvalues_0_0_physical/WADDR[0]
Capture Clock    : ramInst.rramvalues_rramvalues_0_0_physical/WCLK
Setup Constraint : 8210p
Path slack       : 6506p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -224
-------------------------------------------   ----- 
End-of-path required time (ps)                10367

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             940
------------------------------------------   ---- 
End-of-path arrival time (ps)                3861
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_0_LC_8_9_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_0_LC_8_9_3/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   4949  RISE       3
I__425/I                                             Odrv4                          0              2921   6506  RISE       1
I__425/O                                             Odrv4                        351              3272   6506  RISE       1
I__428/I                                             LocalMux                       0              3272   6506  RISE       1
I__428/O                                             LocalMux                     330              3602   6506  RISE       1
I__429/I                                             InMux                          0              3602   6506  RISE       1
I__429/O                                             InMux                        259              3861   6506  RISE       1
I__430/I                                             CascadeMux                     0              3861   6506  RISE       1
I__430/O                                             CascadeMux                     0              3861   6506  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/WADDR[0]  SB_RAM40_4K                    0              3861   6506  RISE       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
i_Clk                                               core             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD         510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf      0              1918  RISE       1
I__592/O                                            gio2CtrlBuf      0              1918  RISE       1
I__593/I                                            GlobalMux        0              1918  RISE       1
I__593/O                                            GlobalMux      154              2073  RISE       1
I__602/I                                            ClkMux           0              2073  RISE       1
I__602/O                                            ClkMux         309              2381  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/WCLK     SB_RAM40_4K      0              2381  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_7_9_6/lcout
Path End         : uartTxInst.rClkCount_0_LC_7_9_6/in0
Capture Clock    : uartTxInst.rClkCount_0_LC_7_9_6/clk
Setup Constraint : 8210p
Path slack       : 6611p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10121

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_7_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_7_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5271  RISE       7
I__110/I                               LocalMux                       0              2921   5363  RISE       1
I__110/O                               LocalMux                     330              3251   5363  RISE       1
I__117/I                               InMux                          0              3251   6611  RISE       1
I__117/O                               InMux                        259              3510   6611  RISE       1
uartTxInst.rClkCount_0_LC_7_9_6/in0    LogicCell40_SEQ_MODE_1000      0              3510   6611  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_7_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_4_LC_8_12_6/lcout
Path End         : uartRxInst.rCycleCounter_4_LC_8_12_6/in0
Capture Clock    : uartRxInst.rCycleCounter_4_LC_8_12_6/clk
Setup Constraint : 8210p
Path slack       : 6611p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10121

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_4_LC_8_12_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_4_LC_8_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4261  RISE       5
I__510/I                                    LocalMux                       0              2921   4668  RISE       1
I__510/O                                    LocalMux                     330              3251   4668  RISE       1
I__514/I                                    InMux                          0              3251   6611  RISE       1
I__514/O                                    InMux                        259              3510   6611  RISE       1
uartRxInst.rCycleCounter_4_LC_8_12_6/in0    LogicCell40_SEQ_MODE_1000      0              3510   6611  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_4_LC_8_12_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rBitIndex_2_LC_8_10_5/lcout
Path End         : uartTxInst.rBitIndex_2_LC_8_10_5/in0
Capture Clock    : uartTxInst.rBitIndex_2_LC_8_10_5/clk
Setup Constraint : 8210p
Path slack       : 6611p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10121

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_2_LC_8_10_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rBitIndex_2_LC_8_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5818  RISE       3
I__288/I                                LocalMux                       0              2921   6611  RISE       1
I__288/O                                LocalMux                     330              3251   6611  RISE       1
I__291/I                                InMux                          0              3251   6611  RISE       1
I__291/O                                InMux                        259              3510   6611  RISE       1
uartTxInst.rBitIndex_2_LC_8_10_5/in0    LogicCell40_SEQ_MODE_1000      0              3510   6611  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_2_LC_8_10_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_3_LC_7_9_5/lcout
Path End         : uartTxInst.rClkCount_3_LC_7_9_5/in0
Capture Clock    : uartTxInst.rClkCount_3_LC_7_9_5/clk
Setup Constraint : 8210p
Path slack       : 6611p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10121

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_3_LC_7_9_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_3_LC_7_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4914  RISE       3
I__128/I                               LocalMux                       0              2921   5496  RISE       1
I__128/O                               LocalMux                     330              3251   5496  RISE       1
I__131/I                               InMux                          0              3251   6611  RISE       1
I__131/O                               InMux                        259              3510   6611  RISE       1
uartTxInst.rClkCount_3_LC_7_9_5/in0    LogicCell40_SEQ_MODE_1000      0              3510   6611  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_3_LC_7_9_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_1_LC_7_10_1/lcout
Path End         : uartTxInst.rClkCount_2_LC_7_9_3/in0
Capture Clock    : uartTxInst.rClkCount_2_LC_7_9_3/clk
Setup Constraint : 8210p
Path slack       : 6611p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10121

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__596/I                                            ClkMux                         0              2073  RISE       1
I__596/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_1_LC_7_10_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_1_LC_7_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4367  RISE       5
I__138/I                                LocalMux                       0              2921   5412  RISE       1
I__138/O                                LocalMux                     330              3251   5412  RISE       1
I__143/I                                InMux                          0              3251   6611  RISE       1
I__143/O                                InMux                        259              3510   6611  RISE       1
uartTxInst.rClkCount_2_LC_7_9_3/in0     LogicCell40_SEQ_MODE_1000      0              3510   6611  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_7_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_4_LC_8_9_7/lcout
Path End         : uartTxInst.rClkCount_5_LC_8_9_4/in0
Capture Clock    : uartTxInst.rClkCount_5_LC_8_9_4/clk
Setup Constraint : 8210p
Path slack       : 6611p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10121

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_8_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_4_LC_8_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4500  RISE       5
I__159/I                               LocalMux                       0              2921   6443  RISE       1
I__159/O                               LocalMux                     330              3251   6443  RISE       1
I__163/I                               InMux                          0              3251   6611  RISE       1
I__163/O                               InMux                        259              3510   6611  RISE       1
uartTxInst.rClkCount_5_LC_8_9_4/in0    LogicCell40_SEQ_MODE_1000      0              3510   6611  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rTxDV_LC_7_10_5/lcout
Path End         : uartTxInst.rTxByte_4_LC_8_10_1/in0
Capture Clock    : uartTxInst.rTxByte_4_LC_8_10_1/clk
Setup Constraint : 8210p
Path slack       : 6611p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10121

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__596/I                                            ClkMux                         0              2073  RISE       1
I__596/O                                            ClkMux                       309              2381  RISE       1
rTxDV_LC_7_10_5/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rTxDV_LC_7_10_5/lcout               LogicCell40_SEQ_MODE_1000    540              2921   5292  RISE       5
I__207/I                            LocalMux                       0              2921   6611  RISE       1
I__207/O                            LocalMux                     330              3251   6611  RISE       1
I__209/I                            InMux                          0              3251   6611  RISE       1
I__209/O                            InMux                        259              3510   6611  RISE       1
uartTxInst.rTxByte_4_LC_8_10_1/in0  LogicCell40_SEQ_MODE_1000      0              3510   6611  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_4_LC_8_10_1/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_7_11_7/lcout
Path End         : uartTxInst.rTxState_1_LC_7_11_0/in0
Capture Clock    : uartTxInst.rTxState_1_LC_7_11_0/clk
Setup Constraint : 8210p
Path slack       : 6611p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10121

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_7_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5145  RISE       8
I__273/I                               LocalMux                       0              2921   5776  RISE       1
I__273/O                               LocalMux                     330              3251   5776  RISE       1
I__280/I                               InMux                          0              3251   6611  RISE       1
I__280/O                               InMux                        259              3510   6611  RISE       1
uartTxInst.rTxState_1_LC_7_11_0/in0    LogicCell40_SEQ_MODE_1000      0              3510   6611  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_7_11_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_7_11_7/lcout
Path End         : uartTxInst.rBitIndex_0_LC_7_12_1/in0
Capture Clock    : uartTxInst.rBitIndex_0_LC_7_12_1/clk
Setup Constraint : 8210p
Path slack       : 6611p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10121

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_7_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5145  RISE       8
I__276/I                               LocalMux                       0              2921   6611  RISE       1
I__276/O                               LocalMux                     330              3251   6611  RISE       1
I__284/I                               InMux                          0              3251   6611  RISE       1
I__284/O                               InMux                        259              3510   6611  RISE       1
uartTxInst.rBitIndex_0_LC_7_12_1/in0   LogicCell40_SEQ_MODE_1000      0              3510   6611  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__603/I                                            ClkMux                         0              2073  RISE       1
I__603/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_0_LC_7_12_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rDataCounter_0_LC_8_11_2/lcout
Path End         : uartRxInst.rDataCounter_0_LC_8_11_2/in0
Capture Clock    : uartRxInst.rDataCounter_0_LC_8_11_2/clk
Setup Constraint : 8210p
Path slack       : 6611p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10121

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__604/I                                            ClkMux                         0              2073  RISE       1
I__604/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataCounter_0_LC_8_11_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rDataCounter_0_LC_8_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4212  RISE       4
I__366/I                                   LocalMux                       0              2921   4212  RISE       1
I__366/O                                   LocalMux                     330              3251   4212  RISE       1
I__370/I                                   InMux                          0              3251   6611  RISE       1
I__370/O                                   InMux                        259              3510   6611  RISE       1
uartRxInst.rDataCounter_0_LC_8_11_2/in0    LogicCell40_SEQ_MODE_1000      0              3510   6611  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__604/I                                            ClkMux                         0              2073  RISE       1
I__604/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataCounter_0_LC_8_11_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rDataReady_LC_8_10_7/lcout
Path End         : rRamAddress_0_LC_8_9_3/in0
Capture Clock    : rRamAddress_0_LC_8_9_3/clk
Setup Constraint : 8210p
Path slack       : 6611p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10121

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataReady_LC_8_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rDataReady_LC_8_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4977  RISE       9
I__435/I                               LocalMux                       0              2921   6611  RISE       1
I__435/O                               LocalMux                     330              3251   6611  RISE       1
I__441/I                               InMux                          0              3251   6611  RISE       1
I__441/O                               InMux                        259              3510   6611  RISE       1
rRamAddress_0_LC_8_9_3/in0             LogicCell40_SEQ_MODE_1000      0              3510   6611  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_0_LC_8_9_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_1_LC_9_11_0/lcout
Path End         : uartRxInst.rDataReady_LC_8_10_7/in0
Capture Clock    : uartRxInst.rDataReady_LC_8_10_7/clk
Setup Constraint : 8210p
Path slack       : 6611p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -470
-------------------------------------------   ----- 
End-of-path required time (ps)                10121

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_1_LC_9_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4233  RISE      12
I__634/I                             LocalMux                       0              2921   6611  RISE       1
I__634/O                             LocalMux                     330              3251   6611  RISE       1
I__644/I                             InMux                          0              3251   6611  RISE       1
I__644/O                             InMux                        259              3510   6611  RISE       1
uartRxInst.rDataReady_LC_8_10_7/in0  LogicCell40_SEQ_MODE_1000      0              3510   6611  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataReady_LC_8_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_4_LC_8_9_7/lcout
Path End         : uartTxInst.rClkCount_4_LC_8_9_7/in1
Capture Clock    : uartTxInst.rClkCount_4_LC_8_9_7/clk
Setup Constraint : 8210p
Path slack       : 6682p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_8_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_4_LC_8_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4500  RISE       5
I__159/I                               LocalMux                       0              2921   6443  RISE       1
I__159/O                               LocalMux                     330              3251   6443  RISE       1
I__164/I                               InMux                          0              3251   6681  RISE       1
I__164/O                               InMux                        259              3510   6681  RISE       1
uartTxInst.rClkCount_4_LC_8_9_7/in1    LogicCell40_SEQ_MODE_1000      0              3510   6681  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_8_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rTxDV_LC_7_10_5/lcout
Path End         : uartTxInst.rTxByte_5_LC_8_10_6/in1
Capture Clock    : uartTxInst.rTxByte_5_LC_8_10_6/clk
Setup Constraint : 8210p
Path slack       : 6682p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__596/I                                            ClkMux                         0              2073  RISE       1
I__596/O                                            ClkMux                       309              2381  RISE       1
rTxDV_LC_7_10_5/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rTxDV_LC_7_10_5/lcout               LogicCell40_SEQ_MODE_1000    540              2921   5292  RISE       5
I__207/I                            LocalMux                       0              2921   6611  RISE       1
I__207/O                            LocalMux                     330              3251   6611  RISE       1
I__210/I                            InMux                          0              3251   6681  RISE       1
I__210/O                            InMux                        259              3510   6681  RISE       1
uartTxInst.rTxByte_5_LC_8_10_6/in1  LogicCell40_SEQ_MODE_1000      0              3510   6681  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_5_LC_8_10_6/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rTxDV_LC_7_10_5/lcout
Path End         : uartTxInst.rTxByte_6_LC_8_10_2/in1
Capture Clock    : uartTxInst.rTxByte_6_LC_8_10_2/clk
Setup Constraint : 8210p
Path slack       : 6682p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__596/I                                            ClkMux                         0              2073  RISE       1
I__596/O                                            ClkMux                       309              2381  RISE       1
rTxDV_LC_7_10_5/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rTxDV_LC_7_10_5/lcout               LogicCell40_SEQ_MODE_1000    540              2921   5292  RISE       5
I__207/I                            LocalMux                       0              2921   6611  RISE       1
I__207/O                            LocalMux                     330              3251   6611  RISE       1
I__211/I                            InMux                          0              3251   6681  RISE       1
I__211/O                            InMux                        259              3510   6681  RISE       1
uartTxInst.rTxByte_6_LC_8_10_2/in1  LogicCell40_SEQ_MODE_1000      0              3510   6681  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_6_LC_8_10_2/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rTxDV_LC_7_10_5/lcout
Path End         : uartTxInst.rTxByte_7_LC_8_10_0/in1
Capture Clock    : uartTxInst.rTxByte_7_LC_8_10_0/clk
Setup Constraint : 8210p
Path slack       : 6682p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__596/I                                            ClkMux                         0              2073  RISE       1
I__596/O                                            ClkMux                       309              2381  RISE       1
rTxDV_LC_7_10_5/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rTxDV_LC_7_10_5/lcout               LogicCell40_SEQ_MODE_1000    540              2921   5292  RISE       5
I__207/I                            LocalMux                       0              2921   6611  RISE       1
I__207/O                            LocalMux                     330              3251   6611  RISE       1
I__212/I                            InMux                          0              3251   6681  RISE       1
I__212/O                            InMux                        259              3510   6681  RISE       1
uartTxInst.rTxByte_7_LC_8_10_0/in1  LogicCell40_SEQ_MODE_1000      0              3510   6681  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_7_LC_8_10_0/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_7_11_0/lcout
Path End         : uartTxInst.oSerial_LC_7_12_0/in1
Capture Clock    : uartTxInst.oSerial_LC_7_12_0/clk
Setup Constraint : 8210p
Path slack       : 6682p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_7_11_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_7_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5278  RISE       9
I__250/I                               LocalMux                       0              2921   6681  RISE       1
I__250/O                               LocalMux                     330              3251   6681  RISE       1
I__258/I                               InMux                          0              3251   6681  RISE       1
I__258/O                               InMux                        259              3510   6681  RISE       1
uartTxInst.oSerial_LC_7_12_0/in1       LogicCell40_SEQ_MODE_1001      0              3510   6681  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__603/I                                            ClkMux                         0              2073  RISE       1
I__603/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.oSerial_LC_7_12_0/clk                    LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_2_LC_7_9_3/lcout
Path End         : uartTxInst.rClkCount_2_LC_7_9_3/in1
Capture Clock    : uartTxInst.rClkCount_2_LC_7_9_3/clk
Setup Constraint : 8210p
Path slack       : 6682p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_7_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_2_LC_7_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5222  RISE       5
I__119/I                               LocalMux                       0              2921   5433  RISE       1
I__119/O                               LocalMux                     330              3251   5433  RISE       1
I__124/I                               InMux                          0              3251   6681  RISE       1
I__124/O                               InMux                        259              3510   6681  RISE       1
uartTxInst.rClkCount_2_LC_7_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3510   6681  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_7_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_7_LC_7_9_2/lcout
Path End         : uartTxInst.rClkCount_7_LC_7_9_2/in1
Capture Clock    : uartTxInst.rClkCount_7_LC_7_9_2/clk
Setup Constraint : 8210p
Path slack       : 6682p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_7_LC_7_9_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_7_LC_7_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4780  RISE       2
I__133/I                               LocalMux                       0              2921   6681  RISE       1
I__133/O                               LocalMux                     330              3251   6681  RISE       1
I__135/I                               InMux                          0              3251   6681  RISE       1
I__135/O                               InMux                        259              3510   6681  RISE       1
uartTxInst.rClkCount_7_LC_7_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3510   6681  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_7_LC_7_9_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_7_9_6/lcout
Path End         : uartTxInst.rClkCount_1_LC_7_10_1/in1
Capture Clock    : uartTxInst.rClkCount_1_LC_7_10_1/clk
Setup Constraint : 8210p
Path slack       : 6682p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_7_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_7_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5271  RISE       7
I__109/I                               LocalMux                       0              2921   5271  RISE       1
I__109/O                               LocalMux                     330              3251   5271  RISE       1
I__113/I                               InMux                          0              3251   6681  RISE       1
I__113/O                               InMux                        259              3510   6681  RISE       1
uartTxInst.rClkCount_1_LC_7_10_1/in1   LogicCell40_SEQ_MODE_1000      0              3510   6681  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__596/I                                            ClkMux                         0              2073  RISE       1
I__596/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_1_LC_7_10_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_1_LC_9_11_0/lcout
Path End         : uartRxInst.rState_0_LC_9_11_2/in1
Capture Clock    : uartRxInst.rState_0_LC_9_11_2/clk
Setup Constraint : 8210p
Path slack       : 6682p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_1_LC_9_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4233  RISE      12
I__635/I                             LocalMux                       0              2921   6681  RISE       1
I__635/O                             LocalMux                     330              3251   6681  RISE       1
I__645/I                             InMux                          0              3251   6681  RISE       1
I__645/O                             InMux                        259              3510   6681  RISE       1
uartRxInst.rState_0_LC_9_11_2/in1    LogicCell40_SEQ_MODE_1000      0              3510   6681  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_0_LC_9_11_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_1_LC_9_11_0/lcout
Path End         : uartRxInst.rState_1_LC_9_11_0/in1
Capture Clock    : uartRxInst.rState_1_LC_9_11_0/clk
Setup Constraint : 8210p
Path slack       : 6682p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_1_LC_9_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4233  RISE      12
I__635/I                             LocalMux                       0              2921   6681  RISE       1
I__635/O                             LocalMux                     330              3251   6681  RISE       1
I__646/I                             InMux                          0              3251   6681  RISE       1
I__646/O                             InMux                        259              3510   6681  RISE       1
uartRxInst.rState_1_LC_9_11_0/in1    LogicCell40_SEQ_MODE_1000      0              3510   6681  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_0_LC_9_11_2/lcout
Path End         : uartRxInst.rDataCounter_0_LC_8_11_2/in1
Capture Clock    : uartRxInst.rDataCounter_0_LC_8_11_2/clk
Setup Constraint : 8210p
Path slack       : 6682p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_0_LC_9_11_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_0_LC_9_11_2/lcout      LogicCell40_SEQ_MODE_1000    540              2921   3834  RISE      13
I__677/I                                 LocalMux                       0              2921   6379  RISE       1
I__677/O                                 LocalMux                     330              3251   6379  RISE       1
I__686/I                                 InMux                          0              3251   6681  RISE       1
I__686/O                                 InMux                        259              3510   6681  RISE       1
uartRxInst.rDataCounter_0_LC_8_11_2/in1  LogicCell40_SEQ_MODE_1000      0              3510   6681  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__604/I                                            ClkMux                         0              2073  RISE       1
I__604/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataCounter_0_LC_8_11_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_0_LC_9_11_2/lcout
Path End         : uartRxInst.rDataReady_LC_8_10_7/in1
Capture Clock    : uartRxInst.rDataReady_LC_8_10_7/clk
Setup Constraint : 8210p
Path slack       : 6682p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_0_LC_9_11_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_0_LC_9_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3834  RISE      13
I__679/I                             LocalMux                       0              2921   6681  RISE       1
I__679/O                             LocalMux                     330              3251   6681  RISE       1
I__689/I                             InMux                          0              3251   6681  RISE       1
I__689/O                             InMux                        259              3510   6681  RISE       1
uartRxInst.rDataReady_LC_8_10_7/in1  LogicCell40_SEQ_MODE_1000      0              3510   6681  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataReady_LC_8_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_7_11_0/lcout
Path End         : uartTxInst.rBitIndex_0_LC_7_12_1/in2
Capture Clock    : uartTxInst.rBitIndex_0_LC_7_12_1/clk
Setup Constraint : 8210p
Path slack       : 6710p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10220

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_7_11_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_7_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5278  RISE       9
I__250/I                               LocalMux                       0              2921   6681  RISE       1
I__250/O                               LocalMux                     330              3251   6681  RISE       1
I__259/I                               InMux                          0              3251   6709  RISE       1
I__259/O                               InMux                        259              3510   6709  RISE       1
I__262/I                               CascadeMux                     0              3510   6709  RISE       1
I__262/O                               CascadeMux                     0              3510   6709  RISE       1
uartTxInst.rBitIndex_0_LC_7_12_1/in2   LogicCell40_SEQ_MODE_1000      0              3510   6709  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__603/I                                            ClkMux                         0              2073  RISE       1
I__603/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_0_LC_7_12_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_7_LC_8_13_7/lcout
Path End         : uartRxInst.rCycleCounter_7_LC_8_13_7/in2
Capture Clock    : uartRxInst.rCycleCounter_7_LC_8_13_7/clk
Setup Constraint : 8210p
Path slack       : 6710p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10220

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__608/I                                            ClkMux                         0              2073  RISE       1
I__608/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_7_LC_8_13_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_7_LC_8_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3897  RISE       4
I__568/I                                    LocalMux                       0              2921   6709  RISE       1
I__568/O                                    LocalMux                     330              3251   6709  RISE       1
I__572/I                                    InMux                          0              3251   6709  RISE       1
I__572/O                                    InMux                        259              3510   6709  RISE       1
I__573/I                                    CascadeMux                     0              3510   6709  RISE       1
I__573/O                                    CascadeMux                     0              3510   6709  RISE       1
uartRxInst.rCycleCounter_7_LC_8_13_7/in2    LogicCell40_SEQ_MODE_1000      0              3510   6709  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__608/I                                            ClkMux                         0              2073  RISE       1
I__608/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_7_LC_8_13_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rDataCounter_2_LC_8_11_7/lcout
Path End         : uartRxInst.rDataCounter_2_LC_8_11_7/in2
Capture Clock    : uartRxInst.rDataCounter_2_LC_8_11_7/clk
Setup Constraint : 8210p
Path slack       : 6710p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10220

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__604/I                                            ClkMux                         0              2073  RISE       1
I__604/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataCounter_2_LC_8_11_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rDataCounter_2_LC_8_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4079  RISE       2
I__266/I                                   LocalMux                       0              2921   4079  RISE       1
I__266/O                                   LocalMux                     330              3251   4079  RISE       1
I__268/I                                   InMux                          0              3251   6709  RISE       1
I__268/O                                   InMux                        259              3510   6709  RISE       1
I__269/I                                   CascadeMux                     0              3510   6709  RISE       1
I__269/O                                   CascadeMux                     0              3510   6709  RISE       1
uartRxInst.rDataCounter_2_LC_8_11_7/in2    LogicCell40_SEQ_MODE_1000      0              3510   6709  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__604/I                                            ClkMux                         0              2073  RISE       1
I__604/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataCounter_2_LC_8_11_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxByte_5_LC_8_10_6/lcout
Path End         : uartTxInst.rTxByte_5_LC_8_10_6/in2
Capture Clock    : uartTxInst.rTxByte_5_LC_8_10_6/clk
Setup Constraint : 8210p
Path slack       : 6710p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10220

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_5_LC_8_10_6/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxByte_5_LC_8_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5566  RISE       2
I__293/I                              LocalMux                       0              2921   6709  RISE       1
I__293/O                              LocalMux                     330              3251   6709  RISE       1
I__295/I                              InMux                          0              3251   6709  RISE       1
I__295/O                              InMux                        259              3510   6709  RISE       1
I__296/I                              CascadeMux                     0              3510   6709  RISE       1
I__296/O                              CascadeMux                     0              3510   6709  RISE       1
uartTxInst.rTxByte_5_LC_8_10_6/in2    LogicCell40_SEQ_MODE_1000      0              3510   6709  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_5_LC_8_10_6/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_5_LC_8_9_4/lcout
Path End         : uartTxInst.rClkCount_5_LC_8_9_4/in2
Capture Clock    : uartTxInst.rClkCount_5_LC_8_9_4/clk
Setup Constraint : 8210p
Path slack       : 6710p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10220

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_5_LC_8_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4451  RISE       4
I__191/I                               LocalMux                       0              2921   6379  RISE       1
I__191/O                               LocalMux                     330              3251   6379  RISE       1
I__195/I                               InMux                          0              3251   6709  RISE       1
I__195/O                               InMux                        259              3510   6709  RISE       1
I__197/I                               CascadeMux                     0              3510   6709  RISE       1
I__197/O                               CascadeMux                     0              3510   6709  RISE       1
uartTxInst.rClkCount_5_LC_8_9_4/in2    LogicCell40_SEQ_MODE_1000      0              3510   6709  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.oSerial_LC_7_12_0/lcout
Path End         : uartTxInst.oSerial_LC_7_12_0/in2
Capture Clock    : uartTxInst.oSerial_LC_7_12_0/clk
Setup Constraint : 8210p
Path slack       : 6710p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10220

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__603/I                                            ClkMux                         0              2073  RISE       1
I__603/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.oSerial_LC_7_12_0/clk                    LogicCell40_SEQ_MODE_1001      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.oSerial_LC_7_12_0/lcout  LogicCell40_SEQ_MODE_1001    540              2921   6709  RISE       2
I__145/I                            LocalMux                       0              2921   6709  RISE       1
I__145/O                            LocalMux                     330              3251   6709  RISE       1
I__147/I                            InMux                          0              3251   6709  RISE       1
I__147/O                            InMux                        259              3510   6709  RISE       1
I__149/I                            CascadeMux                     0              3510   6709  RISE       1
I__149/O                            CascadeMux                     0              3510   6709  RISE       1
uartTxInst.oSerial_LC_7_12_0/in2    LogicCell40_SEQ_MODE_1001      0              3510   6709  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__603/I                                            ClkMux                         0              2073  RISE       1
I__603/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.oSerial_LC_7_12_0/clk                    LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_7_11_0/lcout
Path End         : uartTxInst.rTxState_1_LC_7_11_0/in2
Capture Clock    : uartTxInst.rTxState_1_LC_7_11_0/clk
Setup Constraint : 8210p
Path slack       : 6710p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10220

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_7_11_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_7_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5278  RISE       9
I__248/I                               LocalMux                       0              2921   5692  RISE       1
I__248/O                               LocalMux                     330              3251   5692  RISE       1
I__256/I                               InMux                          0              3251   6709  RISE       1
I__256/O                               InMux                        259              3510   6709  RISE       1
I__261/I                               CascadeMux                     0              3510   6709  RISE       1
I__261/O                               CascadeMux                     0              3510   6709  RISE       1
uartTxInst.rTxState_1_LC_7_11_0/in2    LogicCell40_SEQ_MODE_1000      0              3510   6709  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_7_11_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_1_LC_9_11_0/lcout
Path End         : uartRxInst.rCycleCounter_6_LC_8_12_3/in2
Capture Clock    : uartRxInst.rCycleCounter_6_LC_8_12_3/clk
Setup Constraint : 8210p
Path slack       : 6710p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10220

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_1_LC_9_11_0/lcout       LogicCell40_SEQ_MODE_1000    540              2921   4233  RISE      12
I__636/I                                  LocalMux                       0              2921   6709  RISE       1
I__636/O                                  LocalMux                     330              3251   6709  RISE       1
I__647/I                                  InMux                          0              3251   6709  RISE       1
I__647/O                                  InMux                        259              3510   6709  RISE       1
I__652/I                                  CascadeMux                     0              3510   6709  RISE       1
I__652/O                                  CascadeMux                     0              3510   6709  RISE       1
uartRxInst.rCycleCounter_6_LC_8_12_3/in2  LogicCell40_SEQ_MODE_1000      0              3510   6709  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_6_LC_8_12_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_7_9_6/lcout
Path End         : uartTxInst.rClkCount_2_LC_7_9_3/in3
Capture Clock    : uartTxInst.rClkCount_2_LC_7_9_3/clk
Setup Constraint : 8210p
Path slack       : 6808p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_7_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_7_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5271  RISE       7
I__110/I                               LocalMux                       0              2921   5363  RISE       1
I__110/O                               LocalMux                     330              3251   5363  RISE       1
I__116/I                               InMux                          0              3251   6807  RISE       1
I__116/O                               InMux                        259              3510   6807  RISE       1
uartTxInst.rClkCount_2_LC_7_9_3/in3    LogicCell40_SEQ_MODE_1000      0              3510   6807  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_7_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_1_LC_7_10_1/lcout
Path End         : uartTxInst.rClkCount_1_LC_7_10_1/in3
Capture Clock    : uartTxInst.rClkCount_1_LC_7_10_1/clk
Setup Constraint : 8210p
Path slack       : 6808p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__596/I                                            ClkMux                         0              2073  RISE       1
I__596/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_1_LC_7_10_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_1_LC_7_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4367  RISE       5
I__137/I                                LocalMux                       0              2921   4367  RISE       1
I__137/O                                LocalMux                     330              3251   4367  RISE       1
I__140/I                                InMux                          0              3251   6807  RISE       1
I__140/O                                InMux                        259              3510   6807  RISE       1
uartTxInst.rClkCount_1_LC_7_10_1/in3    LogicCell40_SEQ_MODE_1000      0              3510   6807  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__596/I                                            ClkMux                         0              2073  RISE       1
I__596/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_1_LC_7_10_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_7_11_7/lcout
Path End         : uartTxInst.rTxState_0_LC_7_11_7/in3
Capture Clock    : uartTxInst.rTxState_0_LC_7_11_7/clk
Setup Constraint : 8210p
Path slack       : 6808p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_7_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5145  RISE       8
I__273/I                               LocalMux                       0              2921   5776  RISE       1
I__273/O                               LocalMux                     330              3251   5776  RISE       1
I__281/I                               InMux                          0              3251   6807  RISE       1
I__281/O                               InMux                        259              3510   6807  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/in3    LogicCell40_SEQ_MODE_1000      0              3510   6807  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rTxByte_e_0_5_LC_9_10_1/lcout
Path End         : uartTxInst.rTxByte_5_LC_8_10_6/in3
Capture Clock    : uartTxInst.rTxByte_5_LC_8_10_6/clk
Setup Constraint : 8210p
Path slack       : 6808p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__605/I                                            ClkMux                         0              2073  RISE       1
I__605/O                                            ClkMux                       309              2381  RISE       1
rTxByte_e_0_5_LC_9_10_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rTxByte_e_0_5_LC_9_10_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921   6807  RISE       1
I__458/I                            LocalMux                       0              2921   6807  RISE       1
I__458/O                            LocalMux                     330              3251   6807  RISE       1
I__459/I                            InMux                          0              3251   6807  RISE       1
I__459/O                            InMux                        259              3510   6807  RISE       1
uartTxInst.rTxByte_5_LC_8_10_6/in3  LogicCell40_SEQ_MODE_1000      0              3510   6807  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_5_LC_8_10_6/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxByte_6_LC_8_10_2/lcout
Path End         : uartTxInst.rTxByte_6_LC_8_10_2/in3
Capture Clock    : uartTxInst.rTxByte_6_LC_8_10_2/clk
Setup Constraint : 8210p
Path slack       : 6808p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_6_LC_8_10_2/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxByte_6_LC_8_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5222  RISE       2
I__313/I                              LocalMux                       0              2921   6807  RISE       1
I__313/O                              LocalMux                     330              3251   6807  RISE       1
I__315/I                              InMux                          0              3251   6807  RISE       1
I__315/O                              InMux                        259              3510   6807  RISE       1
uartTxInst.rTxByte_6_LC_8_10_2/in3    LogicCell40_SEQ_MODE_1000      0              3510   6807  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_6_LC_8_10_2/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxByte_4_LC_8_10_1/lcout
Path End         : uartTxInst.rTxByte_4_LC_8_10_1/in3
Capture Clock    : uartTxInst.rTxByte_4_LC_8_10_1/clk
Setup Constraint : 8210p
Path slack       : 6808p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_4_LC_8_10_1/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxByte_4_LC_8_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5152  RISE       2
I__317/I                              LocalMux                       0              2921   6807  RISE       1
I__317/O                              LocalMux                     330              3251   6807  RISE       1
I__319/I                              InMux                          0              3251   6807  RISE       1
I__319/O                              InMux                        259              3510   6807  RISE       1
uartTxInst.rTxByte_4_LC_8_10_1/in3    LogicCell40_SEQ_MODE_1000      0              3510   6807  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_4_LC_8_10_1/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxByte_7_LC_8_10_0/lcout
Path End         : uartTxInst.rTxByte_7_LC_8_10_0/in3
Capture Clock    : uartTxInst.rTxByte_7_LC_8_10_0/clk
Setup Constraint : 8210p
Path slack       : 6808p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_7_LC_8_10_0/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxByte_7_LC_8_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5461  RISE       2
I__299/I                              LocalMux                       0              2921   6807  RISE       1
I__299/O                              LocalMux                     330              3251   6807  RISE       1
I__301/I                              InMux                          0              3251   6807  RISE       1
I__301/O                              InMux                        259              3510   6807  RISE       1
uartTxInst.rTxByte_7_LC_8_10_0/in3    LogicCell40_SEQ_MODE_1000      0              3510   6807  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_7_LC_8_10_0/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rBitIndex_0_LC_7_12_1/lcout
Path End         : uartTxInst.rBitIndex_0_LC_7_12_1/in3
Capture Clock    : uartTxInst.rBitIndex_0_LC_7_12_1/clk
Setup Constraint : 8210p
Path slack       : 6808p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__603/I                                            ClkMux                         0              2073  RISE       1
I__603/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_0_LC_7_12_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rBitIndex_0_LC_7_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   5089  RISE       5
I__305/I                                LocalMux                       0              2921   6807  RISE       1
I__305/O                                LocalMux                     330              3251   6807  RISE       1
I__310/I                                InMux                          0              3251   6807  RISE       1
I__310/O                                InMux                        259              3510   6807  RISE       1
uartTxInst.rBitIndex_0_LC_7_12_1/in3    LogicCell40_SEQ_MODE_1000      0              3510   6807  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__603/I                                            ClkMux                         0              2073  RISE       1
I__603/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_0_LC_7_12_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_0_LC_8_9_3/lcout
Path End         : rRamAddress_0_LC_8_9_3/in3
Capture Clock    : rRamAddress_0_LC_8_9_3/clk
Setup Constraint : 8210p
Path slack       : 6808p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_0_LC_8_9_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_0_LC_8_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4949  RISE       3
I__424/I                      LocalMux                       0              2921   6807  RISE       1
I__424/O                      LocalMux                     330              3251   6807  RISE       1
I__427/I                      InMux                          0              3251   6807  RISE       1
I__427/O                      InMux                        259              3510   6807  RISE       1
rRamAddress_0_LC_8_9_3/in3    LogicCell40_SEQ_MODE_1000      0              3510   6807  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_0_LC_8_9_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rDataReady_LC_8_10_7/lcout
Path End         : uartRxInst.rDataReady_LC_8_10_7/in3
Capture Clock    : uartRxInst.rDataReady_LC_8_10_7/clk
Setup Constraint : 8210p
Path slack       : 6808p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataReady_LC_8_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rDataReady_LC_8_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4977  RISE       9
I__434/I                               LocalMux                       0              2921   6807  RISE       1
I__434/O                               LocalMux                     330              3251   6807  RISE       1
I__440/I                               InMux                          0              3251   6807  RISE       1
I__440/O                               InMux                        259              3510   6807  RISE       1
uartRxInst.rDataReady_LC_8_10_7/in3    LogicCell40_SEQ_MODE_1000      0              3510   6807  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataReady_LC_8_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rDataReady_LC_8_10_7/lcout
Path End         : rTxDV_LC_7_10_5/in3
Capture Clock    : rTxDV_LC_7_10_5/clk
Setup Constraint : 8210p
Path slack       : 6808p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataReady_LC_8_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rDataReady_LC_8_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   4977  RISE       9
I__436/I                               LocalMux                       0              2921   6807  RISE       1
I__436/O                               LocalMux                     330              3251   6807  RISE       1
I__442/I                               InMux                          0              3251   6807  RISE       1
I__442/O                               InMux                        259              3510   6807  RISE       1
rTxDV_LC_7_10_5/in3                    LogicCell40_SEQ_MODE_1000      0              3510   6807  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__596/I                                            ClkMux                         0              2073  RISE       1
I__596/O                                            ClkMux                       309              2381  RISE       1
rTxDV_LC_7_10_5/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_0_LC_9_13_6/lcout
Path End         : uartRxInst.rCycleCounter_0_LC_9_13_6/in3
Capture Clock    : uartRxInst.rCycleCounter_0_LC_9_13_6/clk
Setup Constraint : 8210p
Path slack       : 6808p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_0_LC_9_13_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_0_LC_9_13_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3357  RISE       5
I__610/I                                    LocalMux                       0              2921   3357  RISE       1
I__610/O                                    LocalMux                     330              3251   3357  RISE       1
I__615/I                                    InMux                          0              3251   6807  RISE       1
I__615/O                                    InMux                        259              3510   6807  RISE       1
uartRxInst.rCycleCounter_0_LC_9_13_6/in3    LogicCell40_SEQ_MODE_1000      0              3510   6807  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_0_LC_9_13_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_0_LC_9_11_2/lcout
Path End         : uartRxInst.rState_0_LC_9_11_2/in3
Capture Clock    : uartRxInst.rState_0_LC_9_11_2/clk
Setup Constraint : 8210p
Path slack       : 6808p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_0_LC_9_11_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_0_LC_9_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3834  RISE      13
I__678/I                             LocalMux                       0              2921   6807  RISE       1
I__678/O                             LocalMux                     330              3251   6807  RISE       1
I__687/I                             InMux                          0              3251   6807  RISE       1
I__687/O                             InMux                        259              3510   6807  RISE       1
uartRxInst.rState_0_LC_9_11_2/in3    LogicCell40_SEQ_MODE_1000      0              3510   6807  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_0_LC_9_11_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_0_LC_9_11_2/lcout
Path End         : uartRxInst.rState_1_LC_9_11_0/in3
Capture Clock    : uartRxInst.rState_1_LC_9_11_0/clk
Setup Constraint : 8210p
Path slack       : 6808p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_0_LC_9_11_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_0_LC_9_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3834  RISE      13
I__678/I                             LocalMux                       0              2921   6807  RISE       1
I__678/O                             LocalMux                     330              3251   6807  RISE       1
I__688/I                             InMux                          0              3251   6807  RISE       1
I__688/O                             InMux                        259              3510   6807  RISE       1
uartRxInst.rState_1_LC_9_11_0/in3    LogicCell40_SEQ_MODE_1000      0              3510   6807  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_1_LC_9_13_0/lcout
Path End         : uartRxInst.rCycleCounter_1_LC_9_13_0/in3
Capture Clock    : uartRxInst.rCycleCounter_1_LC_9_13_0/clk
Setup Constraint : 8210p
Path slack       : 6808p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10318

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_1_LC_9_13_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_1_LC_9_13_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   3308  RISE       5
I__698/I                                    LocalMux                       0              2921   5299  RISE       1
I__698/O                                    LocalMux                     330              3251   5299  RISE       1
I__703/I                                    InMux                          0              3251   6807  RISE       1
I__703/O                                    InMux                        259              3510   6807  RISE       1
uartRxInst.rCycleCounter_1_LC_9_13_0/in3    LogicCell40_SEQ_MODE_1000      0              3510   6807  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_1_LC_9_13_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_3_LC_9_9_7/lcout
Path End         : ramInst.rramvalues_rramvalues_0_0_physical/WADDR[3]
Capture Clock    : ramInst.rramvalues_rramvalues_0_0_physical/WCLK
Setup Constraint : 8210p
Path slack       : 6857p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -224
-------------------------------------------   ----- 
End-of-path required time (ps)                10367

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__600/I                                            ClkMux                         0              2073  RISE       1
I__600/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_3_LC_9_9_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_3_LC_9_9_7/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   5327  RISE       2
I__469/I                                             LocalMux                       0              2921   6856  RISE       1
I__469/O                                             LocalMux                     330              3251   6856  RISE       1
I__471/I                                             InMux                          0              3251   6856  RISE       1
I__471/O                                             InMux                        259              3510   6856  RISE       1
I__472/I                                             CascadeMux                     0              3510   6856  RISE       1
I__472/O                                             CascadeMux                     0              3510   6856  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/WADDR[3]  SB_RAM40_4K                    0              3510   6856  RISE       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
i_Clk                                               core             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD         510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf      0              1918  RISE       1
I__592/O                                            gio2CtrlBuf      0              1918  RISE       1
I__593/I                                            GlobalMux        0              1918  RISE       1
I__593/O                                            GlobalMux      154              2073  RISE       1
I__602/I                                            ClkMux           0              2073  RISE       1
I__602/O                                            ClkMux         309              2381  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/WCLK     SB_RAM40_4K      0              2381  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_5_LC_9_9_6/lcout
Path End         : ramInst.rramvalues_rramvalues_0_0_physical/WADDR[5]
Capture Clock    : ramInst.rramvalues_rramvalues_0_0_physical/WCLK
Setup Constraint : 8210p
Path slack       : 6857p

Capture Clock Arrival Time (core|i_Clk:R#2)    8210
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -224
-------------------------------------------   ----- 
End-of-path required time (ps)                10367

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                3510
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__600/I                                            ClkMux                         0              2073  RISE       1
I__600/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_5_LC_9_9_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_5_LC_9_9_6/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   5889  RISE       2
I__479/I                                             LocalMux                       0              2921   6856  RISE       1
I__479/O                                             LocalMux                     330              3251   6856  RISE       1
I__481/I                                             InMux                          0              3251   6856  RISE       1
I__481/O                                             InMux                        259              3510   6856  RISE       1
I__482/I                                             CascadeMux                     0              3510   6856  RISE       1
I__482/O                                             CascadeMux                     0              3510   6856  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/WADDR[5]  SB_RAM40_4K                    0              3510   6856  RISE       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
i_Clk                                               core             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD         510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf      0              1918  RISE       1
I__592/O                                            gio2CtrlBuf      0              1918  RISE       1
I__593/I                                            GlobalMux        0              1918  RISE       1
I__593/O                                            GlobalMux      154              2073  RISE       1
I__602/I                                            ClkMux           0              2073  RISE       1
I__602/O                                            ClkMux         309              2381  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/WCLK     SB_RAM40_4K      0              2381  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uartRxInst.rCycleCounter_2_LC_9_13_1/in2
Capture Clock    : uartRxInst.rCycleCounter_2_LC_9_13_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (core|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -323
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2242
---------------------------------------   ---- 
End-of-path arrival time (ps)             2242
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                                 core                           0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT                 IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__653/I                                  Odrv4                          0               973   +INF  FALL       1
I__653/O                                  Odrv4                        372              1345   +INF  FALL       1
I__656/I                                  Span4Mux_v                     0              1345   +INF  FALL       1
I__656/O                                  Span4Mux_v                   372              1716   +INF  FALL       1
I__659/I                                  LocalMux                       0              1716   +INF  FALL       1
I__659/O                                  LocalMux                     309              2025   +INF  FALL       1
I__663/I                                  InMux                          0              2025   +INF  FALL       1
I__663/O                                  InMux                        217              2242   +INF  FALL       1
I__669/I                                  CascadeMux                     0              2242   +INF  FALL       1
I__669/O                                  CascadeMux                     0              2242   +INF  FALL       1
uartRxInst.rCycleCounter_2_LC_9_13_1/in2  LogicCell40_SEQ_MODE_1000      0              2242   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_2_LC_9_13_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uartRxInst.rCycleCounter_3_LC_9_13_5/in0
Capture Clock    : uartRxInst.rCycleCounter_3_LC_9_13_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (core|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2192
---------------------------------------   ---- 
End-of-path arrival time (ps)             2192
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                                 core                           0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/DOUT                 IO_PAD                       460               460   +INF  FALL       1
i_UART_RX_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_UART_RX_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__653/I                                  Odrv4                          0               923   +INF  FALL       1
I__653/O                                  Odrv4                        372              1295   +INF  FALL       1
I__656/I                                  Span4Mux_v                     0              1295   +INF  FALL       1
I__656/O                                  Span4Mux_v                   372              1666   +INF  FALL       1
I__659/I                                  LocalMux                       0              1666   +INF  FALL       1
I__659/O                                  LocalMux                     309              1975   +INF  FALL       1
I__664/I                                  InMux                          0              1975   +INF  FALL       1
I__664/O                                  InMux                        217              2192   +INF  FALL       1
uartRxInst.rCycleCounter_3_LC_9_13_5/in0  LogicCell40_SEQ_MODE_1000      0              2192   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_3_LC_9_13_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.oSerial_LC_7_12_0/lcout
Path End         : o_UART_TX
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            5756
------------------------------------------   ---- 
End-of-path arrival time (ps)                8677
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__603/I                                            ClkMux                         0              2073  RISE       1
I__603/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.oSerial_LC_7_12_0/clk                    LogicCell40_SEQ_MODE_1001      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.oSerial_LC_7_12_0/lcout   LogicCell40_SEQ_MODE_1001    540              2921   +INF  RISE       2
I__146/I                             Odrv4                          0              2921   +INF  RISE       1
I__146/O                             Odrv4                        351              3272   +INF  RISE       1
I__148/I                             Span4Mux_s2_h                  0              3272   +INF  RISE       1
I__148/O                             Span4Mux_s2_h                203              3475   +INF  RISE       1
I__150/I                             IoSpan4Mux                     0              3475   +INF  RISE       1
I__150/O                             IoSpan4Mux                   288              3763   +INF  RISE       1
I__151/I                             LocalMux                       0              3763   +INF  RISE       1
I__151/O                             LocalMux                     330              4093   +INF  RISE       1
I__152/I                             IoInMux                        0              4093   +INF  RISE       1
I__152/O                             IoInMux                      259              4352   +INF  RISE       1
o_UART_TX_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4352   +INF  RISE       1
o_UART_TX_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6589   +INF  FALL       1
o_UART_TX_obuf_iopad/DIN             IO_PAD                         0              6589   +INF  FALL       1
o_UART_TX_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8677   +INF  FALL       1
o_UART_TX                            core                           0              8677   +INF  FALL       1


++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uartRxInst.rCycleCounter_5_LC_8_12_2/in0
Capture Clock    : uartRxInst.rCycleCounter_5_LC_8_12_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (core|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2242
---------------------------------------   ---- 
End-of-path arrival time (ps)             2242
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                                 core                           0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT                 IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__655/I                                  Odrv4                          0               973   +INF  FALL       1
I__655/O                                  Odrv4                        372              1345   +INF  FALL       1
I__658/I                                  Span4Mux_v                     0              1345   +INF  FALL       1
I__658/O                                  Span4Mux_v                   372              1716   +INF  FALL       1
I__662/I                                  LocalMux                       0              1716   +INF  FALL       1
I__662/O                                  LocalMux                     309              2025   +INF  FALL       1
I__667/I                                  InMux                          0              2025   +INF  FALL       1
I__667/O                                  InMux                        217              2242   +INF  FALL       1
uartRxInst.rCycleCounter_5_LC_8_12_2/in0  LogicCell40_SEQ_MODE_1000      0              2242   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_5_LC_8_12_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uartRxInst.rCycleCounter_6_LC_8_12_3/in1
Capture Clock    : uartRxInst.rCycleCounter_6_LC_8_12_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (core|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -379
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2192
---------------------------------------   ---- 
End-of-path arrival time (ps)             2192
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                                 core                           0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/DOUT                 IO_PAD                       460               460   +INF  FALL       1
i_UART_RX_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_UART_RX_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__655/I                                  Odrv4                          0               923   +INF  FALL       1
I__655/O                                  Odrv4                        372              1295   +INF  FALL       1
I__658/I                                  Span4Mux_v                     0              1295   +INF  FALL       1
I__658/O                                  Span4Mux_v                   372              1666   +INF  FALL       1
I__662/I                                  LocalMux                       0              1666   +INF  FALL       1
I__662/O                                  LocalMux                     309              1975   +INF  FALL       1
I__668/I                                  InMux                          0              1975   +INF  FALL       1
I__668/O                                  InMux                        217              2192   +INF  FALL       1
uartRxInst.rCycleCounter_6_LC_8_12_3/in1  LogicCell40_SEQ_MODE_1000      0              2192   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_6_LC_8_12_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uartRxInst.rState_0_LC_9_11_2/in0
Capture Clock    : uartRxInst.rState_0_LC_9_11_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (core|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2558
---------------------------------------   ---- 
End-of-path arrival time (ps)             2558
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           core                           0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__653/I                            Odrv4                          0               973   +INF  FALL       1
I__653/O                            Odrv4                        372              1345   +INF  FALL       1
I__656/I                            Span4Mux_v                     0              1345   +INF  FALL       1
I__656/O                            Span4Mux_v                   372              1716   +INF  FALL       1
I__660/I                            Span4Mux_h                     0              1716   +INF  FALL       1
I__660/O                            Span4Mux_h                   316              2032   +INF  FALL       1
I__665/I                            LocalMux                       0              2032   +INF  FALL       1
I__665/O                            LocalMux                     309              2341   +INF  FALL       1
I__670/I                            InMux                          0              2341   +INF  FALL       1
I__670/O                            InMux                        217              2558   +INF  FALL       1
uartRxInst.rState_0_LC_9_11_2/in0   LogicCell40_SEQ_MODE_1000      0              2558   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_0_LC_9_11_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uartRxInst.rState_1_LC_9_11_0/in0
Capture Clock    : uartRxInst.rState_1_LC_9_11_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (core|i_Clk:R#1)    +INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2508
---------------------------------------   ---- 
End-of-path arrival time (ps)             2508
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           core                           0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__653/I                            Odrv4                          0               923   +INF  FALL       1
I__653/O                            Odrv4                        372              1295   +INF  FALL       1
I__656/I                            Span4Mux_v                     0              1295   +INF  FALL       1
I__656/O                            Span4Mux_v                   372              1666   +INF  FALL       1
I__660/I                            Span4Mux_h                     0              1666   +INF  FALL       1
I__660/O                            Span4Mux_h                   316              1982   +INF  FALL       1
I__665/I                            LocalMux                       0              1982   +INF  FALL       1
I__665/O                            LocalMux                     309              2291   +INF  FALL       1
I__671/I                            InMux                          0              2291   +INF  FALL       1
I__671/O                            InMux                        217              2508   +INF  FALL       1
uartRxInst.rState_1_LC_9_11_0/in0   LogicCell40_SEQ_MODE_1000      0              2508   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_3_LC_9_9_7/lcout
Path End         : ramInst.rramvalues_rramvalues_0_0_physical/WADDR[3]
Capture Clock    : ramInst.rramvalues_rramvalues_0_0_physical/WCLK
Hold Constraint  : 0p
Path slack       : 1031p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                    35
-------------------------------------------   ---- 
End-of-path required time (ps)                2416

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__600/I                                            ClkMux                         0              2073  RISE       1
I__600/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_3_LC_9_9_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_3_LC_9_9_7/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1031  FALL       2
I__469/I                                             LocalMux                       0              2921   1031  FALL       1
I__469/O                                             LocalMux                     309              3230   1031  FALL       1
I__471/I                                             InMux                          0              3230   1031  FALL       1
I__471/O                                             InMux                        217              3447   1031  FALL       1
I__472/I                                             CascadeMux                     0              3447   1031  FALL       1
I__472/O                                             CascadeMux                     0              3447   1031  FALL       1
ramInst.rramvalues_rramvalues_0_0_physical/WADDR[3]  SB_RAM40_4K                    0              3447   1031  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
i_Clk                                               core             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD         510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf      0              1918  RISE       1
I__592/O                                            gio2CtrlBuf      0              1918  RISE       1
I__593/I                                            GlobalMux        0              1918  RISE       1
I__593/O                                            GlobalMux      154              2073  RISE       1
I__602/I                                            ClkMux           0              2073  RISE       1
I__602/O                                            ClkMux         309              2381  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/WCLK     SB_RAM40_4K      0              2381  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_5_LC_9_9_6/lcout
Path End         : ramInst.rramvalues_rramvalues_0_0_physical/WADDR[5]
Capture Clock    : ramInst.rramvalues_rramvalues_0_0_physical/WCLK
Hold Constraint  : 0p
Path slack       : 1031p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                    35
-------------------------------------------   ---- 
End-of-path required time (ps)                2416

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__600/I                                            ClkMux                         0              2073  RISE       1
I__600/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_5_LC_9_9_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_5_LC_9_9_6/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1031  FALL       2
I__479/I                                             LocalMux                       0              2921   1031  FALL       1
I__479/O                                             LocalMux                     309              3230   1031  FALL       1
I__481/I                                             InMux                          0              3230   1031  FALL       1
I__481/O                                             InMux                        217              3447   1031  FALL       1
I__482/I                                             CascadeMux                     0              3447   1031  FALL       1
I__482/O                                             CascadeMux                     0              3447   1031  FALL       1
ramInst.rramvalues_rramvalues_0_0_physical/WADDR[5]  SB_RAM40_4K                    0              3447   1031  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
i_Clk                                               core             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD         510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf      0              1918  RISE       1
I__592/O                                            gio2CtrlBuf      0              1918  RISE       1
I__593/I                                            GlobalMux        0              1918  RISE       1
I__593/O                                            GlobalMux      154              2073  RISE       1
I__602/I                                            ClkMux           0              2073  RISE       1
I__602/O                                            ClkMux         309              2381  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/WCLK     SB_RAM40_4K      0              2381  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_0_LC_9_13_6/lcout
Path End         : uartRxInst.rCycleCounter_0_LC_9_13_6/in3
Capture Clock    : uartRxInst.rCycleCounter_0_LC_9_13_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_0_LC_9_13_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_0_LC_9_13_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__610/I                                    LocalMux                       0              2921   1066  FALL       1
I__610/O                                    LocalMux                     309              3230   1066  FALL       1
I__615/I                                    InMux                          0              3230   1066  FALL       1
I__615/O                                    InMux                        217              3447   1066  FALL       1
uartRxInst.rCycleCounter_0_LC_9_13_6/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_0_LC_9_13_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_1_LC_9_13_0/lcout
Path End         : uartRxInst.rCycleCounter_1_LC_9_13_0/in3
Capture Clock    : uartRxInst.rCycleCounter_1_LC_9_13_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_1_LC_9_13_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_1_LC_9_13_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__698/I                                    LocalMux                       0              2921   1066  FALL       1
I__698/O                                    LocalMux                     309              3230   1066  FALL       1
I__703/I                                    InMux                          0              3230   1066  FALL       1
I__703/O                                    InMux                        217              3447   1066  FALL       1
uartRxInst.rCycleCounter_1_LC_9_13_0/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_1_LC_9_13_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_0_LC_9_11_2/lcout
Path End         : uartRxInst.rDataCounter_0_LC_8_11_2/in1
Capture Clock    : uartRxInst.rDataCounter_0_LC_8_11_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_0_LC_9_11_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_0_LC_9_11_2/lcout      LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      13
I__677/I                                 LocalMux                       0              2921   1066  FALL       1
I__677/O                                 LocalMux                     309              3230   1066  FALL       1
I__686/I                                 InMux                          0              3230   1066  FALL       1
I__686/O                                 InMux                        217              3447   1066  FALL       1
uartRxInst.rDataCounter_0_LC_8_11_2/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__604/I                                            ClkMux                         0              2073  RISE       1
I__604/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataCounter_0_LC_8_11_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_1_LC_9_11_0/lcout
Path End         : uartRxInst.rDataReady_LC_8_10_7/in0
Capture Clock    : uartRxInst.rDataReady_LC_8_10_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_1_LC_9_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__634/I                             LocalMux                       0              2921   1066  FALL       1
I__634/O                             LocalMux                     309              3230   1066  FALL       1
I__644/I                             InMux                          0              3230   1066  FALL       1
I__644/O                             InMux                        217              3447   1066  FALL       1
uartRxInst.rDataReady_LC_8_10_7/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataReady_LC_8_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rTxByte_e_0_5_LC_9_10_1/lcout
Path End         : uartTxInst.rTxByte_5_LC_8_10_6/in3
Capture Clock    : uartTxInst.rTxByte_5_LC_8_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__605/I                                            ClkMux                         0              2073  RISE       1
I__605/O                                            ClkMux                       309              2381  RISE       1
rTxByte_e_0_5_LC_9_10_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rTxByte_e_0_5_LC_9_10_1/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       1
I__458/I                            LocalMux                       0              2921   1066  FALL       1
I__458/O                            LocalMux                     309              3230   1066  FALL       1
I__459/I                            InMux                          0              3230   1066  FALL       1
I__459/O                            InMux                        217              3447   1066  FALL       1
uartTxInst.rTxByte_5_LC_8_10_6/in3  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_5_LC_8_10_6/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_7_LC_8_13_7/lcout
Path End         : uartRxInst.rCycleCounter_7_LC_8_13_7/in2
Capture Clock    : uartRxInst.rCycleCounter_7_LC_8_13_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__608/I                                            ClkMux                         0              2073  RISE       1
I__608/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_7_LC_8_13_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_7_LC_8_13_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__568/I                                    LocalMux                       0              2921   1066  FALL       1
I__568/O                                    LocalMux                     309              3230   1066  FALL       1
I__572/I                                    InMux                          0              3230   1066  FALL       1
I__572/O                                    InMux                        217              3447   1066  FALL       1
I__573/I                                    CascadeMux                     0              3447   1066  FALL       1
I__573/O                                    CascadeMux                     0              3447   1066  FALL       1
uartRxInst.rCycleCounter_7_LC_8_13_7/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__608/I                                            ClkMux                         0              2073  RISE       1
I__608/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_7_LC_8_13_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_4_LC_8_12_6/lcout
Path End         : uartRxInst.rCycleCounter_4_LC_8_12_6/in0
Capture Clock    : uartRxInst.rCycleCounter_4_LC_8_12_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_4_LC_8_12_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_4_LC_8_12_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__510/I                                    LocalMux                       0              2921   1066  FALL       1
I__510/O                                    LocalMux                     309              3230   1066  FALL       1
I__514/I                                    InMux                          0              3230   1066  FALL       1
I__514/O                                    InMux                        217              3447   1066  FALL       1
uartRxInst.rCycleCounter_4_LC_8_12_6/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_4_LC_8_12_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rDataCounter_2_LC_8_11_7/lcout
Path End         : uartRxInst.rDataCounter_2_LC_8_11_7/in2
Capture Clock    : uartRxInst.rDataCounter_2_LC_8_11_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__604/I                                            ClkMux                         0              2073  RISE       1
I__604/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataCounter_2_LC_8_11_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rDataCounter_2_LC_8_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__266/I                                   LocalMux                       0              2921   1066  FALL       1
I__266/O                                   LocalMux                     309              3230   1066  FALL       1
I__268/I                                   InMux                          0              3230   1066  FALL       1
I__268/O                                   InMux                        217              3447   1066  FALL       1
I__269/I                                   CascadeMux                     0              3447   1066  FALL       1
I__269/O                                   CascadeMux                     0              3447   1066  FALL       1
uartRxInst.rDataCounter_2_LC_8_11_7/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__604/I                                            ClkMux                         0              2073  RISE       1
I__604/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataCounter_2_LC_8_11_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rDataCounter_0_LC_8_11_2/lcout
Path End         : uartRxInst.rDataCounter_0_LC_8_11_2/in0
Capture Clock    : uartRxInst.rDataCounter_0_LC_8_11_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__604/I                                            ClkMux                         0              2073  RISE       1
I__604/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataCounter_0_LC_8_11_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rDataCounter_0_LC_8_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__366/I                                   LocalMux                       0              2921   1066  FALL       1
I__366/O                                   LocalMux                     309              3230   1066  FALL       1
I__370/I                                   InMux                          0              3230   1066  FALL       1
I__370/O                                   InMux                        217              3447   1066  FALL       1
uartRxInst.rDataCounter_0_LC_8_11_2/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__604/I                                            ClkMux                         0              2073  RISE       1
I__604/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataCounter_0_LC_8_11_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rDataReady_LC_8_10_7/lcout
Path End         : uartRxInst.rDataReady_LC_8_10_7/in3
Capture Clock    : uartRxInst.rDataReady_LC_8_10_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataReady_LC_8_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rDataReady_LC_8_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__434/I                               LocalMux                       0              2921   1066  FALL       1
I__434/O                               LocalMux                     309              3230   1066  FALL       1
I__440/I                               InMux                          0              3230   1066  FALL       1
I__440/O                               InMux                        217              3447   1066  FALL       1
uartRxInst.rDataReady_LC_8_10_7/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataReady_LC_8_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxByte_5_LC_8_10_6/lcout
Path End         : uartTxInst.rTxByte_5_LC_8_10_6/in2
Capture Clock    : uartTxInst.rTxByte_5_LC_8_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_5_LC_8_10_6/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxByte_5_LC_8_10_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__293/I                              LocalMux                       0              2921   1066  FALL       1
I__293/O                              LocalMux                     309              3230   1066  FALL       1
I__295/I                              InMux                          0              3230   1066  FALL       1
I__295/O                              InMux                        217              3447   1066  FALL       1
I__296/I                              CascadeMux                     0              3447   1066  FALL       1
I__296/O                              CascadeMux                     0              3447   1066  FALL       1
uartTxInst.rTxByte_5_LC_8_10_6/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_5_LC_8_10_6/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rBitIndex_2_LC_8_10_5/lcout
Path End         : uartTxInst.rBitIndex_2_LC_8_10_5/in0
Capture Clock    : uartTxInst.rBitIndex_2_LC_8_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_2_LC_8_10_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rBitIndex_2_LC_8_10_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__288/I                                LocalMux                       0              2921   1066  FALL       1
I__288/O                                LocalMux                     309              3230   1066  FALL       1
I__291/I                                InMux                          0              3230   1066  FALL       1
I__291/O                                InMux                        217              3447   1066  FALL       1
uartTxInst.rBitIndex_2_LC_8_10_5/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_2_LC_8_10_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxByte_6_LC_8_10_2/lcout
Path End         : uartTxInst.rTxByte_6_LC_8_10_2/in3
Capture Clock    : uartTxInst.rTxByte_6_LC_8_10_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_6_LC_8_10_2/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxByte_6_LC_8_10_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__313/I                              LocalMux                       0              2921   1066  FALL       1
I__313/O                              LocalMux                     309              3230   1066  FALL       1
I__315/I                              InMux                          0              3230   1066  FALL       1
I__315/O                              InMux                        217              3447   1066  FALL       1
uartTxInst.rTxByte_6_LC_8_10_2/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_6_LC_8_10_2/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxByte_4_LC_8_10_1/lcout
Path End         : uartTxInst.rTxByte_4_LC_8_10_1/in3
Capture Clock    : uartTxInst.rTxByte_4_LC_8_10_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_4_LC_8_10_1/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxByte_4_LC_8_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__317/I                              LocalMux                       0              2921   1066  FALL       1
I__317/O                              LocalMux                     309              3230   1066  FALL       1
I__319/I                              InMux                          0              3230   1066  FALL       1
I__319/O                              InMux                        217              3447   1066  FALL       1
uartTxInst.rTxByte_4_LC_8_10_1/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_4_LC_8_10_1/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxByte_7_LC_8_10_0/lcout
Path End         : uartTxInst.rTxByte_7_LC_8_10_0/in3
Capture Clock    : uartTxInst.rTxByte_7_LC_8_10_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_7_LC_8_10_0/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxByte_7_LC_8_10_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__299/I                              LocalMux                       0              2921   1066  FALL       1
I__299/O                              LocalMux                     309              3230   1066  FALL       1
I__301/I                              InMux                          0              3230   1066  FALL       1
I__301/O                              InMux                        217              3447   1066  FALL       1
uartTxInst.rTxByte_7_LC_8_10_0/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_7_LC_8_10_0/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_4_LC_8_9_7/lcout
Path End         : uartTxInst.rClkCount_5_LC_8_9_4/in0
Capture Clock    : uartTxInst.rClkCount_5_LC_8_9_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_8_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_4_LC_8_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__159/I                               LocalMux                       0              2921   1066  FALL       1
I__159/O                               LocalMux                     309              3230   1066  FALL       1
I__163/I                               InMux                          0              3230   1066  FALL       1
I__163/O                               InMux                        217              3447   1066  FALL       1
uartTxInst.rClkCount_5_LC_8_9_4/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_5_LC_8_9_4/lcout
Path End         : uartTxInst.rClkCount_5_LC_8_9_4/in2
Capture Clock    : uartTxInst.rClkCount_5_LC_8_9_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_5_LC_8_9_4/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       4
I__191/I                               LocalMux                       0              2921   1066  FALL       1
I__191/O                               LocalMux                     309              3230   1066  FALL       1
I__195/I                               InMux                          0              3230   1066  FALL       1
I__195/O                               InMux                        217              3447   1066  FALL       1
I__197/I                               CascadeMux                     0              3447   1066  FALL       1
I__197/O                               CascadeMux                     0              3447   1066  FALL       1
uartTxInst.rClkCount_5_LC_8_9_4/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_0_LC_8_9_3/lcout
Path End         : rRamAddress_0_LC_8_9_3/in3
Capture Clock    : rRamAddress_0_LC_8_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_0_LC_8_9_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_0_LC_8_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__424/I                      LocalMux                       0              2921   1066  FALL       1
I__424/O                      LocalMux                     309              3230   1066  FALL       1
I__427/I                      InMux                          0              3230   1066  FALL       1
I__427/O                      InMux                        217              3447   1066  FALL       1
rRamAddress_0_LC_8_9_3/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_0_LC_8_9_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rBitIndex_0_LC_7_12_1/lcout
Path End         : uartTxInst.rBitIndex_0_LC_7_12_1/in3
Capture Clock    : uartTxInst.rBitIndex_0_LC_7_12_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__603/I                                            ClkMux                         0              2073  RISE       1
I__603/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_0_LC_7_12_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rBitIndex_0_LC_7_12_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__305/I                                LocalMux                       0              2921   1066  FALL       1
I__305/O                                LocalMux                     309              3230   1066  FALL       1
I__310/I                                InMux                          0              3230   1066  FALL       1
I__310/O                                InMux                        217              3447   1066  FALL       1
uartTxInst.rBitIndex_0_LC_7_12_1/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__603/I                                            ClkMux                         0              2073  RISE       1
I__603/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_0_LC_7_12_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.oSerial_LC_7_12_0/lcout
Path End         : uartTxInst.oSerial_LC_7_12_0/in2
Capture Clock    : uartTxInst.oSerial_LC_7_12_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__603/I                                            ClkMux                         0              2073  RISE       1
I__603/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.oSerial_LC_7_12_0/clk                    LogicCell40_SEQ_MODE_1001      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.oSerial_LC_7_12_0/lcout  LogicCell40_SEQ_MODE_1001    540              2921   1066  FALL       2
I__145/I                            LocalMux                       0              2921   1066  FALL       1
I__145/O                            LocalMux                     309              3230   1066  FALL       1
I__147/I                            InMux                          0              3230   1066  FALL       1
I__147/O                            InMux                        217              3447   1066  FALL       1
I__149/I                            CascadeMux                     0              3447   1066  FALL       1
I__149/O                            CascadeMux                     0              3447   1066  FALL       1
uartTxInst.oSerial_LC_7_12_0/in2    LogicCell40_SEQ_MODE_1001      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__603/I                                            ClkMux                         0              2073  RISE       1
I__603/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.oSerial_LC_7_12_0/clk                    LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_7_11_7/lcout
Path End         : uartTxInst.rTxState_1_LC_7_11_0/in0
Capture Clock    : uartTxInst.rTxState_1_LC_7_11_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_7_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__273/I                               LocalMux                       0              2921   1066  FALL       1
I__273/O                               LocalMux                     309              3230   1066  FALL       1
I__280/I                               InMux                          0              3230   1066  FALL       1
I__280/O                               InMux                        217              3447   1066  FALL       1
uartTxInst.rTxState_1_LC_7_11_0/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_7_11_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_7_11_0/lcout
Path End         : uartTxInst.rTxState_1_LC_7_11_0/in2
Capture Clock    : uartTxInst.rTxState_1_LC_7_11_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_7_11_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_7_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__248/I                               LocalMux                       0              2921   1066  FALL       1
I__248/O                               LocalMux                     309              3230   1066  FALL       1
I__256/I                               InMux                          0              3230   1066  FALL       1
I__256/O                               InMux                        217              3447   1066  FALL       1
I__261/I                               CascadeMux                     0              3447   1066  FALL       1
I__261/O                               CascadeMux                     0              3447   1066  FALL       1
uartTxInst.rTxState_1_LC_7_11_0/in2    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_7_11_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rTxDV_LC_7_10_5/lcout
Path End         : uartTxInst.rTxByte_4_LC_8_10_1/in0
Capture Clock    : uartTxInst.rTxByte_4_LC_8_10_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__596/I                                            ClkMux                         0              2073  RISE       1
I__596/O                                            ClkMux                       309              2381  RISE       1
rTxDV_LC_7_10_5/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rTxDV_LC_7_10_5/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__207/I                            LocalMux                       0              2921   1066  FALL       1
I__207/O                            LocalMux                     309              3230   1066  FALL       1
I__209/I                            InMux                          0              3230   1066  FALL       1
I__209/O                            InMux                        217              3447   1066  FALL       1
uartTxInst.rTxByte_4_LC_8_10_1/in0  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_4_LC_8_10_1/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_1_LC_7_10_1/lcout
Path End         : uartTxInst.rClkCount_1_LC_7_10_1/in3
Capture Clock    : uartTxInst.rClkCount_1_LC_7_10_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__596/I                                            ClkMux                         0              2073  RISE       1
I__596/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_1_LC_7_10_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_1_LC_7_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__137/I                                LocalMux                       0              2921   1066  FALL       1
I__137/O                                LocalMux                     309              3230   1066  FALL       1
I__140/I                                InMux                          0              3230   1066  FALL       1
I__140/O                                InMux                        217              3447   1066  FALL       1
uartTxInst.rClkCount_1_LC_7_10_1/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__596/I                                            ClkMux                         0              2073  RISE       1
I__596/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_1_LC_7_10_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_7_9_6/lcout
Path End         : uartTxInst.rClkCount_1_LC_7_10_1/in1
Capture Clock    : uartTxInst.rClkCount_1_LC_7_10_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_7_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_7_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__109/I                               LocalMux                       0              2921   1066  FALL       1
I__109/O                               LocalMux                     309              3230   1066  FALL       1
I__113/I                               InMux                          0              3230   1066  FALL       1
I__113/O                               InMux                        217              3447   1066  FALL       1
uartTxInst.rClkCount_1_LC_7_10_1/in1   LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__596/I                                            ClkMux                         0              2073  RISE       1
I__596/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_1_LC_7_10_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_3_LC_7_9_5/lcout
Path End         : uartTxInst.rClkCount_3_LC_7_9_5/in0
Capture Clock    : uartTxInst.rClkCount_3_LC_7_9_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_3_LC_7_9_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_3_LC_7_9_5/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__128/I                               LocalMux                       0              2921   1066  FALL       1
I__128/O                               LocalMux                     309              3230   1066  FALL       1
I__131/I                               InMux                          0              3230   1066  FALL       1
I__131/O                               InMux                        217              3447   1066  FALL       1
uartTxInst.rClkCount_3_LC_7_9_5/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_3_LC_7_9_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_2_LC_7_9_3/lcout
Path End         : uartTxInst.rClkCount_2_LC_7_9_3/in1
Capture Clock    : uartTxInst.rClkCount_2_LC_7_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_7_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_2_LC_7_9_3/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__119/I                               LocalMux                       0              2921   1066  FALL       1
I__119/O                               LocalMux                     309              3230   1066  FALL       1
I__124/I                               InMux                          0              3230   1066  FALL       1
I__124/O                               InMux                        217              3447   1066  FALL       1
uartTxInst.rClkCount_2_LC_7_9_3/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_7_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_7_LC_7_9_2/lcout
Path End         : uartTxInst.rClkCount_7_LC_7_9_2/in1
Capture Clock    : uartTxInst.rClkCount_7_LC_7_9_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_7_LC_7_9_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_7_LC_7_9_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       2
I__133/I                               LocalMux                       0              2921   1066  FALL       1
I__133/O                               LocalMux                     309              3230   1066  FALL       1
I__135/I                               InMux                          0              3230   1066  FALL       1
I__135/O                               InMux                        217              3447   1066  FALL       1
uartTxInst.rClkCount_7_LC_7_9_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_7_LC_7_9_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_7_9_6/lcout
Path End         : uartTxInst.rClkCount_2_LC_7_9_3/in3
Capture Clock    : uartTxInst.rClkCount_2_LC_7_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_7_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_7_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__110/I                               LocalMux                       0              2921   1066  FALL       1
I__110/O                               LocalMux                     309              3230   1066  FALL       1
I__116/I                               InMux                          0              3230   1066  FALL       1
I__116/O                               InMux                        217              3447   1066  FALL       1
uartTxInst.rClkCount_2_LC_7_9_3/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_7_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_7_9_6/lcout
Path End         : uartTxInst.rClkCount_0_LC_7_9_6/in0
Capture Clock    : uartTxInst.rClkCount_0_LC_7_9_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_7_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_7_9_6/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__110/I                               LocalMux                       0              2921   1066  FALL       1
I__110/O                               LocalMux                     309              3230   1066  FALL       1
I__117/I                               InMux                          0              3230   1066  FALL       1
I__117/O                               InMux                        217              3447   1066  FALL       1
uartTxInst.rClkCount_0_LC_7_9_6/in0    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_7_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_1_LC_7_10_1/lcout
Path End         : uartTxInst.rClkCount_2_LC_7_9_3/in0
Capture Clock    : uartTxInst.rClkCount_2_LC_7_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__596/I                                            ClkMux                         0              2073  RISE       1
I__596/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_1_LC_7_10_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_1_LC_7_10_1/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__138/I                                LocalMux                       0              2921   1066  FALL       1
I__138/O                                LocalMux                     309              3230   1066  FALL       1
I__143/I                                InMux                          0              3230   1066  FALL       1
I__143/O                                InMux                        217              3447   1066  FALL       1
uartTxInst.rClkCount_2_LC_7_9_3/in0     LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_7_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_4_LC_8_9_7/lcout
Path End         : uartTxInst.rClkCount_4_LC_8_9_7/in1
Capture Clock    : uartTxInst.rClkCount_4_LC_8_9_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_8_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_4_LC_8_9_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__159/I                               LocalMux                       0              2921   1066  FALL       1
I__159/O                               LocalMux                     309              3230   1066  FALL       1
I__164/I                               InMux                          0              3230   1066  FALL       1
I__164/O                               InMux                        217              3447   1066  FALL       1
uartTxInst.rClkCount_4_LC_8_9_7/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_8_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rTxDV_LC_7_10_5/lcout
Path End         : uartTxInst.rTxByte_5_LC_8_10_6/in1
Capture Clock    : uartTxInst.rTxByte_5_LC_8_10_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__596/I                                            ClkMux                         0              2073  RISE       1
I__596/O                                            ClkMux                       309              2381  RISE       1
rTxDV_LC_7_10_5/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rTxDV_LC_7_10_5/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__207/I                            LocalMux                       0              2921   1066  FALL       1
I__207/O                            LocalMux                     309              3230   1066  FALL       1
I__210/I                            InMux                          0              3230   1066  FALL       1
I__210/O                            InMux                        217              3447   1066  FALL       1
uartTxInst.rTxByte_5_LC_8_10_6/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_5_LC_8_10_6/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rTxDV_LC_7_10_5/lcout
Path End         : uartTxInst.rTxByte_6_LC_8_10_2/in1
Capture Clock    : uartTxInst.rTxByte_6_LC_8_10_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__596/I                                            ClkMux                         0              2073  RISE       1
I__596/O                                            ClkMux                       309              2381  RISE       1
rTxDV_LC_7_10_5/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rTxDV_LC_7_10_5/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__207/I                            LocalMux                       0              2921   1066  FALL       1
I__207/O                            LocalMux                     309              3230   1066  FALL       1
I__211/I                            InMux                          0              3230   1066  FALL       1
I__211/O                            InMux                        217              3447   1066  FALL       1
uartTxInst.rTxByte_6_LC_8_10_2/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_6_LC_8_10_2/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rTxDV_LC_7_10_5/lcout
Path End         : uartTxInst.rTxByte_7_LC_8_10_0/in1
Capture Clock    : uartTxInst.rTxByte_7_LC_8_10_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__596/I                                            ClkMux                         0              2073  RISE       1
I__596/O                                            ClkMux                       309              2381  RISE       1
rTxDV_LC_7_10_5/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rTxDV_LC_7_10_5/lcout               LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__207/I                            LocalMux                       0              2921   1066  FALL       1
I__207/O                            LocalMux                     309              3230   1066  FALL       1
I__212/I                            InMux                          0              3230   1066  FALL       1
I__212/O                            InMux                        217              3447   1066  FALL       1
uartTxInst.rTxByte_7_LC_8_10_0/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_7_LC_8_10_0/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_7_11_0/lcout
Path End         : uartTxInst.oSerial_LC_7_12_0/in1
Capture Clock    : uartTxInst.oSerial_LC_7_12_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_7_11_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_7_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__250/I                               LocalMux                       0              2921   1066  FALL       1
I__250/O                               LocalMux                     309              3230   1066  FALL       1
I__258/I                               InMux                          0              3230   1066  FALL       1
I__258/O                               InMux                        217              3447   1066  FALL       1
uartTxInst.oSerial_LC_7_12_0/in1       LogicCell40_SEQ_MODE_1001      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__603/I                                            ClkMux                         0              2073  RISE       1
I__603/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.oSerial_LC_7_12_0/clk                    LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_7_11_0/lcout
Path End         : uartTxInst.rBitIndex_0_LC_7_12_1/in2
Capture Clock    : uartTxInst.rBitIndex_0_LC_7_12_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_7_11_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_7_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__250/I                               LocalMux                       0              2921   1066  FALL       1
I__250/O                               LocalMux                     309              3230   1066  FALL       1
I__259/I                               InMux                          0              3230   1066  FALL       1
I__259/O                               InMux                        217              3447   1066  FALL       1
I__262/I                               CascadeMux                     0              3447   1066  FALL       1
I__262/O                               CascadeMux                     0              3447   1066  FALL       1
uartTxInst.rBitIndex_0_LC_7_12_1/in2   LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__603/I                                            ClkMux                         0              2073  RISE       1
I__603/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_0_LC_7_12_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_7_11_7/lcout
Path End         : uartTxInst.rBitIndex_0_LC_7_12_1/in0
Capture Clock    : uartTxInst.rBitIndex_0_LC_7_12_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_7_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__276/I                               LocalMux                       0              2921   1066  FALL       1
I__276/O                               LocalMux                     309              3230   1066  FALL       1
I__284/I                               InMux                          0              3230   1066  FALL       1
I__284/O                               InMux                        217              3447   1066  FALL       1
uartTxInst.rBitIndex_0_LC_7_12_1/in0   LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__603/I                                            ClkMux                         0              2073  RISE       1
I__603/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_0_LC_7_12_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_7_11_7/lcout
Path End         : uartTxInst.rTxState_0_LC_7_11_7/in3
Capture Clock    : uartTxInst.rTxState_0_LC_7_11_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_7_11_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__273/I                               LocalMux                       0              2921   1066  FALL       1
I__273/O                               LocalMux                     309              3230   1066  FALL       1
I__281/I                               InMux                          0              3230   1066  FALL       1
I__281/O                               InMux                        217              3447   1066  FALL       1
uartTxInst.rTxState_0_LC_7_11_7/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rDataReady_LC_8_10_7/lcout
Path End         : rRamAddress_0_LC_8_9_3/in0
Capture Clock    : rRamAddress_0_LC_8_9_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataReady_LC_8_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rDataReady_LC_8_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__435/I                               LocalMux                       0              2921   1066  FALL       1
I__435/O                               LocalMux                     309              3230   1066  FALL       1
I__441/I                               InMux                          0              3230   1066  FALL       1
I__441/O                               InMux                        217              3447   1066  FALL       1
rRamAddress_0_LC_8_9_3/in0             LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_0_LC_8_9_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rDataReady_LC_8_10_7/lcout
Path End         : rTxDV_LC_7_10_5/in3
Capture Clock    : rTxDV_LC_7_10_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataReady_LC_8_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rDataReady_LC_8_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__436/I                               LocalMux                       0              2921   1066  FALL       1
I__436/O                               LocalMux                     309              3230   1066  FALL       1
I__442/I                               InMux                          0              3230   1066  FALL       1
I__442/O                               InMux                        217              3447   1066  FALL       1
rTxDV_LC_7_10_5/in3                    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__596/I                                            ClkMux                         0              2073  RISE       1
I__596/O                                            ClkMux                       309              2381  RISE       1
rTxDV_LC_7_10_5/clk                                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_1_LC_9_11_0/lcout
Path End         : uartRxInst.rState_0_LC_9_11_2/in1
Capture Clock    : uartRxInst.rState_0_LC_9_11_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_1_LC_9_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__635/I                             LocalMux                       0              2921   1066  FALL       1
I__635/O                             LocalMux                     309              3230   1066  FALL       1
I__645/I                             InMux                          0              3230   1066  FALL       1
I__645/O                             InMux                        217              3447   1066  FALL       1
uartRxInst.rState_0_LC_9_11_2/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_0_LC_9_11_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_1_LC_9_11_0/lcout
Path End         : uartRxInst.rCycleCounter_6_LC_8_12_3/in2
Capture Clock    : uartRxInst.rCycleCounter_6_LC_8_12_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_1_LC_9_11_0/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__636/I                                  LocalMux                       0              2921   1066  FALL       1
I__636/O                                  LocalMux                     309              3230   1066  FALL       1
I__647/I                                  InMux                          0              3230   1066  FALL       1
I__647/O                                  InMux                        217              3447   1066  FALL       1
I__652/I                                  CascadeMux                     0              3447   1066  FALL       1
I__652/O                                  CascadeMux                     0              3447   1066  FALL       1
uartRxInst.rCycleCounter_6_LC_8_12_3/in2  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_6_LC_8_12_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_1_LC_9_11_0/lcout
Path End         : uartRxInst.rState_1_LC_9_11_0/in1
Capture Clock    : uartRxInst.rState_1_LC_9_11_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_1_LC_9_11_0/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__635/I                             LocalMux                       0              2921   1066  FALL       1
I__635/O                             LocalMux                     309              3230   1066  FALL       1
I__646/I                             InMux                          0              3230   1066  FALL       1
I__646/O                             InMux                        217              3447   1066  FALL       1
uartRxInst.rState_1_LC_9_11_0/in1    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_0_LC_9_11_2/lcout
Path End         : uartRxInst.rState_0_LC_9_11_2/in3
Capture Clock    : uartRxInst.rState_0_LC_9_11_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_0_LC_9_11_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_0_LC_9_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      13
I__678/I                             LocalMux                       0              2921   1066  FALL       1
I__678/O                             LocalMux                     309              3230   1066  FALL       1
I__687/I                             InMux                          0              3230   1066  FALL       1
I__687/O                             InMux                        217              3447   1066  FALL       1
uartRxInst.rState_0_LC_9_11_2/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_0_LC_9_11_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_0_LC_9_11_2/lcout
Path End         : uartRxInst.rDataReady_LC_8_10_7/in1
Capture Clock    : uartRxInst.rDataReady_LC_8_10_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_0_LC_9_11_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_0_LC_9_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      13
I__679/I                             LocalMux                       0              2921   1066  FALL       1
I__679/O                             LocalMux                     309              3230   1066  FALL       1
I__689/I                             InMux                          0              3230   1066  FALL       1
I__689/O                             InMux                        217              3447   1066  FALL       1
uartRxInst.rDataReady_LC_8_10_7/in1  LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataReady_LC_8_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_0_LC_9_11_2/lcout
Path End         : uartRxInst.rState_1_LC_9_11_0/in3
Capture Clock    : uartRxInst.rState_1_LC_9_11_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3447
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_0_LC_9_11_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_0_LC_9_11_2/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      13
I__678/I                             LocalMux                       0              2921   1066  FALL       1
I__678/O                             LocalMux                     309              3230   1066  FALL       1
I__688/I                             InMux                          0              3230   1066  FALL       1
I__688/O                             InMux                        217              3447   1066  FALL       1
uartRxInst.rState_1_LC_9_11_0/in3    LogicCell40_SEQ_MODE_1000      0              3447   1066  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rBitIndex_1_LC_7_11_3/lcout
Path End         : uartTxInst.rBitIndex_2_LC_8_10_5/in2
Capture Clock    : uartTxInst.rBitIndex_2_LC_8_10_5/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             793
------------------------------------------   ---- 
End-of-path arrival time (ps)                3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_1_LC_7_11_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rBitIndex_1_LC_7_11_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       4
I__322/I                                         LocalMux                       0              2921   1333  FALL       1
I__322/O                                         LocalMux                     309              3230   1333  FALL       1
I__325/I                                         InMux                          0              3230   1333  FALL       1
I__325/O                                         InMux                        217              3447   1333  FALL       1
uartTxInst.rBitIndex_RNIQ26S1_1_LC_8_10_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uartTxInst.rBitIndex_RNIQ26S1_1_LC_8_10_4/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__241/I                                         CascadeMux                     0              3714   1333  RISE       1
I__241/O                                         CascadeMux                     0              3714   1333  RISE       1
uartTxInst.rBitIndex_2_LC_8_10_5/in2             LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_2_LC_8_10_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_4_LC_8_9_7/lcout
Path End         : uartTxInst.rClkCount_7_LC_7_9_2/in2
Capture Clock    : uartTxInst.rClkCount_7_LC_7_9_2/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             793
------------------------------------------   ---- 
End-of-path arrival time (ps)                3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_8_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_4_LC_8_9_7/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__160/I                                     LocalMux                       0              2921   1333  FALL       1
I__160/O                                     LocalMux                     309              3230   1333  FALL       1
I__165/I                                     InMux                          0              3230   1333  FALL       1
I__165/O                                     InMux                        217              3447   1333  FALL       1
uartTxInst.rClkCount_RNO_0_7_LC_7_9_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uartTxInst.rClkCount_RNO_0_7_LC_7_9_1/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__104/I                                     CascadeMux                     0              3714   1333  RISE       1
I__104/O                                     CascadeMux                     0              3714   1333  RISE       1
uartTxInst.rClkCount_7_LC_7_9_2/in2          LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_7_LC_7_9_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_4_LC_8_9_7/lcout
Path End         : uartTxInst.rClkCount_6_LC_8_9_2/in2
Capture Clock    : uartTxInst.rClkCount_6_LC_8_9_2/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             793
------------------------------------------   ---- 
End-of-path arrival time (ps)                3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_8_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_4_LC_8_9_7/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__159/I                                     LocalMux                       0              2921   1066  FALL       1
I__159/O                                     LocalMux                     309              3230   1066  FALL       1
I__162/I                                     InMux                          0              3230   1333  FALL       1
I__162/O                                     InMux                        217              3447   1333  FALL       1
uartTxInst.rClkCount_RNO_0_6_LC_8_9_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uartTxInst.rClkCount_RNO_0_6_LC_8_9_1/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__204/I                                     CascadeMux                     0              3714   1333  RISE       1
I__204/O                                     CascadeMux                     0              3714   1333  RISE       1
uartTxInst.rClkCount_6_LC_8_9_2/in2          LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_6_LC_8_9_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_7_11_0/lcout
Path End         : uartTxInst.rClkCount_1_LC_7_10_1/in2
Capture Clock    : uartTxInst.rClkCount_1_LC_7_10_1/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             793
------------------------------------------   ---- 
End-of-path arrival time (ps)                3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_7_11_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_7_11_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__247/I                                       LocalMux                       0              2921   1333  FALL       1
I__247/O                                       LocalMux                     309              3230   1333  FALL       1
I__251/I                                       InMux                          0              3230   1333  FALL       1
I__251/O                                       InMux                        217              3447   1333  FALL       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__144/I                                       CascadeMux                     0              3714   1333  RISE       1
I__144/O                                       CascadeMux                     0              3714   1333  RISE       1
uartTxInst.rClkCount_1_LC_7_10_1/in2           LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__596/I                                            ClkMux                         0              2073  RISE       1
I__596/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_1_LC_7_10_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rBitIndex_1_LC_7_11_3/lcout
Path End         : uartTxInst.rBitIndex_1_LC_7_11_3/in2
Capture Clock    : uartTxInst.rBitIndex_1_LC_7_11_3/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             793
------------------------------------------   ---- 
End-of-path arrival time (ps)                3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_1_LC_7_11_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rBitIndex_1_LC_7_11_3/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       4
I__323/I                                      LocalMux                       0              2921   1333  FALL       1
I__323/O                                      LocalMux                     309              3230   1333  FALL       1
I__326/I                                      InMux                          0              3230   1333  FALL       1
I__326/O                                      InMux                        217              3447   1333  FALL       1
uartTxInst.rBitIndex_RNO_0_1_LC_7_11_2/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uartTxInst.rBitIndex_RNO_0_1_LC_7_11_2/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__156/I                                      CascadeMux                     0              3714   1333  RISE       1
I__156/O                                      CascadeMux                     0              3714   1333  RISE       1
uartTxInst.rBitIndex_1_LC_7_11_3/in2          LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_1_LC_7_11_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rBitIndex_1_LC_7_11_3/lcout
Path End         : uartTxInst.rTxState_0_LC_7_11_7/in2
Capture Clock    : uartTxInst.rTxState_0_LC_7_11_7/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             793
------------------------------------------   ---- 
End-of-path arrival time (ps)                3714
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_1_LC_7_11_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rBitIndex_1_LC_7_11_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       4
I__323/I                                     LocalMux                       0              2921   1333  FALL       1
I__323/O                                     LocalMux                     309              3230   1333  FALL       1
I__327/I                                     InMux                          0              3230   1333  FALL       1
I__327/O                                     InMux                        217              3447   1333  FALL       1
uartTxInst.rTxState_RNO_0_0_LC_7_11_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uartTxInst.rTxState_RNO_0_0_LC_7_11_6/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1333  RISE       1
I__153/I                                     CascadeMux                     0              3714   1333  RISE       1
I__153/O                                     CascadeMux                     0              3714   1333  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/in2          LogicCell40_SEQ_MODE_1000      0              3714   1333  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rDataCounter_1_LC_8_11_1/lcout
Path End         : uartRxInst.rDataCounter_1_LC_8_11_1/in2
Capture Clock    : uartRxInst.rDataCounter_1_LC_8_11_1/clk
Hold Constraint  : 0p
Path slack       : 1375p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             835
------------------------------------------   ---- 
End-of-path arrival time (ps)                3756
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__604/I                                            ClkMux                         0              2073  RISE       1
I__604/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataCounter_1_LC_8_11_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rDataCounter_1_LC_8_11_1/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1375  FALL       3
I__373/I                                         LocalMux                       0              2921   1375  FALL       1
I__373/O                                         LocalMux                     309              3230   1375  FALL       1
I__376/I                                         InMux                          0              3230   1375  FALL       1
I__376/O                                         InMux                        217              3447   1375  FALL       1
I__378/I                                         CascadeMux                     0              3447   1375  FALL       1
I__378/O                                         CascadeMux                     0              3447   1375  FALL       1
uartRxInst.rDataCounter_RNO_0_1_LC_8_11_0/in2    LogicCell40_SEQ_MODE_0000      0              3447   1375  FALL       1
uartRxInst.rDataCounter_RNO_0_1_LC_8_11_0/ltout  LogicCell40_SEQ_MODE_0000    309              3756   1375  RISE       1
I__205/I                                         CascadeMux                     0              3756   1375  RISE       1
I__205/O                                         CascadeMux                     0              3756   1375  RISE       1
uartRxInst.rDataCounter_1_LC_8_11_1/in2          LogicCell40_SEQ_MODE_1000      0              3756   1375  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__604/I                                            ClkMux                         0              2073  RISE       1
I__604/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataCounter_1_LC_8_11_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_2_LC_7_9_3/lcout
Path End         : uartTxInst.rClkCount_3_LC_7_9_5/in2
Capture Clock    : uartTxInst.rClkCount_3_LC_7_9_5/clk
Hold Constraint  : 0p
Path slack       : 1375p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             835
------------------------------------------   ---- 
End-of-path arrival time (ps)                3756
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_7_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_2_LC_7_9_3/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__119/I                                     LocalMux                       0              2921   1066  FALL       1
I__119/O                                     LocalMux                     309              3230   1066  FALL       1
I__123/I                                     InMux                          0              3230   1375  FALL       1
I__123/O                                     InMux                        217              3447   1375  FALL       1
I__126/I                                     CascadeMux                     0              3447   1375  FALL       1
I__126/O                                     CascadeMux                     0              3447   1375  FALL       1
uartTxInst.rClkCount_RNO_0_3_LC_7_9_4/in2    LogicCell40_SEQ_MODE_0000      0              3447   1375  FALL       1
uartTxInst.rClkCount_RNO_0_3_LC_7_9_4/ltout  LogicCell40_SEQ_MODE_0000    309              3756   1375  RISE       1
I__103/I                                     CascadeMux                     0              3756   1375  RISE       1
I__103/O                                     CascadeMux                     0              3756   1375  RISE       1
uartTxInst.rClkCount_3_LC_7_9_5/in2          LogicCell40_SEQ_MODE_1000      0              3756   1375  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_3_LC_7_9_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_5_LC_9_9_6/lcout
Path End         : rRamAddress_5_LC_9_9_6/in2
Capture Clock    : rRamAddress_5_LC_9_9_6/clk
Hold Constraint  : 0p
Path slack       : 1389p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             849
------------------------------------------   ---- 
End-of-path arrival time (ps)                3770
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__600/I                                            ClkMux                         0              2073  RISE       1
I__600/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_5_LC_9_9_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_5_LC_9_9_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1031  FALL       2
I__478/I                                            LocalMux                       0              2921   1389  FALL       1
I__478/O                                            LocalMux                     309              3230   1389  FALL       1
I__480/I                                            InMux                          0              3230   1389  FALL       1
I__480/O                                            InMux                        217              3447   1389  FALL       1
pEcho_rRamAddress_2_cry_4_c_RNID60R_LC_9_9_5/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
pEcho_rRamAddress_2_cry_4_c_RNID60R_LC_9_9_5/ltout  LogicCell40_SEQ_MODE_0000    323              3770   1389  RISE       1
I__483/I                                            CascadeMux                     0              3770   1389  RISE       1
I__483/O                                            CascadeMux                     0              3770   1389  RISE       1
rRamAddress_5_LC_9_9_6/in2                          LogicCell40_SEQ_MODE_1000      0              3770   1389  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__600/I                                            ClkMux                         0              2073  RISE       1
I__600/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_5_LC_9_9_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_1_LC_9_11_0/lcout
Path End         : uartRxInst.rCycleCounter_5_LC_8_12_2/in2
Capture Clock    : uartRxInst.rCycleCounter_5_LC_8_12_2/clk
Hold Constraint  : 0p
Path slack       : 1389p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             849
------------------------------------------   ---- 
End-of-path arrival time (ps)                3770
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_1_LC_9_11_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__632/I                                      LocalMux                       0              2921   1389  FALL       1
I__632/O                                      LocalMux                     309              3230   1389  FALL       1
I__642/I                                      InMux                          0              3230   1389  FALL       1
I__642/O                                      InMux                        217              3447   1389  FALL       1
uartRxInst.rState_RNIRJB_0_1_LC_8_12_1/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
uartRxInst.rState_RNIRJB_0_1_LC_8_12_1/ltout  LogicCell40_SEQ_MODE_0000    323              3770   1389  RISE       1
I__265/I                                      CascadeMux                     0              3770   1389  RISE       1
I__265/O                                      CascadeMux                     0              3770   1389  RISE       1
uartRxInst.rCycleCounter_5_LC_8_12_2/in2      LogicCell40_SEQ_MODE_1000      0              3770   1389  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_5_LC_8_12_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_4_LC_9_8_6/lcout
Path End         : ramInst.rramvalues_rramvalues_0_0_physical/WADDR[4]
Capture Clock    : ramInst.rramvalues_rramvalues_0_0_physical/WCLK
Hold Constraint  : 0p
Path slack       : 1403p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                    35
-------------------------------------------   ---- 
End-of-path required time (ps)                2416

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             898
------------------------------------------   ---- 
End-of-path arrival time (ps)                3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__595/I                                            ClkMux                         0              2073  RISE       1
I__595/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_4_LC_9_8_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_4_LC_9_8_6/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1403  FALL       2
I__390/I                                             Odrv4                          0              2921   1403  FALL       1
I__390/O                                             Odrv4                        372              3293   1403  FALL       1
I__392/I                                             LocalMux                       0              3293   1403  FALL       1
I__392/O                                             LocalMux                     309              3602   1403  FALL       1
I__393/I                                             InMux                          0              3602   1403  FALL       1
I__393/O                                             InMux                        217              3819   1403  FALL       1
I__394/I                                             CascadeMux                     0              3819   1403  FALL       1
I__394/O                                             CascadeMux                     0              3819   1403  FALL       1
ramInst.rramvalues_rramvalues_0_0_physical/WADDR[4]  SB_RAM40_4K                    0              3819   1403  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
i_Clk                                               core             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD         510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf      0              1918  RISE       1
I__592/O                                            gio2CtrlBuf      0              1918  RISE       1
I__593/I                                            GlobalMux        0              1918  RISE       1
I__593/O                                            GlobalMux      154              2073  RISE       1
I__602/I                                            ClkMux           0              2073  RISE       1
I__602/O                                            ClkMux         309              2381  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/WCLK     SB_RAM40_4K      0              2381  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_1_LC_8_9_6/lcout
Path End         : ramInst.rramvalues_rramvalues_0_0_physical/WADDR[1]
Capture Clock    : ramInst.rramvalues_rramvalues_0_0_physical/WCLK
Hold Constraint  : 0p
Path slack       : 1403p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                    35
-------------------------------------------   ---- 
End-of-path required time (ps)                2416

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             898
------------------------------------------   ---- 
End-of-path arrival time (ps)                3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_1_LC_8_9_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_1_LC_8_9_6/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1403  FALL       2
I__415/I                                             Odrv4                          0              2921   1403  FALL       1
I__415/O                                             Odrv4                        372              3293   1403  FALL       1
I__417/I                                             LocalMux                       0              3293   1403  FALL       1
I__417/O                                             LocalMux                     309              3602   1403  FALL       1
I__418/I                                             InMux                          0              3602   1403  FALL       1
I__418/O                                             InMux                        217              3819   1403  FALL       1
I__419/I                                             CascadeMux                     0              3819   1403  FALL       1
I__419/O                                             CascadeMux                     0              3819   1403  FALL       1
ramInst.rramvalues_rramvalues_0_0_physical/WADDR[1]  SB_RAM40_4K                    0              3819   1403  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
i_Clk                                               core             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD         510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf      0              1918  RISE       1
I__592/O                                            gio2CtrlBuf      0              1918  RISE       1
I__593/I                                            GlobalMux        0              1918  RISE       1
I__593/O                                            GlobalMux      154              2073  RISE       1
I__602/I                                            ClkMux           0              2073  RISE       1
I__602/O                                            ClkMux         309              2381  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/WCLK     SB_RAM40_4K      0              2381  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_2_LC_8_9_5/lcout
Path End         : ramInst.rramvalues_rramvalues_0_0_physical/WADDR[2]
Capture Clock    : ramInst.rramvalues_rramvalues_0_0_physical/WCLK
Hold Constraint  : 0p
Path slack       : 1403p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                    35
-------------------------------------------   ---- 
End-of-path required time (ps)                2416

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             898
------------------------------------------   ---- 
End-of-path arrival time (ps)                3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_2_LC_8_9_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_2_LC_8_9_5/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1403  FALL       2
I__403/I                                             Odrv4                          0              2921   1403  FALL       1
I__403/O                                             Odrv4                        372              3293   1403  FALL       1
I__405/I                                             LocalMux                       0              3293   1403  FALL       1
I__405/O                                             LocalMux                     309              3602   1403  FALL       1
I__406/I                                             InMux                          0              3602   1403  FALL       1
I__406/O                                             InMux                        217              3819   1403  FALL       1
I__407/I                                             CascadeMux                     0              3819   1403  FALL       1
I__407/O                                             CascadeMux                     0              3819   1403  FALL       1
ramInst.rramvalues_rramvalues_0_0_physical/WADDR[2]  SB_RAM40_4K                    0              3819   1403  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
i_Clk                                               core             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD         510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf      0              1918  RISE       1
I__592/O                                            gio2CtrlBuf      0              1918  RISE       1
I__593/I                                            GlobalMux        0              1918  RISE       1
I__593/O                                            GlobalMux      154              2073  RISE       1
I__602/I                                            ClkMux           0              2073  RISE       1
I__602/O                                            ClkMux         309              2381  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/WCLK     SB_RAM40_4K      0              2381  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_0_LC_8_9_3/lcout
Path End         : ramInst.rramvalues_rramvalues_0_0_physical/WADDR[0]
Capture Clock    : ramInst.rramvalues_rramvalues_0_0_physical/WCLK
Hold Constraint  : 0p
Path slack       : 1403p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                    35
-------------------------------------------   ---- 
End-of-path required time (ps)                2416

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             898
------------------------------------------   ---- 
End-of-path arrival time (ps)                3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_0_LC_8_9_3/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_0_LC_8_9_3/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__425/I                                             Odrv4                          0              2921   1403  FALL       1
I__425/O                                             Odrv4                        372              3293   1403  FALL       1
I__428/I                                             LocalMux                       0              3293   1403  FALL       1
I__428/O                                             LocalMux                     309              3602   1403  FALL       1
I__429/I                                             InMux                          0              3602   1403  FALL       1
I__429/O                                             InMux                        217              3819   1403  FALL       1
I__430/I                                             CascadeMux                     0              3819   1403  FALL       1
I__430/O                                             CascadeMux                     0              3819   1403  FALL       1
ramInst.rramvalues_rramvalues_0_0_physical/WADDR[0]  SB_RAM40_4K                    0              3819   1403  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
i_Clk                                               core             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD         510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf      0              1918  RISE       1
I__592/O                                            gio2CtrlBuf      0              1918  RISE       1
I__593/I                                            GlobalMux        0              1918  RISE       1
I__593/O                                            GlobalMux      154              2073  RISE       1
I__602/I                                            ClkMux           0              2073  RISE       1
I__602/O                                            ClkMux         309              2381  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/WCLK     SB_RAM40_4K      0              2381  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rTxByte_e_0_7_LC_9_10_3/lcout
Path End         : uartTxInst.rTxByte_7_LC_8_10_0/in2
Capture Clock    : uartTxInst.rTxByte_7_LC_8_10_0/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             898
------------------------------------------   ---- 
End-of-path arrival time (ps)                3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__605/I                                            ClkMux                         0              2073  RISE       1
I__605/O                                            ClkMux                       309              2381  RISE       1
rTxByte_e_0_7_LC_9_10_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rTxByte_e_0_7_LC_9_10_3/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       1
I__446/I                            Odrv4                          0              2921   1438  FALL       1
I__446/O                            Odrv4                        372              3293   1438  FALL       1
I__447/I                            LocalMux                       0              3293   1438  FALL       1
I__447/O                            LocalMux                     309              3602   1438  FALL       1
I__448/I                            InMux                          0              3602   1438  FALL       1
I__448/O                            InMux                        217              3819   1438  FALL       1
I__449/I                            CascadeMux                     0              3819   1438  FALL       1
I__449/O                            CascadeMux                     0              3819   1438  FALL       1
uartTxInst.rTxByte_7_LC_8_10_0/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_7_LC_8_10_0/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rTxByte_e_0_6_LC_9_10_2/lcout
Path End         : uartTxInst.rTxByte_6_LC_8_10_2/in2
Capture Clock    : uartTxInst.rTxByte_6_LC_8_10_2/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             898
------------------------------------------   ---- 
End-of-path arrival time (ps)                3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__605/I                                            ClkMux                         0              2073  RISE       1
I__605/O                                            ClkMux                       309              2381  RISE       1
rTxByte_e_0_6_LC_9_10_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rTxByte_e_0_6_LC_9_10_2/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       1
I__452/I                            Odrv4                          0              2921   1438  FALL       1
I__452/O                            Odrv4                        372              3293   1438  FALL       1
I__453/I                            LocalMux                       0              3293   1438  FALL       1
I__453/O                            LocalMux                     309              3602   1438  FALL       1
I__454/I                            InMux                          0              3602   1438  FALL       1
I__454/O                            InMux                        217              3819   1438  FALL       1
I__455/I                            CascadeMux                     0              3819   1438  FALL       1
I__455/O                            CascadeMux                     0              3819   1438  FALL       1
uartTxInst.rTxByte_6_LC_8_10_2/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_6_LC_8_10_2/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rTxByte_e_0_4_LC_9_10_0/lcout
Path End         : uartTxInst.rTxByte_4_LC_8_10_1/in2
Capture Clock    : uartTxInst.rTxByte_4_LC_8_10_1/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             898
------------------------------------------   ---- 
End-of-path arrival time (ps)                3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__605/I                                            ClkMux                         0              2073  RISE       1
I__605/O                                            ClkMux                       309              2381  RISE       1
rTxByte_e_0_4_LC_9_10_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rTxByte_e_0_4_LC_9_10_0/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1438  FALL       1
I__462/I                            Odrv4                          0              2921   1438  FALL       1
I__462/O                            Odrv4                        372              3293   1438  FALL       1
I__463/I                            LocalMux                       0              3293   1438  FALL       1
I__463/O                            LocalMux                     309              3602   1438  FALL       1
I__464/I                            InMux                          0              3602   1438  FALL       1
I__464/O                            InMux                        217              3819   1438  FALL       1
I__465/I                            CascadeMux                     0              3819   1438  FALL       1
I__465/O                            CascadeMux                     0              3819   1438  FALL       1
uartTxInst.rTxByte_4_LC_8_10_1/in2  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_4_LC_8_10_1/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_1_LC_9_11_0/lcout
Path End         : uartRxInst.rCycleCounter_3_LC_9_13_5/in1
Capture Clock    : uartRxInst.rCycleCounter_3_LC_9_13_5/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             898
------------------------------------------   ---- 
End-of-path arrival time (ps)                3819
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_1_LC_9_11_0/lcout       LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__633/I                                  Odrv4                          0              2921   1438  FALL       1
I__633/O                                  Odrv4                        372              3293   1438  FALL       1
I__643/I                                  LocalMux                       0              3293   1438  FALL       1
I__643/O                                  LocalMux                     309              3602   1438  FALL       1
I__651/I                                  InMux                          0              3602   1438  FALL       1
I__651/O                                  InMux                        217              3819   1438  FALL       1
uartRxInst.rCycleCounter_3_LC_9_13_5/in1  LogicCell40_SEQ_MODE_1000      0              3819   1438  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_3_LC_9_13_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_6_LC_8_12_3/lcout
Path End         : uartRxInst.rCycleCounter_7_LC_8_13_7/in3
Capture Clock    : uartRxInst.rCycleCounter_7_LC_8_13_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                             989
------------------------------------------   ---- 
End-of-path arrival time (ps)                3910
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_6_LC_8_12_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_6_LC_8_12_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       4
I__551/I                                             LocalMux                       0              2921   1529  FALL       1
I__551/O                                             LocalMux                     309              3230   1529  FALL       1
I__555/I                                             InMux                          0              3230   1529  FALL       1
I__555/O                                             InMux                        217              3447   1529  FALL       1
uartRxInst.rCycleCounter_RNO_0_6_LC_8_13_6/in1       LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
uartRxInst.rCycleCounter_RNO_0_6_LC_8_13_6/carryout  LogicCell40_SEQ_MODE_0000    245              3693   1529  FALL       1
I__431/I                                             InMux                          0              3693   1529  FALL       1
I__431/O                                             InMux                        217              3910   1529  FALL       1
uartRxInst.rCycleCounter_7_LC_8_13_7/in3             LogicCell40_SEQ_MODE_1000      0              3910   1529  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__608/I                                            ClkMux                         0              2073  RISE       1
I__608/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_7_LC_8_13_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_2_LC_9_13_1/lcout
Path End         : uartRxInst.rCycleCounter_3_LC_9_13_5/in2
Capture Clock    : uartRxInst.rCycleCounter_3_LC_9_13_5/clk
Hold Constraint  : 0p
Path slack       : 1641p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1101
------------------------------------------   ---- 
End-of-path arrival time (ps)                4022
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_2_LC_9_13_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_2_LC_9_13_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1641  FALL       4
I__576/I                                             LocalMux                       0              2921   1641  FALL       1
I__576/O                                             LocalMux                     309              3230   1641  FALL       1
I__580/I                                             InMux                          0              3230   1641  FALL       1
I__580/O                                             InMux                        217              3447   1641  FALL       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_LC_9_13_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_LC_9_13_3/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__674/I                                             CascadeMux                     0              3714   1641  RISE       1
I__674/O                                             CascadeMux                     0              3714   1641  RISE       1
uartRxInst.rState_RNINFJ73_1_LC_9_13_4/in2           LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
uartRxInst.rState_RNINFJ73_1_LC_9_13_4/ltout         LogicCell40_SEQ_MODE_0000    309              4022   1641  RISE       1
I__630/I                                             CascadeMux                     0              4022   1641  RISE       1
I__630/O                                             CascadeMux                     0              4022   1641  RISE       1
uartRxInst.rCycleCounter_3_LC_9_13_5/in2             LogicCell40_SEQ_MODE_1000      0              4022   1641  RISE       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_3_LC_9_13_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rDataReady_LC_8_10_7/lcout
Path End         : rTxByte_e_0_7_LC_9_10_3/ce
Capture Clock    : rTxByte_e_0_7_LC_9_10_3/clk
Hold Constraint  : 0p
Path slack       : 1775p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1235
------------------------------------------   ---- 
End-of-path arrival time (ps)                4156
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataReady_LC_8_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rDataReady_LC_8_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__437/I                               Odrv4                          0              2921   1774  FALL       1
I__437/O                               Odrv4                        372              3293   1774  FALL       1
I__443/I                               LocalMux                       0              3293   1774  FALL       1
I__443/O                               LocalMux                     309              3602   1774  FALL       1
I__445/I                               CEMux                          0              3602   1774  FALL       1
I__445/O                               CEMux                        554              4156   1774  FALL       1
rTxByte_e_0_7_LC_9_10_3/ce             LogicCell40_SEQ_MODE_1000      0              4156   1774  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__605/I                                            ClkMux                         0              2073  RISE       1
I__605/O                                            ClkMux                       309              2381  RISE       1
rTxByte_e_0_7_LC_9_10_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rDataReady_LC_8_10_7/lcout
Path End         : rTxByte_e_0_6_LC_9_10_2/ce
Capture Clock    : rTxByte_e_0_6_LC_9_10_2/clk
Hold Constraint  : 0p
Path slack       : 1775p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1235
------------------------------------------   ---- 
End-of-path arrival time (ps)                4156
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataReady_LC_8_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rDataReady_LC_8_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__437/I                               Odrv4                          0              2921   1774  FALL       1
I__437/O                               Odrv4                        372              3293   1774  FALL       1
I__443/I                               LocalMux                       0              3293   1774  FALL       1
I__443/O                               LocalMux                     309              3602   1774  FALL       1
I__445/I                               CEMux                          0              3602   1774  FALL       1
I__445/O                               CEMux                        554              4156   1774  FALL       1
rTxByte_e_0_6_LC_9_10_2/ce             LogicCell40_SEQ_MODE_1000      0              4156   1774  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__605/I                                            ClkMux                         0              2073  RISE       1
I__605/O                                            ClkMux                       309              2381  RISE       1
rTxByte_e_0_6_LC_9_10_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rDataReady_LC_8_10_7/lcout
Path End         : rTxByte_e_0_5_LC_9_10_1/ce
Capture Clock    : rTxByte_e_0_5_LC_9_10_1/clk
Hold Constraint  : 0p
Path slack       : 1775p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1235
------------------------------------------   ---- 
End-of-path arrival time (ps)                4156
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataReady_LC_8_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rDataReady_LC_8_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__437/I                               Odrv4                          0              2921   1774  FALL       1
I__437/O                               Odrv4                        372              3293   1774  FALL       1
I__443/I                               LocalMux                       0              3293   1774  FALL       1
I__443/O                               LocalMux                     309              3602   1774  FALL       1
I__445/I                               CEMux                          0              3602   1774  FALL       1
I__445/O                               CEMux                        554              4156   1774  FALL       1
rTxByte_e_0_5_LC_9_10_1/ce             LogicCell40_SEQ_MODE_1000      0              4156   1774  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__605/I                                            ClkMux                         0              2073  RISE       1
I__605/O                                            ClkMux                       309              2381  RISE       1
rTxByte_e_0_5_LC_9_10_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rDataReady_LC_8_10_7/lcout
Path End         : rTxByte_e_0_4_LC_9_10_0/ce
Capture Clock    : rTxByte_e_0_4_LC_9_10_0/clk
Hold Constraint  : 0p
Path slack       : 1775p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1235
------------------------------------------   ---- 
End-of-path arrival time (ps)                4156
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataReady_LC_8_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rDataReady_LC_8_10_7/lcout  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__437/I                               Odrv4                          0              2921   1774  FALL       1
I__437/O                               Odrv4                        372              3293   1774  FALL       1
I__443/I                               LocalMux                       0              3293   1774  FALL       1
I__443/O                               LocalMux                     309              3602   1774  FALL       1
I__445/I                               CEMux                          0              3602   1774  FALL       1
I__445/O                               CEMux                        554              4156   1774  FALL       1
rTxByte_e_0_4_LC_9_10_0/ce             LogicCell40_SEQ_MODE_1000      0              4156   1774  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__605/I                                            ClkMux                         0              2073  RISE       1
I__605/O                                            ClkMux                       309              2381  RISE       1
rTxByte_e_0_4_LC_9_10_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rDataReady_LC_8_10_7/lcout
Path End         : ramInst.rramvalues_rramvalues_0_0_physical/RADDR[0]
Capture Clock    : ramInst.rramvalues_rramvalues_0_0_physical/RCLK
Hold Constraint  : 0p
Path slack       : 1824p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                    56
-------------------------------------------   ---- 
End-of-path required time (ps)                2437

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1340
------------------------------------------   ---- 
End-of-path arrival time (ps)                4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataReady_LC_8_10_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rDataReady_LC_8_10_7/lcout                LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__433/I                                             LocalMux                       0              2921   1823  FALL       1
I__433/O                                             LocalMux                     309              3230   1823  FALL       1
I__439/I                                             InMux                          0              3230   1823  FALL       1
I__439/O                                             InMux                        217              3447   1823  FALL       1
rRamAddress_RNIJ99L_0_LC_9_9_0/in3                   LogicCell40_SEQ_MODE_0000      0              3447   1823  FALL       1
rRamAddress_RNIJ99L_0_LC_9_9_0/lcout                 LogicCell40_SEQ_MODE_0000    288              3735   1823  FALL       1
I__420/I                                             LocalMux                       0              3735   1823  FALL       1
I__420/O                                             LocalMux                     309              4044   1823  FALL       1
I__421/I                                             InMux                          0              4044   1823  FALL       1
I__421/O                                             InMux                        217              4261   1823  FALL       1
I__422/I                                             CascadeMux                     0              4261   1823  FALL       1
I__422/O                                             CascadeMux                     0              4261   1823  FALL       1
ramInst.rramvalues_rramvalues_0_0_physical/RADDR[0]  SB_RAM40_4K                    0              4261   1823  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
i_Clk                                               core             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD         510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf      0              1918  RISE       1
I__592/O                                            gio2CtrlBuf      0              1918  RISE       1
I__593/I                                            GlobalMux        0              1918  RISE       1
I__593/O                                            GlobalMux      154              2073  RISE       1
I__601/I                                            ClkMux           0              2073  RISE       1
I__601/O                                            ClkMux         309              2381  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/RCLK     SB_RAM40_4K      0              2381  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rBitIndex_1_LC_7_11_3/lcout
Path End         : uartTxInst.rBitIndex_1_LC_7_11_3/in3
Capture Clock    : uartTxInst.rBitIndex_1_LC_7_11_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1340
------------------------------------------   ---- 
End-of-path arrival time (ps)                4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_1_LC_7_11_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rBitIndex_1_LC_7_11_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1333  FALL       4
I__322/I                                         LocalMux                       0              2921   1333  FALL       1
I__322/O                                         LocalMux                     309              3230   1333  FALL       1
I__325/I                                         InMux                          0              3230   1333  FALL       1
I__325/O                                         InMux                        217              3447   1333  FALL       1
uartTxInst.rBitIndex_RNIQ26S1_1_LC_8_10_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uartTxInst.rBitIndex_RNIQ26S1_1_LC_8_10_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__242/I                                         LocalMux                       0              3735   1880  FALL       1
I__242/O                                         LocalMux                     309              4044   1880  FALL       1
I__243/I                                         InMux                          0              4044   1880  FALL       1
I__243/O                                         InMux                        217              4261   1880  FALL       1
uartTxInst.rBitIndex_1_LC_7_11_3/in3             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_1_LC_7_11_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_7_11_0/lcout
Path End         : uartTxInst.rClkCount_0_LC_7_9_6/in1
Capture Clock    : uartTxInst.rClkCount_0_LC_7_9_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1340
------------------------------------------   ---- 
End-of-path arrival time (ps)                4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_7_11_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_7_11_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__247/I                                       LocalMux                       0              2921   1333  FALL       1
I__247/O                                       LocalMux                     309              3230   1333  FALL       1
I__251/I                                       InMux                          0              3230   1333  FALL       1
I__251/O                                       InMux                        217              3447   1333  FALL       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      15
I__214/I                                       LocalMux                       0              3735   1880  FALL       1
I__214/O                                       LocalMux                     309              4044   1880  FALL       1
I__220/I                                       InMux                          0              4044   1880  FALL       1
I__220/O                                       InMux                        217              4261   1880  FALL       1
uartTxInst.rClkCount_0_LC_7_9_6/in1            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_7_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_7_11_0/lcout
Path End         : uartTxInst.rClkCount_3_LC_7_9_5/in1
Capture Clock    : uartTxInst.rClkCount_3_LC_7_9_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1340
------------------------------------------   ---- 
End-of-path arrival time (ps)                4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_7_11_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_7_11_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__247/I                                       LocalMux                       0              2921   1333  FALL       1
I__247/O                                       LocalMux                     309              3230   1333  FALL       1
I__251/I                                       InMux                          0              3230   1333  FALL       1
I__251/O                                       InMux                        217              3447   1333  FALL       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      15
I__215/I                                       LocalMux                       0              3735   1880  FALL       1
I__215/O                                       LocalMux                     309              4044   1880  FALL       1
I__222/I                                       InMux                          0              4044   1880  FALL       1
I__222/O                                       InMux                        217              4261   1880  FALL       1
uartTxInst.rClkCount_3_LC_7_9_5/in1            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_3_LC_7_9_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_7_11_0/lcout
Path End         : uartTxInst.rClkCount_4_LC_8_9_7/in2
Capture Clock    : uartTxInst.rClkCount_4_LC_8_9_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1340
------------------------------------------   ---- 
End-of-path arrival time (ps)                4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_7_11_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_7_11_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__247/I                                       LocalMux                       0              2921   1333  FALL       1
I__247/O                                       LocalMux                     309              3230   1333  FALL       1
I__251/I                                       InMux                          0              3230   1333  FALL       1
I__251/O                                       InMux                        217              3447   1333  FALL       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      15
I__216/I                                       LocalMux                       0              3735   1880  FALL       1
I__216/O                                       LocalMux                     309              4044   1880  FALL       1
I__224/I                                       InMux                          0              4044   1880  FALL       1
I__224/O                                       InMux                        217              4261   1880  FALL       1
I__235/I                                       CascadeMux                     0              4261   1880  FALL       1
I__235/O                                       CascadeMux                     0              4261   1880  FALL       1
uartTxInst.rClkCount_4_LC_8_9_7/in2            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_8_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_7_11_0/lcout
Path End         : uartTxInst.rBitIndex_2_LC_8_10_5/in1
Capture Clock    : uartTxInst.rBitIndex_2_LC_8_10_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1340
------------------------------------------   ---- 
End-of-path arrival time (ps)                4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_7_11_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_7_11_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__247/I                                       LocalMux                       0              2921   1333  FALL       1
I__247/O                                       LocalMux                     309              3230   1333  FALL       1
I__251/I                                       InMux                          0              3230   1333  FALL       1
I__251/O                                       InMux                        217              3447   1333  FALL       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      15
I__217/I                                       LocalMux                       0              3735   1880  FALL       1
I__217/O                                       LocalMux                     309              4044   1880  FALL       1
I__227/I                                       InMux                          0              4044   1880  FALL       1
I__227/O                                       InMux                        217              4261   1880  FALL       1
uartTxInst.rBitIndex_2_LC_8_10_5/in1           LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_2_LC_8_10_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_7_11_0/lcout
Path End         : uartTxInst.rBitIndex_1_LC_7_11_3/in1
Capture Clock    : uartTxInst.rBitIndex_1_LC_7_11_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1340
------------------------------------------   ---- 
End-of-path arrival time (ps)                4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_7_11_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_7_11_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__247/I                                       LocalMux                       0              2921   1333  FALL       1
I__247/O                                       LocalMux                     309              3230   1333  FALL       1
I__251/I                                       InMux                          0              3230   1333  FALL       1
I__251/O                                       InMux                        217              3447   1333  FALL       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      15
I__218/I                                       LocalMux                       0              3735   1880  FALL       1
I__218/O                                       LocalMux                     309              4044   1880  FALL       1
I__232/I                                       InMux                          0              4044   1880  FALL       1
I__232/O                                       InMux                        217              4261   1880  FALL       1
uartTxInst.rBitIndex_1_LC_7_11_3/in1           LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_1_LC_7_11_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_7_11_0/lcout
Path End         : uartTxInst.rClkCount_2_LC_7_9_3/in2
Capture Clock    : uartTxInst.rClkCount_2_LC_7_9_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1340
------------------------------------------   ---- 
End-of-path arrival time (ps)                4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_7_11_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_7_11_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__247/I                                       LocalMux                       0              2921   1333  FALL       1
I__247/O                                       LocalMux                     309              3230   1333  FALL       1
I__251/I                                       InMux                          0              3230   1333  FALL       1
I__251/O                                       InMux                        217              3447   1333  FALL       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      15
I__214/I                                       LocalMux                       0              3735   1880  FALL       1
I__214/O                                       LocalMux                     309              4044   1880  FALL       1
I__221/I                                       InMux                          0              4044   1880  FALL       1
I__221/O                                       InMux                        217              4261   1880  FALL       1
I__234/I                                       CascadeMux                     0              4261   1880  FALL       1
I__234/O                                       CascadeMux                     0              4261   1880  FALL       1
uartTxInst.rClkCount_2_LC_7_9_3/in2            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_7_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_7_11_0/lcout
Path End         : uartTxInst.rClkCount_7_LC_7_9_2/in0
Capture Clock    : uartTxInst.rClkCount_7_LC_7_9_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1340
------------------------------------------   ---- 
End-of-path arrival time (ps)                4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_7_11_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_7_11_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__247/I                                       LocalMux                       0              2921   1333  FALL       1
I__247/O                                       LocalMux                     309              3230   1333  FALL       1
I__251/I                                       InMux                          0              3230   1333  FALL       1
I__251/O                                       InMux                        217              3447   1333  FALL       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      15
I__215/I                                       LocalMux                       0              3735   1880  FALL       1
I__215/O                                       LocalMux                     309              4044   1880  FALL       1
I__223/I                                       InMux                          0              4044   1880  FALL       1
I__223/O                                       InMux                        217              4261   1880  FALL       1
uartTxInst.rClkCount_7_LC_7_9_2/in0            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_7_LC_7_9_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_7_11_0/lcout
Path End         : uartTxInst.rClkCount_5_LC_8_9_4/in1
Capture Clock    : uartTxInst.rClkCount_5_LC_8_9_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1340
------------------------------------------   ---- 
End-of-path arrival time (ps)                4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_7_11_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_7_11_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__247/I                                       LocalMux                       0              2921   1333  FALL       1
I__247/O                                       LocalMux                     309              3230   1333  FALL       1
I__251/I                                       InMux                          0              3230   1333  FALL       1
I__251/O                                       InMux                        217              3447   1333  FALL       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      15
I__216/I                                       LocalMux                       0              3735   1880  FALL       1
I__216/O                                       LocalMux                     309              4044   1880  FALL       1
I__225/I                                       InMux                          0              4044   1880  FALL       1
I__225/O                                       InMux                        217              4261   1880  FALL       1
uartTxInst.rClkCount_5_LC_8_9_4/in1            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_7_11_0/lcout
Path End         : uartTxInst.rClkCount_6_LC_8_9_2/in3
Capture Clock    : uartTxInst.rClkCount_6_LC_8_9_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1340
------------------------------------------   ---- 
End-of-path arrival time (ps)                4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_7_11_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_7_11_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__247/I                                       LocalMux                       0              2921   1333  FALL       1
I__247/O                                       LocalMux                     309              3230   1333  FALL       1
I__251/I                                       InMux                          0              3230   1333  FALL       1
I__251/O                                       InMux                        217              3447   1333  FALL       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      15
I__216/I                                       LocalMux                       0              3735   1880  FALL       1
I__216/O                                       LocalMux                     309              4044   1880  FALL       1
I__226/I                                       InMux                          0              4044   1880  FALL       1
I__226/O                                       InMux                        217              4261   1880  FALL       1
uartTxInst.rClkCount_6_LC_8_9_2/in3            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_6_LC_8_9_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_7_11_0/lcout
Path End         : uartTxInst.rTxByte_4_LC_8_10_1/in1
Capture Clock    : uartTxInst.rTxByte_4_LC_8_10_1/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1340
------------------------------------------   ---- 
End-of-path arrival time (ps)                4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_7_11_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_7_11_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__247/I                                       LocalMux                       0              2921   1333  FALL       1
I__247/O                                       LocalMux                     309              3230   1333  FALL       1
I__251/I                                       InMux                          0              3230   1333  FALL       1
I__251/O                                       InMux                        217              3447   1333  FALL       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      15
I__217/I                                       LocalMux                       0              3735   1880  FALL       1
I__217/O                                       LocalMux                     309              4044   1880  FALL       1
I__228/I                                       InMux                          0              4044   1880  FALL       1
I__228/O                                       InMux                        217              4261   1880  FALL       1
uartTxInst.rTxByte_4_LC_8_10_1/in1             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_4_LC_8_10_1/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_7_11_0/lcout
Path End         : uartTxInst.rTxByte_5_LC_8_10_6/in0
Capture Clock    : uartTxInst.rTxByte_5_LC_8_10_6/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1340
------------------------------------------   ---- 
End-of-path arrival time (ps)                4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_7_11_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_7_11_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__247/I                                       LocalMux                       0              2921   1333  FALL       1
I__247/O                                       LocalMux                     309              3230   1333  FALL       1
I__251/I                                       InMux                          0              3230   1333  FALL       1
I__251/O                                       InMux                        217              3447   1333  FALL       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      15
I__217/I                                       LocalMux                       0              3735   1880  FALL       1
I__217/O                                       LocalMux                     309              4044   1880  FALL       1
I__229/I                                       InMux                          0              4044   1880  FALL       1
I__229/O                                       InMux                        217              4261   1880  FALL       1
uartTxInst.rTxByte_5_LC_8_10_6/in0             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_5_LC_8_10_6/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_7_11_0/lcout
Path End         : uartTxInst.rTxByte_6_LC_8_10_2/in0
Capture Clock    : uartTxInst.rTxByte_6_LC_8_10_2/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1340
------------------------------------------   ---- 
End-of-path arrival time (ps)                4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_7_11_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_7_11_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__247/I                                       LocalMux                       0              2921   1333  FALL       1
I__247/O                                       LocalMux                     309              3230   1333  FALL       1
I__251/I                                       InMux                          0              3230   1333  FALL       1
I__251/O                                       InMux                        217              3447   1333  FALL       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      15
I__217/I                                       LocalMux                       0              3735   1880  FALL       1
I__217/O                                       LocalMux                     309              4044   1880  FALL       1
I__230/I                                       InMux                          0              4044   1880  FALL       1
I__230/O                                       InMux                        217              4261   1880  FALL       1
uartTxInst.rTxByte_6_LC_8_10_2/in0             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_6_LC_8_10_2/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_7_11_0/lcout
Path End         : uartTxInst.rTxByte_7_LC_8_10_0/in0
Capture Clock    : uartTxInst.rTxByte_7_LC_8_10_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1340
------------------------------------------   ---- 
End-of-path arrival time (ps)                4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_7_11_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_7_11_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__247/I                                       LocalMux                       0              2921   1333  FALL       1
I__247/O                                       LocalMux                     309              3230   1333  FALL       1
I__251/I                                       InMux                          0              3230   1333  FALL       1
I__251/O                                       InMux                        217              3447   1333  FALL       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      15
I__217/I                                       LocalMux                       0              3735   1880  FALL       1
I__217/O                                       LocalMux                     309              4044   1880  FALL       1
I__231/I                                       InMux                          0              4044   1880  FALL       1
I__231/O                                       InMux                        217              4261   1880  FALL       1
uartTxInst.rTxByte_7_LC_8_10_0/in0             LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxByte_7_LC_8_10_0/clk                  LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_2_LC_7_9_3/lcout
Path End         : uartTxInst.rBitIndex_2_LC_8_10_5/in3
Capture Clock    : uartTxInst.rBitIndex_2_LC_8_10_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1340
------------------------------------------   ---- 
End-of-path arrival time (ps)                4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_7_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_2_LC_7_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__118/I                                        LocalMux                       0              2921   1880  FALL       1
I__118/O                                        LocalMux                     309              3230   1880  FALL       1
I__121/I                                        InMux                          0              3230   1880  FALL       1
I__121/O                                        InMux                        217              3447   1880  FALL       1
uartTxInst.rClkCount_RNI85BP_2_LC_7_10_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uartTxInst.rClkCount_RNI85BP_2_LC_7_10_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__237/I                                        LocalMux                       0              3735   1880  FALL       1
I__237/O                                        LocalMux                     309              4044   1880  FALL       1
I__239/I                                        InMux                          0              4044   1880  FALL       1
I__239/O                                        InMux                        217              4261   1880  FALL       1
uartTxInst.rBitIndex_2_LC_8_10_5/in3            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__599/I                                            ClkMux                         0              2073  RISE       1
I__599/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_2_LC_8_10_5/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_2_LC_7_9_3/lcout
Path End         : uartTxInst.rBitIndex_1_LC_7_11_3/in0
Capture Clock    : uartTxInst.rBitIndex_1_LC_7_11_3/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1340
------------------------------------------   ---- 
End-of-path arrival time (ps)                4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_2_LC_7_9_3/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_2_LC_7_9_3/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__118/I                                        LocalMux                       0              2921   1880  FALL       1
I__118/O                                        LocalMux                     309              3230   1880  FALL       1
I__121/I                                        InMux                          0              3230   1880  FALL       1
I__121/O                                        InMux                        217              3447   1880  FALL       1
uartTxInst.rClkCount_RNI85BP_2_LC_7_10_4/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uartTxInst.rClkCount_RNI85BP_2_LC_7_10_4/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       2
I__238/I                                        LocalMux                       0              3735   1880  FALL       1
I__238/O                                        LocalMux                     309              4044   1880  FALL       1
I__240/I                                        InMux                          0              4044   1880  FALL       1
I__240/O                                        InMux                        217              4261   1880  FALL       1
uartTxInst.rBitIndex_1_LC_7_11_3/in0            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_1_LC_7_11_3/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_3_LC_7_9_5/lcout
Path End         : uartTxInst.rClkCount_4_LC_8_9_7/in0
Capture Clock    : uartTxInst.rClkCount_4_LC_8_9_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1340
------------------------------------------   ---- 
End-of-path arrival time (ps)                4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_3_LC_7_9_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_3_LC_7_9_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__128/I                                       LocalMux                       0              2921   1066  FALL       1
I__128/O                                       LocalMux                     309              3230   1066  FALL       1
I__130/I                                       InMux                          0              3230   1641  FALL       1
I__130/O                                       InMux                        217              3447   1641  FALL       1
uartTxInst.rClkCount_RNIA4KC_3_LC_7_9_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
uartTxInst.rClkCount_RNIA4KC_3_LC_7_9_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       3
I__185/I                                       LocalMux                       0              3735   1880  FALL       1
I__185/O                                       LocalMux                     309              4044   1880  FALL       1
I__187/I                                       InMux                          0              4044   1880  FALL       1
I__187/O                                       InMux                        217              4261   1880  FALL       1
uartTxInst.rClkCount_4_LC_8_9_7/in0            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_8_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_3_LC_7_9_5/lcout
Path End         : uartTxInst.rClkCount_5_LC_8_9_4/in3
Capture Clock    : uartTxInst.rClkCount_5_LC_8_9_4/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1340
------------------------------------------   ---- 
End-of-path arrival time (ps)                4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_3_LC_7_9_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_3_LC_7_9_5/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       3
I__128/I                                       LocalMux                       0              2921   1066  FALL       1
I__128/O                                       LocalMux                     309              3230   1066  FALL       1
I__130/I                                       InMux                          0              3230   1641  FALL       1
I__130/O                                       InMux                        217              3447   1641  FALL       1
uartTxInst.rClkCount_RNIA4KC_3_LC_7_9_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
uartTxInst.rClkCount_RNIA4KC_3_LC_7_9_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       3
I__185/I                                       LocalMux                       0              3735   1880  FALL       1
I__185/O                                       LocalMux                     309              4044   1880  FALL       1
I__188/I                                       InMux                          0              4044   1880  FALL       1
I__188/O                                       InMux                        217              4261   1880  FALL       1
uartTxInst.rClkCount_5_LC_8_9_4/in3            LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_5_LC_8_9_4/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_7_11_7/lcout
Path End         : uartTxInst.oSerial_LC_7_12_0/in3
Capture Clock    : uartTxInst.oSerial_LC_7_12_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1340
------------------------------------------   ---- 
End-of-path arrival time (ps)                4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_7_11_7/lcout     LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__275/I                                  LocalMux                       0              2921   1880  FALL       1
I__275/O                                  LocalMux                     309              3230   1880  FALL       1
I__283/I                                  InMux                          0              3230   1880  FALL       1
I__283/O                                  InMux                        217              3447   1880  FALL       1
uartTxInst.oSerial_RNO_0_LC_8_11_6/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uartTxInst.oSerial_RNO_0_LC_8_11_6/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__270/I                                  LocalMux                       0              3735   1880  FALL       1
I__270/O                                  LocalMux                     309              4044   1880  FALL       1
I__271/I                                  InMux                          0              4044   1880  FALL       1
I__271/O                                  InMux                        217              4261   1880  FALL       1
uartTxInst.oSerial_LC_7_12_0/in3          LogicCell40_SEQ_MODE_1001      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__603/I                                            ClkMux                         0              2073  RISE       1
I__603/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.oSerial_LC_7_12_0/clk                    LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_0_LC_7_11_7/lcout
Path End         : uartTxInst.rTxState_0_LC_7_11_7/in1
Capture Clock    : uartTxInst.rTxState_0_LC_7_11_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1340
------------------------------------------   ---- 
End-of-path arrival time (ps)                4261
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_0_LC_7_11_7/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       8
I__273/I                                     LocalMux                       0              2921   1066  FALL       1
I__273/O                                     LocalMux                     309              3230   1066  FALL       1
I__279/I                                     InMux                          0              3230   1880  FALL       1
I__279/O                                     InMux                        217              3447   1880  FALL       1
uartTxInst.rTxState_RNO_1_0_LC_7_11_5/in3    LogicCell40_SEQ_MODE_0000      0              3447   1880  FALL       1
uartTxInst.rTxState_RNO_1_0_LC_7_11_5/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL       1
I__154/I                                     LocalMux                       0              3735   1880  FALL       1
I__154/O                                     LocalMux                     309              4044   1880  FALL       1
I__155/I                                     InMux                          0              4044   1880  FALL       1
I__155/O                                     InMux                        217              4261   1880  FALL       1
uartTxInst.rTxState_0_LC_7_11_7/in1          LogicCell40_SEQ_MODE_1000      0              4261   1880  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_5_LC_9_9_6/lcout
Path End         : ramInst.rramvalues_rramvalues_0_0_physical/RADDR[5]
Capture Clock    : ramInst.rramvalues_rramvalues_0_0_physical/RCLK
Hold Constraint  : 0p
Path slack       : 1915p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                    56
-------------------------------------------   ---- 
End-of-path required time (ps)                2437

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__600/I                                            ClkMux                         0              2073  RISE       1
I__600/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_5_LC_9_9_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_5_LC_9_9_6/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1031  FALL       2
I__478/I                                             LocalMux                       0              2921   1389  FALL       1
I__478/O                                             LocalMux                     309              3230   1389  FALL       1
I__480/I                                             InMux                          0              3230   1389  FALL       1
I__480/O                                             InMux                        217              3447   1389  FALL       1
pEcho_rRamAddress_2_cry_4_c_RNID60R_LC_9_9_5/in1     LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
pEcho_rRamAddress_2_cry_4_c_RNID60R_LC_9_9_5/lcout   LogicCell40_SEQ_MODE_0000    379              3826   1915  FALL       1
I__379/I                                             LocalMux                       0              3826   1915  FALL       1
I__379/O                                             LocalMux                     309              4135   1915  FALL       1
I__380/I                                             InMux                          0              4135   1915  FALL       1
I__380/O                                             InMux                        217              4352   1915  FALL       1
I__381/I                                             CascadeMux                     0              4352   1915  FALL       1
I__381/O                                             CascadeMux                     0              4352   1915  FALL       1
ramInst.rramvalues_rramvalues_0_0_physical/RADDR[5]  SB_RAM40_4K                    0              4352   1915  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
i_Clk                                               core             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD         510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf      0              1918  RISE       1
I__592/O                                            gio2CtrlBuf      0              1918  RISE       1
I__593/I                                            GlobalMux        0              1918  RISE       1
I__593/O                                            GlobalMux      154              2073  RISE       1
I__601/I                                            ClkMux           0              2073  RISE       1
I__601/O                                            ClkMux         309              2381  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/RCLK     SB_RAM40_4K      0              2381  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_4_LC_9_8_6/lcout
Path End         : ramInst.rramvalues_rramvalues_0_0_physical/RADDR[4]
Capture Clock    : ramInst.rramvalues_rramvalues_0_0_physical/RCLK
Hold Constraint  : 0p
Path slack       : 1915p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                    56
-------------------------------------------   ---- 
End-of-path required time (ps)                2437

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__595/I                                            ClkMux                         0              2073  RISE       1
I__595/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_4_LC_9_8_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_4_LC_9_8_6/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1403  FALL       2
I__389/I                                             LocalMux                       0              2921   1795  FALL       1
I__389/O                                             LocalMux                     309              3230   1795  FALL       1
I__391/I                                             InMux                          0              3230   1795  FALL       1
I__391/O                                             InMux                        217              3447   1795  FALL       1
pEcho_rRamAddress_2_cry_3_c_RNIB3VQ_LC_9_9_4/in1     LogicCell40_SEQ_MODE_0000      0              3447   1795  FALL       1
pEcho_rRamAddress_2_cry_3_c_RNIB3VQ_LC_9_9_4/lcout   LogicCell40_SEQ_MODE_0000    379              3826   1915  FALL       2
I__385/I                                             LocalMux                       0              3826   1915  FALL       1
I__385/O                                             LocalMux                     309              4135   1915  FALL       1
I__387/I                                             InMux                          0              4135   1915  FALL       1
I__387/O                                             InMux                        217              4352   1915  FALL       1
I__388/I                                             CascadeMux                     0              4352   1915  FALL       1
I__388/O                                             CascadeMux                     0              4352   1915  FALL       1
ramInst.rramvalues_rramvalues_0_0_physical/RADDR[4]  SB_RAM40_4K                    0              4352   1915  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
i_Clk                                               core             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD         510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf      0              1918  RISE       1
I__592/O                                            gio2CtrlBuf      0              1918  RISE       1
I__593/I                                            GlobalMux        0              1918  RISE       1
I__593/O                                            GlobalMux      154              2073  RISE       1
I__601/I                                            ClkMux           0              2073  RISE       1
I__601/O                                            ClkMux         309              2381  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/RCLK     SB_RAM40_4K      0              2381  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_2_LC_8_9_5/lcout
Path End         : ramInst.rramvalues_rramvalues_0_0_physical/RADDR[2]
Capture Clock    : ramInst.rramvalues_rramvalues_0_0_physical/RCLK
Hold Constraint  : 0p
Path slack       : 1915p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                    56
-------------------------------------------   ---- 
End-of-path required time (ps)                2437

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_2_LC_8_9_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_2_LC_8_9_5/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1403  FALL       2
I__402/I                                             LocalMux                       0              2921   1915  FALL       1
I__402/O                                             LocalMux                     309              3230   1915  FALL       1
I__404/I                                             InMux                          0              3230   1915  FALL       1
I__404/O                                             InMux                        217              3447   1915  FALL       1
pEcho_rRamAddress_2_cry_1_c_RNI7TSQ_LC_9_9_2/in1     LogicCell40_SEQ_MODE_0000      0              3447   1915  FALL       1
pEcho_rRamAddress_2_cry_1_c_RNI7TSQ_LC_9_9_2/lcout   LogicCell40_SEQ_MODE_0000    379              3826   1915  FALL       2
I__398/I                                             LocalMux                       0              3826   1915  FALL       1
I__398/O                                             LocalMux                     309              4135   1915  FALL       1
I__400/I                                             InMux                          0              4135   1915  FALL       1
I__400/O                                             InMux                        217              4352   1915  FALL       1
I__401/I                                             CascadeMux                     0              4352   1915  FALL       1
I__401/O                                             CascadeMux                     0              4352   1915  FALL       1
ramInst.rramvalues_rramvalues_0_0_physical/RADDR[2]  SB_RAM40_4K                    0              4352   1915  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
i_Clk                                               core             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD         510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf      0              1918  RISE       1
I__592/O                                            gio2CtrlBuf      0              1918  RISE       1
I__593/I                                            GlobalMux        0              1918  RISE       1
I__593/O                                            GlobalMux      154              2073  RISE       1
I__601/I                                            ClkMux           0              2073  RISE       1
I__601/O                                            ClkMux         309              2381  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/RCLK     SB_RAM40_4K      0              2381  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_1_LC_8_9_6/lcout
Path End         : ramInst.rramvalues_rramvalues_0_0_physical/RADDR[1]
Capture Clock    : ramInst.rramvalues_rramvalues_0_0_physical/RCLK
Hold Constraint  : 0p
Path slack       : 1915p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                    56
-------------------------------------------   ---- 
End-of-path required time (ps)                2437

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_1_LC_8_9_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_1_LC_8_9_6/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1403  FALL       2
I__414/I                                             LocalMux                       0              2921   1915  FALL       1
I__414/O                                             LocalMux                     309              3230   1915  FALL       1
I__416/I                                             InMux                          0              3230   1915  FALL       1
I__416/O                                             InMux                        217              3447   1915  FALL       1
pEcho_rRamAddress_2_cry_0_c_RNI5QRQ_LC_9_9_1/in1     LogicCell40_SEQ_MODE_0000      0              3447   1915  FALL       1
pEcho_rRamAddress_2_cry_0_c_RNI5QRQ_LC_9_9_1/lcout   LogicCell40_SEQ_MODE_0000    379              3826   1915  FALL       2
I__410/I                                             LocalMux                       0              3826   1915  FALL       1
I__410/O                                             LocalMux                     309              4135   1915  FALL       1
I__412/I                                             InMux                          0              4135   1915  FALL       1
I__412/O                                             InMux                        217              4352   1915  FALL       1
I__413/I                                             CascadeMux                     0              4352   1915  FALL       1
I__413/O                                             CascadeMux                     0              4352   1915  FALL       1
ramInst.rramvalues_rramvalues_0_0_physical/RADDR[1]  SB_RAM40_4K                    0              4352   1915  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
i_Clk                                               core             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD         510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf      0              1918  RISE       1
I__592/O                                            gio2CtrlBuf      0              1918  RISE       1
I__593/I                                            GlobalMux        0              1918  RISE       1
I__593/O                                            GlobalMux      154              2073  RISE       1
I__601/I                                            ClkMux           0              2073  RISE       1
I__601/O                                            ClkMux         309              2381  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/RCLK     SB_RAM40_4K      0              2381  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_3_LC_9_9_7/lcout
Path End         : ramInst.rramvalues_rramvalues_0_0_physical/RADDR[3]
Capture Clock    : ramInst.rramvalues_rramvalues_0_0_physical/RCLK
Hold Constraint  : 0p
Path slack       : 1915p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                    56
-------------------------------------------   ---- 
End-of-path required time (ps)                2437

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__600/I                                            ClkMux                         0              2073  RISE       1
I__600/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_3_LC_9_9_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_3_LC_9_9_7/lcout                         LogicCell40_SEQ_MODE_1000    540              2921   1031  FALL       2
I__468/I                                             LocalMux                       0              2921   1901  FALL       1
I__468/O                                             LocalMux                     309              3230   1901  FALL       1
I__470/I                                             InMux                          0              3230   1901  FALL       1
I__470/O                                             InMux                        217              3447   1901  FALL       1
pEcho_rRamAddress_2_cry_2_c_RNI90UQ_LC_9_9_3/in1     LogicCell40_SEQ_MODE_0000      0              3447   1901  FALL       1
pEcho_rRamAddress_2_cry_2_c_RNI90UQ_LC_9_9_3/lcout   LogicCell40_SEQ_MODE_0000    379              3826   1915  FALL       2
I__474/I                                             LocalMux                       0              3826   1915  FALL       1
I__474/O                                             LocalMux                     309              4135   1915  FALL       1
I__476/I                                             InMux                          0              4135   1915  FALL       1
I__476/O                                             InMux                        217              4352   1915  FALL       1
I__477/I                                             CascadeMux                     0              4352   1915  FALL       1
I__477/O                                             CascadeMux                     0              4352   1915  FALL       1
ramInst.rramvalues_rramvalues_0_0_physical/RADDR[3]  SB_RAM40_4K                    0              4352   1915  FALL       1

Capture Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
i_Clk                                               core             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD         510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf      0              1918  RISE       1
I__592/O                                            gio2CtrlBuf      0              1918  RISE       1
I__593/I                                            GlobalMux        0              1918  RISE       1
I__593/O                                            GlobalMux      154              2073  RISE       1
I__601/I                                            ClkMux           0              2073  RISE       1
I__601/O                                            ClkMux         309              2381  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/RCLK     SB_RAM40_4K      0              2381  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_6_LC_8_12_3/lcout
Path End         : uartRxInst.rCycleCounter_6_LC_8_12_3/in3
Capture Clock    : uartRxInst.rCycleCounter_6_LC_8_12_3/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_6_LC_8_12_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_6_LC_8_12_3/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1529  FALL       4
I__551/I                                          LocalMux                       0              2921   1529  FALL       1
I__551/O                                          LocalMux                     309              3230   1529  FALL       1
I__555/I                                          InMux                          0              3230   1529  FALL       1
I__555/O                                          InMux                        217              3447   1529  FALL       1
uartRxInst.rCycleCounter_RNO_0_6_LC_8_13_6/in1    LogicCell40_SEQ_MODE_0000      0              3447   1529  FALL       1
uartRxInst.rCycleCounter_RNO_0_6_LC_8_13_6/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__329/I                                          LocalMux                       0              3826   1971  FALL       1
I__329/O                                          LocalMux                     309              4135   1971  FALL       1
I__330/I                                          InMux                          0              4135   1971  FALL       1
I__330/O                                          InMux                        217              4352   1971  FALL       1
uartRxInst.rCycleCounter_6_LC_8_12_3/in3          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_6_LC_8_12_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_4_LC_9_8_6/lcout
Path End         : rRamAddress_4_LC_9_8_6/in3
Capture Clock    : rRamAddress_4_LC_9_8_6/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__595/I                                            ClkMux                         0              2073  RISE       1
I__595/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_4_LC_9_8_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_4_LC_9_8_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1403  FALL       2
I__389/I                                            LocalMux                       0              2921   1795  FALL       1
I__389/O                                            LocalMux                     309              3230   1795  FALL       1
I__391/I                                            InMux                          0              3230   1795  FALL       1
I__391/O                                            InMux                        217              3447   1795  FALL       1
pEcho_rRamAddress_2_cry_3_c_RNIB3VQ_LC_9_9_4/in1    LogicCell40_SEQ_MODE_0000      0              3447   1795  FALL       1
pEcho_rRamAddress_2_cry_3_c_RNIB3VQ_LC_9_9_4/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1915  FALL       2
I__384/I                                            LocalMux                       0              3826   1971  FALL       1
I__384/O                                            LocalMux                     309              4135   1971  FALL       1
I__386/I                                            InMux                          0              4135   1971  FALL       1
I__386/O                                            InMux                        217              4352   1971  FALL       1
rRamAddress_4_LC_9_8_6/in3                          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__595/I                                            ClkMux                         0              2073  RISE       1
I__595/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_4_LC_9_8_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_2_LC_8_9_5/lcout
Path End         : rRamAddress_2_LC_8_9_5/in3
Capture Clock    : rRamAddress_2_LC_8_9_5/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_2_LC_8_9_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_2_LC_8_9_5/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1403  FALL       2
I__402/I                                            LocalMux                       0              2921   1915  FALL       1
I__402/O                                            LocalMux                     309              3230   1915  FALL       1
I__404/I                                            InMux                          0              3230   1915  FALL       1
I__404/O                                            InMux                        217              3447   1915  FALL       1
pEcho_rRamAddress_2_cry_1_c_RNI7TSQ_LC_9_9_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   1915  FALL       1
pEcho_rRamAddress_2_cry_1_c_RNI7TSQ_LC_9_9_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1915  FALL       2
I__397/I                                            LocalMux                       0              3826   1971  FALL       1
I__397/O                                            LocalMux                     309              4135   1971  FALL       1
I__399/I                                            InMux                          0              4135   1971  FALL       1
I__399/O                                            InMux                        217              4352   1971  FALL       1
rRamAddress_2_LC_8_9_5/in3                          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_2_LC_8_9_5/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_1_LC_8_9_6/lcout
Path End         : rRamAddress_1_LC_8_9_6/in3
Capture Clock    : rRamAddress_1_LC_8_9_6/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_1_LC_8_9_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_1_LC_8_9_6/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1403  FALL       2
I__414/I                                            LocalMux                       0              2921   1915  FALL       1
I__414/O                                            LocalMux                     309              3230   1915  FALL       1
I__416/I                                            InMux                          0              3230   1915  FALL       1
I__416/O                                            InMux                        217              3447   1915  FALL       1
pEcho_rRamAddress_2_cry_0_c_RNI5QRQ_LC_9_9_1/in1    LogicCell40_SEQ_MODE_0000      0              3447   1915  FALL       1
pEcho_rRamAddress_2_cry_0_c_RNI5QRQ_LC_9_9_1/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1915  FALL       2
I__409/I                                            LocalMux                       0              3826   1971  FALL       1
I__409/O                                            LocalMux                     309              4135   1971  FALL       1
I__411/I                                            InMux                          0              4135   1971  FALL       1
I__411/O                                            InMux                        217              4352   1971  FALL       1
rRamAddress_1_LC_8_9_6/in3                          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_1_LC_8_9_6/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : rRamAddress_3_LC_9_9_7/lcout
Path End         : rRamAddress_3_LC_9_9_7/in3
Capture Clock    : rRamAddress_3_LC_9_9_7/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__600/I                                            ClkMux                         0              2073  RISE       1
I__600/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_3_LC_9_9_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
rRamAddress_3_LC_9_9_7/lcout                        LogicCell40_SEQ_MODE_1000    540              2921   1031  FALL       2
I__468/I                                            LocalMux                       0              2921   1901  FALL       1
I__468/O                                            LocalMux                     309              3230   1901  FALL       1
I__470/I                                            InMux                          0              3230   1901  FALL       1
I__470/O                                            InMux                        217              3447   1901  FALL       1
pEcho_rRamAddress_2_cry_2_c_RNI90UQ_LC_9_9_3/in1    LogicCell40_SEQ_MODE_0000      0              3447   1901  FALL       1
pEcho_rRamAddress_2_cry_2_c_RNI90UQ_LC_9_9_3/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1915  FALL       2
I__473/I                                            LocalMux                       0              3826   1971  FALL       1
I__473/O                                            LocalMux                     309              4135   1971  FALL       1
I__475/I                                            InMux                          0              4135   1971  FALL       1
I__475/O                                            InMux                        217              4352   1971  FALL       1
rRamAddress_3_LC_9_9_7/in3                          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__600/I                                            ClkMux                         0              2073  RISE       1
I__600/O                                            ClkMux                       309              2381  RISE       1
rRamAddress_3_LC_9_9_7/clk                          LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_3_LC_9_13_5/lcout
Path End         : uartRxInst.rCycleCounter_3_LC_9_13_5/in3
Capture Clock    : uartRxInst.rCycleCounter_3_LC_9_13_5/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_3_LC_9_13_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_3_LC_9_13_5/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1697  FALL       4
I__558/I                                          LocalMux                       0              2921   1845  FALL       1
I__558/O                                          LocalMux                     309              3230   1845  FALL       1
I__562/I                                          InMux                          0              3230   1845  FALL       1
I__562/O                                          InMux                        217              3447   1845  FALL       1
uartRxInst.rCycleCounter_RNO_0_3_LC_8_13_3/in1    LogicCell40_SEQ_MODE_0000      0              3447   1845  FALL       1
uartRxInst.rCycleCounter_RNO_0_3_LC_8_13_3/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__628/I                                          LocalMux                       0              3826   1971  FALL       1
I__628/O                                          LocalMux                     309              4135   1971  FALL       1
I__629/I                                          InMux                          0              4135   1971  FALL       1
I__629/O                                          InMux                        217              4352   1971  FALL       1
uartRxInst.rCycleCounter_3_LC_9_13_5/in3          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_3_LC_9_13_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_5_LC_8_12_2/lcout
Path End         : uartRxInst.rCycleCounter_5_LC_8_12_2/in3
Capture Clock    : uartRxInst.rCycleCounter_5_LC_8_12_2/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_5_LC_8_12_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_5_LC_8_12_2/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1634  FALL       5
I__520/I                                          LocalMux                       0              2921   1634  FALL       1
I__520/O                                          LocalMux                     309              3230   1634  FALL       1
I__525/I                                          InMux                          0              3230   1634  FALL       1
I__525/O                                          InMux                        217              3447   1634  FALL       1
uartRxInst.rCycleCounter_RNO_0_5_LC_8_13_5/in1    LogicCell40_SEQ_MODE_0000      0              3447   1634  FALL       1
uartRxInst.rCycleCounter_RNO_0_5_LC_8_13_5/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__356/I                                          LocalMux                       0              3826   1971  FALL       1
I__356/O                                          LocalMux                     309              4135   1971  FALL       1
I__357/I                                          InMux                          0              4135   1971  FALL       1
I__357/O                                          InMux                        217              4352   1971  FALL       1
uartRxInst.rCycleCounter_5_LC_8_12_2/in3          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_5_LC_8_12_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_7_9_6/lcout
Path End         : uartTxInst.rTxState_0_LC_7_11_7/in0
Capture Clock    : uartTxInst.rTxState_0_LC_7_11_7/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_7_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_7_9_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__109/I                                        LocalMux                       0              2921   1066  FALL       1
I__109/O                                        LocalMux                     309              3230   1066  FALL       1
I__111/I                                        InMux                          0              3230   1971  FALL       1
I__111/O                                        InMux                        217              3447   1971  FALL       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      10
I__169/I                                        LocalMux                       0              3826   1971  FALL       1
I__169/O                                        LocalMux                     309              4135   1971  FALL       1
I__176/I                                        InMux                          0              4135   1971  FALL       1
I__176/O                                        InMux                        217              4352   1971  FALL       1
uartTxInst.rTxState_0_LC_7_11_7/in0             LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_0_LC_7_11_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_7_9_6/lcout
Path End         : uartTxInst.rClkCount_3_LC_7_9_5/in3
Capture Clock    : uartTxInst.rClkCount_3_LC_7_9_5/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_7_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_7_9_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__109/I                                        LocalMux                       0              2921   1066  FALL       1
I__109/O                                        LocalMux                     309              3230   1066  FALL       1
I__111/I                                        InMux                          0              3230   1971  FALL       1
I__111/O                                        InMux                        217              3447   1971  FALL       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      10
I__170/I                                        LocalMux                       0              3826   1971  FALL       1
I__170/O                                        LocalMux                     309              4135   1971  FALL       1
I__178/I                                        InMux                          0              4135   1971  FALL       1
I__178/O                                        InMux                        217              4352   1971  FALL       1
uartTxInst.rClkCount_3_LC_7_9_5/in3             LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_3_LC_7_9_5/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_7_9_6/lcout
Path End         : uartTxInst.rClkCount_6_LC_8_9_2/in1
Capture Clock    : uartTxInst.rClkCount_6_LC_8_9_2/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_7_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_7_9_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__109/I                                        LocalMux                       0              2921   1066  FALL       1
I__109/O                                        LocalMux                     309              3230   1066  FALL       1
I__111/I                                        InMux                          0              3230   1971  FALL       1
I__111/O                                        InMux                        217              3447   1971  FALL       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      10
I__171/I                                        LocalMux                       0              3826   1971  FALL       1
I__171/O                                        LocalMux                     309              4135   1971  FALL       1
I__179/I                                        InMux                          0              4135   1971  FALL       1
I__179/O                                        InMux                        217              4352   1971  FALL       1
uartTxInst.rClkCount_6_LC_8_9_2/in1             LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_6_LC_8_9_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_7_9_6/lcout
Path End         : uartTxInst.rClkCount_0_LC_7_9_6/in3
Capture Clock    : uartTxInst.rClkCount_0_LC_7_9_6/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_7_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_7_9_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__109/I                                        LocalMux                       0              2921   1066  FALL       1
I__109/O                                        LocalMux                     309              3230   1066  FALL       1
I__111/I                                        InMux                          0              3230   1971  FALL       1
I__111/O                                        InMux                        217              3447   1971  FALL       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      10
I__172/I                                        LocalMux                       0              3826   1971  FALL       1
I__172/O                                        LocalMux                     309              4135   1971  FALL       1
I__180/I                                        InMux                          0              4135   1971  FALL       1
I__180/O                                        InMux                        217              4352   1971  FALL       1
uartTxInst.rClkCount_0_LC_7_9_6/in3             LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_7_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_7_9_6/lcout
Path End         : uartTxInst.rClkCount_4_LC_8_9_7/in3
Capture Clock    : uartTxInst.rClkCount_4_LC_8_9_7/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_7_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_7_9_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__109/I                                        LocalMux                       0              2921   1066  FALL       1
I__109/O                                        LocalMux                     309              3230   1066  FALL       1
I__111/I                                        InMux                          0              3230   1971  FALL       1
I__111/O                                        InMux                        217              3447   1971  FALL       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      10
I__173/I                                        LocalMux                       0              3826   1971  FALL       1
I__173/O                                        LocalMux                     309              4135   1971  FALL       1
I__182/I                                        InMux                          0              4135   1971  FALL       1
I__182/O                                        InMux                        217              4352   1971  FALL       1
uartTxInst.rClkCount_4_LC_8_9_7/in3             LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__597/I                                            ClkMux                         0              2073  RISE       1
I__597/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_4_LC_8_9_7/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rDataCounter_1_LC_8_11_1/lcout
Path End         : uartRxInst.rDataCounter_2_LC_8_11_7/in1
Capture Clock    : uartRxInst.rDataCounter_2_LC_8_11_7/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__604/I                                            ClkMux                         0              2073  RISE       1
I__604/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataCounter_1_LC_8_11_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                         model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rDataCounter_1_LC_8_11_1/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1375  FALL       3
I__374/I                                         LocalMux                       0              2921   1971  FALL       1
I__374/O                                         LocalMux                     309              3230   1971  FALL       1
I__377/I                                         InMux                          0              3230   1971  FALL       1
I__377/O                                         InMux                        217              3447   1971  FALL       1
uartRxInst.rDataCounter_RNO_0_2_LC_8_12_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
uartRxInst.rDataCounter_RNO_0_2_LC_8_12_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__364/I                                         LocalMux                       0              3826   1971  FALL       1
I__364/O                                         LocalMux                     309              4135   1971  FALL       1
I__365/I                                         InMux                          0              4135   1971  FALL       1
I__365/O                                         InMux                        217              4352   1971  FALL       1
uartRxInst.rDataCounter_2_LC_8_11_7/in1          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__604/I                                            ClkMux                         0              2073  RISE       1
I__604/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataCounter_2_LC_8_11_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_4_LC_8_12_6/lcout
Path End         : uartRxInst.rDataCounter_0_LC_8_11_2/in3
Capture Clock    : uartRxInst.rDataCounter_0_LC_8_11_2/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_4_LC_8_12_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_4_LC_8_12_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__511/I                                             LocalMux                       0              2921   1971  FALL       1
I__511/O                                             LocalMux                     309              3230   1971  FALL       1
I__515/I                                             InMux                          0              3230   1971  FALL       1
I__515/O                                             InMux                        217              3447   1971  FALL       1
uartRxInst.rCycleCounter_RNISR773_4_LC_9_12_6/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
uartRxInst.rCycleCounter_RNISR773_4_LC_9_12_6/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       4
I__503/I                                             LocalMux                       0              3826   1971  FALL       1
I__503/O                                             LocalMux                     309              4135   1971  FALL       1
I__506/I                                             InMux                          0              4135   1971  FALL       1
I__506/O                                             InMux                        217              4352   1971  FALL       1
uartRxInst.rDataCounter_0_LC_8_11_2/in3              LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__604/I                                            ClkMux                         0              2073  RISE       1
I__604/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataCounter_0_LC_8_11_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_2_LC_9_13_1/lcout
Path End         : uartRxInst.rCycleCounter_2_LC_9_13_1/in1
Capture Clock    : uartRxInst.rCycleCounter_2_LC_9_13_1/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_2_LC_9_13_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_2_LC_9_13_1/lcout        LogicCell40_SEQ_MODE_1000    540              2921   1641  FALL       4
I__575/I                                          LocalMux                       0              2921   1950  FALL       1
I__575/O                                          LocalMux                     309              3230   1950  FALL       1
I__579/I                                          InMux                          0              3230   1950  FALL       1
I__579/O                                          InMux                        217              3447   1950  FALL       1
uartRxInst.rCycleCounter_RNO_0_2_LC_8_13_2/in1    LogicCell40_SEQ_MODE_0000      0              3447   1950  FALL       1
uartRxInst.rCycleCounter_RNO_0_2_LC_8_13_2/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       1
I__484/I                                          LocalMux                       0              3826   1971  FALL       1
I__484/O                                          LocalMux                     309              4135   1971  FALL       1
I__485/I                                          InMux                          0              4135   1971  FALL       1
I__485/O                                          InMux                        217              4352   1971  FALL       1
uartRxInst.rCycleCounter_2_LC_9_13_1/in1          LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_2_LC_9_13_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_1_LC_9_11_0/lcout
Path End         : uartRxInst.rDataCounter_1_LC_8_11_1/in3
Capture Clock    : uartRxInst.rDataCounter_1_LC_8_11_1/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_1_LC_9_11_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__631/I                                        LocalMux                       0              2921   1971  FALL       1
I__631/O                                        LocalMux                     309              3230   1971  FALL       1
I__640/I                                        InMux                          0              3230   1971  FALL       1
I__640/O                                        InMux                        217              3447   1971  FALL       1
uartRxInst.rState_RNIC6LK4_0_1_LC_9_12_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
uartRxInst.rState_RNIC6LK4_0_1_LC_9_12_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       3
I__494/I                                        LocalMux                       0              3826   1971  FALL       1
I__494/O                                        LocalMux                     309              4135   1971  FALL       1
I__495/I                                        InMux                          0              4135   1971  FALL       1
I__495/O                                        InMux                        217              4352   1971  FALL       1
uartRxInst.rDataCounter_1_LC_8_11_1/in3         LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__604/I                                            ClkMux                         0              2073  RISE       1
I__604/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataCounter_1_LC_8_11_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_7_9_6/lcout
Path End         : uartTxInst.rTxState_1_LC_7_11_0/in3
Capture Clock    : uartTxInst.rTxState_1_LC_7_11_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_7_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_7_9_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__109/I                                        LocalMux                       0              2921   1066  FALL       1
I__109/O                                        LocalMux                     309              3230   1066  FALL       1
I__111/I                                        InMux                          0              3230   1971  FALL       1
I__111/O                                        InMux                        217              3447   1971  FALL       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      10
I__169/I                                        LocalMux                       0              3826   1971  FALL       1
I__169/O                                        LocalMux                     309              4135   1971  FALL       1
I__177/I                                        InMux                          0              4135   1971  FALL       1
I__177/O                                        InMux                        217              4352   1971  FALL       1
uartTxInst.rTxState_1_LC_7_11_0/in3             LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_7_11_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_7_9_6/lcout
Path End         : uartTxInst.rClkCount_7_LC_7_9_2/in3
Capture Clock    : uartTxInst.rClkCount_7_LC_7_9_2/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_7_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_7_9_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__109/I                                        LocalMux                       0              2921   1066  FALL       1
I__109/O                                        LocalMux                     309              3230   1066  FALL       1
I__111/I                                        InMux                          0              3230   1971  FALL       1
I__111/O                                        InMux                        217              3447   1971  FALL       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      10
I__172/I                                        LocalMux                       0              3826   1971  FALL       1
I__172/O                                        LocalMux                     309              4135   1971  FALL       1
I__181/I                                        InMux                          0              4135   1971  FALL       1
I__181/O                                        InMux                        217              4352   1971  FALL       1
uartTxInst.rClkCount_7_LC_7_9_2/in3             LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_7_LC_7_9_2/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_1_LC_9_11_0/lcout
Path End         : uartRxInst.rDataCounter_0_LC_8_11_2/in2
Capture Clock    : uartRxInst.rDataCounter_0_LC_8_11_2/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_1_LC_9_11_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__631/I                                        LocalMux                       0              2921   1971  FALL       1
I__631/O                                        LocalMux                     309              3230   1971  FALL       1
I__640/I                                        InMux                          0              3230   1971  FALL       1
I__640/O                                        InMux                        217              3447   1971  FALL       1
uartRxInst.rState_RNIC6LK4_0_1_LC_9_12_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
uartRxInst.rState_RNIC6LK4_0_1_LC_9_12_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       3
I__494/I                                        LocalMux                       0              3826   1971  FALL       1
I__494/O                                        LocalMux                     309              4135   1971  FALL       1
I__496/I                                        InMux                          0              4135   1971  FALL       1
I__496/O                                        InMux                        217              4352   1971  FALL       1
I__498/I                                        CascadeMux                     0              4352   1971  FALL       1
I__498/O                                        CascadeMux                     0              4352   1971  FALL       1
uartRxInst.rDataCounter_0_LC_8_11_2/in2         LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__604/I                                            ClkMux                         0              2073  RISE       1
I__604/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataCounter_0_LC_8_11_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_1_LC_9_11_0/lcout
Path End         : uartRxInst.rDataCounter_2_LC_8_11_7/in3
Capture Clock    : uartRxInst.rDataCounter_2_LC_8_11_7/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_1_LC_9_11_0/lcout             LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__631/I                                        LocalMux                       0              2921   1971  FALL       1
I__631/O                                        LocalMux                     309              3230   1971  FALL       1
I__640/I                                        InMux                          0              3230   1971  FALL       1
I__640/O                                        InMux                        217              3447   1971  FALL       1
uartRxInst.rState_RNIC6LK4_0_1_LC_9_12_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
uartRxInst.rState_RNIC6LK4_0_1_LC_9_12_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       3
I__494/I                                        LocalMux                       0              3826   1971  FALL       1
I__494/O                                        LocalMux                     309              4135   1971  FALL       1
I__497/I                                        InMux                          0              4135   1971  FALL       1
I__497/O                                        InMux                        217              4352   1971  FALL       1
uartRxInst.rDataCounter_2_LC_8_11_7/in3         LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__604/I                                            ClkMux                         0              2073  RISE       1
I__604/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataCounter_2_LC_8_11_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_4_LC_8_12_6/lcout
Path End         : uartRxInst.rDataCounter_2_LC_8_11_7/in0
Capture Clock    : uartRxInst.rDataCounter_2_LC_8_11_7/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4352
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_4_LC_8_12_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_4_LC_8_12_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__511/I                                             LocalMux                       0              2921   1971  FALL       1
I__511/O                                             LocalMux                     309              3230   1971  FALL       1
I__515/I                                             InMux                          0              3230   1971  FALL       1
I__515/O                                             InMux                        217              3447   1971  FALL       1
uartRxInst.rCycleCounter_RNISR773_4_LC_9_12_6/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
uartRxInst.rCycleCounter_RNISR773_4_LC_9_12_6/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL       4
I__503/I                                             LocalMux                       0              3826   1971  FALL       1
I__503/O                                             LocalMux                     309              4135   1971  FALL       1
I__507/I                                             InMux                          0              4135   1971  FALL       1
I__507/O                                             InMux                        217              4352   1971  FALL       1
uartRxInst.rDataCounter_2_LC_8_11_7/in0              LogicCell40_SEQ_MODE_1000      0              4352   1971  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__604/I                                            ClkMux                         0              2073  RISE       1
I__604/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataCounter_2_LC_8_11_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_2_LC_9_13_1/lcout
Path End         : uartRxInst.rCycleCounter_2_LC_9_13_1/in3
Capture Clock    : uartRxInst.rCycleCounter_2_LC_9_13_1/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1670
------------------------------------------   ---- 
End-of-path arrival time (ps)                4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_2_LC_9_13_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_2_LC_9_13_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1641  FALL       4
I__576/I                                             LocalMux                       0              2921   1641  FALL       1
I__576/O                                             LocalMux                     309              3230   1641  FALL       1
I__580/I                                             InMux                          0              3230   1641  FALL       1
I__580/O                                             InMux                        217              3447   1641  FALL       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_LC_9_13_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_LC_9_13_3/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__674/I                                             CascadeMux                     0              3714   1641  RISE       1
I__674/O                                             CascadeMux                     0              3714   1641  RISE       1
uartRxInst.rState_RNINFJ73_1_LC_9_13_4/in2           LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
uartRxInst.rState_RNINFJ73_1_LC_9_13_4/lcout         LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       7
I__618/I                                             LocalMux                       0              4065   2209  FALL       1
I__618/O                                             LocalMux                     309              4373   2209  FALL       1
I__621/I                                             InMux                          0              4373   2209  FALL       1
I__621/O                                             InMux                        217              4591   2209  FALL       1
uartRxInst.rCycleCounter_2_LC_9_13_1/in3             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_2_LC_9_13_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_0_LC_9_13_6/lcout
Path End         : uartRxInst.rCycleCounter_7_LC_8_13_7/in0
Capture Clock    : uartRxInst.rCycleCounter_7_LC_8_13_7/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1670
------------------------------------------   ---- 
End-of-path arrival time (ps)                4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_0_LC_9_13_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_0_LC_9_13_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__612/I                                            LocalMux                       0              2921   2209  FALL       1
I__612/O                                            LocalMux                     309              3230   2209  FALL       1
I__617/I                                            InMux                          0              3230   2209  FALL       1
I__617/O                                            InMux                        217              3447   2209  FALL       1
uartRxInst.rCycleCounter_RNIAMVP_0_LC_9_12_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
uartRxInst.rCycleCounter_RNIAMVP_0_LC_9_12_1/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__539/I                                            CascadeMux                     0              3714   2209  RISE       1
I__539/O                                            CascadeMux                     0              3714   2209  RISE       1
i_UART_RX_ibuf_RNI5MUN3_LC_9_12_2/in2               LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
i_UART_RX_ibuf_RNI5MUN3_LC_9_12_2/lcout             LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       2
I__534/I                                            LocalMux                       0              4065   2209  FALL       1
I__534/O                                            LocalMux                     309              4373   2209  FALL       1
I__536/I                                            InMux                          0              4373   2209  FALL       1
I__536/O                                            InMux                        217              4591   2209  FALL       1
uartRxInst.rCycleCounter_7_LC_8_13_7/in0            LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__608/I                                            ClkMux                         0              2073  RISE       1
I__608/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_7_LC_8_13_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_0_LC_9_13_6/lcout
Path End         : uartRxInst.rCycleCounter_4_LC_8_12_6/in2
Capture Clock    : uartRxInst.rCycleCounter_4_LC_8_12_6/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1670
------------------------------------------   ---- 
End-of-path arrival time (ps)                4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_0_LC_9_13_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_0_LC_9_13_6/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__612/I                                            LocalMux                       0              2921   2209  FALL       1
I__612/O                                            LocalMux                     309              3230   2209  FALL       1
I__617/I                                            InMux                          0              3230   2209  FALL       1
I__617/O                                            InMux                        217              3447   2209  FALL       1
uartRxInst.rCycleCounter_RNIAMVP_0_LC_9_12_1/in3    LogicCell40_SEQ_MODE_0000      0              3447   2209  FALL       1
uartRxInst.rCycleCounter_RNIAMVP_0_LC_9_12_1/ltout  LogicCell40_SEQ_MODE_0000    267              3714   2209  RISE       1
I__539/I                                            CascadeMux                     0              3714   2209  RISE       1
I__539/O                                            CascadeMux                     0              3714   2209  RISE       1
i_UART_RX_ibuf_RNI5MUN3_LC_9_12_2/in2               LogicCell40_SEQ_MODE_0000      0              3714   2209  RISE       1
i_UART_RX_ibuf_RNI5MUN3_LC_9_12_2/lcout             LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       2
I__535/I                                            LocalMux                       0              4065   2209  FALL       1
I__535/O                                            LocalMux                     309              4373   2209  FALL       1
I__537/I                                            InMux                          0              4373   2209  FALL       1
I__537/O                                            InMux                        217              4591   2209  FALL       1
I__538/I                                            CascadeMux                     0              4591   2209  FALL       1
I__538/O                                            CascadeMux                     0              4591   2209  FALL       1
uartRxInst.rCycleCounter_4_LC_8_12_6/in2            LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_4_LC_8_12_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_2_LC_9_13_1/lcout
Path End         : uartRxInst.rCycleCounter_5_LC_8_12_2/in1
Capture Clock    : uartRxInst.rCycleCounter_5_LC_8_12_2/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1670
------------------------------------------   ---- 
End-of-path arrival time (ps)                4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_2_LC_9_13_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_2_LC_9_13_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1641  FALL       4
I__576/I                                             LocalMux                       0              2921   1641  FALL       1
I__576/O                                             LocalMux                     309              3230   1641  FALL       1
I__580/I                                             InMux                          0              3230   1641  FALL       1
I__580/O                                             InMux                        217              3447   1641  FALL       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_LC_9_13_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_LC_9_13_3/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__674/I                                             CascadeMux                     0              3714   1641  RISE       1
I__674/O                                             CascadeMux                     0              3714   1641  RISE       1
uartRxInst.rState_RNINFJ73_1_LC_9_13_4/in2           LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
uartRxInst.rState_RNINFJ73_1_LC_9_13_4/lcout         LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       7
I__619/I                                             LocalMux                       0              4065   2209  FALL       1
I__619/O                                             LocalMux                     309              4373   2209  FALL       1
I__624/I                                             InMux                          0              4373   2209  FALL       1
I__624/O                                             InMux                        217              4591   2209  FALL       1
uartRxInst.rCycleCounter_5_LC_8_12_2/in1             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_5_LC_8_12_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_2_LC_9_13_1/lcout
Path End         : uartRxInst.rCycleCounter_7_LC_8_13_7/in1
Capture Clock    : uartRxInst.rCycleCounter_7_LC_8_13_7/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1670
------------------------------------------   ---- 
End-of-path arrival time (ps)                4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_2_LC_9_13_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_2_LC_9_13_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1641  FALL       4
I__576/I                                             LocalMux                       0              2921   1641  FALL       1
I__576/O                                             LocalMux                     309              3230   1641  FALL       1
I__580/I                                             InMux                          0              3230   1641  FALL       1
I__580/O                                             InMux                        217              3447   1641  FALL       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_LC_9_13_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_LC_9_13_3/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__674/I                                             CascadeMux                     0              3714   1641  RISE       1
I__674/O                                             CascadeMux                     0              3714   1641  RISE       1
uartRxInst.rState_RNINFJ73_1_LC_9_13_4/in2           LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
uartRxInst.rState_RNINFJ73_1_LC_9_13_4/lcout         LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       7
I__620/I                                             LocalMux                       0              4065   2209  FALL       1
I__620/O                                             LocalMux                     309              4373   2209  FALL       1
I__627/I                                             InMux                          0              4373   2209  FALL       1
I__627/O                                             InMux                        217              4591   2209  FALL       1
uartRxInst.rCycleCounter_7_LC_8_13_7/in1             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__608/I                                            ClkMux                         0              2073  RISE       1
I__608/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_7_LC_8_13_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_2_LC_9_13_1/lcout
Path End         : uartRxInst.rCycleCounter_0_LC_9_13_6/in0
Capture Clock    : uartRxInst.rCycleCounter_0_LC_9_13_6/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1670
------------------------------------------   ---- 
End-of-path arrival time (ps)                4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_2_LC_9_13_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_2_LC_9_13_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1641  FALL       4
I__576/I                                             LocalMux                       0              2921   1641  FALL       1
I__576/O                                             LocalMux                     309              3230   1641  FALL       1
I__580/I                                             InMux                          0              3230   1641  FALL       1
I__580/O                                             InMux                        217              3447   1641  FALL       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_LC_9_13_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_LC_9_13_3/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__674/I                                             CascadeMux                     0              3714   1641  RISE       1
I__674/O                                             CascadeMux                     0              3714   1641  RISE       1
uartRxInst.rState_RNINFJ73_1_LC_9_13_4/in2           LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
uartRxInst.rState_RNINFJ73_1_LC_9_13_4/lcout         LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       7
I__618/I                                             LocalMux                       0              4065   2209  FALL       1
I__618/O                                             LocalMux                     309              4373   2209  FALL       1
I__622/I                                             InMux                          0              4373   2209  FALL       1
I__622/O                                             InMux                        217              4591   2209  FALL       1
uartRxInst.rCycleCounter_0_LC_9_13_6/in0             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_0_LC_9_13_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_2_LC_9_13_1/lcout
Path End         : uartRxInst.rCycleCounter_1_LC_9_13_0/in0
Capture Clock    : uartRxInst.rCycleCounter_1_LC_9_13_0/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1670
------------------------------------------   ---- 
End-of-path arrival time (ps)                4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_2_LC_9_13_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_2_LC_9_13_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1641  FALL       4
I__576/I                                             LocalMux                       0              2921   1641  FALL       1
I__576/O                                             LocalMux                     309              3230   1641  FALL       1
I__580/I                                             InMux                          0              3230   1641  FALL       1
I__580/O                                             InMux                        217              3447   1641  FALL       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_LC_9_13_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_LC_9_13_3/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__674/I                                             CascadeMux                     0              3714   1641  RISE       1
I__674/O                                             CascadeMux                     0              3714   1641  RISE       1
uartRxInst.rState_RNINFJ73_1_LC_9_13_4/in2           LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
uartRxInst.rState_RNINFJ73_1_LC_9_13_4/lcout         LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       7
I__618/I                                             LocalMux                       0              4065   2209  FALL       1
I__618/O                                             LocalMux                     309              4373   2209  FALL       1
I__623/I                                             InMux                          0              4373   2209  FALL       1
I__623/O                                             InMux                        217              4591   2209  FALL       1
uartRxInst.rCycleCounter_1_LC_9_13_0/in0             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_1_LC_9_13_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_2_LC_9_13_1/lcout
Path End         : uartRxInst.rCycleCounter_6_LC_8_12_3/in0
Capture Clock    : uartRxInst.rCycleCounter_6_LC_8_12_3/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1670
------------------------------------------   ---- 
End-of-path arrival time (ps)                4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_2_LC_9_13_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_2_LC_9_13_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1641  FALL       4
I__576/I                                             LocalMux                       0              2921   1641  FALL       1
I__576/O                                             LocalMux                     309              3230   1641  FALL       1
I__580/I                                             InMux                          0              3230   1641  FALL       1
I__580/O                                             InMux                        217              3447   1641  FALL       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_LC_9_13_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_LC_9_13_3/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__674/I                                             CascadeMux                     0              3714   1641  RISE       1
I__674/O                                             CascadeMux                     0              3714   1641  RISE       1
uartRxInst.rState_RNINFJ73_1_LC_9_13_4/in2           LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
uartRxInst.rState_RNINFJ73_1_LC_9_13_4/lcout         LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       7
I__619/I                                             LocalMux                       0              4065   2209  FALL       1
I__619/O                                             LocalMux                     309              4373   2209  FALL       1
I__625/I                                             InMux                          0              4373   2209  FALL       1
I__625/O                                             InMux                        217              4591   2209  FALL       1
uartRxInst.rCycleCounter_6_LC_8_12_3/in0             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_6_LC_8_12_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_2_LC_9_13_1/lcout
Path End         : uartRxInst.rCycleCounter_4_LC_8_12_6/in1
Capture Clock    : uartRxInst.rCycleCounter_4_LC_8_12_6/clk
Hold Constraint  : 0p
Path slack       : 2210p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1670
------------------------------------------   ---- 
End-of-path arrival time (ps)                4591
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_2_LC_9_13_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_2_LC_9_13_1/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1641  FALL       4
I__576/I                                             LocalMux                       0              2921   1641  FALL       1
I__576/O                                             LocalMux                     309              3230   1641  FALL       1
I__580/I                                             InMux                          0              3230   1641  FALL       1
I__580/O                                             InMux                        217              3447   1641  FALL       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_LC_9_13_3/in3    LogicCell40_SEQ_MODE_0000      0              3447   1641  FALL       1
uartRxInst.rCycleCounter_RNIMLJJ1_0_LC_9_13_3/ltout  LogicCell40_SEQ_MODE_0000    267              3714   1641  RISE       1
I__674/I                                             CascadeMux                     0              3714   1641  RISE       1
I__674/O                                             CascadeMux                     0              3714   1641  RISE       1
uartRxInst.rState_RNINFJ73_1_LC_9_13_4/in2           LogicCell40_SEQ_MODE_0000      0              3714   1641  RISE       1
uartRxInst.rState_RNINFJ73_1_LC_9_13_4/lcout         LogicCell40_SEQ_MODE_0000    351              4065   2209  FALL       7
I__619/I                                             LocalMux                       0              4065   2209  FALL       1
I__619/O                                             LocalMux                     309              4373   2209  FALL       1
I__626/I                                             InMux                          0              4373   2209  FALL       1
I__626/O                                             InMux                        217              4591   2209  FALL       1
uartRxInst.rCycleCounter_4_LC_8_12_6/in1             LogicCell40_SEQ_MODE_1000      0              4591   2209  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_4_LC_8_12_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_3_LC_9_13_5/lcout
Path End         : uartRxInst.rCycleCounter_4_LC_8_12_6/in3
Capture Clock    : uartRxInst.rCycleCounter_4_LC_8_12_6/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1803
------------------------------------------   ---- 
End-of-path arrival time (ps)                4724
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_3_LC_9_13_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_3_LC_9_13_5/lcout                  LogicCell40_SEQ_MODE_1000    540              2921   1697  FALL       4
I__558/I                                                    LocalMux                       0              2921   1845  FALL       1
I__558/O                                                    LocalMux                     309              3230   1845  FALL       1
I__562/I                                                    InMux                          0              3230   1845  FALL       1
I__562/O                                                    InMux                        217              3447   1845  FALL       1
uartRxInst.rCycleCounter_RNO_0_3_LC_8_13_3/in1              LogicCell40_SEQ_MODE_0000      0              3447   1845  FALL       1
uartRxInst.rCycleCounter_RNO_0_3_LC_8_13_3/carryout         LogicCell40_SEQ_MODE_0000    245              3693   1845  FALL       2
I__358/I                                                    InMux                          0              3693   2342  FALL       1
I__358/O                                                    InMux                        217              3910   2342  FALL       1
uartRxInst.rCycleCounter_cry_3_THRU_LUT4_0_LC_8_13_4/in3    LogicCell40_SEQ_MODE_0000      0              3910   2342  FALL       1
uartRxInst.rCycleCounter_cry_3_THRU_LUT4_0_LC_8_13_4/lcout  LogicCell40_SEQ_MODE_0000    288              4198   2342  FALL       1
I__359/I                                                    LocalMux                       0              4198   2342  FALL       1
I__359/O                                                    LocalMux                     309              4506   2342  FALL       1
I__360/I                                                    InMux                          0              4506   2342  FALL       1
I__360/O                                                    InMux                        217              4724   2342  FALL       1
uartRxInst.rCycleCounter_4_LC_8_12_6/in3                    LogicCell40_SEQ_MODE_1000      0              4724   2342  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_4_LC_8_12_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_1_LC_9_11_0/lcout
Path End         : uartRxInst.rCycleCounter_2_LC_9_13_1/in0
Capture Clock    : uartRxInst.rCycleCounter_2_LC_9_13_1/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1803
------------------------------------------   ---- 
End-of-path arrival time (ps)                4724
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_1_LC_9_11_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__632/I                                      LocalMux                       0              2921   1389  FALL       1
I__632/O                                      LocalMux                     309              3230   1389  FALL       1
I__642/I                                      InMux                          0              3230   1389  FALL       1
I__642/O                                      InMux                        217              3447   1389  FALL       1
uartRxInst.rState_RNIRJB_0_1_LC_8_12_1/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
uartRxInst.rState_RNIRJB_0_1_LC_8_12_1/lcout  LogicCell40_SEQ_MODE_0000    379              3826   2342  FALL       4
I__486/I                                      Odrv4                          0              3826   2342  FALL       1
I__486/O                                      Odrv4                        372              4198   2342  FALL       1
I__488/I                                      LocalMux                       0              4198   2342  FALL       1
I__488/O                                      LocalMux                     309              4506   2342  FALL       1
I__490/I                                      InMux                          0              4506   2342  FALL       1
I__490/O                                      InMux                        217              4724   2342  FALL       1
uartRxInst.rCycleCounter_2_LC_9_13_1/in0      LogicCell40_SEQ_MODE_1000      0              4724   2342  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_2_LC_9_13_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_7_9_6/lcout
Path End         : uartTxInst.oSerial_LC_7_12_0/in0
Capture Clock    : uartTxInst.oSerial_LC_7_12_0/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1803
------------------------------------------   ---- 
End-of-path arrival time (ps)                4724
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_7_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_7_9_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__109/I                                        LocalMux                       0              2921   1066  FALL       1
I__109/O                                        LocalMux                     309              3230   1066  FALL       1
I__111/I                                        InMux                          0              3230   1971  FALL       1
I__111/O                                        InMux                        217              3447   1971  FALL       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      10
I__168/I                                        Odrv4                          0              3826   2342  FALL       1
I__168/O                                        Odrv4                        372              4198   2342  FALL       1
I__174/I                                        LocalMux                       0              4198   2342  FALL       1
I__174/O                                        LocalMux                     309              4506   2342  FALL       1
I__183/I                                        InMux                          0              4506   2342  FALL       1
I__183/O                                        InMux                        217              4724   2342  FALL       1
uartTxInst.oSerial_LC_7_12_0/in0                LogicCell40_SEQ_MODE_1001      0              4724   2342  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__603/I                                            ClkMux                         0              2073  RISE       1
I__603/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.oSerial_LC_7_12_0/clk                    LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rCycleCounter_0_LC_9_13_6/lcout
Path End         : uartRxInst.rCycleCounter_1_LC_9_13_0/in1
Capture Clock    : uartRxInst.rCycleCounter_1_LC_9_13_0/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1803
------------------------------------------   ---- 
End-of-path arrival time (ps)                4724
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_0_LC_9_13_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                                    model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rCycleCounter_0_LC_9_13_6/lcout                  LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       5
I__611/I                                                    LocalMux                       0              2921   2160  FALL       1
I__611/O                                                    LocalMux                     309              3230   2160  FALL       1
I__616/I                                                    InMux                          0              3230   2160  FALL       1
I__616/O                                                    InMux                        217              3447   2160  FALL       1
uartRxInst.rCycleCounter_cry_c_0_LC_8_13_0/in1              LogicCell40_SEQ_MODE_0000      0              3447   2160  FALL       1
uartRxInst.rCycleCounter_cry_c_0_LC_8_13_0/carryout         LogicCell40_SEQ_MODE_0000    245              3693   2160  FALL       2
I__363/I                                                    InMux                          0              3693   2342  FALL       1
I__363/O                                                    InMux                        217              3910   2342  FALL       1
uartRxInst.rCycleCounter_cry_0_THRU_LUT4_0_LC_8_13_1/in3    LogicCell40_SEQ_MODE_0000      0              3910   2342  FALL       1
uartRxInst.rCycleCounter_cry_0_THRU_LUT4_0_LC_8_13_1/lcout  LogicCell40_SEQ_MODE_0000    288              4198   2342  FALL       1
I__492/I                                                    LocalMux                       0              4198   2342  FALL       1
I__492/O                                                    LocalMux                     309              4506   2342  FALL       1
I__493/I                                                    InMux                          0              4506   2342  FALL       1
I__493/O                                                    InMux                        217              4724   2342  FALL       1
uartRxInst.rCycleCounter_1_LC_9_13_0/in1                    LogicCell40_SEQ_MODE_1000      0              4724   2342  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_1_LC_9_13_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rClkCount_0_LC_7_9_6/lcout
Path End         : uartTxInst.rBitIndex_0_LC_7_12_1/in1
Capture Clock    : uartTxInst.rBitIndex_0_LC_7_12_1/clk
Hold Constraint  : 0p
Path slack       : 2343p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            1803
------------------------------------------   ---- 
End-of-path arrival time (ps)                4724
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__594/I                                            ClkMux                         0              2073  RISE       1
I__594/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rClkCount_0_LC_7_9_6/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rClkCount_0_LC_7_9_6/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       7
I__109/I                                        LocalMux                       0              2921   1066  FALL       1
I__109/O                                        LocalMux                     309              3230   1066  FALL       1
I__111/I                                        InMux                          0              3230   1971  FALL       1
I__111/O                                        InMux                        217              3447   1971  FALL       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/in1    LogicCell40_SEQ_MODE_0000      0              3447   1971  FALL       1
uartTxInst.rClkCount_RNI4P8P_2_LC_7_10_7/lcout  LogicCell40_SEQ_MODE_0000    379              3826   1971  FALL      10
I__168/I                                        Odrv4                          0              3826   2342  FALL       1
I__168/O                                        Odrv4                        372              4198   2342  FALL       1
I__174/I                                        LocalMux                       0              4198   2342  FALL       1
I__174/O                                        LocalMux                     309              4506   2342  FALL       1
I__184/I                                        InMux                          0              4506   2342  FALL       1
I__184/O                                        InMux                        217              4724   2342  FALL       1
uartTxInst.rBitIndex_0_LC_7_12_1/in1            LogicCell40_SEQ_MODE_1000      0              4724   2342  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__603/I                                            ClkMux                         0              2073  RISE       1
I__603/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_0_LC_7_12_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ramInst.rramvalues_rramvalues_0_0_physical/RDATA[3]
Path End         : rTxByte_e_0_7_LC_9_10_3/in3
Capture Clock    : rTxByte_e_0_7_LC_9_10_3/clk
Hold Constraint  : 0p
Path slack       : 2672p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                 2146
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                5053
 
Launch Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
i_Clk                                               core             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD         510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf      0              1918  RISE       1
I__592/O                                            gio2CtrlBuf      0              1918  RISE       1
I__593/I                                            GlobalMux        0              1918  RISE       1
I__593/O                                            GlobalMux      154              2073  RISE       1
I__601/I                                            ClkMux           0              2073  RISE       1
I__601/O                                            ClkMux         309              2381  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/RCLK     SB_RAM40_4K      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ramInst.rramvalues_rramvalues_0_0_physical/RDATA[3]  SB_RAM40_4K                 2146              4527   2672  FALL       1
I__450/I                                             LocalMux                       0              4527   2672  FALL       1
I__450/O                                             LocalMux                     309              4836   2672  FALL       1
I__451/I                                             InMux                          0              4836   2672  FALL       1
I__451/O                                             InMux                        217              5053   2672  FALL       1
rTxByte_e_0_7_LC_9_10_3/in3                          LogicCell40_SEQ_MODE_1000      0              5053   2672  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__605/I                                            ClkMux                         0              2073  RISE       1
I__605/O                                            ClkMux                       309              2381  RISE       1
rTxByte_e_0_7_LC_9_10_3/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ramInst.rramvalues_rramvalues_0_0_physical/RDATA[2]
Path End         : rTxByte_e_0_6_LC_9_10_2/in3
Capture Clock    : rTxByte_e_0_6_LC_9_10_2/clk
Hold Constraint  : 0p
Path slack       : 2672p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                 2146
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                5053
 
Launch Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
i_Clk                                               core             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD         510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf      0              1918  RISE       1
I__592/O                                            gio2CtrlBuf      0              1918  RISE       1
I__593/I                                            GlobalMux        0              1918  RISE       1
I__593/O                                            GlobalMux      154              2073  RISE       1
I__601/I                                            ClkMux           0              2073  RISE       1
I__601/O                                            ClkMux         309              2381  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/RCLK     SB_RAM40_4K      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ramInst.rramvalues_rramvalues_0_0_physical/RDATA[2]  SB_RAM40_4K                 2146              4527   2672  FALL       1
I__456/I                                             LocalMux                       0              4527   2672  FALL       1
I__456/O                                             LocalMux                     309              4836   2672  FALL       1
I__457/I                                             InMux                          0              4836   2672  FALL       1
I__457/O                                             InMux                        217              5053   2672  FALL       1
rTxByte_e_0_6_LC_9_10_2/in3                          LogicCell40_SEQ_MODE_1000      0              5053   2672  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__605/I                                            ClkMux                         0              2073  RISE       1
I__605/O                                            ClkMux                       309              2381  RISE       1
rTxByte_e_0_6_LC_9_10_2/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ramInst.rramvalues_rramvalues_0_0_physical/RDATA[1]
Path End         : rTxByte_e_0_5_LC_9_10_1/in3
Capture Clock    : rTxByte_e_0_5_LC_9_10_1/clk
Hold Constraint  : 0p
Path slack       : 2672p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                 2146
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                5053
 
Launch Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
i_Clk                                               core             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD         510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf      0              1918  RISE       1
I__592/O                                            gio2CtrlBuf      0              1918  RISE       1
I__593/I                                            GlobalMux        0              1918  RISE       1
I__593/O                                            GlobalMux      154              2073  RISE       1
I__601/I                                            ClkMux           0              2073  RISE       1
I__601/O                                            ClkMux         309              2381  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/RCLK     SB_RAM40_4K      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ramInst.rramvalues_rramvalues_0_0_physical/RDATA[1]  SB_RAM40_4K                 2146              4527   2672  FALL       1
I__460/I                                             LocalMux                       0              4527   2672  FALL       1
I__460/O                                             LocalMux                     309              4836   2672  FALL       1
I__461/I                                             InMux                          0              4836   2672  FALL       1
I__461/O                                             InMux                        217              5053   2672  FALL       1
rTxByte_e_0_5_LC_9_10_1/in3                          LogicCell40_SEQ_MODE_1000      0              5053   2672  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__605/I                                            ClkMux                         0              2073  RISE       1
I__605/O                                            ClkMux                       309              2381  RISE       1
rTxByte_e_0_5_LC_9_10_1/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ramInst.rramvalues_rramvalues_0_0_physical/RDATA[0]
Path End         : rTxByte_e_0_4_LC_9_10_0/in3
Capture Clock    : rTxByte_e_0_4_LC_9_10_0/clk
Hold Constraint  : 0p
Path slack       : 2672p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                 2146
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                5053
 
Launch Clock Path
pin name                                            model name   delay  cumulative delay  edge  Fanout
--------------------------------------------------  -----------  -----  ----------------  ----  ------
i_Clk                                               core             0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD         510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF      0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF   1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf      0              1918  RISE       1
I__592/O                                            gio2CtrlBuf      0              1918  RISE       1
I__593/I                                            GlobalMux        0              1918  RISE       1
I__593/O                                            GlobalMux      154              2073  RISE       1
I__601/I                                            ClkMux           0              2073  RISE       1
I__601/O                                            ClkMux         309              2381  RISE       1
ramInst.rramvalues_rramvalues_0_0_physical/RCLK     SB_RAM40_4K      0              2381  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
ramInst.rramvalues_rramvalues_0_0_physical/RDATA[0]  SB_RAM40_4K                 2146              4527   2672  FALL       1
I__466/I                                             LocalMux                       0              4527   2672  FALL       1
I__466/O                                             LocalMux                     309              4836   2672  FALL       1
I__467/I                                             InMux                          0              4836   2672  FALL       1
I__467/O                                             InMux                        217              5053   2672  FALL       1
rTxByte_e_0_4_LC_9_10_0/in3                          LogicCell40_SEQ_MODE_1000      0              5053   2672  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__605/I                                            ClkMux                         0              2073  RISE       1
I__605/O                                            ClkMux                       309              2381  RISE       1
rTxByte_e_0_4_LC_9_10_0/clk                         LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_1_LC_9_11_0/lcout
Path End         : uartRxInst.rCycleCounter_4_LC_8_12_6/ce
Capture Clock    : uartRxInst.rCycleCounter_4_LC_8_12_6/clk
Hold Constraint  : 0p
Path slack       : 2679p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2139
------------------------------------------   ---- 
End-of-path arrival time (ps)                5060
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_1_LC_9_11_0/lcout         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__632/I                                    LocalMux                       0              2921   1389  FALL       1
I__632/O                                    LocalMux                     309              3230   1389  FALL       1
I__641/I                                    InMux                          0              3230   2679  FALL       1
I__641/O                                    InMux                        217              3447   2679  FALL       1
uartRxInst.rState_RNIRJB_1_LC_8_12_5/in1    LogicCell40_SEQ_MODE_0000      0              3447   2679  FALL       1
uartRxInst.rState_RNIRJB_1_LC_8_12_5/lcout  LogicCell40_SEQ_MODE_0000    379              3826   2679  FALL       8
I__581/I                                    Odrv4                          0              3826   2679  FALL       1
I__581/O                                    Odrv4                        372              4198   2679  FALL       1
I__584/I                                    LocalMux                       0              4198   2679  FALL       1
I__584/O                                    LocalMux                     309              4506   2679  FALL       1
I__587/I                                    CEMux                          0              4506   2679  FALL       1
I__587/O                                    CEMux                        554              5060   2679  FALL       1
uartRxInst.rCycleCounter_4_LC_8_12_6/ce     LogicCell40_SEQ_MODE_1000      0              5060   2679  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_4_LC_8_12_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_1_LC_9_11_0/lcout
Path End         : uartRxInst.rCycleCounter_6_LC_8_12_3/ce
Capture Clock    : uartRxInst.rCycleCounter_6_LC_8_12_3/clk
Hold Constraint  : 0p
Path slack       : 2679p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2139
------------------------------------------   ---- 
End-of-path arrival time (ps)                5060
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_1_LC_9_11_0/lcout         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__632/I                                    LocalMux                       0              2921   1389  FALL       1
I__632/O                                    LocalMux                     309              3230   1389  FALL       1
I__641/I                                    InMux                          0              3230   2679  FALL       1
I__641/O                                    InMux                        217              3447   2679  FALL       1
uartRxInst.rState_RNIRJB_1_LC_8_12_5/in1    LogicCell40_SEQ_MODE_0000      0              3447   2679  FALL       1
uartRxInst.rState_RNIRJB_1_LC_8_12_5/lcout  LogicCell40_SEQ_MODE_0000    379              3826   2679  FALL       8
I__581/I                                    Odrv4                          0              3826   2679  FALL       1
I__581/O                                    Odrv4                        372              4198   2679  FALL       1
I__584/I                                    LocalMux                       0              4198   2679  FALL       1
I__584/O                                    LocalMux                     309              4506   2679  FALL       1
I__587/I                                    CEMux                          0              4506   2679  FALL       1
I__587/O                                    CEMux                        554              5060   2679  FALL       1
uartRxInst.rCycleCounter_6_LC_8_12_3/ce     LogicCell40_SEQ_MODE_1000      0              5060   2679  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_6_LC_8_12_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_1_LC_9_11_0/lcout
Path End         : uartRxInst.rCycleCounter_5_LC_8_12_2/ce
Capture Clock    : uartRxInst.rCycleCounter_5_LC_8_12_2/clk
Hold Constraint  : 0p
Path slack       : 2679p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2139
------------------------------------------   ---- 
End-of-path arrival time (ps)                5060
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_1_LC_9_11_0/lcout         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__632/I                                    LocalMux                       0              2921   1389  FALL       1
I__632/O                                    LocalMux                     309              3230   1389  FALL       1
I__641/I                                    InMux                          0              3230   2679  FALL       1
I__641/O                                    InMux                        217              3447   2679  FALL       1
uartRxInst.rState_RNIRJB_1_LC_8_12_5/in1    LogicCell40_SEQ_MODE_0000      0              3447   2679  FALL       1
uartRxInst.rState_RNIRJB_1_LC_8_12_5/lcout  LogicCell40_SEQ_MODE_0000    379              3826   2679  FALL       8
I__581/I                                    Odrv4                          0              3826   2679  FALL       1
I__581/O                                    Odrv4                        372              4198   2679  FALL       1
I__584/I                                    LocalMux                       0              4198   2679  FALL       1
I__584/O                                    LocalMux                     309              4506   2679  FALL       1
I__587/I                                    CEMux                          0              4506   2679  FALL       1
I__587/O                                    CEMux                        554              5060   2679  FALL       1
uartRxInst.rCycleCounter_5_LC_8_12_2/ce     LogicCell40_SEQ_MODE_1000      0              5060   2679  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_5_LC_8_12_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_7_11_0/lcout
Path End         : uartTxInst.rBitIndex_0_LC_7_12_1/sr
Capture Clock    : uartTxInst.rBitIndex_0_LC_7_12_1/clk
Hold Constraint  : 0p
Path slack       : 2757p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -197
-------------------------------------------   ---- 
End-of-path required time (ps)                2184

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2020
------------------------------------------   ---- 
End-of-path arrival time (ps)                4941
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_7_11_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_7_11_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__247/I                                       LocalMux                       0              2921   1333  FALL       1
I__247/O                                       LocalMux                     309              3230   1333  FALL       1
I__251/I                                       InMux                          0              3230   1333  FALL       1
I__251/O                                       InMux                        217              3447   1333  FALL       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      15
I__219/I                                       Odrv12                         0              3735   2757  FALL       1
I__219/O                                       Odrv12                       540              4275   2757  FALL       1
I__233/I                                       LocalMux                       0              4275   2757  FALL       1
I__233/O                                       LocalMux                     309              4584   2757  FALL       1
I__236/I                                       SRMux                          0              4584   2757  FALL       1
I__236/O                                       SRMux                        358              4941   2757  FALL       1
uartTxInst.rBitIndex_0_LC_7_12_1/sr            LogicCell40_SEQ_MODE_1000      0              4941   2757  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__603/I                                            ClkMux                         0              2073  RISE       1
I__603/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rBitIndex_0_LC_7_12_1/clk                LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.rTxState_1_LC_7_11_0/lcout
Path End         : uartTxInst.oSerial_LC_7_12_0/sr
Capture Clock    : uartTxInst.oSerial_LC_7_12_0/clk
Hold Constraint  : 0p
Path slack       : 2757p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -197
-------------------------------------------   ---- 
End-of-path required time (ps)                2184

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2020
------------------------------------------   ---- 
End-of-path arrival time (ps)                4941
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__598/I                                            ClkMux                         0              2073  RISE       1
I__598/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.rTxState_1_LC_7_11_0/clk                 LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.rTxState_1_LC_7_11_0/lcout          LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL       9
I__247/I                                       LocalMux                       0              2921   1333  FALL       1
I__247/O                                       LocalMux                     309              3230   1333  FALL       1
I__251/I                                       InMux                          0              3230   1333  FALL       1
I__251/O                                       InMux                        217              3447   1333  FALL       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/in3    LogicCell40_SEQ_MODE_0000      0              3447   1333  FALL       1
uartTxInst.rTxState_RNINSDP_0_LC_7_10_0/lcout  LogicCell40_SEQ_MODE_0000    288              3735   1880  FALL      15
I__219/I                                       Odrv12                         0              3735   2757  FALL       1
I__219/O                                       Odrv12                       540              4275   2757  FALL       1
I__233/I                                       LocalMux                       0              4275   2757  FALL       1
I__233/O                                       LocalMux                     309              4584   2757  FALL       1
I__236/I                                       SRMux                          0              4584   2757  FALL       1
I__236/O                                       SRMux                        358              4941   2757  FALL       1
uartTxInst.oSerial_LC_7_12_0/sr                LogicCell40_SEQ_MODE_1001      0              4941   2757  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__603/I                                            ClkMux                         0              2073  RISE       1
I__603/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.oSerial_LC_7_12_0/clk                    LogicCell40_SEQ_MODE_1001      0              2381  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_1_LC_9_11_0/lcout
Path End         : uartRxInst.rDataCounter_2_LC_8_11_7/sr
Capture Clock    : uartRxInst.rDataCounter_2_LC_8_11_7/clk
Hold Constraint  : 0p
Path slack       : 2848p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -197
-------------------------------------------   ---- 
End-of-path required time (ps)                2184

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2111
------------------------------------------   ---- 
End-of-path arrival time (ps)                5032
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_1_LC_9_11_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__632/I                                      LocalMux                       0              2921   1389  FALL       1
I__632/O                                      LocalMux                     309              3230   1389  FALL       1
I__642/I                                      InMux                          0              3230   1389  FALL       1
I__642/O                                      InMux                        217              3447   1389  FALL       1
uartRxInst.rState_RNIRJB_0_1_LC_8_12_1/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
uartRxInst.rState_RNIRJB_0_1_LC_8_12_1/lcout  LogicCell40_SEQ_MODE_0000    379              3826   2342  FALL       4
I__487/I                                      Odrv12                         0              3826   2849  FALL       1
I__487/O                                      Odrv12                       540              4366   2849  FALL       1
I__489/I                                      LocalMux                       0              4366   2849  FALL       1
I__489/O                                      LocalMux                     309              4675   2849  FALL       1
I__491/I                                      SRMux                          0              4675   2849  FALL       1
I__491/O                                      SRMux                        358              5032   2849  FALL       1
uartRxInst.rDataCounter_2_LC_8_11_7/sr        LogicCell40_SEQ_MODE_1000      0              5032   2849  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__604/I                                            ClkMux                         0              2073  RISE       1
I__604/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataCounter_2_LC_8_11_7/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_1_LC_9_11_0/lcout
Path End         : uartRxInst.rDataCounter_0_LC_8_11_2/sr
Capture Clock    : uartRxInst.rDataCounter_0_LC_8_11_2/clk
Hold Constraint  : 0p
Path slack       : 2848p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -197
-------------------------------------------   ---- 
End-of-path required time (ps)                2184

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2111
------------------------------------------   ---- 
End-of-path arrival time (ps)                5032
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_1_LC_9_11_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__632/I                                      LocalMux                       0              2921   1389  FALL       1
I__632/O                                      LocalMux                     309              3230   1389  FALL       1
I__642/I                                      InMux                          0              3230   1389  FALL       1
I__642/O                                      InMux                        217              3447   1389  FALL       1
uartRxInst.rState_RNIRJB_0_1_LC_8_12_1/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
uartRxInst.rState_RNIRJB_0_1_LC_8_12_1/lcout  LogicCell40_SEQ_MODE_0000    379              3826   2342  FALL       4
I__487/I                                      Odrv12                         0              3826   2849  FALL       1
I__487/O                                      Odrv12                       540              4366   2849  FALL       1
I__489/I                                      LocalMux                       0              4366   2849  FALL       1
I__489/O                                      LocalMux                     309              4675   2849  FALL       1
I__491/I                                      SRMux                          0              4675   2849  FALL       1
I__491/O                                      SRMux                        358              5032   2849  FALL       1
uartRxInst.rDataCounter_0_LC_8_11_2/sr        LogicCell40_SEQ_MODE_1000      0              5032   2849  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__604/I                                            ClkMux                         0              2073  RISE       1
I__604/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataCounter_0_LC_8_11_2/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_1_LC_9_11_0/lcout
Path End         : uartRxInst.rDataCounter_1_LC_8_11_1/sr
Capture Clock    : uartRxInst.rDataCounter_1_LC_8_11_1/clk
Hold Constraint  : 0p
Path slack       : 2848p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                  -197
-------------------------------------------   ---- 
End-of-path required time (ps)                2184

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2111
------------------------------------------   ---- 
End-of-path arrival time (ps)                5032
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_1_LC_9_11_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__632/I                                      LocalMux                       0              2921   1389  FALL       1
I__632/O                                      LocalMux                     309              3230   1389  FALL       1
I__642/I                                      InMux                          0              3230   1389  FALL       1
I__642/O                                      InMux                        217              3447   1389  FALL       1
uartRxInst.rState_RNIRJB_0_1_LC_8_12_1/in1    LogicCell40_SEQ_MODE_0000      0              3447   1389  FALL       1
uartRxInst.rState_RNIRJB_0_1_LC_8_12_1/lcout  LogicCell40_SEQ_MODE_0000    379              3826   2342  FALL       4
I__487/I                                      Odrv12                         0              3826   2849  FALL       1
I__487/O                                      Odrv12                       540              4366   2849  FALL       1
I__489/I                                      LocalMux                       0              4366   2849  FALL       1
I__489/O                                      LocalMux                     309              4675   2849  FALL       1
I__491/I                                      SRMux                          0              4675   2849  FALL       1
I__491/O                                      SRMux                        358              5032   2849  FALL       1
uartRxInst.rDataCounter_1_LC_8_11_1/sr        LogicCell40_SEQ_MODE_1000      0              5032   2849  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__604/I                                            ClkMux                         0              2073  RISE       1
I__604/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rDataCounter_1_LC_8_11_1/clk             LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_1_LC_9_11_0/lcout
Path End         : uartRxInst.rState_0_LC_9_11_2/ce
Capture Clock    : uartRxInst.rState_0_LC_9_11_2/clk
Hold Constraint  : 0p
Path slack       : 2883p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2343
------------------------------------------   ---- 
End-of-path arrival time (ps)                5264
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_1_LC_9_11_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__631/I                                      LocalMux                       0              2921   1971  FALL       1
I__631/O                                      LocalMux                     309              3230   1971  FALL       1
I__639/I                                      InMux                          0              3230   2883  FALL       1
I__639/O                                      InMux                        217              3447   2883  FALL       1
I__649/I                                      CascadeMux                     0              3447   2883  FALL       1
I__649/O                                      CascadeMux                     0              3447   2883  FALL       1
uartRxInst.rState_RNIC6LK4_1_LC_9_12_4/in2    LogicCell40_SEQ_MODE_0000      0              3447   2883  FALL       1
uartRxInst.rState_RNIC6LK4_1_LC_9_12_4/lcout  LogicCell40_SEQ_MODE_0000    351              3798   2883  FALL       2
I__527/I                                      Odrv4                          0              3798   2883  FALL       1
I__527/O                                      Odrv4                        372              4170   2883  FALL       1
I__528/I                                      Span4Mux_s3_h                  0              4170   2883  FALL       1
I__528/O                                      Span4Mux_s3_h                231              4401   2883  FALL       1
I__529/I                                      LocalMux                       0              4401   2883  FALL       1
I__529/O                                      LocalMux                     309              4710   2883  FALL       1
I__530/I                                      CEMux                          0              4710   2883  FALL       1
I__530/O                                      CEMux                        554              5264   2883  FALL       1
uartRxInst.rState_0_LC_9_11_2/ce              LogicCell40_SEQ_MODE_1000      0              5264   2883  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_0_LC_9_11_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_1_LC_9_11_0/lcout
Path End         : uartRxInst.rState_1_LC_9_11_0/ce
Capture Clock    : uartRxInst.rState_1_LC_9_11_0/clk
Hold Constraint  : 0p
Path slack       : 2883p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2343
------------------------------------------   ---- 
End-of-path arrival time (ps)                5264
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_1_LC_9_11_0/lcout           LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__631/I                                      LocalMux                       0              2921   1971  FALL       1
I__631/O                                      LocalMux                     309              3230   1971  FALL       1
I__639/I                                      InMux                          0              3230   2883  FALL       1
I__639/O                                      InMux                        217              3447   2883  FALL       1
I__649/I                                      CascadeMux                     0              3447   2883  FALL       1
I__649/O                                      CascadeMux                     0              3447   2883  FALL       1
uartRxInst.rState_RNIC6LK4_1_LC_9_12_4/in2    LogicCell40_SEQ_MODE_0000      0              3447   2883  FALL       1
uartRxInst.rState_RNIC6LK4_1_LC_9_12_4/lcout  LogicCell40_SEQ_MODE_0000    351              3798   2883  FALL       2
I__527/I                                      Odrv4                          0              3798   2883  FALL       1
I__527/O                                      Odrv4                        372              4170   2883  FALL       1
I__528/I                                      Span4Mux_s3_h                  0              4170   2883  FALL       1
I__528/O                                      Span4Mux_s3_h                231              4401   2883  FALL       1
I__529/I                                      LocalMux                       0              4401   2883  FALL       1
I__529/O                                      LocalMux                     309              4710   2883  FALL       1
I__530/I                                      CEMux                          0              4710   2883  FALL       1
I__530/O                                      CEMux                        554              5264   2883  FALL       1
uartRxInst.rState_1_LC_9_11_0/ce              LogicCell40_SEQ_MODE_1000      0              5264   2883  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_1_LC_9_11_0/lcout
Path End         : uartRxInst.rCycleCounter_7_LC_8_13_7/ce
Capture Clock    : uartRxInst.rCycleCounter_7_LC_8_13_7/clk
Hold Constraint  : 0p
Path slack       : 3051p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2511
------------------------------------------   ---- 
End-of-path arrival time (ps)                5432
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_1_LC_9_11_0/lcout         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__632/I                                    LocalMux                       0              2921   1389  FALL       1
I__632/O                                    LocalMux                     309              3230   1389  FALL       1
I__641/I                                    InMux                          0              3230   2679  FALL       1
I__641/O                                    InMux                        217              3447   2679  FALL       1
uartRxInst.rState_RNIRJB_1_LC_8_12_5/in1    LogicCell40_SEQ_MODE_0000      0              3447   2679  FALL       1
uartRxInst.rState_RNIRJB_1_LC_8_12_5/lcout  LogicCell40_SEQ_MODE_0000    379              3826   2679  FALL       8
I__582/I                                    Odrv4                          0              3826   3051  FALL       1
I__582/O                                    Odrv4                        372              4198   3051  FALL       1
I__585/I                                    Span4Mux_v                     0              4198   3051  FALL       1
I__585/O                                    Span4Mux_v                   372              4570   3051  FALL       1
I__588/I                                    LocalMux                       0              4570   3051  FALL       1
I__588/O                                    LocalMux                     309              4878   3051  FALL       1
I__590/I                                    CEMux                          0              4878   3051  FALL       1
I__590/O                                    CEMux                        554              5432   3051  FALL       1
uartRxInst.rCycleCounter_7_LC_8_13_7/ce     LogicCell40_SEQ_MODE_1000      0              5432   3051  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__608/I                                            ClkMux                         0              2073  RISE       1
I__608/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_7_LC_8_13_7/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_1_LC_9_11_0/lcout
Path End         : uartRxInst.rCycleCounter_0_LC_9_13_6/ce
Capture Clock    : uartRxInst.rCycleCounter_0_LC_9_13_6/clk
Hold Constraint  : 0p
Path slack       : 3051p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2511
------------------------------------------   ---- 
End-of-path arrival time (ps)                5432
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_1_LC_9_11_0/lcout         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__632/I                                    LocalMux                       0              2921   1389  FALL       1
I__632/O                                    LocalMux                     309              3230   1389  FALL       1
I__641/I                                    InMux                          0              3230   2679  FALL       1
I__641/O                                    InMux                        217              3447   2679  FALL       1
uartRxInst.rState_RNIRJB_1_LC_8_12_5/in1    LogicCell40_SEQ_MODE_0000      0              3447   2679  FALL       1
uartRxInst.rState_RNIRJB_1_LC_8_12_5/lcout  LogicCell40_SEQ_MODE_0000    379              3826   2679  FALL       8
I__583/I                                    Odrv4                          0              3826   3051  FALL       1
I__583/O                                    Odrv4                        372              4198   3051  FALL       1
I__586/I                                    Span4Mux_v                     0              4198   3051  FALL       1
I__586/O                                    Span4Mux_v                   372              4570   3051  FALL       1
I__589/I                                    LocalMux                       0              4570   3051  FALL       1
I__589/O                                    LocalMux                     309              4878   3051  FALL       1
I__591/I                                    CEMux                          0              4878   3051  FALL       1
I__591/O                                    CEMux                        554              5432   3051  FALL       1
uartRxInst.rCycleCounter_0_LC_9_13_6/ce     LogicCell40_SEQ_MODE_1000      0              5432   3051  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_0_LC_9_13_6/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_1_LC_9_11_0/lcout
Path End         : uartRxInst.rCycleCounter_3_LC_9_13_5/ce
Capture Clock    : uartRxInst.rCycleCounter_3_LC_9_13_5/clk
Hold Constraint  : 0p
Path slack       : 3051p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2511
------------------------------------------   ---- 
End-of-path arrival time (ps)                5432
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_1_LC_9_11_0/lcout         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__632/I                                    LocalMux                       0              2921   1389  FALL       1
I__632/O                                    LocalMux                     309              3230   1389  FALL       1
I__641/I                                    InMux                          0              3230   2679  FALL       1
I__641/O                                    InMux                        217              3447   2679  FALL       1
uartRxInst.rState_RNIRJB_1_LC_8_12_5/in1    LogicCell40_SEQ_MODE_0000      0              3447   2679  FALL       1
uartRxInst.rState_RNIRJB_1_LC_8_12_5/lcout  LogicCell40_SEQ_MODE_0000    379              3826   2679  FALL       8
I__583/I                                    Odrv4                          0              3826   3051  FALL       1
I__583/O                                    Odrv4                        372              4198   3051  FALL       1
I__586/I                                    Span4Mux_v                     0              4198   3051  FALL       1
I__586/O                                    Span4Mux_v                   372              4570   3051  FALL       1
I__589/I                                    LocalMux                       0              4570   3051  FALL       1
I__589/O                                    LocalMux                     309              4878   3051  FALL       1
I__591/I                                    CEMux                          0              4878   3051  FALL       1
I__591/O                                    CEMux                        554              5432   3051  FALL       1
uartRxInst.rCycleCounter_3_LC_9_13_5/ce     LogicCell40_SEQ_MODE_1000      0              5432   3051  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_3_LC_9_13_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_1_LC_9_11_0/lcout
Path End         : uartRxInst.rCycleCounter_2_LC_9_13_1/ce
Capture Clock    : uartRxInst.rCycleCounter_2_LC_9_13_1/clk
Hold Constraint  : 0p
Path slack       : 3051p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2511
------------------------------------------   ---- 
End-of-path arrival time (ps)                5432
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_1_LC_9_11_0/lcout         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__632/I                                    LocalMux                       0              2921   1389  FALL       1
I__632/O                                    LocalMux                     309              3230   1389  FALL       1
I__641/I                                    InMux                          0              3230   2679  FALL       1
I__641/O                                    InMux                        217              3447   2679  FALL       1
uartRxInst.rState_RNIRJB_1_LC_8_12_5/in1    LogicCell40_SEQ_MODE_0000      0              3447   2679  FALL       1
uartRxInst.rState_RNIRJB_1_LC_8_12_5/lcout  LogicCell40_SEQ_MODE_0000    379              3826   2679  FALL       8
I__583/I                                    Odrv4                          0              3826   3051  FALL       1
I__583/O                                    Odrv4                        372              4198   3051  FALL       1
I__586/I                                    Span4Mux_v                     0              4198   3051  FALL       1
I__586/O                                    Span4Mux_v                   372              4570   3051  FALL       1
I__589/I                                    LocalMux                       0              4570   3051  FALL       1
I__589/O                                    LocalMux                     309              4878   3051  FALL       1
I__591/I                                    CEMux                          0              4878   3051  FALL       1
I__591/O                                    CEMux                        554              5432   3051  FALL       1
uartRxInst.rCycleCounter_2_LC_9_13_1/ce     LogicCell40_SEQ_MODE_1000      0              5432   3051  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_2_LC_9_13_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartRxInst.rState_1_LC_9_11_0/lcout
Path End         : uartRxInst.rCycleCounter_1_LC_9_13_0/ce
Capture Clock    : uartRxInst.rCycleCounter_1_LC_9_13_0/clk
Hold Constraint  : 0p
Path slack       : 3051p

Capture Clock Arrival Time (core|i_Clk:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2381
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2381

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            2511
------------------------------------------   ---- 
End-of-path arrival time (ps)                5432
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartRxInst.rState_1_LC_9_11_0/lcout         LogicCell40_SEQ_MODE_1000    540              2921   1066  FALL      12
I__632/I                                    LocalMux                       0              2921   1389  FALL       1
I__632/O                                    LocalMux                     309              3230   1389  FALL       1
I__641/I                                    InMux                          0              3230   2679  FALL       1
I__641/O                                    InMux                        217              3447   2679  FALL       1
uartRxInst.rState_RNIRJB_1_LC_8_12_5/in1    LogicCell40_SEQ_MODE_0000      0              3447   2679  FALL       1
uartRxInst.rState_RNIRJB_1_LC_8_12_5/lcout  LogicCell40_SEQ_MODE_0000    379              3826   2679  FALL       8
I__583/I                                    Odrv4                          0              3826   3051  FALL       1
I__583/O                                    Odrv4                        372              4198   3051  FALL       1
I__586/I                                    Span4Mux_v                     0              4198   3051  FALL       1
I__586/O                                    Span4Mux_v                   372              4570   3051  FALL       1
I__589/I                                    LocalMux                       0              4570   3051  FALL       1
I__589/O                                    LocalMux                     309              4878   3051  FALL       1
I__591/I                                    CEMux                          0              4878   3051  FALL       1
I__591/O                                    CEMux                        554              5432   3051  FALL       1
uartRxInst.rCycleCounter_1_LC_9_13_0/ce     LogicCell40_SEQ_MODE_1000      0              5432   3051  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_1_LC_9_13_0/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uartRxInst.rCycleCounter_2_LC_9_13_1/in2
Capture Clock    : uartRxInst.rCycleCounter_2_LC_9_13_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (core|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2242
---------------------------------------   ---- 
End-of-path arrival time (ps)             2242
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                                 core                           0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT                 IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__653/I                                  Odrv4                          0               973   +INF  FALL       1
I__653/O                                  Odrv4                        372              1345   +INF  FALL       1
I__656/I                                  Span4Mux_v                     0              1345   +INF  FALL       1
I__656/O                                  Span4Mux_v                   372              1716   +INF  FALL       1
I__659/I                                  LocalMux                       0              1716   +INF  FALL       1
I__659/O                                  LocalMux                     309              2025   +INF  FALL       1
I__663/I                                  InMux                          0              2025   +INF  FALL       1
I__663/O                                  InMux                        217              2242   +INF  FALL       1
I__669/I                                  CascadeMux                     0              2242   +INF  FALL       1
I__669/O                                  CascadeMux                     0              2242   +INF  FALL       1
uartRxInst.rCycleCounter_2_LC_9_13_1/in2  LogicCell40_SEQ_MODE_1000      0              2242   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_2_LC_9_13_1/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uartRxInst.rCycleCounter_3_LC_9_13_5/in0
Capture Clock    : uartRxInst.rCycleCounter_3_LC_9_13_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (core|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2192
---------------------------------------   ---- 
End-of-path arrival time (ps)             2192
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                                 core                           0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/DOUT                 IO_PAD                       460               460   +INF  FALL       1
i_UART_RX_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_UART_RX_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__653/I                                  Odrv4                          0               923   +INF  FALL       1
I__653/O                                  Odrv4                        372              1295   +INF  FALL       1
I__656/I                                  Span4Mux_v                     0              1295   +INF  FALL       1
I__656/O                                  Span4Mux_v                   372              1666   +INF  FALL       1
I__659/I                                  LocalMux                       0              1666   +INF  FALL       1
I__659/O                                  LocalMux                     309              1975   +INF  FALL       1
I__664/I                                  InMux                          0              1975   +INF  FALL       1
I__664/O                                  InMux                        217              2192   +INF  FALL       1
uartRxInst.rCycleCounter_3_LC_9_13_5/in0  LogicCell40_SEQ_MODE_1000      0              2192   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__609/I                                            ClkMux                         0              2073  RISE       1
I__609/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_3_LC_9_13_5/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : uartTxInst.oSerial_LC_7_12_0/lcout
Path End         : o_UART_TX
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (core|i_Clk:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2381
+ Clock To Q                                  540
+ Data Path Delay                            5756
------------------------------------------   ---- 
End-of-path arrival time (ps)                8677
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__603/I                                            ClkMux                         0              2073  RISE       1
I__603/O                                            ClkMux                       309              2381  RISE       1
uartTxInst.oSerial_LC_7_12_0/clk                    LogicCell40_SEQ_MODE_1001      0              2381  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
uartTxInst.oSerial_LC_7_12_0/lcout   LogicCell40_SEQ_MODE_1001    540              2921   +INF  RISE       2
I__146/I                             Odrv4                          0              2921   +INF  RISE       1
I__146/O                             Odrv4                        351              3272   +INF  RISE       1
I__148/I                             Span4Mux_s2_h                  0              3272   +INF  RISE       1
I__148/O                             Span4Mux_s2_h                203              3475   +INF  RISE       1
I__150/I                             IoSpan4Mux                     0              3475   +INF  RISE       1
I__150/O                             IoSpan4Mux                   288              3763   +INF  RISE       1
I__151/I                             LocalMux                       0              3763   +INF  RISE       1
I__151/O                             LocalMux                     330              4093   +INF  RISE       1
I__152/I                             IoInMux                        0              4093   +INF  RISE       1
I__152/O                             IoInMux                      259              4352   +INF  RISE       1
o_UART_TX_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4352   +INF  RISE       1
o_UART_TX_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6589   +INF  FALL       1
o_UART_TX_obuf_iopad/DIN             IO_PAD                         0              6589   +INF  FALL       1
o_UART_TX_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088              8677   +INF  FALL       1
o_UART_TX                            core                           0              8677   +INF  FALL       1


++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uartRxInst.rCycleCounter_5_LC_8_12_2/in0
Capture Clock    : uartRxInst.rCycleCounter_5_LC_8_12_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (core|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2242
---------------------------------------   ---- 
End-of-path arrival time (ps)             2242
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                                 core                           0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT                 IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__655/I                                  Odrv4                          0               973   +INF  FALL       1
I__655/O                                  Odrv4                        372              1345   +INF  FALL       1
I__658/I                                  Span4Mux_v                     0              1345   +INF  FALL       1
I__658/O                                  Span4Mux_v                   372              1716   +INF  FALL       1
I__662/I                                  LocalMux                       0              1716   +INF  FALL       1
I__662/O                                  LocalMux                     309              2025   +INF  FALL       1
I__667/I                                  InMux                          0              2025   +INF  FALL       1
I__667/O                                  InMux                        217              2242   +INF  FALL       1
uartRxInst.rCycleCounter_5_LC_8_12_2/in0  LogicCell40_SEQ_MODE_1000      0              2242   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_5_LC_8_12_2/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uartRxInst.rCycleCounter_6_LC_8_12_3/in1
Capture Clock    : uartRxInst.rCycleCounter_6_LC_8_12_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (core|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2192
---------------------------------------   ---- 
End-of-path arrival time (ps)             2192
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                                 core                           0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/DOUT                 IO_PAD                       460               460   +INF  FALL       1
i_UART_RX_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_UART_RX_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__655/I                                  Odrv4                          0               923   +INF  FALL       1
I__655/O                                  Odrv4                        372              1295   +INF  FALL       1
I__658/I                                  Span4Mux_v                     0              1295   +INF  FALL       1
I__658/O                                  Span4Mux_v                   372              1666   +INF  FALL       1
I__662/I                                  LocalMux                       0              1666   +INF  FALL       1
I__662/O                                  LocalMux                     309              1975   +INF  FALL       1
I__668/I                                  InMux                          0              1975   +INF  FALL       1
I__668/O                                  InMux                        217              2192   +INF  FALL       1
uartRxInst.rCycleCounter_6_LC_8_12_3/in1  LogicCell40_SEQ_MODE_1000      0              2192   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__606/I                                            ClkMux                         0              2073  RISE       1
I__606/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rCycleCounter_6_LC_8_12_3/clk            LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uartRxInst.rState_0_LC_9_11_2/in0
Capture Clock    : uartRxInst.rState_0_LC_9_11_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (core|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2558
---------------------------------------   ---- 
End-of-path arrival time (ps)             2558
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           core                           0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__653/I                            Odrv4                          0               973   +INF  FALL       1
I__653/O                            Odrv4                        372              1345   +INF  FALL       1
I__656/I                            Span4Mux_v                     0              1345   +INF  FALL       1
I__656/O                            Span4Mux_v                   372              1716   +INF  FALL       1
I__660/I                            Span4Mux_h                     0              1716   +INF  FALL       1
I__660/O                            Span4Mux_h                   316              2032   +INF  FALL       1
I__665/I                            LocalMux                       0              2032   +INF  FALL       1
I__665/O                            LocalMux                     309              2341   +INF  FALL       1
I__670/I                            InMux                          0              2341   +INF  FALL       1
I__670/O                            InMux                        217              2558   +INF  FALL       1
uartRxInst.rState_0_LC_9_11_2/in0   LogicCell40_SEQ_MODE_1000      0              2558   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_0_LC_9_11_2/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i_UART_RX
Path End         : uartRxInst.rState_1_LC_9_11_0/in0
Capture Clock    : uartRxInst.rState_1_LC_9_11_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (core|i_Clk:R#1)    -INF
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2381
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2508
---------------------------------------   ---- 
End-of-path arrival time (ps)             2508
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
i_UART_RX                           core                           0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  FALL       1
i_UART_RX_ibuf_iopad/DOUT           IO_PAD                       460               460   +INF  FALL       1
i_UART_RX_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
i_UART_RX_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__653/I                            Odrv4                          0               923   +INF  FALL       1
I__653/O                            Odrv4                        372              1295   +INF  FALL       1
I__656/I                            Span4Mux_v                     0              1295   +INF  FALL       1
I__656/O                            Span4Mux_v                   372              1666   +INF  FALL       1
I__660/I                            Span4Mux_h                     0              1666   +INF  FALL       1
I__660/O                            Span4Mux_h                   316              1982   +INF  FALL       1
I__665/I                            LocalMux                       0              1982   +INF  FALL       1
I__665/O                            LocalMux                     309              2291   +INF  FALL       1
I__671/I                            InMux                          0              2291   +INF  FALL       1
I__671/O                            InMux                        217              2508   +INF  FALL       1
uartRxInst.rState_1_LC_9_11_0/in0   LogicCell40_SEQ_MODE_1000      0              2508   +INF  FALL       1

Capture Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
i_Clk                                               core                           0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
i_Clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
i_Clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1408              1918  RISE       1
I__592/I                                            gio2CtrlBuf                    0              1918  RISE       1
I__592/O                                            gio2CtrlBuf                    0              1918  RISE       1
I__593/I                                            GlobalMux                      0              1918  RISE       1
I__593/O                                            GlobalMux                    154              2073  RISE       1
I__607/I                                            ClkMux                         0              2073  RISE       1
I__607/O                                            ClkMux                       309              2381  RISE       1
uartRxInst.rState_1_LC_9_11_0/clk                   LogicCell40_SEQ_MODE_1000      0              2381  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

