TimeQuest Timing Analyzer report for Next186_SoC
Tue Dec 03 23:54:17 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1100mV 100C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1100mV 100C Model Setup Summary
  9. Slow 1100mV 100C Model Hold Summary
 10. Slow 1100mV 100C Model Recovery Summary
 11. Slow 1100mV 100C Model Removal Summary
 12. Slow 1100mV 100C Model Minimum Pulse Width Summary
 13. Setup Times
 14. Hold Times
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Output Enable Times
 18. Minimum Output Enable Times
 19. Output Disable Times
 20. Minimum Output Disable Times
 21. Slow 1100mV 100C Model Metastability Report
 22. Slow 1100mV -40C Model Fmax Summary
 23. Slow 1100mV -40C Model Setup Summary
 24. Slow 1100mV -40C Model Hold Summary
 25. Slow 1100mV -40C Model Recovery Summary
 26. Slow 1100mV -40C Model Removal Summary
 27. Slow 1100mV -40C Model Minimum Pulse Width Summary
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Output Enable Times
 33. Minimum Output Enable Times
 34. Output Disable Times
 35. Minimum Output Disable Times
 36. Slow 1100mV -40C Model Metastability Report
 37. Fast 1100mV 100C Model Setup Summary
 38. Fast 1100mV 100C Model Hold Summary
 39. Fast 1100mV 100C Model Recovery Summary
 40. Fast 1100mV 100C Model Removal Summary
 41. Fast 1100mV 100C Model Minimum Pulse Width Summary
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Output Enable Times
 47. Minimum Output Enable Times
 48. Output Disable Times
 49. Minimum Output Disable Times
 50. Fast 1100mV 100C Model Metastability Report
 51. Fast 1100mV -40C Model Setup Summary
 52. Fast 1100mV -40C Model Hold Summary
 53. Fast 1100mV -40C Model Recovery Summary
 54. Fast 1100mV -40C Model Removal Summary
 55. Fast 1100mV -40C Model Minimum Pulse Width Summary
 56. Setup Times
 57. Hold Times
 58. Clock to Output Times
 59. Minimum Clock to Output Times
 60. Output Enable Times
 61. Minimum Output Enable Times
 62. Output Disable Times
 63. Minimum Output Disable Times
 64. Fast 1100mV -40C Model Metastability Report
 65. Multicorner Timing Analysis Summary
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Board Trace Model Assignments
 71. Input Transition Times
 72. Signal Integrity Metrics (Slow 1100mv n40c Model)
 73. Signal Integrity Metrics (Slow 1100mv 100c Model)
 74. Signal Integrity Metrics (Fast 1100mv n40c Model)
 75. Signal Integrity Metrics (Fast 1100mv 100c Model)
 76. Setup Transfers
 77. Hold Transfers
 78. Report TCCS
 79. Report RSKM
 80. Unconstrained Paths
 81. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Next186_SoC                                                       ;
; Device Family      ; Cyclone V                                                         ;
; Device Name        ; 5CEFA2F23I7                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; Next186_SoC.sdc ; OK     ; Tue Dec 03 23:52:13 2019 ;
+-----------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; Clock Name                                                                                 ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                                   ; Source                                                                                        ; Targets                                                                                        ;
+--------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; CLOCK_50                                                                                   ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                          ;                                                                                               ; { CLOCK_50 }                                                                                   ;
; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]   ; Generated ; 3.333  ; 300.03 MHz ; 0.000 ; 1.666  ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; CLOCK_50                                                                                 ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|refclkin      ; { sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] }   ;
; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[1]   ; Generated ; 3.333  ; 300.03 MHz ; 0.000 ; 1.666  ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; CLOCK_50                                                                                 ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|refclkin      ; { sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[1] }   ;
; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[2]   ; Generated ; 3.333  ; 300.03 MHz ; 0.000 ; 1.666  ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; CLOCK_50                                                                                 ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|refclkin      ; { sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[2] }   ;
; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[3]   ; Generated ; 3.333  ; 300.03 MHz ; 0.000 ; 1.666  ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; CLOCK_50                                                                                 ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|refclkin      ; { sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[3] }   ;
; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[4]   ; Generated ; 3.333  ; 300.03 MHz ; 0.000 ; 1.666  ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; CLOCK_50                                                                                 ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|refclkin      ; { sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[4] }   ;
; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[5]   ; Generated ; 3.333  ; 300.03 MHz ; 0.000 ; 1.666  ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; CLOCK_50                                                                                 ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|refclkin      ; { sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[5] }   ;
; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[6]   ; Generated ; 3.333  ; 300.03 MHz ; 0.000 ; 1.666  ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; CLOCK_50                                                                                 ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|refclkin      ; { sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[6] }   ;
; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[7]   ; Generated ; 3.333  ; 300.03 MHz ; 0.000 ; 1.666  ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; CLOCK_50                                                                                 ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|refclkin      ; { sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[7] }   ;
; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; Generated ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 6         ; 1           ;       ;        ;           ;            ; false    ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|vco0ph[0] ; { sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk } ;
+--------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 100C Model Fmax Summary                                                                                             ;
+-----------+-----------------+--------------------------------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                                                 ; Note ;
+-----------+-----------------+--------------------------------------------------------------------------------------------+------+
; 56.42 MHz ; 56.42 MHz       ; CLOCK_50                                                                                   ;      ;
; 62.92 MHz ; 62.92 MHz       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;      ;
+-----------+-----------------+--------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 100C Model Setup Summary                                                                               ;
+--------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                      ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                                   ; 2.277 ; 0.000         ;
; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; 4.210 ; 0.000         ;
+--------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 100C Model Hold Summary                                                                                ;
+--------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                      ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------+-------+---------------+
; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; 0.394 ; 0.000         ;
; CLOCK_50                                                                                   ; 0.421 ; 0.000         ;
+--------------------------------------------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1100mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1100mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 100C Model Minimum Pulse Width Summary                                                                 ;
+--------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                      ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------+-------+---------------+
; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]   ; 1.666 ; 0.000         ;
; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; 8.597 ; 0.000         ;
; CLOCK_50                                                                                   ; 8.801 ; 0.000         ;
+--------------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                         ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                            ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; BTN_SOUTH    ; CLOCK_50   ; 7.260 ; 7.317 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_DQ[*]   ; CLOCK_50   ; 1.915 ; 2.620 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.891 ; 2.429 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.205 ; 1.544 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.507 ; 1.999 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.068 ; 1.478 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.738 ; 2.277 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.135 ; 1.572 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 0.879 ; 1.232 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.298 ; 1.686 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.242 ; 1.559 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.227 ; 1.594 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10] ; CLOCK_50   ; 0.758 ; 1.076 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.127 ; 1.560 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.569 ; 2.059 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.839 ; 2.326 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.458 ; 1.954 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.915 ; 2.620 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKA     ; CLOCK_50   ; 2.728 ; 3.618 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKB     ; CLOCK_50   ; 2.292 ; 2.937 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATA     ; CLOCK_50   ; 1.694 ; 2.023 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATB     ; CLOCK_50   ; 1.701 ; 2.096 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; RX_EXT       ; CLOCK_50   ; 2.791 ; 3.258 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_DO        ; CLOCK_50   ; 1.415 ; 1.819 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------------+
; BTN_SOUTH    ; CLOCK_50   ; -3.846 ; -4.023 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_DQ[*]   ; CLOCK_50   ; 1.175  ; 0.881  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 0.149  ; -0.309 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 0.758  ; 0.451  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 0.498  ; 0.068  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 0.890  ; 0.526  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 0.284  ; -0.151 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 0.834  ; 0.456  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.055  ; 0.717  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 0.687  ; 0.332  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 0.715  ; 0.405  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 0.751  ; 0.414  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.175  ; 0.881  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11] ; CLOCK_50   ; 0.837  ; 0.459  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12] ; CLOCK_50   ; 0.435  ; 0.024  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13] ; CLOCK_50   ; 0.192  ; -0.235 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14] ; CLOCK_50   ; 0.526  ; 0.086  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15] ; CLOCK_50   ; 0.145  ; -0.416 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKA     ; CLOCK_50   ; -0.540 ; -1.183 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKB     ; CLOCK_50   ; -0.137 ; -0.549 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATA     ; CLOCK_50   ; 0.340  ; 0.071  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATB     ; CLOCK_50   ; 0.333  ; 0.006  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; RX_EXT       ; CLOCK_50   ; -0.134 ; -0.671 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_DO        ; CLOCK_50   ; 0.615  ; 0.291  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+--------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                   ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                            ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------------+
; AUDIO_L        ; CLOCK_50   ; 9.759  ; 10.422 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; AUDIO_R        ; CLOCK_50   ; 12.995 ; 13.979 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 9.241  ; 9.654  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 8.466  ; 8.706  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 8.587  ; 8.706  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 8.687  ; 8.988  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 8.871  ; 9.245  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 8.847  ; 9.063  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 9.178  ; 9.654  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 9.226  ; 9.604  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 9.241  ; 9.632  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 9.089  ; 9.614  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 9.045  ; 9.360  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 8.510  ; 8.589  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 8.469  ; 8.702  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 8.918  ; 9.286  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_BA[*]     ; CLOCK_50   ; 8.811  ; 9.157  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_BA[0]    ; CLOCK_50   ; 8.811  ; 9.157  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_BA[1]    ; CLOCK_50   ; 8.689  ; 8.743  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CAS_N     ; CLOCK_50   ; 9.319  ; 8.892  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CLK       ; CLOCK_50   ; 7.835  ;        ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CS_N      ; CLOCK_50   ; 8.428  ; 8.343  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_DQ[*]     ; CLOCK_50   ; 9.867  ; 10.604 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 8.496  ; 8.736  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 8.418  ; 8.647  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 9.359  ; 9.947  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 8.724  ; 8.961  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 9.213  ; 9.727  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 8.507  ; 8.744  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 9.257  ; 9.624  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 9.692  ; 10.244 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 8.776  ; 9.126  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 8.678  ; 8.999  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 8.785  ; 9.065  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 9.399  ; 9.898  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 9.301  ; 9.973  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 9.486  ; 9.789  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 9.432  ; 9.762  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 9.867  ; 10.604 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_DQM[*]    ; CLOCK_50   ; 10.161 ; 9.645  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 10.161 ; 9.645  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 7.958  ; 7.880  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_RAS_N     ; CLOCK_50   ; 8.679  ; 8.472  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_WE_N      ; CLOCK_50   ; 9.320  ; 8.927  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKA       ; CLOCK_50   ; 10.318 ; 9.751  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKB       ; CLOCK_50   ; 9.613  ; 9.367  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATA       ; CLOCK_50   ; 10.559 ; 9.843  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATB       ; CLOCK_50   ; 9.611  ; 9.261  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SDLED          ; CLOCK_50   ; 11.067 ; 11.492 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_CK          ; CLOCK_50   ; 8.449  ; 8.564  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_DI          ; CLOCK_50   ; 16.202 ; 16.491 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_nCS         ; CLOCK_50   ; 8.699  ; 8.506  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; TX_EXT         ; CLOCK_50   ; 10.283 ; 10.614 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_B[*]       ; CLOCK_50   ; 10.758 ; 11.702 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[0]      ; CLOCK_50   ; 9.859  ; 10.336 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[1]      ; CLOCK_50   ; 9.915  ; 10.312 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[2]      ; CLOCK_50   ; 9.821  ; 10.253 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[3]      ; CLOCK_50   ; 10.758 ; 11.702 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[4]      ; CLOCK_50   ; 10.025 ; 10.501 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[5]      ; CLOCK_50   ; 8.261  ; 8.361  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_G[*]       ; CLOCK_50   ; 10.387 ; 11.015 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[0]      ; CLOCK_50   ; 10.387 ; 11.015 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[1]      ; CLOCK_50   ; 10.159 ; 10.728 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[2]      ; CLOCK_50   ; 10.000 ; 10.504 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[3]      ; CLOCK_50   ; 8.646  ; 8.762  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[4]      ; CLOCK_50   ; 9.065  ; 9.523  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[5]      ; CLOCK_50   ; 8.925  ; 9.249  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_HSYNC      ; CLOCK_50   ; 10.994 ; 11.156 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_R[*]       ; CLOCK_50   ; 11.317 ; 11.713 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[0]      ; CLOCK_50   ; 11.317 ; 11.713 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[1]      ; CLOCK_50   ; 9.600  ; 9.833  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[2]      ; CLOCK_50   ; 10.086 ; 10.441 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[3]      ; CLOCK_50   ; 9.962  ; 10.241 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[4]      ; CLOCK_50   ; 9.064  ; 9.453  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[5]      ; CLOCK_50   ; 8.863  ; 9.214  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_VSYNC      ; CLOCK_50   ; 11.604 ; 12.050 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CLK       ; CLOCK_50   ;        ; 7.672  ; Fall       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+----------------+------------+-------+--------+------------+--------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                                                            ;
+----------------+------------+-------+--------+------------+--------------------------------------------------------------------------------------------+
; AUDIO_L        ; CLOCK_50   ; 8.005 ; 8.545  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; AUDIO_R        ; CLOCK_50   ; 9.784 ; 10.611 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 6.827 ; 6.916  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 6.827 ; 7.043  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 6.940 ; 7.020  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 7.019 ; 7.270  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 7.165 ; 7.415  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 7.152 ; 7.310  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 7.455 ; 7.824  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 7.484 ; 7.739  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 7.524 ; 7.838  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 7.365 ; 7.764  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 7.330 ; 7.548  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 6.876 ; 6.916  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 6.831 ; 7.040  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 7.233 ; 7.520  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_BA[*]     ; CLOCK_50   ; 7.024 ; 7.044  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_BA[0]    ; CLOCK_50   ; 7.125 ; 7.390  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_BA[1]    ; CLOCK_50   ; 7.024 ; 7.044  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CAS_N     ; CLOCK_50   ; 7.592 ; 7.218  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CLK       ; CLOCK_50   ; 6.331 ;        ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CS_N      ; CLOCK_50   ; 6.793 ; 6.734  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_DQ[*]     ; CLOCK_50   ; 6.789 ; 6.970  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 6.873 ; 7.068  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 6.789 ; 6.970  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 7.610 ; 8.035  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 7.067 ; 7.244  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 7.476 ; 7.827  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 6.869 ; 7.045  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 7.554 ; 7.820  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 7.958 ; 8.408  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 7.119 ; 7.412  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 7.039 ; 7.326  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 7.116 ; 7.323  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 7.661 ; 8.003  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 7.568 ; 8.090  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 7.741 ; 7.918  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 7.703 ; 7.919  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 8.108 ; 8.705  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_DQM[*]    ; CLOCK_50   ; 6.362 ; 6.289  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 8.290 ; 7.886  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 6.362 ; 6.289  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_RAS_N     ; CLOCK_50   ; 7.048 ; 6.860  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_WE_N      ; CLOCK_50   ; 7.561 ; 7.254  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKA       ; CLOCK_50   ; 8.279 ; 7.958  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKB       ; CLOCK_50   ; 7.773 ; 7.656  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATA       ; CLOCK_50   ; 8.388 ; 8.010  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATB       ; CLOCK_50   ; 7.726 ; 7.536  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SDLED          ; CLOCK_50   ; 7.992 ; 8.277  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_CK          ; CLOCK_50   ; 6.798 ; 6.837  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_DI          ; CLOCK_50   ; 7.928 ; 8.225  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_nCS         ; CLOCK_50   ; 6.941 ; 6.852  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; TX_EXT         ; CLOCK_50   ; 7.342 ; 7.250  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_B[*]       ; CLOCK_50   ; 6.652 ; 6.679  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[0]      ; CLOCK_50   ; 8.055 ; 8.278  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[1]      ; CLOCK_50   ; 8.096 ; 8.253  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[2]      ; CLOCK_50   ; 8.013 ; 8.199  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[3]      ; CLOCK_50   ; 8.776 ; 9.207  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[4]      ; CLOCK_50   ; 8.243 ; 8.617  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[5]      ; CLOCK_50   ; 6.652 ; 6.679  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_G[*]       ; CLOCK_50   ; 6.988 ; 7.011  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[0]      ; CLOCK_50   ; 8.523 ; 8.823  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[1]      ; CLOCK_50   ; 8.312 ; 8.604  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[2]      ; CLOCK_50   ; 8.174 ; 8.398  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[3]      ; CLOCK_50   ; 6.988 ; 7.011  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[4]      ; CLOCK_50   ; 7.392 ; 7.807  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[5]      ; CLOCK_50   ; 7.275 ; 7.569  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_HSYNC      ; CLOCK_50   ; 7.980 ; 8.079  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_R[*]       ; CLOCK_50   ; 7.206 ; 7.523  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[0]      ; CLOCK_50   ; 8.256 ; 8.532  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[1]      ; CLOCK_50   ; 7.878 ; 8.002  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[2]      ; CLOCK_50   ; 8.280 ; 8.469  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[3]      ; CLOCK_50   ; 8.164 ; 8.287  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[4]      ; CLOCK_50   ; 7.386 ; 7.710  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[5]      ; CLOCK_50   ; 7.206 ; 7.523  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_VSYNC      ; CLOCK_50   ; 8.536 ; 8.857  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CLK       ; CLOCK_50   ;       ; 6.180  ; Fall       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+----------------+------------+-------+--------+------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                 ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                            ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 9.093 ; 9.110 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 9.528 ; 9.550 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 9.536 ; 9.557 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 9.328 ; 9.349 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 9.170 ; 9.191 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 9.308 ; 9.329 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 9.319 ; 9.341 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 9.443 ; 9.465 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 9.452 ; 9.473 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 9.376 ; 9.393 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 9.289 ; 9.287 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10] ; CLOCK_50   ; 9.137 ; 9.135 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11] ; CLOCK_50   ; 9.187 ; 9.185 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12] ; CLOCK_50   ; 9.133 ; 9.150 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13] ; CLOCK_50   ; 9.093 ; 9.110 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14] ; CLOCK_50   ; 9.191 ; 9.212 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15] ; CLOCK_50   ; 9.182 ; 9.204 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                         ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                            ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 7.402 ; 7.419 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 7.787 ; 7.809 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 7.797 ; 7.818 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 7.615 ; 7.636 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 7.480 ; 7.501 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 7.597 ; 7.618 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 7.606 ; 7.628 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 7.704 ; 7.726 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 7.713 ; 7.734 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 7.637 ; 7.654 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 7.577 ; 7.575 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10] ; CLOCK_50   ; 7.446 ; 7.444 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11] ; CLOCK_50   ; 7.496 ; 7.494 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12] ; CLOCK_50   ; 7.443 ; 7.460 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13] ; CLOCK_50   ; 7.402 ; 7.419 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14] ; CLOCK_50   ; 7.501 ; 7.522 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15] ; CLOCK_50   ; 7.492 ; 7.514 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                        ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                            ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 9.143     ; 9.126     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 9.730     ; 9.708     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 9.740     ; 9.719     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 9.438     ; 9.417     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 9.222     ; 9.201     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 9.411     ; 9.390     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 9.431     ; 9.409     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 9.619     ; 9.597     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 9.628     ; 9.607     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 9.545     ; 9.528     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 9.372     ; 9.374     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10] ; CLOCK_50   ; 9.167     ; 9.169     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11] ; CLOCK_50   ; 9.218     ; 9.220     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12] ; CLOCK_50   ; 9.185     ; 9.168     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13] ; CLOCK_50   ; 9.143     ; 9.126     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14] ; CLOCK_50   ; 9.243     ; 9.222     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15] ; CLOCK_50   ; 9.234     ; 9.212     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                            ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 7.435     ; 7.418     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 7.926     ; 7.904     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 7.935     ; 7.914     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 7.688     ; 7.667     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 7.515     ; 7.494     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 7.663     ; 7.642     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 7.680     ; 7.658     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 7.798     ; 7.776     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 7.807     ; 7.786     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 7.725     ; 7.708     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 7.622     ; 7.624     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10] ; CLOCK_50   ; 7.459     ; 7.461     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11] ; CLOCK_50   ; 7.510     ; 7.512     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12] ; CLOCK_50   ; 7.477     ; 7.460     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13] ; CLOCK_50   ; 7.435     ; 7.418     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14] ; CLOCK_50   ; 7.536     ; 7.515     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15] ; CLOCK_50   ; 7.527     ; 7.505     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------+


-----------------------------------------------
; Slow 1100mV 100C Model Metastability Report ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV -40C Model Fmax Summary                                                                                             ;
+-----------+-----------------+--------------------------------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                                                 ; Note ;
+-----------+-----------------+--------------------------------------------------------------------------------------------+------+
; 55.57 MHz ; 55.57 MHz       ; CLOCK_50                                                                                   ;      ;
; 63.04 MHz ; 63.04 MHz       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;      ;
+-----------+-----------------+--------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV -40C Model Setup Summary                                                                               ;
+--------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                      ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------+-------+---------------+
; CLOCK_50                                                                                   ; 2.004 ; 0.000         ;
; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; 4.137 ; 0.000         ;
+--------------------------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV -40C Model Hold Summary                                                                                ;
+--------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                      ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------+-------+---------------+
; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; 0.399 ; 0.000         ;
; CLOCK_50                                                                                   ; 0.437 ; 0.000         ;
+--------------------------------------------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1100mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1100mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV -40C Model Minimum Pulse Width Summary                                                                 ;
+--------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                      ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------+-------+---------------+
; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]   ; 1.666 ; 0.000         ;
; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; 8.558 ; 0.000         ;
; CLOCK_50                                                                                   ; 8.817 ; 0.000         ;
+--------------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                         ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                            ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; BTN_SOUTH    ; CLOCK_50   ; 6.732 ; 6.785 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_DQ[*]   ; CLOCK_50   ; 1.717 ; 2.456 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.685 ; 2.275 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 0.993 ; 1.405 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.310 ; 1.860 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 0.848 ; 1.306 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.503 ; 2.084 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 0.894 ; 1.370 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 0.654 ; 1.056 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.080 ; 1.546 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.102 ; 1.474 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.007 ; 1.451 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10] ; CLOCK_50   ; 0.532 ; 0.902 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11] ; CLOCK_50   ; 0.894 ; 1.364 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.368 ; 1.892 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.680 ; 2.236 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.213 ; 1.767 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.717 ; 2.456 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKA     ; CLOCK_50   ; 2.464 ; 3.326 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKB     ; CLOCK_50   ; 2.046 ; 2.701 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATA     ; CLOCK_50   ; 1.384 ; 1.797 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATB     ; CLOCK_50   ; 1.459 ; 1.910 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; RX_EXT       ; CLOCK_50   ; 2.642 ; 3.195 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_DO        ; CLOCK_50   ; 1.206 ; 1.651 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------------+
; BTN_SOUTH    ; CLOCK_50   ; -3.663 ; -3.758 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_DQ[*]   ; CLOCK_50   ; 1.218  ; 0.874  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 0.180  ; -0.338 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 0.787  ; 0.416  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 0.516  ; 0.035  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 0.928  ; 0.517  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 0.341  ; -0.161 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 0.891  ; 0.468  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.095  ; 0.714  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 0.718  ; 0.288  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 0.672  ; 0.318  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 0.787  ; 0.375  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.218  ; 0.874  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11] ; CLOCK_50   ; 0.887  ; 0.477  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12] ; CLOCK_50   ; 0.453  ; -0.003 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13] ; CLOCK_50   ; 0.170  ; -0.327 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14] ; CLOCK_50   ; 0.588  ; 0.096  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15] ; CLOCK_50   ; 0.169  ; -0.438 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKA     ; CLOCK_50   ; -0.462 ; -1.127 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKB     ; CLOCK_50   ; -0.061 ; -0.533 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATA     ; CLOCK_50   ; 0.460  ; 0.103  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATB     ; CLOCK_50   ; 0.396  ; -0.009 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; RX_EXT       ; CLOCK_50   ; -0.097 ; -0.732 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_DO        ; CLOCK_50   ; 0.638  ; 0.258  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+--------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                   ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                            ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------------+
; AUDIO_L        ; CLOCK_50   ; 9.230  ; 9.819  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; AUDIO_R        ; CLOCK_50   ; 12.249 ; 13.240 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 8.677  ; 9.045  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 7.932  ; 8.151  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 8.086  ; 8.214  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 8.123  ; 8.421  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 8.335  ; 8.688  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 8.352  ; 8.566  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 8.600  ; 9.045  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 8.677  ; 9.034  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 8.677  ; 9.044  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 8.535  ; 9.033  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 8.498  ; 8.832  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 7.958  ; 8.062  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 7.929  ; 8.151  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 8.370  ; 8.718  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_BA[*]     ; CLOCK_50   ; 8.235  ; 8.577  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_BA[0]    ; CLOCK_50   ; 8.235  ; 8.577  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_BA[1]    ; CLOCK_50   ; 8.129  ; 8.228  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CAS_N     ; CLOCK_50   ; 8.744  ; 8.368  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CLK       ; CLOCK_50   ; 7.507  ;        ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CS_N      ; CLOCK_50   ; 7.947  ; 7.852  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_DQ[*]     ; CLOCK_50   ; 9.245  ; 9.925  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 7.988  ; 8.202  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 7.905  ; 8.107  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 8.760  ; 9.301  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 8.186  ; 8.410  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 8.605  ; 9.099  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 7.969  ; 8.197  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 8.701  ; 9.065  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 9.072  ; 9.604  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 8.210  ; 8.534  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 8.119  ; 8.414  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 8.212  ; 8.483  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 8.828  ; 9.330  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 8.726  ; 9.341  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 8.870  ; 9.198  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 8.869  ; 9.212  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 9.245  ; 9.925  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_DQM[*]    ; CLOCK_50   ; 9.511  ; 8.995  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 9.511  ; 8.995  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 7.452  ; 7.394  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_RAS_N     ; CLOCK_50   ; 8.136  ; 7.946  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_WE_N      ; CLOCK_50   ; 8.738  ; 8.371  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKA       ; CLOCK_50   ; 9.631  ; 9.125  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKB       ; CLOCK_50   ; 9.044  ; 8.803  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATA       ; CLOCK_50   ; 9.839  ; 9.188  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATB       ; CLOCK_50   ; 9.015  ; 8.680  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SDLED          ; CLOCK_50   ; 10.494 ; 10.901 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_CK          ; CLOCK_50   ; 7.952  ; 8.038  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_DI          ; CLOCK_50   ; 15.431 ; 15.674 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_nCS         ; CLOCK_50   ; 8.127  ; 7.963  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; TX_EXT         ; CLOCK_50   ; 9.707  ; 10.051 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_B[*]       ; CLOCK_50   ; 10.117 ; 10.949 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[0]      ; CLOCK_50   ; 9.270  ; 9.704  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[1]      ; CLOCK_50   ; 9.224  ; 9.641  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[2]      ; CLOCK_50   ; 9.176  ; 9.586  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[3]      ; CLOCK_50   ; 10.117 ; 10.949 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[4]      ; CLOCK_50   ; 9.372  ; 9.878  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[5]      ; CLOCK_50   ; 7.757  ; 7.837  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_G[*]       ; CLOCK_50   ; 9.714  ; 10.313 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[0]      ; CLOCK_50   ; 9.714  ; 10.313 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[1]      ; CLOCK_50   ; 9.540  ; 10.064 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[2]      ; CLOCK_50   ; 9.371  ; 9.854  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[3]      ; CLOCK_50   ; 8.103  ; 8.207  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[4]      ; CLOCK_50   ; 8.530  ; 8.935  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[5]      ; CLOCK_50   ; 8.390  ; 8.684  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_HSYNC      ; CLOCK_50   ; 10.436 ; 10.624 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_R[*]       ; CLOCK_50   ; 10.738 ; 11.143 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[0]      ; CLOCK_50   ; 10.738 ; 11.143 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[1]      ; CLOCK_50   ; 9.009  ; 9.264  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[2]      ; CLOCK_50   ; 9.431  ; 9.791  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[3]      ; CLOCK_50   ; 9.287  ; 9.598  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[4]      ; CLOCK_50   ; 8.483  ; 8.856  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[5]      ; CLOCK_50   ; 8.309  ; 8.628  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_VSYNC      ; CLOCK_50   ; 11.022 ; 11.483 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CLK       ; CLOCK_50   ;        ; 7.221  ; Fall       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+----------------+------------+-------+--------+------------+--------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                                                            ;
+----------------+------------+-------+--------+------------+--------------------------------------------------------------------------------------------+
; AUDIO_L        ; CLOCK_50   ; 7.677 ; 8.113  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; AUDIO_R        ; CLOCK_50   ; 9.264 ; 10.020 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 6.496 ; 6.612  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 6.499 ; 6.669  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 6.641 ; 6.750  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 6.662 ; 6.880  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 6.828 ; 7.079  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 6.858 ; 7.038  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 7.084 ; 7.410  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 7.140 ; 7.414  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 7.167 ; 7.445  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 7.014 ; 7.367  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 6.988 ; 7.243  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 6.527 ; 6.612  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 6.496 ; 6.668  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 6.891 ; 7.145  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_BA[*]     ; CLOCK_50   ; 6.669 ; 6.743  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_BA[0]    ; CLOCK_50   ; 6.757 ; 7.003  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_BA[1]    ; CLOCK_50   ; 6.669 ; 6.743  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CAS_N     ; CLOCK_50   ; 7.199 ; 6.899  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CLK       ; CLOCK_50   ; 6.204 ;        ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CS_N      ; CLOCK_50   ; 6.524 ; 6.443  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_DQ[*]     ; CLOCK_50   ; 6.478 ; 6.630  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 6.567 ; 6.726  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 6.478 ; 6.630  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 7.219 ; 7.606  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 6.732 ; 6.901  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 7.076 ; 7.423  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 6.537 ; 6.703  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 7.199 ; 7.462  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 7.545 ; 7.946  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 6.757 ; 6.995  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 6.685 ; 6.912  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 6.745 ; 6.945  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 7.285 ; 7.655  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 7.196 ; 7.652  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 7.324 ; 7.559  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 7.338 ; 7.594  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 7.692 ; 8.196  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_DQM[*]    ; CLOCK_50   ; 6.056 ; 6.007  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 7.825 ; 7.450  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 6.056 ; 6.007  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_RAS_N     ; CLOCK_50   ; 6.684 ; 6.536  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_WE_N      ; CLOCK_50   ; 7.170 ; 6.903  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKA       ; CLOCK_50   ; 7.840 ; 7.532  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKB       ; CLOCK_50   ; 7.437 ; 7.290  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATA       ; CLOCK_50   ; 7.933 ; 7.554  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATB       ; CLOCK_50   ; 7.371 ; 7.158  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SDLED          ; CLOCK_50   ; 7.630 ; 7.932  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_CK          ; CLOCK_50   ; 6.504 ; 6.537  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_DI          ; CLOCK_50   ; 7.513 ; 7.764  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_nCS         ; CLOCK_50   ; 6.594 ; 6.510  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; TX_EXT         ; CLOCK_50   ; 6.949 ; 6.892  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_B[*]       ; CLOCK_50   ; 6.348 ; 6.376  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[0]      ; CLOCK_50   ; 7.660 ; 7.903  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[1]      ; CLOCK_50   ; 7.613 ; 7.846  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[2]      ; CLOCK_50   ; 7.570 ; 7.799  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[3]      ; CLOCK_50   ; 8.326 ; 8.761  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[4]      ; CLOCK_50   ; 7.797 ; 8.181  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[5]      ; CLOCK_50   ; 6.348 ; 6.376  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_G[*]       ; CLOCK_50   ; 6.644 ; 6.689  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[0]      ; CLOCK_50   ; 8.050 ; 8.394  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[1]      ; CLOCK_50   ; 7.894 ; 8.214  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[2]      ; CLOCK_50   ; 7.741 ; 8.007  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[3]      ; CLOCK_50   ; 6.644 ; 6.689  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[4]      ; CLOCK_50   ; 7.059 ; 7.377  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[5]      ; CLOCK_50   ; 6.944 ; 7.173  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_HSYNC      ; CLOCK_50   ; 7.631 ; 7.786  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_R[*]       ; CLOCK_50   ; 6.856 ; 7.103  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[0]      ; CLOCK_50   ; 7.884 ; 8.205  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[1]      ; CLOCK_50   ; 7.489 ; 7.657  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[2]      ; CLOCK_50   ; 7.836 ; 8.082  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[3]      ; CLOCK_50   ; 7.698 ; 7.899  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[4]      ; CLOCK_50   ; 7.010 ; 7.287  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[5]      ; CLOCK_50   ; 6.856 ; 7.103  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_VSYNC      ; CLOCK_50   ; 8.163 ; 8.515  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CLK       ; CLOCK_50   ;       ; 5.937  ; Fall       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+----------------+------------+-------+--------+------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                 ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                            ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 8.502 ; 8.509 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 8.934 ; 8.944 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 8.946 ; 8.956 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 8.734 ; 8.744 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 8.584 ; 8.594 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 8.712 ; 8.722 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 8.723 ; 8.733 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 8.861 ; 8.871 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 8.873 ; 8.883 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 8.791 ; 8.798 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 8.677 ; 8.677 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10] ; CLOCK_50   ; 8.534 ; 8.534 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11] ; CLOCK_50   ; 8.583 ; 8.583 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12] ; CLOCK_50   ; 8.543 ; 8.550 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13] ; CLOCK_50   ; 8.502 ; 8.509 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14] ; CLOCK_50   ; 8.606 ; 8.616 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15] ; CLOCK_50   ; 8.594 ; 8.604 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                         ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                            ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 7.048 ; 7.053 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 7.428 ; 7.436 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 7.440 ; 7.448 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 7.258 ; 7.266 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 7.131 ; 7.139 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 7.238 ; 7.246 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 7.246 ; 7.254 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 7.354 ; 7.362 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 7.366 ; 7.374 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 7.284 ; 7.289 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 7.202 ; 7.200 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10] ; CLOCK_50   ; 7.079 ; 7.077 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11] ; CLOCK_50   ; 7.129 ; 7.127 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12] ; CLOCK_50   ; 7.089 ; 7.094 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13] ; CLOCK_50   ; 7.048 ; 7.053 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14] ; CLOCK_50   ; 7.152 ; 7.160 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15] ; CLOCK_50   ; 7.140 ; 7.148 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                        ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                            ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 8.553     ; 8.546     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 9.097     ; 9.087     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 9.109     ; 9.099     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 8.836     ; 8.826     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 8.639     ; 8.629     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 8.811     ; 8.801     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 8.824     ; 8.814     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 9.017     ; 9.007     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 9.029     ; 9.019     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 8.943     ; 8.936     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 8.766     ; 8.766     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10] ; CLOCK_50   ; 8.577     ; 8.577     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11] ; CLOCK_50   ; 8.629     ; 8.629     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12] ; CLOCK_50   ; 8.595     ; 8.588     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13] ; CLOCK_50   ; 8.553     ; 8.546     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14] ; CLOCK_50   ; 8.658     ; 8.648     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15] ; CLOCK_50   ; 8.646     ; 8.636     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                            ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 7.083     ; 7.078     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 7.541     ; 7.533     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 7.554     ; 7.546     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 7.327     ; 7.319     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 7.169     ; 7.161     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 7.304     ; 7.296     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 7.315     ; 7.307     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 7.444     ; 7.436     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 7.457     ; 7.449     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 7.370     ; 7.365     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 7.259     ; 7.261     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10] ; CLOCK_50   ; 7.106     ; 7.108     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11] ; CLOCK_50   ; 7.158     ; 7.160     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12] ; CLOCK_50   ; 7.125     ; 7.120     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13] ; CLOCK_50   ; 7.083     ; 7.078     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14] ; CLOCK_50   ; 7.188     ; 7.180     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15] ; CLOCK_50   ; 7.176     ; 7.168     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------+


-----------------------------------------------
; Slow 1100mV -40C Model Metastability Report ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 100C Model Setup Summary                                                                                ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                   ; 11.134 ; 0.000         ;
; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; 11.448 ; 0.000         ;
+--------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 100C Model Hold Summary                                                                                ;
+--------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                      ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------+-------+---------------+
; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; 0.178 ; 0.000         ;
; CLOCK_50                                                                                   ; 0.179 ; 0.000         ;
+--------------------------------------------------------------------------------------------+-------+---------------+


-------------------------------------------
; Fast 1100mV 100C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1100mV 100C Model Removal Summary ;
------------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 100C Model Minimum Pulse Width Summary                                                                 ;
+--------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                      ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------+-------+---------------+
; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]   ; 1.666 ; 0.000         ;
; CLOCK_50                                                                                   ; 8.483 ; 0.000         ;
; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; 8.884 ; 0.000         ;
+--------------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                         ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                            ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; BTN_SOUTH    ; CLOCK_50   ; 4.146 ; 4.570 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_DQ[*]   ; CLOCK_50   ; 1.033 ; 2.082 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 0.960 ; 1.885 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 0.587 ; 1.347 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 0.756 ; 1.633 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 0.519 ; 1.334 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 0.920 ; 1.837 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 0.586 ; 1.431 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 0.437 ; 1.204 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 0.627 ; 1.429 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 0.584 ; 1.337 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 0.591 ; 1.378 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10] ; CLOCK_50   ; 0.354 ; 1.095 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11] ; CLOCK_50   ; 0.599 ; 1.442 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12] ; CLOCK_50   ; 0.821 ; 1.712 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13] ; CLOCK_50   ; 0.880 ; 1.746 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14] ; CLOCK_50   ; 0.761 ; 1.644 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.033 ; 2.082 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKA     ; CLOCK_50   ; 1.575 ; 2.856 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKB     ; CLOCK_50   ; 1.240 ; 2.225 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATA     ; CLOCK_50   ; 0.847 ; 1.673 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATB     ; CLOCK_50   ; 0.819 ; 1.629 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; RX_EXT       ; CLOCK_50   ; 1.269 ; 2.127 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_DO        ; CLOCK_50   ; 0.727 ; 1.546 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------------+
; BTN_SOUTH    ; CLOCK_50   ; -2.544 ; -3.142 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_DQ[*]   ; CLOCK_50   ; 0.500  ; -0.220 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -0.089 ; -0.961 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 0.243  ; -0.492 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 0.095  ; -0.734 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 0.346  ; -0.430 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -0.016 ; -0.866 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 0.290  ; -0.504 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 0.417  ; -0.332 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 0.210  ; -0.563 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 0.240  ; -0.503 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 0.247  ; -0.514 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10] ; CLOCK_50   ; 0.500  ; -0.220 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11] ; CLOCK_50   ; 0.271  ; -0.529 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12] ; CLOCK_50   ; 0.072  ; -0.756 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13] ; CLOCK_50   ; -0.022 ; -0.843 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14] ; CLOCK_50   ; 0.119  ; -0.724 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15] ; CLOCK_50   ; -0.147 ; -1.091 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKA     ; CLOCK_50   ; -0.569 ; -1.660 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKB     ; CLOCK_50   ; -0.270 ; -1.107 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATA     ; CLOCK_50   ; 0.054  ; -0.737 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATB     ; CLOCK_50   ; 0.073  ; -0.705 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; RX_EXT       ; CLOCK_50   ; -0.206 ; -1.102 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_DO        ; CLOCK_50   ; 0.136  ; -0.619 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+--------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                 ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                            ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; AUDIO_L        ; CLOCK_50   ; 5.099 ; 5.729 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; AUDIO_R        ; CLOCK_50   ; 6.964 ; 7.927 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 4.932 ; 5.393 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 4.514 ; 4.760 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 4.458 ; 4.594 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 4.608 ; 4.928 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 4.689 ; 5.012 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 4.648 ; 4.867 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 4.932 ; 5.393 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 4.919 ; 5.272 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 4.898 ; 5.295 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 4.882 ; 5.373 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 4.716 ; 5.022 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 4.449 ; 4.561 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 4.522 ; 4.766 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 4.743 ; 5.120 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_BA[*]     ; CLOCK_50   ; 4.718 ; 5.075 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_BA[0]    ; CLOCK_50   ; 4.718 ; 5.075 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_BA[1]    ; CLOCK_50   ; 4.543 ; 4.657 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CAS_N     ; CLOCK_50   ; 5.184 ; 4.777 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CLK       ; CLOCK_50   ; 4.077 ;       ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CS_N      ; CLOCK_50   ; 4.461 ; 4.369 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_DQ[*]     ; CLOCK_50   ; 5.406 ; 6.100 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 4.480 ; 4.727 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 4.449 ; 4.680 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.076 ; 5.648 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 4.615 ; 4.876 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 4.956 ; 5.469 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 4.480 ; 4.733 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 4.880 ; 5.271 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.232 ; 5.784 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 4.702 ; 5.051 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 4.664 ; 4.978 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 4.682 ; 4.974 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.033 ; 5.451 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.082 ; 5.685 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.001 ; 5.315 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 4.965 ; 5.279 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.406 ; 6.100 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_DQM[*]    ; CLOCK_50   ; 5.713 ; 5.171 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 5.713 ; 5.171 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 4.237 ; 4.142 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.715 ; 4.494 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_WE_N      ; CLOCK_50   ; 5.142 ; 4.749 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKA       ; CLOCK_50   ; 5.898 ; 5.327 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKB       ; CLOCK_50   ; 5.225 ; 4.925 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATA       ; CLOCK_50   ; 6.072 ; 5.392 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATB       ; CLOCK_50   ; 5.248 ; 4.872 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SDLED          ; CLOCK_50   ; 5.717 ; 6.079 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_CK          ; CLOCK_50   ; 4.431 ; 4.578 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_DI          ; CLOCK_50   ; 9.196 ; 9.481 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_nCS         ; CLOCK_50   ; 4.699 ; 4.489 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; TX_EXT         ; CLOCK_50   ; 5.221 ; 5.624 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_B[*]       ; CLOCK_50   ; 5.957 ; 6.818 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[0]      ; CLOCK_50   ; 5.297 ; 5.781 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[1]      ; CLOCK_50   ; 5.295 ; 5.758 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[2]      ; CLOCK_50   ; 5.265 ; 5.738 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[3]      ; CLOCK_50   ; 5.957 ; 6.818 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[4]      ; CLOCK_50   ; 5.340 ; 5.833 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[5]      ; CLOCK_50   ; 4.321 ; 4.456 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_G[*]       ; CLOCK_50   ; 5.612 ; 6.271 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[0]      ; CLOCK_50   ; 5.612 ; 6.271 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[1]      ; CLOCK_50   ; 5.474 ; 6.033 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[2]      ; CLOCK_50   ; 5.395 ; 5.898 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[3]      ; CLOCK_50   ; 4.581 ; 4.735 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[4]      ; CLOCK_50   ; 4.916 ; 5.357 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[5]      ; CLOCK_50   ; 4.795 ; 5.123 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_HSYNC      ; CLOCK_50   ; 5.597 ; 5.779 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_R[*]       ; CLOCK_50   ; 5.871 ; 6.201 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[0]      ; CLOCK_50   ; 5.871 ; 6.201 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[1]      ; CLOCK_50   ; 5.060 ; 5.376 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[2]      ; CLOCK_50   ; 5.359 ; 5.800 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[3]      ; CLOCK_50   ; 5.306 ; 5.683 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[4]      ; CLOCK_50   ; 4.897 ; 5.294 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[5]      ; CLOCK_50   ; 4.753 ; 5.109 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_VSYNC      ; CLOCK_50   ; 6.034 ; 6.425 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CLK       ; CLOCK_50   ;       ; 3.990 ; Fall       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                         ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                            ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; AUDIO_L        ; CLOCK_50   ; 4.342 ; 4.880 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; AUDIO_R        ; CLOCK_50   ; 5.537 ; 6.392 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.760 ; 3.850 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.824 ; 4.052 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.770 ; 3.885 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.906 ; 4.189 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.964 ; 4.208 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.932 ; 4.116 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 4.193 ; 4.573 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 4.167 ; 4.434 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 4.168 ; 4.512 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 4.144 ; 4.544 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.994 ; 4.238 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.760 ; 3.850 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.831 ; 4.057 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 4.028 ; 4.345 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_BA[*]     ; CLOCK_50   ; 3.845 ; 3.941 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_BA[0]    ; CLOCK_50   ; 4.001 ; 4.297 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_BA[1]    ; CLOCK_50   ; 3.845 ; 3.941 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CAS_N     ; CLOCK_50   ; 4.422 ; 4.062 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CLK       ; CLOCK_50   ; 3.451 ;       ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CS_N      ; CLOCK_50   ; 3.766 ; 3.692 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_DQ[*]     ; CLOCK_50   ; 3.759 ; 3.952 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.795 ; 4.009 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.759 ; 3.952 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 4.314 ; 4.758 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.911 ; 4.128 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 4.202 ; 4.587 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.787 ; 3.992 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 4.154 ; 4.479 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 4.483 ; 4.968 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.994 ; 4.303 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.966 ; 4.256 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.968 ; 4.211 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 4.281 ; 4.597 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 4.327 ; 4.817 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 4.253 ; 4.489 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 4.230 ; 4.474 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 4.634 ; 5.224 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_DQM[*]    ; CLOCK_50   ; 3.569 ; 3.478 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 4.875 ; 4.418 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 3.569 ; 3.478 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.019 ; 3.813 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_WE_N      ; CLOCK_50   ; 4.361 ; 4.033 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKA       ; CLOCK_50   ; 4.915 ; 4.527 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKB       ; CLOCK_50   ; 4.411 ; 4.192 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATA       ; CLOCK_50   ; 4.995 ; 4.567 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATB       ; CLOCK_50   ; 4.390 ; 4.128 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SDLED          ; CLOCK_50   ; 4.369 ; 4.629 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_CK          ; CLOCK_50   ; 3.733 ; 3.823 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_DI          ; CLOCK_50   ; 4.407 ; 4.782 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_nCS         ; CLOCK_50   ; 3.914 ; 3.783 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; TX_EXT         ; CLOCK_50   ; 4.009 ; 4.074 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_B[*]       ; CLOCK_50   ; 3.640 ; 3.722 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[0]      ; CLOCK_50   ; 4.501 ; 4.812 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[1]      ; CLOCK_50   ; 4.501 ; 4.794 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[2]      ; CLOCK_50   ; 4.472 ; 4.775 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[3]      ; CLOCK_50   ; 5.042 ; 5.525 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[4]      ; CLOCK_50   ; 4.575 ; 5.001 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[5]      ; CLOCK_50   ; 3.640 ; 3.722 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_G[*]       ; CLOCK_50   ; 3.872 ; 3.963 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[0]      ; CLOCK_50   ; 4.778 ; 5.202 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[1]      ; CLOCK_50   ; 4.649 ; 5.012 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[2]      ; CLOCK_50   ; 4.588 ; 4.904 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[3]      ; CLOCK_50   ; 3.872 ; 3.963 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[4]      ; CLOCK_50   ; 4.200 ; 4.609 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[5]      ; CLOCK_50   ; 4.094 ; 4.398 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_HSYNC      ; CLOCK_50   ; 4.287 ; 4.435 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_R[*]       ; CLOCK_50   ; 4.047 ; 4.378 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[0]      ; CLOCK_50   ; 4.532 ; 4.791 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[1]      ; CLOCK_50   ; 4.325 ; 4.579 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[2]      ; CLOCK_50   ; 4.572 ; 4.898 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[3]      ; CLOCK_50   ; 4.525 ; 4.798 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[4]      ; CLOCK_50   ; 4.179 ; 4.529 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[5]      ; CLOCK_50   ; 4.047 ; 4.378 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_VSYNC      ; CLOCK_50   ; 4.692 ; 5.002 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CLK       ; CLOCK_50   ;       ; 3.368 ; Fall       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                 ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                            ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.641 ; 4.656 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.987 ; 5.005 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.990 ; 5.008 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.788 ; 4.806 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.701 ; 4.719 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.776 ; 4.794 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.786 ; 4.804 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.869 ; 4.887 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.872 ; 4.890 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.814 ; 4.829 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.764 ; 4.764 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.673 ; 4.673 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.722 ; 4.722 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.680 ; 4.695 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.641 ; 4.656 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.723 ; 4.741 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.719 ; 4.737 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                         ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                            ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.947 ; 3.961 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.256 ; 4.273 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.259 ; 4.276 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.083 ; 4.100 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.008 ; 4.025 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.072 ; 4.089 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.081 ; 4.098 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.147 ; 4.164 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.151 ; 4.168 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.093 ; 4.107 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.060 ; 4.059 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.979 ; 3.978 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.028 ; 4.027 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.986 ; 4.000 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.947 ; 3.961 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.029 ; 4.046 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.026 ; 4.043 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                        ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                            ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.732     ; 4.717     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.217     ; 5.199     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.220     ; 5.202     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.938     ; 4.920     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.792     ; 4.774     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.920     ; 4.902     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.936     ; 4.918     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.057     ; 5.039     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.061     ; 5.043     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.998     ; 4.983     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.892     ; 4.892     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.749     ; 4.749     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.798     ; 4.798     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.770     ; 4.755     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.732     ; 4.717     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.814     ; 4.796     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.812     ; 4.794     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                            ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.021     ; 4.007     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.426     ; 4.409     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.430     ; 4.413     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.201     ; 4.184     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.082     ; 4.065     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.184     ; 4.167     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.199     ; 4.182     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.275     ; 4.258     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.279     ; 4.262     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.216     ; 4.202     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.155     ; 4.156     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.038     ; 4.039     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.087     ; 4.088     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.060     ; 4.046     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.021     ; 4.007     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.104     ; 4.087     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.101     ; 4.084     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------+


-----------------------------------------------
; Fast 1100mV 100C Model Metastability Report ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV -40C Model Setup Summary                                                                                ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                   ; 12.261 ; 0.000         ;
; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; 12.769 ; 0.000         ;
+--------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV -40C Model Hold Summary                                                                                ;
+--------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                      ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------+-------+---------------+
; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; 0.165 ; 0.000         ;
; CLOCK_50                                                                                   ; 0.166 ; 0.000         ;
+--------------------------------------------------------------------------------------------+-------+---------------+


-------------------------------------------
; Fast 1100mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1100mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV -40C Model Minimum Pulse Width Summary                                                                 ;
+--------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                      ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------+-------+---------------+
; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]   ; 1.666 ; 0.000         ;
; CLOCK_50                                                                                   ; 8.413 ; 0.000         ;
; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; 8.889 ; 0.000         ;
+--------------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                         ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                            ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; BTN_SOUTH    ; CLOCK_50   ; 3.392 ; 3.987 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_DQ[*]   ; CLOCK_50   ; 0.932 ; 1.959 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 0.855 ; 1.811 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 0.538 ; 1.358 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 0.685 ; 1.595 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 0.473 ; 1.345 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 0.795 ; 1.765 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 0.530 ; 1.421 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 0.406 ; 1.243 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 0.571 ; 1.436 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 0.541 ; 1.361 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 0.515 ; 1.370 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10] ; CLOCK_50   ; 0.307 ; 1.126 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11] ; CLOCK_50   ; 0.525 ; 1.412 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12] ; CLOCK_50   ; 0.721 ; 1.658 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13] ; CLOCK_50   ; 0.783 ; 1.718 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14] ; CLOCK_50   ; 0.670 ; 1.606 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15] ; CLOCK_50   ; 0.932 ; 1.959 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKA     ; CLOCK_50   ; 1.364 ; 2.530 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKB     ; CLOCK_50   ; 1.077 ; 2.079 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATA     ; CLOCK_50   ; 0.713 ; 1.601 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATB     ; CLOCK_50   ; 0.725 ; 1.604 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; RX_EXT       ; CLOCK_50   ; 1.114 ; 2.065 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_DO        ; CLOCK_50   ; 0.661 ; 1.518 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------------+
; BTN_SOUTH    ; CLOCK_50   ; -2.037 ; -2.707 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_DQ[*]   ; CLOCK_50   ; 0.486  ; -0.317 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -0.052 ; -0.960 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 0.230  ; -0.564 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 0.104  ; -0.763 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 0.329  ; -0.516 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 0.038  ; -0.885 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 0.281  ; -0.574 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 0.387  ; -0.436 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 0.204  ; -0.641 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 0.224  ; -0.581 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 0.260  ; -0.576 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10] ; CLOCK_50   ; 0.486  ; -0.317 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11] ; CLOCK_50   ; 0.284  ; -0.564 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12] ; CLOCK_50   ; 0.106  ; -0.789 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13] ; CLOCK_50   ; 0.010  ; -0.892 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14] ; CLOCK_50   ; 0.145  ; -0.753 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15] ; CLOCK_50   ; -0.111 ; -1.057 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKA     ; CLOCK_50   ; -0.442 ; -1.487 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKB     ; CLOCK_50   ; -0.186 ; -1.081 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATA     ; CLOCK_50   ; 0.115  ; -0.731 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATB     ; CLOCK_50   ; 0.095  ; -0.755 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; RX_EXT       ; CLOCK_50   ; -0.116 ; -1.088 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_DO        ; CLOCK_50   ; 0.139  ; -0.677 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+--------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                 ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                            ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; AUDIO_L        ; CLOCK_50   ; 4.370 ; 4.773 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; AUDIO_R        ; CLOCK_50   ; 6.030 ; 6.689 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 4.234 ; 4.543 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.877 ; 4.030 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.847 ; 3.971 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.949 ; 4.165 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 4.015 ; 4.258 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.991 ; 4.173 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 4.234 ; 4.543 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 4.219 ; 4.485 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 4.221 ; 4.492 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 4.185 ; 4.516 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 4.036 ; 4.288 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.801 ; 3.907 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.879 ; 4.036 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 4.095 ; 4.346 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_BA[*]     ; CLOCK_50   ; 4.044 ; 4.279 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_BA[0]    ; CLOCK_50   ; 4.044 ; 4.279 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_BA[1]    ; CLOCK_50   ; 3.884 ; 3.991 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CAS_N     ; CLOCK_50   ; 4.386 ; 4.120 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CLK       ; CLOCK_50   ; 3.590 ;       ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CS_N      ; CLOCK_50   ; 3.861 ; 3.781 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_DQ[*]     ; CLOCK_50   ; 4.652 ; 5.103 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.878 ; 4.038 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.835 ; 3.988 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 4.350 ; 4.732 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.966 ; 4.150 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 4.244 ; 4.591 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.867 ; 4.041 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 4.203 ; 4.482 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 4.487 ; 4.864 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 4.028 ; 4.260 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 4.002 ; 4.201 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.998 ; 4.202 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 4.291 ; 4.617 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 4.353 ; 4.742 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 4.239 ; 4.514 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 4.238 ; 4.517 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 4.652 ; 5.103 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_DQM[*]    ; CLOCK_50   ; 4.812 ; 4.441 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 4.812 ; 4.441 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 3.619 ; 3.561 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.022 ; 3.880 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_WE_N      ; CLOCK_50   ; 4.356 ; 4.099 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKA       ; CLOCK_50   ; 4.916 ; 4.546 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKB       ; CLOCK_50   ; 4.454 ; 4.228 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATA       ; CLOCK_50   ; 5.043 ; 4.603 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATB       ; CLOCK_50   ; 4.467 ; 4.198 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SDLED          ; CLOCK_50   ; 4.962 ; 5.254 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_CK          ; CLOCK_50   ; 3.844 ; 3.932 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_DI          ; CLOCK_50   ; 7.681 ; 7.862 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_nCS         ; CLOCK_50   ; 3.991 ; 3.857 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; TX_EXT         ; CLOCK_50   ; 4.443 ; 4.733 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_B[*]       ; CLOCK_50   ; 5.126 ; 5.701 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[0]      ; CLOCK_50   ; 4.536 ; 4.877 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[1]      ; CLOCK_50   ; 4.513 ; 4.851 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[2]      ; CLOCK_50   ; 4.493 ; 4.833 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[3]      ; CLOCK_50   ; 5.126 ; 5.701 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[4]      ; CLOCK_50   ; 4.552 ; 4.918 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[5]      ; CLOCK_50   ; 3.739 ; 3.828 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_G[*]       ; CLOCK_50   ; 4.806 ; 5.262 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[0]      ; CLOCK_50   ; 4.806 ; 5.262 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[1]      ; CLOCK_50   ; 4.689 ; 5.088 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[2]      ; CLOCK_50   ; 4.602 ; 4.968 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[3]      ; CLOCK_50   ; 3.934 ; 4.039 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[4]      ; CLOCK_50   ; 4.230 ; 4.501 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[5]      ; CLOCK_50   ; 4.134 ; 4.348 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_HSYNC      ; CLOCK_50   ; 4.891 ; 5.072 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_R[*]       ; CLOCK_50   ; 5.098 ; 5.381 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[0]      ; CLOCK_50   ; 5.098 ; 5.381 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[1]      ; CLOCK_50   ; 4.341 ; 4.590 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[2]      ; CLOCK_50   ; 4.591 ; 4.921 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[3]      ; CLOCK_50   ; 4.521 ; 4.802 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[4]      ; CLOCK_50   ; 4.200 ; 4.454 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[5]      ; CLOCK_50   ; 4.076 ; 4.303 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_VSYNC      ; CLOCK_50   ; 5.259 ; 5.591 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CLK       ; CLOCK_50   ;       ; 3.486 ; Fall       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                         ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                            ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; AUDIO_L        ; CLOCK_50   ; 3.681 ; 3.971 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; AUDIO_R        ; CLOCK_50   ; 4.706 ; 5.181 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.174 ; 3.265 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.245 ; 3.352 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.219 ; 3.329 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.308 ; 3.460 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.353 ; 3.538 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.340 ; 3.496 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.560 ; 3.784 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.537 ; 3.748 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.556 ; 3.760 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.511 ; 3.739 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.380 ; 3.589 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.174 ; 3.265 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.247 ; 3.357 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 3.441 ; 3.623 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_BA[*]     ; CLOCK_50   ; 3.249 ; 3.335 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_BA[0]    ; CLOCK_50   ; 3.388 ; 3.554 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_BA[1]    ; CLOCK_50   ; 3.249 ; 3.335 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.671 ; 3.468 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CLK       ; CLOCK_50   ; 3.014 ;       ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CS_N      ; CLOCK_50   ; 3.230 ; 3.160 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_DQ[*]     ; CLOCK_50   ; 3.205 ; 3.322 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.251 ; 3.368 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.205 ; 3.322 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.656 ; 3.940 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.325 ; 3.471 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 3.557 ; 3.817 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.234 ; 3.368 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 3.542 ; 3.752 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.807 ; 4.082 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.383 ; 3.546 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.363 ; 3.501 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.349 ; 3.501 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 3.608 ; 3.859 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.664 ; 3.950 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.562 ; 3.780 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.571 ; 3.795 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.950 ; 4.271 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_DQM[*]    ; CLOCK_50   ; 2.997 ; 2.952 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 4.023 ; 3.757 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 2.997 ; 2.952 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.359 ; 3.257 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_WE_N      ; CLOCK_50   ; 3.630 ; 3.444 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKA       ; CLOCK_50   ; 4.067 ; 3.820 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKB       ; CLOCK_50   ; 3.730 ; 3.563 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATA       ; CLOCK_50   ; 4.131 ; 3.852 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATB       ; CLOCK_50   ; 3.718 ; 3.522 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SDLED          ; CLOCK_50   ; 3.704 ; 3.926 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_CK          ; CLOCK_50   ; 3.204 ; 3.257 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_DI          ; CLOCK_50   ; 3.736 ; 3.971 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_nCS         ; CLOCK_50   ; 3.296 ; 3.212 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; TX_EXT         ; CLOCK_50   ; 3.393 ; 3.448 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_B[*]       ; CLOCK_50   ; 3.116 ; 3.172 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[0]      ; CLOCK_50   ; 3.817 ; 4.038 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[1]      ; CLOCK_50   ; 3.794 ; 4.023 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[2]      ; CLOCK_50   ; 3.777 ; 4.008 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[3]      ; CLOCK_50   ; 4.295 ; 4.632 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[4]      ; CLOCK_50   ; 3.859 ; 4.132 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[5]      ; CLOCK_50   ; 3.116 ; 3.172 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_G[*]       ; CLOCK_50   ; 3.288 ; 3.353 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[0]      ; CLOCK_50   ; 4.051 ; 4.354 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[1]      ; CLOCK_50   ; 3.947 ; 4.220 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[2]      ; CLOCK_50   ; 3.872 ; 4.107 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[3]      ; CLOCK_50   ; 3.288 ; 3.353 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[4]      ; CLOCK_50   ; 3.575 ; 3.767 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[5]      ; CLOCK_50   ; 3.494 ; 3.646 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_HSYNC      ; CLOCK_50   ; 3.667 ; 3.824 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_R[*]       ; CLOCK_50   ; 3.432 ; 3.593 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[0]      ; CLOCK_50   ; 3.847 ; 4.082 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[1]      ; CLOCK_50   ; 3.677 ; 3.866 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[2]      ; CLOCK_50   ; 3.885 ; 4.138 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[3]      ; CLOCK_50   ; 3.819 ; 4.032 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[4]      ; CLOCK_50   ; 3.545 ; 3.722 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[5]      ; CLOCK_50   ; 3.432 ; 3.593 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_VSYNC      ; CLOCK_50   ; 4.007 ; 4.270 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CLK       ; CLOCK_50   ;       ; 2.914 ; Fall       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                 ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                            ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.045 ; 4.047 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.347 ; 4.351 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.350 ; 4.355 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.174 ; 4.179 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.106 ; 4.111 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.164 ; 4.169 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.172 ; 4.176 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.247 ; 4.251 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.250 ; 4.255 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.195 ; 4.197 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.147 ; 4.138 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.072 ; 4.063 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.121 ; 4.112 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.085 ; 4.087 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.045 ; 4.047 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.126 ; 4.131 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.123 ; 4.127 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                         ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                            ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.409 ; 3.411 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.676 ; 3.680 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.680 ; 3.685 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.528 ; 3.533 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.470 ; 3.475 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.519 ; 3.524 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.526 ; 3.530 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.586 ; 3.590 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.590 ; 3.595 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.534 ; 3.536 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.502 ; 3.493 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.436 ; 3.427 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.485 ; 3.476 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.449 ; 3.451 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.409 ; 3.411 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.491 ; 3.496 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.487 ; 3.491 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                        ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                            ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.106     ; 4.104     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.477     ; 4.473     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.482     ; 4.477     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.276     ; 4.271     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.168     ; 4.163     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.263     ; 4.258     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.273     ; 4.269     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.374     ; 4.370     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.379     ; 4.374     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.319     ; 4.317     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.233     ; 4.242     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.122     ; 4.131     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.171     ; 4.180     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.146     ; 4.144     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.106     ; 4.104     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.189     ; 4.184     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.185     ; 4.181     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                            ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.459     ; 3.457     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.775     ; 3.771     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.780     ; 3.775     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.611     ; 3.606     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.522     ; 3.517     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.598     ; 3.593     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.607     ; 3.603     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.674     ; 3.670     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.679     ; 3.674     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.619     ; 3.617     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.568     ; 3.577     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.474     ; 3.483     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.524     ; 3.533     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.499     ; 3.497     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.459     ; 3.457     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.543     ; 3.538     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.538     ; 3.534     ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------------------------------+


-----------------------------------------------
; Fast 1100mV -40C Model Metastability Report ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                    ;
+---------------------------------------------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                                                       ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                            ; 2.004 ; 0.165 ; N/A      ; N/A     ; 1.666               ;
;  CLOCK_50                                                                                   ; 2.004 ; 0.166 ; N/A      ; N/A     ; 8.413               ;
;  sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]   ; N/A   ; N/A   ; N/A      ; N/A     ; 1.666               ;
;  sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; 4.137 ; 0.165 ; N/A      ; N/A     ; 8.558               ;
; Design-wide TNS                                                                             ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                                                   ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]   ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------------------------------------+-------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                         ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                            ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; BTN_SOUTH    ; CLOCK_50   ; 7.260 ; 7.317 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_DQ[*]   ; CLOCK_50   ; 1.915 ; 2.620 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.891 ; 2.429 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.205 ; 1.544 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.507 ; 1.999 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.068 ; 1.478 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.738 ; 2.277 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.135 ; 1.572 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 0.879 ; 1.243 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.298 ; 1.686 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.242 ; 1.559 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.227 ; 1.594 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10] ; CLOCK_50   ; 0.758 ; 1.126 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.127 ; 1.560 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.569 ; 2.059 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.839 ; 2.326 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.458 ; 1.954 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.915 ; 2.620 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKA     ; CLOCK_50   ; 2.728 ; 3.618 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKB     ; CLOCK_50   ; 2.292 ; 2.937 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATA     ; CLOCK_50   ; 1.694 ; 2.023 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATB     ; CLOCK_50   ; 1.701 ; 2.096 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; RX_EXT       ; CLOCK_50   ; 2.791 ; 3.258 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_DO        ; CLOCK_50   ; 1.415 ; 1.819 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+--------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                            ;
+--------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------------+
; BTN_SOUTH    ; CLOCK_50   ; -2.037 ; -2.707 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_DQ[*]   ; CLOCK_50   ; 1.218  ; 0.881  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 0.180  ; -0.309 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 0.787  ; 0.451  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 0.516  ; 0.068  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 0.928  ; 0.526  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 0.341  ; -0.151 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 0.891  ; 0.468  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.095  ; 0.717  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 0.718  ; 0.332  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 0.715  ; 0.405  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 0.787  ; 0.414  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.218  ; 0.881  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11] ; CLOCK_50   ; 0.887  ; 0.477  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12] ; CLOCK_50   ; 0.453  ; 0.024  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13] ; CLOCK_50   ; 0.192  ; -0.235 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14] ; CLOCK_50   ; 0.588  ; 0.096  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15] ; CLOCK_50   ; 0.169  ; -0.416 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKA     ; CLOCK_50   ; -0.442 ; -1.127 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKB     ; CLOCK_50   ; -0.061 ; -0.533 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATA     ; CLOCK_50   ; 0.460  ; 0.103  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATB     ; CLOCK_50   ; 0.396  ; 0.006  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; RX_EXT       ; CLOCK_50   ; -0.097 ; -0.671 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_DO        ; CLOCK_50   ; 0.638  ; 0.291  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+--------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                   ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                            ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------------+
; AUDIO_L        ; CLOCK_50   ; 9.759  ; 10.422 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; AUDIO_R        ; CLOCK_50   ; 12.995 ; 13.979 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 9.241  ; 9.654  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 8.466  ; 8.706  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 8.587  ; 8.706  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 8.687  ; 8.988  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 8.871  ; 9.245  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 8.847  ; 9.063  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 9.178  ; 9.654  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 9.226  ; 9.604  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 9.241  ; 9.632  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 9.089  ; 9.614  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 9.045  ; 9.360  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 8.510  ; 8.589  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 8.469  ; 8.702  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 8.918  ; 9.286  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_BA[*]     ; CLOCK_50   ; 8.811  ; 9.157  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_BA[0]    ; CLOCK_50   ; 8.811  ; 9.157  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_BA[1]    ; CLOCK_50   ; 8.689  ; 8.743  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CAS_N     ; CLOCK_50   ; 9.319  ; 8.892  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CLK       ; CLOCK_50   ; 7.835  ;        ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CS_N      ; CLOCK_50   ; 8.428  ; 8.343  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_DQ[*]     ; CLOCK_50   ; 9.867  ; 10.604 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 8.496  ; 8.736  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 8.418  ; 8.647  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 9.359  ; 9.947  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 8.724  ; 8.961  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 9.213  ; 9.727  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 8.507  ; 8.744  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 9.257  ; 9.624  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 9.692  ; 10.244 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 8.776  ; 9.126  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 8.678  ; 8.999  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 8.785  ; 9.065  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 9.399  ; 9.898  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 9.301  ; 9.973  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 9.486  ; 9.789  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 9.432  ; 9.762  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 9.867  ; 10.604 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_DQM[*]    ; CLOCK_50   ; 10.161 ; 9.645  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 10.161 ; 9.645  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 7.958  ; 7.880  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_RAS_N     ; CLOCK_50   ; 8.679  ; 8.472  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_WE_N      ; CLOCK_50   ; 9.320  ; 8.927  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKA       ; CLOCK_50   ; 10.318 ; 9.751  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKB       ; CLOCK_50   ; 9.613  ; 9.367  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATA       ; CLOCK_50   ; 10.559 ; 9.843  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATB       ; CLOCK_50   ; 9.611  ; 9.261  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SDLED          ; CLOCK_50   ; 11.067 ; 11.492 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_CK          ; CLOCK_50   ; 8.449  ; 8.564  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_DI          ; CLOCK_50   ; 16.202 ; 16.491 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_nCS         ; CLOCK_50   ; 8.699  ; 8.506  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; TX_EXT         ; CLOCK_50   ; 10.283 ; 10.614 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_B[*]       ; CLOCK_50   ; 10.758 ; 11.702 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[0]      ; CLOCK_50   ; 9.859  ; 10.336 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[1]      ; CLOCK_50   ; 9.915  ; 10.312 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[2]      ; CLOCK_50   ; 9.821  ; 10.253 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[3]      ; CLOCK_50   ; 10.758 ; 11.702 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[4]      ; CLOCK_50   ; 10.025 ; 10.501 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[5]      ; CLOCK_50   ; 8.261  ; 8.361  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_G[*]       ; CLOCK_50   ; 10.387 ; 11.015 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[0]      ; CLOCK_50   ; 10.387 ; 11.015 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[1]      ; CLOCK_50   ; 10.159 ; 10.728 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[2]      ; CLOCK_50   ; 10.000 ; 10.504 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[3]      ; CLOCK_50   ; 8.646  ; 8.762  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[4]      ; CLOCK_50   ; 9.065  ; 9.523  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[5]      ; CLOCK_50   ; 8.925  ; 9.249  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_HSYNC      ; CLOCK_50   ; 10.994 ; 11.156 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_R[*]       ; CLOCK_50   ; 11.317 ; 11.713 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[0]      ; CLOCK_50   ; 11.317 ; 11.713 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[1]      ; CLOCK_50   ; 9.600  ; 9.833  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[2]      ; CLOCK_50   ; 10.086 ; 10.441 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[3]      ; CLOCK_50   ; 9.962  ; 10.241 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[4]      ; CLOCK_50   ; 9.064  ; 9.453  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[5]      ; CLOCK_50   ; 8.863  ; 9.214  ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_VSYNC      ; CLOCK_50   ; 11.604 ; 12.050 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CLK       ; CLOCK_50   ;        ; 7.672  ; Fall       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                         ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                            ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+
; AUDIO_L        ; CLOCK_50   ; 3.681 ; 3.971 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; AUDIO_R        ; CLOCK_50   ; 4.706 ; 5.181 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.174 ; 3.265 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.245 ; 3.352 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.219 ; 3.329 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.308 ; 3.460 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.353 ; 3.538 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.340 ; 3.496 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.560 ; 3.784 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.537 ; 3.748 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.556 ; 3.760 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.511 ; 3.739 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.380 ; 3.589 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.174 ; 3.265 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.247 ; 3.357 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_ADDR[12] ; CLOCK_50   ; 3.441 ; 3.623 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_BA[*]     ; CLOCK_50   ; 3.249 ; 3.335 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_BA[0]    ; CLOCK_50   ; 3.388 ; 3.554 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_BA[1]    ; CLOCK_50   ; 3.249 ; 3.335 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.671 ; 3.468 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CLK       ; CLOCK_50   ; 3.014 ;       ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CS_N      ; CLOCK_50   ; 3.230 ; 3.160 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_DQ[*]     ; CLOCK_50   ; 3.205 ; 3.322 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.251 ; 3.368 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.205 ; 3.322 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.656 ; 3.940 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.325 ; 3.471 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 3.557 ; 3.817 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.234 ; 3.368 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 3.542 ; 3.752 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.807 ; 4.082 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.383 ; 3.546 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.363 ; 3.501 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.349 ; 3.501 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 3.608 ; 3.859 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.664 ; 3.950 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.562 ; 3.780 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.571 ; 3.795 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.950 ; 4.271 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_DQM[*]    ; CLOCK_50   ; 2.997 ; 2.952 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 4.023 ; 3.757 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 2.997 ; 2.952 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.359 ; 3.257 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_WE_N      ; CLOCK_50   ; 3.630 ; 3.444 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKA       ; CLOCK_50   ; 4.067 ; 3.820 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_CLKB       ; CLOCK_50   ; 3.730 ; 3.563 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATA       ; CLOCK_50   ; 4.131 ; 3.852 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; PS2_DATB       ; CLOCK_50   ; 3.718 ; 3.522 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SDLED          ; CLOCK_50   ; 3.704 ; 3.926 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_CK          ; CLOCK_50   ; 3.204 ; 3.257 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_DI          ; CLOCK_50   ; 3.736 ; 3.971 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; SD_nCS         ; CLOCK_50   ; 3.296 ; 3.212 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; TX_EXT         ; CLOCK_50   ; 3.393 ; 3.448 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_B[*]       ; CLOCK_50   ; 3.116 ; 3.172 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[0]      ; CLOCK_50   ; 3.817 ; 4.038 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[1]      ; CLOCK_50   ; 3.794 ; 4.023 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[2]      ; CLOCK_50   ; 3.777 ; 4.008 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[3]      ; CLOCK_50   ; 4.295 ; 4.632 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[4]      ; CLOCK_50   ; 3.859 ; 4.132 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_B[5]      ; CLOCK_50   ; 3.116 ; 3.172 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_G[*]       ; CLOCK_50   ; 3.288 ; 3.353 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[0]      ; CLOCK_50   ; 4.051 ; 4.354 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[1]      ; CLOCK_50   ; 3.947 ; 4.220 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[2]      ; CLOCK_50   ; 3.872 ; 4.107 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[3]      ; CLOCK_50   ; 3.288 ; 3.353 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[4]      ; CLOCK_50   ; 3.575 ; 3.767 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_G[5]      ; CLOCK_50   ; 3.494 ; 3.646 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_HSYNC      ; CLOCK_50   ; 3.667 ; 3.824 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_R[*]       ; CLOCK_50   ; 3.432 ; 3.593 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[0]      ; CLOCK_50   ; 3.847 ; 4.082 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[1]      ; CLOCK_50   ; 3.677 ; 3.866 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[2]      ; CLOCK_50   ; 3.885 ; 4.138 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[3]      ; CLOCK_50   ; 3.819 ; 4.032 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[4]      ; CLOCK_50   ; 3.545 ; 3.722 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
;  VGA_R[5]      ; CLOCK_50   ; 3.432 ; 3.593 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; VGA_VSYNC      ; CLOCK_50   ; 4.007 ; 4.270 ; Rise       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
; DRAM_CLK       ; CLOCK_50   ;       ; 2.914 ; Fall       ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VSYNC     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HSYNC     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HLLED         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDLED         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SYLED         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUDIO_L       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUDIO_R       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_nCS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DI         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TX_EXT        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLKA      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DATA      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLKB      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DATB      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------+
; Input Transition Times                                         ;
+-------------+--------------+-----------------+-----------------+
; Pin         ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------+--------------+-----------------+-----------------+
; DRAM_DQ[0]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLKA    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DATA    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLKB    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DATB    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DO       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RX_EXT      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; BTN_SOUTH   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; VGA_VSYNC     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; VGA_HSYNC     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; HLLED         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; SDLED         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; SYLED         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; AUDIO_L       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; AUDIO_R       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; SD_nCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; SD_CK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; SD_DI         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; TX_EXT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; PS2_CLKA      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-08 V                      ; 3.17 V              ; -0.245 V            ; 0.166 V                              ; 0.398 V                              ; 4.33e-10 s                  ; 1.46e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-08 V                     ; 3.17 V             ; -0.245 V           ; 0.166 V                             ; 0.398 V                             ; 4.33e-10 s                 ; 1.46e-10 s                 ; Yes                       ; No                        ;
; PS2_DATA      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.47e-08 V                   ; 3.11 V              ; -0.195 V            ; 0.108 V                              ; 0.32 V                               ; 4.03e-10 s                  ; 1.44e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.47e-08 V                  ; 3.11 V             ; -0.195 V           ; 0.108 V                             ; 0.32 V                              ; 4.03e-10 s                 ; 1.44e-10 s                 ; Yes                       ; No                        ;
; PS2_CLKB      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.311 V            ; 0.143 V                              ; 0.424 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.311 V           ; 0.143 V                             ; 0.424 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
; PS2_DATB      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.91e-08 V                   ; 3.17 V              ; -0.306 V            ; 0.142 V                              ; 0.425 V                              ; 4.17e-10 s                  ; 1.36e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.91e-08 V                  ; 3.17 V             ; -0.306 V           ; 0.142 V                             ; 0.425 V                             ; 4.17e-10 s                 ; 1.36e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VSYNC     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HSYNC     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; HLLED         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; SDLED         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; SYLED         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; AUDIO_L       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; AUDIO_R       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; SD_nCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; SD_CK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; SD_DI         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; TX_EXT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; PS2_CLKA      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.87e-05 V                   ; 3.11 V              ; -0.0814 V           ; 0.131 V                              ; 0.136 V                              ; 5.88e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 3.87e-05 V                  ; 3.11 V             ; -0.0814 V          ; 0.131 V                             ; 0.136 V                             ; 5.88e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; PS2_DATA      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.09e-05 V                   ; 3.09 V              ; -0.0462 V           ; 0.045 V                              ; 0.085 V                              ; 5.49e-10 s                  ; 3.06e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.09e-05 V                  ; 3.09 V             ; -0.0462 V          ; 0.045 V                             ; 0.085 V                             ; 5.49e-10 s                 ; 3.06e-10 s                 ; Yes                       ; Yes                       ;
; PS2_CLKB      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.105 V            ; 0.101 V                              ; 0.142 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.105 V           ; 0.101 V                             ; 0.142 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
; PS2_DATB      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.73e-05 V                   ; 3.11 V              ; -0.104 V            ; 0.101 V                              ; 0.139 V                              ; 5.54e-10 s                  ; 3.16e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.73e-05 V                  ; 3.11 V             ; -0.104 V           ; 0.101 V                             ; 0.139 V                             ; 5.54e-10 s                 ; 3.16e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; VGA_VSYNC     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; VGA_HSYNC     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; HLLED         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; SDLED         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; SYLED         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; AUDIO_L       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; AUDIO_R       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; SD_nCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; SD_CK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; SD_DI         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; TX_EXT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; PS2_CLKA      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.64e-07 V                   ; 3.74 V              ; -0.508 V            ; 0.391 V                              ; 0.647 V                              ; 3.08e-10 s                  ; 1.34e-10 s                  ; No                         ; No                         ; 3.63 V                      ; 4.64e-07 V                  ; 3.74 V             ; -0.508 V           ; 0.391 V                             ; 0.647 V                             ; 3.08e-10 s                 ; 1.34e-10 s                 ; No                        ; No                        ;
; PS2_DATA      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.38e-07 V                   ; 3.67 V              ; -0.403 V            ; 0.084 V                              ; 0.542 V                              ; 3.5e-10 s                   ; 1.32e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 3.38e-07 V                  ; 3.67 V             ; -0.403 V           ; 0.084 V                             ; 0.542 V                             ; 3.5e-10 s                  ; 1.32e-10 s                 ; Yes                       ; No                        ;
; PS2_CLKB      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.589 V            ; 0.329 V                              ; 0.706 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.589 V           ; 0.329 V                             ; 0.706 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
; PS2_DATB      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.42e-07 V                   ; 3.75 V              ; -0.588 V            ; 0.329 V                              ; 0.704 V                              ; 2.77e-10 s                  ; 1.3e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 4.42e-07 V                  ; 3.75 V             ; -0.588 V           ; 0.329 V                             ; 0.704 V                             ; 2.77e-10 s                 ; 1.3e-10 s                  ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000307 V                   ; 3.64 V              ; -0.165 V            ; 0.022 V                              ; 0.425 V                              ; 4.58e-10 s                  ; 2e-10 s                     ; Yes                        ; No                         ; 3.63 V                      ; 0.000307 V                  ; 3.64 V             ; -0.165 V           ; 0.022 V                             ; 0.425 V                             ; 4.58e-10 s                 ; 2e-10 s                    ; Yes                       ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.289 V            ; 0.051 V                              ; 0.523 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.289 V           ; 0.051 V                             ; 0.523 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000395 V                   ; 3.65 V              ; -0.232 V            ; 0.065 V                              ; 0.547 V                              ; 4.68e-10 s                  ; 2.07e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000395 V                  ; 3.65 V             ; -0.232 V           ; 0.065 V                             ; 0.547 V                             ; 4.68e-10 s                 ; 2.07e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000395 V                   ; 3.65 V              ; -0.232 V            ; 0.065 V                              ; 0.547 V                              ; 4.68e-10 s                  ; 2.07e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000395 V                  ; 3.65 V             ; -0.232 V           ; 0.065 V                             ; 0.547 V                             ; 4.68e-10 s                 ; 2.07e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.292 V            ; 0.053 V                              ; 0.524 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.292 V           ; 0.053 V                             ; 0.524 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.292 V            ; 0.053 V                              ; 0.524 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.292 V           ; 0.053 V                             ; 0.524 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.289 V            ; 0.051 V                              ; 0.523 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.289 V           ; 0.051 V                             ; 0.523 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.289 V            ; 0.051 V                              ; 0.523 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.289 V           ; 0.051 V                             ; 0.523 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000395 V                   ; 3.65 V              ; -0.232 V            ; 0.065 V                              ; 0.547 V                              ; 4.68e-10 s                  ; 2.07e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000395 V                  ; 3.65 V             ; -0.232 V           ; 0.065 V                             ; 0.547 V                             ; 4.68e-10 s                 ; 2.07e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.292 V            ; 0.053 V                              ; 0.524 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.292 V           ; 0.053 V                             ; 0.524 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000307 V                   ; 3.64 V              ; -0.165 V            ; 0.022 V                              ; 0.425 V                              ; 4.58e-10 s                  ; 2e-10 s                     ; Yes                        ; No                         ; 3.63 V                      ; 0.000307 V                  ; 3.64 V             ; -0.165 V           ; 0.022 V                             ; 0.425 V                             ; 4.58e-10 s                 ; 2e-10 s                    ; Yes                       ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000307 V                   ; 3.64 V              ; -0.165 V            ; 0.022 V                              ; 0.425 V                              ; 4.58e-10 s                  ; 2e-10 s                     ; Yes                        ; No                         ; 3.63 V                      ; 0.000307 V                  ; 3.64 V             ; -0.165 V           ; 0.022 V                             ; 0.425 V                             ; 4.58e-10 s                 ; 2e-10 s                    ; Yes                       ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.289 V            ; 0.051 V                              ; 0.523 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.289 V           ; 0.051 V                             ; 0.523 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000307 V                   ; 3.64 V              ; -0.165 V            ; 0.022 V                              ; 0.425 V                              ; 4.58e-10 s                  ; 2e-10 s                     ; Yes                        ; No                         ; 3.63 V                      ; 0.000307 V                  ; 3.64 V             ; -0.165 V           ; 0.022 V                             ; 0.425 V                             ; 4.58e-10 s                 ; 2e-10 s                    ; Yes                       ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000307 V                   ; 3.64 V              ; -0.165 V            ; 0.022 V                              ; 0.425 V                              ; 4.58e-10 s                  ; 2e-10 s                     ; Yes                        ; No                         ; 3.63 V                      ; 0.000307 V                  ; 3.64 V             ; -0.165 V           ; 0.022 V                             ; 0.425 V                             ; 4.58e-10 s                 ; 2e-10 s                    ; Yes                       ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.292 V            ; 0.053 V                              ; 0.524 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.292 V           ; 0.053 V                             ; 0.524 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000307 V                   ; 3.64 V              ; -0.165 V            ; 0.022 V                              ; 0.425 V                              ; 4.58e-10 s                  ; 2e-10 s                     ; Yes                        ; No                         ; 3.63 V                      ; 0.000307 V                  ; 3.64 V             ; -0.165 V           ; 0.022 V                             ; 0.425 V                             ; 4.58e-10 s                 ; 2e-10 s                    ; Yes                       ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.289 V            ; 0.051 V                              ; 0.523 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.289 V           ; 0.051 V                             ; 0.523 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.289 V            ; 0.051 V                              ; 0.523 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.289 V           ; 0.051 V                             ; 0.523 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.289 V            ; 0.051 V                              ; 0.523 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.289 V           ; 0.051 V                             ; 0.523 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000395 V                   ; 3.65 V              ; -0.232 V            ; 0.065 V                              ; 0.547 V                              ; 4.68e-10 s                  ; 2.07e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000395 V                  ; 3.65 V             ; -0.232 V           ; 0.065 V                             ; 0.547 V                             ; 4.68e-10 s                 ; 2.07e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.292 V            ; 0.053 V                              ; 0.524 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.292 V           ; 0.053 V                             ; 0.524 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.289 V            ; 0.051 V                              ; 0.523 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.289 V           ; 0.051 V                             ; 0.523 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000307 V                   ; 3.64 V              ; -0.165 V            ; 0.022 V                              ; 0.425 V                              ; 4.58e-10 s                  ; 2e-10 s                     ; Yes                        ; No                         ; 3.63 V                      ; 0.000307 V                  ; 3.64 V             ; -0.165 V           ; 0.022 V                             ; 0.425 V                             ; 4.58e-10 s                 ; 2e-10 s                    ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.292 V            ; 0.053 V                              ; 0.524 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.292 V           ; 0.053 V                             ; 0.524 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.289 V            ; 0.051 V                              ; 0.523 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.289 V           ; 0.051 V                             ; 0.523 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000307 V                   ; 3.64 V              ; -0.165 V            ; 0.022 V                              ; 0.425 V                              ; 4.58e-10 s                  ; 2e-10 s                     ; Yes                        ; No                         ; 3.63 V                      ; 0.000307 V                  ; 3.64 V             ; -0.165 V           ; 0.022 V                             ; 0.425 V                             ; 4.58e-10 s                 ; 2e-10 s                    ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000307 V                   ; 3.64 V              ; -0.165 V            ; 0.022 V                              ; 0.425 V                              ; 4.58e-10 s                  ; 2e-10 s                     ; Yes                        ; No                         ; 3.63 V                      ; 0.000307 V                  ; 3.64 V             ; -0.165 V           ; 0.022 V                             ; 0.425 V                             ; 4.58e-10 s                 ; 2e-10 s                    ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000395 V                   ; 3.65 V              ; -0.232 V            ; 0.065 V                              ; 0.547 V                              ; 4.68e-10 s                  ; 2.07e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000395 V                  ; 3.65 V             ; -0.232 V           ; 0.065 V                             ; 0.547 V                             ; 4.68e-10 s                 ; 2.07e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.289 V            ; 0.051 V                              ; 0.523 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.289 V           ; 0.051 V                             ; 0.523 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.289 V            ; 0.051 V                              ; 0.523 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.289 V           ; 0.051 V                             ; 0.523 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000395 V                   ; 3.65 V              ; -0.232 V            ; 0.065 V                              ; 0.547 V                              ; 4.68e-10 s                  ; 2.07e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000395 V                  ; 3.65 V             ; -0.232 V           ; 0.065 V                             ; 0.547 V                             ; 4.68e-10 s                 ; 2.07e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000307 V                   ; 3.64 V              ; -0.165 V            ; 0.022 V                              ; 0.425 V                              ; 4.58e-10 s                  ; 2e-10 s                     ; Yes                        ; No                         ; 3.63 V                      ; 0.000307 V                  ; 3.64 V             ; -0.165 V           ; 0.022 V                             ; 0.425 V                             ; 4.58e-10 s                 ; 2e-10 s                    ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000395 V                   ; 3.65 V              ; -0.232 V            ; 0.065 V                              ; 0.547 V                              ; 4.68e-10 s                  ; 2.07e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000395 V                  ; 3.65 V             ; -0.232 V           ; 0.065 V                             ; 0.547 V                             ; 4.68e-10 s                 ; 2.07e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.292 V            ; 0.053 V                              ; 0.524 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.292 V           ; 0.053 V                             ; 0.524 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.292 V            ; 0.053 V                              ; 0.524 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.292 V           ; 0.053 V                             ; 0.524 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000307 V                   ; 3.64 V              ; -0.165 V            ; 0.022 V                              ; 0.425 V                              ; 4.58e-10 s                  ; 2e-10 s                     ; Yes                        ; No                         ; 3.63 V                      ; 0.000307 V                  ; 3.64 V             ; -0.165 V           ; 0.022 V                             ; 0.425 V                             ; 4.58e-10 s                 ; 2e-10 s                    ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000395 V                   ; 3.65 V              ; -0.232 V            ; 0.065 V                              ; 0.547 V                              ; 4.68e-10 s                  ; 2.07e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000395 V                  ; 3.65 V             ; -0.232 V           ; 0.065 V                             ; 0.547 V                             ; 4.68e-10 s                 ; 2.07e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.289 V            ; 0.051 V                              ; 0.523 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.289 V           ; 0.051 V                             ; 0.523 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000395 V                   ; 3.65 V              ; -0.232 V            ; 0.065 V                              ; 0.547 V                              ; 4.68e-10 s                  ; 2.07e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000395 V                  ; 3.65 V             ; -0.232 V           ; 0.065 V                             ; 0.547 V                             ; 4.68e-10 s                 ; 2.07e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.289 V            ; 0.051 V                              ; 0.523 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.289 V           ; 0.051 V                             ; 0.523 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; VGA_VSYNC     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.289 V            ; 0.051 V                              ; 0.523 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.289 V           ; 0.051 V                             ; 0.523 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; VGA_HSYNC     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.289 V            ; 0.051 V                              ; 0.523 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.289 V           ; 0.051 V                             ; 0.523 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; HLLED         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000395 V                   ; 3.65 V              ; -0.232 V            ; 0.065 V                              ; 0.547 V                              ; 4.68e-10 s                  ; 2.07e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000395 V                  ; 3.65 V             ; -0.232 V           ; 0.065 V                             ; 0.547 V                             ; 4.68e-10 s                 ; 2.07e-10 s                 ; Yes                       ; No                        ;
; SDLED         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000395 V                   ; 3.65 V              ; -0.232 V            ; 0.065 V                              ; 0.547 V                              ; 4.68e-10 s                  ; 2.07e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000395 V                  ; 3.65 V             ; -0.232 V           ; 0.065 V                             ; 0.547 V                             ; 4.68e-10 s                 ; 2.07e-10 s                 ; Yes                       ; No                        ;
; SYLED         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.289 V            ; 0.051 V                              ; 0.523 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.289 V           ; 0.051 V                             ; 0.523 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; AUDIO_L       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.292 V            ; 0.053 V                              ; 0.524 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.292 V           ; 0.053 V                             ; 0.524 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; AUDIO_R       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.292 V            ; 0.053 V                              ; 0.524 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.292 V           ; 0.053 V                             ; 0.524 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; SD_nCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000307 V                   ; 3.64 V              ; -0.165 V            ; 0.022 V                              ; 0.425 V                              ; 4.58e-10 s                  ; 2e-10 s                     ; Yes                        ; No                         ; 3.63 V                      ; 0.000307 V                  ; 3.64 V             ; -0.165 V           ; 0.022 V                             ; 0.425 V                             ; 4.58e-10 s                 ; 2e-10 s                    ; Yes                       ; No                        ;
; SD_CK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.289 V            ; 0.051 V                              ; 0.523 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.289 V           ; 0.051 V                             ; 0.523 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; SD_DI         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000395 V                   ; 3.65 V              ; -0.232 V            ; 0.065 V                              ; 0.547 V                              ; 4.68e-10 s                  ; 2.07e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000395 V                  ; 3.65 V             ; -0.232 V           ; 0.065 V                             ; 0.547 V                             ; 4.68e-10 s                 ; 2.07e-10 s                 ; Yes                       ; No                        ;
; TX_EXT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000307 V                   ; 3.64 V              ; -0.165 V            ; 0.022 V                              ; 0.425 V                              ; 4.58e-10 s                  ; 2e-10 s                     ; Yes                        ; No                         ; 3.63 V                      ; 0.000307 V                  ; 3.64 V             ; -0.165 V           ; 0.022 V                             ; 0.425 V                             ; 4.58e-10 s                 ; 2e-10 s                    ; Yes                       ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.289 V            ; 0.051 V                              ; 0.523 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.289 V           ; 0.051 V                             ; 0.523 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.292 V            ; 0.053 V                              ; 0.524 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.292 V           ; 0.053 V                             ; 0.524 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.292 V            ; 0.053 V                              ; 0.524 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.292 V           ; 0.053 V                             ; 0.524 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.292 V            ; 0.053 V                              ; 0.524 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.292 V           ; 0.053 V                             ; 0.524 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.292 V            ; 0.053 V                              ; 0.524 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.292 V           ; 0.053 V                             ; 0.524 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.289 V            ; 0.051 V                              ; 0.523 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.289 V           ; 0.051 V                             ; 0.523 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.289 V            ; 0.051 V                              ; 0.523 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.289 V           ; 0.051 V                             ; 0.523 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.292 V            ; 0.053 V                              ; 0.524 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.292 V           ; 0.053 V                             ; 0.524 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000395 V                   ; 3.65 V              ; -0.232 V            ; 0.065 V                              ; 0.547 V                              ; 4.68e-10 s                  ; 2.07e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000395 V                  ; 3.65 V             ; -0.232 V           ; 0.065 V                             ; 0.547 V                             ; 4.68e-10 s                 ; 2.07e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000307 V                   ; 3.64 V              ; -0.165 V            ; 0.022 V                              ; 0.425 V                              ; 4.58e-10 s                  ; 2e-10 s                     ; Yes                        ; No                         ; 3.63 V                      ; 0.000307 V                  ; 3.64 V             ; -0.165 V           ; 0.022 V                             ; 0.425 V                             ; 4.58e-10 s                 ; 2e-10 s                    ; Yes                       ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000307 V                   ; 3.64 V              ; -0.165 V            ; 0.022 V                              ; 0.425 V                              ; 4.58e-10 s                  ; 2e-10 s                     ; Yes                        ; No                         ; 3.63 V                      ; 0.000307 V                  ; 3.64 V             ; -0.165 V           ; 0.022 V                             ; 0.425 V                             ; 4.58e-10 s                 ; 2e-10 s                    ; Yes                       ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000307 V                   ; 3.64 V              ; -0.165 V            ; 0.022 V                              ; 0.425 V                              ; 4.58e-10 s                  ; 2e-10 s                     ; Yes                        ; No                         ; 3.63 V                      ; 0.000307 V                  ; 3.64 V             ; -0.165 V           ; 0.022 V                             ; 0.425 V                             ; 4.58e-10 s                 ; 2e-10 s                    ; Yes                       ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000395 V                   ; 3.65 V              ; -0.232 V            ; 0.065 V                              ; 0.547 V                              ; 4.68e-10 s                  ; 2.07e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000395 V                  ; 3.65 V             ; -0.232 V           ; 0.065 V                             ; 0.547 V                             ; 4.68e-10 s                 ; 2.07e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000395 V                   ; 3.65 V              ; -0.232 V            ; 0.065 V                              ; 0.547 V                              ; 4.68e-10 s                  ; 2.07e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000395 V                  ; 3.65 V             ; -0.232 V           ; 0.065 V                             ; 0.547 V                             ; 4.68e-10 s                 ; 2.07e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.292 V            ; 0.053 V                              ; 0.524 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.292 V           ; 0.053 V                             ; 0.524 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.289 V            ; 0.051 V                              ; 0.523 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.289 V           ; 0.051 V                             ; 0.523 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; PS2_CLKA      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000395 V                   ; 3.65 V              ; -0.232 V            ; 0.065 V                              ; 0.547 V                              ; 4.68e-10 s                  ; 2.07e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000395 V                  ; 3.65 V             ; -0.232 V           ; 0.065 V                             ; 0.547 V                             ; 4.68e-10 s                 ; 2.07e-10 s                 ; Yes                       ; No                        ;
; PS2_DATA      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000307 V                   ; 3.64 V              ; -0.165 V            ; 0.022 V                              ; 0.425 V                              ; 4.58e-10 s                  ; 2e-10 s                     ; Yes                        ; No                         ; 3.63 V                      ; 0.000307 V                  ; 3.64 V             ; -0.165 V           ; 0.022 V                             ; 0.425 V                             ; 4.58e-10 s                 ; 2e-10 s                    ; Yes                       ; No                        ;
; PS2_CLKB      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.292 V            ; 0.053 V                              ; 0.524 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.292 V           ; 0.053 V                             ; 0.524 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
; PS2_DATB      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000379 V                   ; 3.65 V              ; -0.289 V            ; 0.051 V                              ; 0.523 V                              ; 4.36e-10 s                  ; 1.95e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000379 V                  ; 3.65 V             ; -0.289 V           ; 0.051 V                             ; 0.523 V                             ; 4.36e-10 s                 ; 1.95e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                                 ; To Clock                                                                                   ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; CLOCK_50                                                                                   ; CLOCK_50                                                                                   ; 349905031    ; 0        ; 0        ; 0        ;
; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; CLOCK_50                                                                                   ; 13           ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                   ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; 44           ; 0        ; 0        ; 0        ;
; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; > 2147483647 ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                                 ; To Clock                                                                                   ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; CLOCK_50                                                                                   ; CLOCK_50                                                                                   ; 349905031    ; 0        ; 0        ; 0        ;
; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; CLOCK_50                                                                                   ; 13           ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                   ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; 44           ; 0        ; 0        ; 0        ;
; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk ; > 2147483647 ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 23    ; 23   ;
; Unconstrained Input Port Paths  ; 42    ; 42   ;
; Unconstrained Output Ports      ; 69    ; 69   ;
; Unconstrained Output Port Paths ; 109   ; 109  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 03 23:52:06 2019
Info: Command: quartus_sta Next186_SoC -c Next186_SoC
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_8pl1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3v8:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_8vk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_h09:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_g09:dffpipe6|dffe7a* 
    Info (332165): Entity dcfifo_dlm1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_e09:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_d09:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_gll1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_f09:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_b09:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_qsk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_vu8:dffpipe13|dffe14a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_uu8:dffpipe10|dffe11a* 
Info (332104): Reading SDC File: 'Next186_SoC.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]} {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[1]} {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[1]}
    Info (332110): create_generated_clock -source {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[2]} {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[2]}
    Info (332110): create_generated_clock -source {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[3]} {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[3]}
    Info (332110): create_generated_clock -source {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[4]} {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[4]}
    Info (332110): create_generated_clock -source {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[5]} {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[5]}
    Info (332110): create_generated_clock -source {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[6]} {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[6]}
    Info (332110): create_generated_clock -source {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[7]} {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[7]}
    Info (332110): create_generated_clock -source {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 6 -duty_cycle 50.00 -name {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk} {sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at Next186_SoC.sdc(35): sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2] could not be matched with a clock
Warning (332049): Ignored set_input_delay at Next186_SoC.sdc(35): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}]  3.000 [get_ports {DRAM_DQ[0]}]
Warning (332049): Ignored set_input_delay at Next186_SoC.sdc(36): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}]  3.000 [get_ports {DRAM_DQ[1]}]
Warning (332049): Ignored set_input_delay at Next186_SoC.sdc(37): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}]  3.000 [get_ports {DRAM_DQ[2]}]
Warning (332049): Ignored set_input_delay at Next186_SoC.sdc(38): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}]  3.000 [get_ports {DRAM_DQ[3]}]
Warning (332049): Ignored set_input_delay at Next186_SoC.sdc(39): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}]  3.000 [get_ports {DRAM_DQ[4]}]
Warning (332049): Ignored set_input_delay at Next186_SoC.sdc(40): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}]  3.000 [get_ports {DRAM_DQ[5]}]
Warning (332049): Ignored set_input_delay at Next186_SoC.sdc(41): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}]  3.000 [get_ports {DRAM_DQ[6]}]
Warning (332049): Ignored set_input_delay at Next186_SoC.sdc(42): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}]  3.000 [get_ports {DRAM_DQ[7]}]
Warning (332049): Ignored set_input_delay at Next186_SoC.sdc(43): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}]  3.000 [get_ports {DRAM_DQ[8]}]
Warning (332049): Ignored set_input_delay at Next186_SoC.sdc(44): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}]  3.000 [get_ports {DRAM_DQ[9]}]
Warning (332049): Ignored set_input_delay at Next186_SoC.sdc(45): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}]  3.000 [get_ports {DRAM_DQ[10]}]
Warning (332049): Ignored set_input_delay at Next186_SoC.sdc(46): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}]  3.000 [get_ports {DRAM_DQ[11]}]
Warning (332049): Ignored set_input_delay at Next186_SoC.sdc(47): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}]  3.000 [get_ports {DRAM_DQ[12]}]
Warning (332049): Ignored set_input_delay at Next186_SoC.sdc(48): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}]  3.000 [get_ports {DRAM_DQ[13]}]
Warning (332049): Ignored set_input_delay at Next186_SoC.sdc(49): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}]  3.000 [get_ports {DRAM_DQ[14]}]
Warning (332049): Ignored set_input_delay at Next186_SoC.sdc(50): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[2]}]  3.000 [get_ports {DRAM_DQ[15]}]
Warning (332174): Ignored filter at Next186_SoC.sdc(57): sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1] could not be matched with a clock
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(57): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_ADDR[0]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(58): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_ADDR[1]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(59): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_ADDR[2]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(60): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_ADDR[3]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(61): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_ADDR[4]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(62): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_ADDR[5]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(63): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_ADDR[6]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(64): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_ADDR[7]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(65): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_ADDR[8]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(66): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_ADDR[9]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(67): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_ADDR[10]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(68): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_ADDR[11]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(69): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_ADDR[12]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(70): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_BA[0]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(71): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_BA[1]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(72): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_CAS_N}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(73): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQM[0]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(74): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQM[1]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(75): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQ[0]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(76): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQ[1]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(77): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQ[2]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(78): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQ[3]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(79): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQ[4]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(80): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQ[5]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(81): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQ[6]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(82): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQ[7]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(83): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQ[8]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(84): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQ[9]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(85): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQ[10]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(86): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQ[11]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(87): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQ[12]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(88): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQ[13]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(89): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQ[14]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(90): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_DQ[15]}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(91): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_RAS_N}]
Warning (332049): Ignored set_output_delay at Next186_SoC.sdc(92): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay  -clock [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  3.000 [get_ports {DRAM_WE_N}]
Warning (332174): Ignored filter at Next186_SoC.sdc(105): sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[0] could not be matched with a clock
Warning (332174): Ignored filter at Next186_SoC.sdc(105): sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[1] could not be matched with a clock
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(105): Argument <from> is an empty collection
    Info (332050): set_false_path  -from  [get_clocks {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[0]}]  -to  [get_clocks {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[1]}]
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(105): Argument <to> is an empty collection
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(106): Argument <from> is an empty collection
    Info (332050): set_false_path  -from  [get_clocks {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[1]}]  -to  [get_clocks {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[0]}]
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(106): Argument <to> is an empty collection
Warning (332174): Ignored filter at Next186_SoC.sdc(107): sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[0] could not be matched with a clock
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(107): Argument <from> is an empty collection
    Info (332050): set_false_path  -from  [get_clocks {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[0]}]  -to  [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[0]}]
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(107): Argument <to> is an empty collection
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(108): Argument <from> is an empty collection
    Info (332050): set_false_path  -from  [get_clocks {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[0]}]  -to  [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(108): Argument <to> is an empty collection
Warning (332174): Ignored filter at Next186_SoC.sdc(109): sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[3] could not be matched with a clock
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(109): Argument <from> is an empty collection
    Info (332050): set_false_path  -from  [get_clocks {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[0]}]  -to  [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[3]}]
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(109): Argument <to> is an empty collection
Warning (332174): Ignored filter at Next186_SoC.sdc(110): sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[4] could not be matched with a clock
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(110): Argument <from> is an empty collection
    Info (332050): set_false_path  -from  [get_clocks {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[0]}]  -to  [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[4]}]
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(110): Argument <to> is an empty collection
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(111): Argument <from> is an empty collection
    Info (332050): set_false_path  -from  [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[0]}] -to [get_clocks {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[0]}]  
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(111): Argument <to> is an empty collection
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(112): Argument <from> is an empty collection
    Info (332050): set_false_path  -from  [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}] -to [get_clocks {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[0]}]  
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(112): Argument <to> is an empty collection
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(113): Argument <from> is an empty collection
    Info (332050): set_false_path  -from  [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[3]}] -to [get_clocks {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[0]}]  
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(113): Argument <to> is an empty collection
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(114): Argument <from> is an empty collection
    Info (332050): set_false_path  -from  [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[4]}] -to [get_clocks {sys_inst|dcm_cpu_inst|altpll_component|auto_generated|pll1|clk[0]}]  
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(114): Argument <to> is an empty collection
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(115): Argument <from> is an empty collection
    Info (332050): set_false_path  -from  [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[0]}] -to [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}]  
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(115): Argument <to> is an empty collection
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(116): Argument <from> is an empty collection
    Info (332050): set_false_path  -from  [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[1]}] -to [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[0]}]  
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(116): Argument <to> is an empty collection
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(117): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_clocks {CLOCK_50}] -to [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[3]}]
Warning (332049): Ignored set_false_path at Next186_SoC.sdc(118): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_clocks {sys_inst|dcm_system|altpll_component|auto_generated|pll1|clk[3]}] -to [get_clocks {CLOCK_50}]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 100C Model
Info (332146): Worst-case setup slack is 2.277
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.277         0.000 CLOCK_50 
    Info (332119):     4.210         0.000 sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is 0.394
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.394         0.000 sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.421         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.666
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.666         0.000 sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     8.597         0.000 sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     8.801         0.000 CLOCK_50 
Info: Analyzing Slow 1100mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.004
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.004         0.000 CLOCK_50 
    Info (332119):     4.137         0.000 sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is 0.399
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.399         0.000 sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.437         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.666
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.666         0.000 sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     8.558         0.000 sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     8.817         0.000 CLOCK_50 
Info: Analyzing Fast 1100mV 100C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 11.134
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    11.134         0.000 CLOCK_50 
    Info (332119):    11.448         0.000 sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.178         0.000 sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.179         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.666
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.666         0.000 sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     8.483         0.000 CLOCK_50 
    Info (332119):     8.884         0.000 sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk 
Info: Analyzing Fast 1100mV -40C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 12.261
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    12.261         0.000 CLOCK_50 
    Info (332119):    12.769         0.000 sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is 0.165
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.165         0.000 sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     0.166         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.666
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.666         0.000 sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     8.413         0.000 CLOCK_50 
    Info (332119):     8.889         0.000 sys_inst|dcm_system|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 86 warnings
    Info: Peak virtual memory: 1506 megabytes
    Info: Processing ended: Tue Dec 03 23:54:17 2019
    Info: Elapsed time: 00:02:11
    Info: Total CPU time (on all processors): 00:02:09


