// Seed: 1137831729
module module_0 (
    output tri0 id_0
);
  wire id_2;
  wire id_3;
  assign module_2.id_0 = 0;
  localparam id_4 = -1;
  logic [7:0] id_5, id_6, id_7;
  assign id_2 = id_5[1'd0];
endmodule
module module_1 (
    input  wand id_0,
    input  tri1 id_1,
    input  tri1 id_2,
    output tri0 id_3,
    output tri0 id_4,
    output wand id_5
);
  assign id_4 = id_1 == 1'b0;
  xor primCall (id_3, id_0, id_7, id_1, id_2);
  wire id_7;
  module_0 modCall_1 (id_3);
  wire id_8;
endmodule
module module_2 (
    input tri id_0
);
  assign id_2 = id_0;
  module_0 modCall_1 (id_2);
endmodule
