0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/Hp/Desktop/Desktop/Education/Certification/Electronics Design/Verilog for an FPGA Engineer with Xilinx Vivado Design Suite/MIPS32_Pipelined/MIPS32_Pipelined.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/Hp/Desktop/Desktop/Education/Certification/Electronics Design/Verilog for an FPGA Engineer with Xilinx Vivado Design Suite/MIPS32_Pipelined/MIPS32_Pipelined.srcs/sim_1/new/test_mips32.v,1678138119,verilog,,,,test_mips32,,,,,,,,
C:/Users/Hp/Desktop/Desktop/Education/Certification/Electronics Design/Verilog for an FPGA Engineer with Xilinx Vivado Design Suite/MIPS32_Pipelined/MIPS32_Pipelined.srcs/sources_1/new/top.v,1678134042,verilog,,C:/Users/Hp/Desktop/Desktop/Education/Certification/Electronics Design/Verilog for an FPGA Engineer with Xilinx Vivado Design Suite/MIPS32_Pipelined/MIPS32_Pipelined.srcs/sim_1/new/test_mips32.v,,pipe_MIPS32,,,,,,,,
