{
  "creator": "Yosys 0.51 (git sha1 c4b519022, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
  "modules": {
    "atbs_core_floating_window_board": {
      "attributes": {
        "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7422.1-7499.10",
        "top": "00000000000000000000000000000001",
        "hdlname": "atbs_core_floating_window_board"
      },
      "ports": {
        "clock_i": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "reset_n_i": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "comp_upper_i": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "comp_lower_i": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "trigger_start_sampling_i": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "trigger_start_mode_i": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "adaptive_mode_i": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "control_mode_i": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "signal_select_in_i": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "enable_i": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "select_tbs_delta_steps_i": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "uart_rx_i": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "dac_upper_o": {
          "direction": "output",
          "bits": [ 14, 15, 16, 17, 18, 19, 20, 21 ]
        },
        "dac_lower_o": {
          "direction": "output",
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29 ]
        },
        "idle_led_o": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "overflow_led_o": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "underflow_led_o": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "uart_tx_o": {
          "direction": "output",
          "bits": [ 33 ]
        }
      },
      "cells": {
        "$auto$alumacc.cc:495:replace_alu$3381": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:532.20-532.77"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 34, 35, 36, 37, 38, 39, 40, 41, 42 ],
            "B": [ 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 52, 53, 54, 55, 56, 57, 58, 59, 60 ],
            "X": [ 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "Y": [ 70, 71, 72, 73, 74, 75, 76, 77, 78 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3388": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:560.20-560.74"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 79, 80, 81 ],
            "B": [ "1", "1", "1" ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 82, 83, 84 ],
            "X": [ 85, 86, 87 ],
            "Y": [ 88, 89, 90 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3397": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:258.20-258.77"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 91, 92, 93, 94, 95, 96, 97, 98, 99 ],
            "B": [ 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 100, 101, 102, 103, 104, 105, 106, 107, 108 ],
            "X": [ 109, 110, 111, 112, 113, 114, 115, 116, 117 ],
            "Y": [ 118, 119, 120, 121, 122, 123, 124, 125, 126 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3404": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2702.20-2702.66"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 127, 128 ],
            "B": [ "1", "1" ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 129, 130 ],
            "X": [ 131, 132 ],
            "Y": [ 133, 134 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3417": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2471.20-2471.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 135, 136 ],
            "B": [ "0", "1" ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 137, 138 ],
            "X": [ 139, 140 ],
            "Y": [ 141, 142 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3424": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3264.20-3264.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 143, 144, 145, 146, 147, 148, 149, 150, 151 ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 152, 153, 154, 155, 156, 157, 158, 159, 160 ],
            "X": [ 161, 162, 163, 164, 165, 166, 167, 168, 169 ],
            "Y": [ 170, 171, 172, 173, 174, 175, 176, 177, 178 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3431": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3588.20-3588.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 179, 180, 181, 182, 183, 184, 185, 186, 187 ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 188, 189, 190, 191, 192, 193, 194, 195, 196 ],
            "X": [ 197, 198, 199, 200, 201, 202, 203, 204, 205 ],
            "Y": [ 206, 207, 208, 209, 210, 211, 212, 213, 214 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3438": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1954.20-1954.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232 ],
            "B": [ 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270 ],
            "X": [ 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289 ],
            "Y": [ 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3451": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1945.20-1945.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232 ],
            "B": [ 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346 ],
            "X": [ 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365 ],
            "Y": [ 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3464": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1936.20-1936.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232 ],
            "B": [ 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422 ],
            "X": [ 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441 ],
            "Y": [ 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3477": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1927.20-1927.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232 ],
            "B": [ 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498 ],
            "X": [ 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517 ],
            "Y": [ 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3490": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1918.20-1918.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232 ],
            "B": [ 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574 ],
            "X": [ 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593 ],
            "Y": [ 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3503": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1909.20-1909.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232 ],
            "B": [ 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650 ],
            "X": [ 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669 ],
            "Y": [ 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3516": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1900.20-1900.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232 ],
            "B": [ 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726 ],
            "X": [ 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745 ],
            "Y": [ 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3529": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1891.20-1891.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232 ],
            "B": [ 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802 ],
            "X": [ 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821 ],
            "Y": [ 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3542": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1882.20-1882.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232 ],
            "B": [ 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878 ],
            "X": [ 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897 ],
            "Y": [ 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3555": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1873.20-1873.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232 ],
            "B": [ 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954 ],
            "X": [ 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973 ],
            "Y": [ 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3568": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1864.20-1864.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232 ],
            "B": [ 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030 ],
            "X": [ 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049 ],
            "Y": [ 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3581": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1855.20-1855.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232 ],
            "B": [ 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106 ],
            "X": [ 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125 ],
            "Y": [ 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3594": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1846.20-1846.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232 ],
            "B": [ 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182 ],
            "X": [ 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201 ],
            "Y": [ 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3607": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1837.20-1837.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232 ],
            "B": [ 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258 ],
            "X": [ 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277 ],
            "Y": [ 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3620": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1828.20-1828.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232 ],
            "B": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334 ],
            "X": [ 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353 ],
            "Y": [ 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3633": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4042.20-4042.68"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381 ],
            "B": [ 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398 ],
            "X": [ 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407 ],
            "Y": [ 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3638": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4034.20-4034.68"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425 ],
            "B": [ 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434 ],
            "X": [ 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443 ],
            "Y": [ 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3643": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3988.20-3988.73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389 ],
            "B": [ 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468 ],
            "X": [ 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476 ],
            "Y": [ 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3648": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3996.20-3996.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389 ],
            "B": [ "1" ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492 ],
            "X": [ 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500 ],
            "Y": [ 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3659": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3986.20-3986.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 1509, 1510, 1511 ],
            "B": [ "0", "1" ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 1512, 1513, 1514 ],
            "X": [ 1515, 1516, 1517 ],
            "Y": [ 1518, 1519, 1520 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3670": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5973.19-5973.73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 14, 15, 16, 17, 18, 19, 20, 21 ],
            "B": [ 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536 ],
            "X": [ 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544 ],
            "Y": [ 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3681": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010100",
            "Y_WIDTH": "00000000000000000000000000010100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6086.19-6086.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592 ],
            "X": [ 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612 ],
            "Y": [ 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3684": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5971.19-5971.54"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
            "B": [ 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648 ],
            "X": [ 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656 ],
            "Y": [ 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3687": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4028.20-4028.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664 ],
            "B": [ 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672 ],
            "X": [ 1673, 1674, 1675, 1676, 1677, 1678, 1679, 1680 ],
            "Y": [ 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3690": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4110.20-4110.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696 ],
            "B": [ 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705 ],
            "X": [ 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714 ],
            "Y": [ 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3693": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4126.20-4126.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731 ],
            "B": [ 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 1732, 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740 ],
            "X": [ 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749 ],
            "Y": [ 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3696": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4114.20-4114.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381 ],
            "B": [ 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767 ],
            "X": [ 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776 ],
            "Y": [ 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3699": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4122.20-4122.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425 ],
            "B": [ 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794 ],
            "X": [ 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803 ],
            "Y": [ 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3702": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1985.20-1985.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830 ],
            "B": [ 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868 ],
            "X": [ 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887 ],
            "Y": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3705": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2009.20-2009.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906 ],
            "B": [ 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925 ],
            "X": [ 1926, 1927, 1928, 1929, 1930, 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939, 1940, 1941, 1942, 1943, 1944 ],
            "Y": [ 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3708": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2033.20-2033.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963 ],
            "B": [ 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971, 1972, 1973, 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982 ],
            "X": [ 1983, 1984, 1985, 1986, 1987, 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001 ],
            "Y": [ 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3711": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2057.20-2057.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020 ],
            "B": [ 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039 ],
            "X": [ 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058 ],
            "Y": [ 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3714": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2081.20-2081.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077 ],
            "B": [ 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096 ],
            "X": [ 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115 ],
            "Y": [ 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3717": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2105.20-2105.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134 ],
            "B": [ 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153 ],
            "X": [ 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172 ],
            "Y": [ 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3720": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2129.20-2129.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191 ],
            "B": [ 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210 ],
            "X": [ 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229 ],
            "Y": [ 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3723": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2153.20-2153.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248 ],
            "B": [ 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267 ],
            "X": [ 2268, 2269, 2270, 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286 ],
            "Y": [ 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3726": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2177.20-2177.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305 ],
            "B": [ 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324 ],
            "X": [ 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343 ],
            "Y": [ 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3729": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2201.20-2201.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362 ],
            "B": [ 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381 ],
            "X": [ 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400 ],
            "Y": [ 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3732": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2225.20-2225.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419 ],
            "B": [ 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438 ],
            "X": [ 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457 ],
            "Y": [ 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3735": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2249.20-2249.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476 ],
            "B": [ 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495 ],
            "X": [ 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513, 2514 ],
            "Y": [ 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3738": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2273.20-2273.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533 ],
            "B": [ 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2534, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552 ],
            "X": [ 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571 ],
            "Y": [ 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3741": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2297.20-2297.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590 ],
            "B": [ 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2591, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609 ],
            "X": [ 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620, 2621, 2622, 2623, 2624, 2625, 2626, 2627, 2628 ],
            "Y": [ 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3744": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2321.20-2321.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647 ],
            "B": [ 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666 ],
            "X": [ 2667, 2668, 2669, 2670, 2671, 2672, 2673, 2674, 2675, 2676, 2677, 2678, 2679, 2680, 2681, 2682, 2683, 2684, 2685 ],
            "Y": [ 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3747": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1309.20-1309.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2687, 2688, 2689 ],
            "B": [ 2690, 2691, 2692 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2693, 2694, 2695 ],
            "X": [ 2696, 2697, 2698 ],
            "Y": [ 2699, 2700, 2701 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3750": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3538.20-3538.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "1" ],
            "B": [ "0", 2702, 2703, 2704, 2705, 2706, 2707, 2708 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717 ],
            "X": [ 2718, 2719, 2720, 2721, 2722, 2723, 2724, 2725, 2726 ],
            "Y": [ 2727, 2728, 2729, 2730, 2731, 2732, 2733, 2734, 2735 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3753": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3580.20-3580.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2736 ],
            "B": [ 2737, 2738, 2739, 2740, 2741, 2742, 2743, 2744, 2745 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2746, 2747, 2748, 2749, 2750, 2751, 2752, 2753, 2754 ],
            "X": [ 2755, 2756, 2757, 2758, 2759, 2760, 2761, 2762, 2763 ],
            "Y": [ 179, 180, 181, 182, 183, 184, 185, 186, 187 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3756": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3652.20-3652.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 2764, 2765, 2766 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2767, 2768, 2769 ],
            "X": [ 2770, 2771, 2772 ],
            "Y": [ 2773, 2774, 2775 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3759": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3612.20-3612.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2737, 2738, 2739, 2740, 2741, 2742, 2743, 2744, 2745 ],
            "B": [ 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2736 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 2776, 2777, 2778, 2779, 2780, 2781, 2782, 2783, 2784 ],
            "X": [ 2785, 2786, 2787, 2788, 2789, 2790, 2791, 2792, 2793 ],
            "Y": [ 2794, 2795, 2796, 2797, 2798, 2799, 2800, 2801, 2802 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3772": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3256.20-3256.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2803, 2804, 2805, 2806, 2807, 2808, 2809, 2810 ],
            "B": [ 2811, 2812, 2813, 2814, 2815, 2816, 2817, 2818, 2819 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2820, 2821, 2822, 2823, 2824, 2825, 2826, 2827, 2828 ],
            "X": [ 2829, 2830, 2831, 2832, 2833, 2834, 2835, 2836, 2837 ],
            "Y": [ 143, 144, 145, 146, 147, 148, 149, 150, 151 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3775": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3328.20-3328.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 2838, 2839, 2840 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2841, 2842, 2843 ],
            "X": [ 2844, 2845, 2846 ],
            "Y": [ 2847, 2848, 2849 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3778": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3288.20-3288.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 2811, 2812, 2813, 2814, 2815, 2816, 2817, 2818, 2819 ],
            "B": [ 2803, 2804, 2805, 2806, 2807, 2808, 2809, 2810 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 2850, 2851, 2852, 2853, 2854, 2855, 2856, 2857, 2858 ],
            "X": [ 2859, 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867 ],
            "Y": [ 2868, 2869, 2870, 2871, 2872, 2873, 2874, 2875, 2876 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3791": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4482.20-4482.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 2877, 2878, 2879, 2880 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2881, 2882, 2883, 2884 ],
            "X": [ 2885, 2886, 2887, 2888 ],
            "Y": [ 2889, 2890, 2891, 2892 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3794": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4482.20-4482.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 2893, 2894, 2895, 2896 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2897, 2898, 2899, 2900 ],
            "X": [ 2901, 2902, 2903, 2904 ],
            "Y": [ 2905, 2906, 2907, 2908 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3797": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4482.20-4482.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 2909, 2910, 2911, 2912 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2913, 2914, 2915, 2916 ],
            "X": [ 2917, 2918, 2919, 2920 ],
            "Y": [ 2921, 2922, 2923, 2924 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3800": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4482.20-4482.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 2925, 2926, 2927, 2928 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2929, 2930, 2931, 2932 ],
            "X": [ 2933, 2934, 2935, 2936 ],
            "Y": [ 2937, 2938, 2939, 2940 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3803": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4482.20-4482.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 2941, 2942, 2943, 2944 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2945, 2946, 2947, 2948 ],
            "X": [ 2949, 2950, 2951, 2952 ],
            "Y": [ 2953, 2954, 2955, 2956 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3806": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4482.20-4482.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 2957, 2958, 2959, 2960 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2961, 2962, 2963, 2964 ],
            "X": [ 2965, 2966, 2967, 2968 ],
            "Y": [ 2969, 2970, 2971, 2972 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3809": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2494.20-2494.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 135, 136 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 2973, 2974 ],
            "X": [ 2975, 2976 ],
            "Y": [ 2977, 2978 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3812": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010010",
            "Y_WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2856.20-2856.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ ],
            "B": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 2979, 2980, 2981, 2982, 2983, 2984, 2985, 2986, 2987, 2988, 2989, 2990, 2991, 2992, 2993, 2994, 2995, 2996, 2997 ],
            "X": [ 2998, 2999, 3000, 3001, 3002, 3003, 3004, 3005, 3006, 3007, 3008, 3009, 3010, 3011, 3012, 3013, 3014, 3015, 3016 ],
            "Y": [ 3017, 3018, 3019, 3020, 3021, 3022, 3023, 3024, 3025, 3026, 3027, 3028, 3029, 3030, 3031, 3032, 3033, 3034, 3035 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3815": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2655.20-2655.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 3036, 3037 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 3038, 3039 ],
            "X": [ 3040, 3041 ],
            "Y": [ 3042, 3043 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3818": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2673.20-2673.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 3044, 3045 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 3046, 3047 ],
            "X": [ 3048, 3049 ],
            "Y": [ 3050, 3051 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3821": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2688.20-2688.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ 3036, 3037 ],
            "B": [ 3044, 3045 ],
            "BI": [ "1" ],
            "CI": [ "1" ],
            "CO": [ 3052, 3053 ],
            "X": [ 3054, 3055 ],
            "Y": [ 127, 128 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3824": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010010",
            "Y_WIDTH": "00000000000000000000000000010010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2921.20-2921.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 3056, 3057, 3058, 3059, 3060, 3061, 3062, 3063, 3064, 3065, 3066, 3067, 3068, 3069, 3070, 3071, 3072, 3073 ],
            "X": [ 3074, 3075, 3076, 3077, 3078, 3079, 3080, 3081, 3082, 3083, 3084, 3085, 3086, 3087, 3088, 3089, 3090, 3091 ],
            "Y": [ 3092, 3093, 3094, 3095, 3096, 3097, 3098, 3099, 3100, 3101, 3102, 3103, 3104, 3105, 3106, 3107, 3108, 3109 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3827": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:252.20-252.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 3110, 3111, 3112 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 3113, 3114, 3115 ],
            "X": [ 3116, 3117, 3118 ],
            "Y": [ 3119, 3120, 3121 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3830": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:260.20-260.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 91, 92, 93, 94, 95, 96, 97, 98, 99 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 3122, 3123, 3124, 3125, 3126, 3127, 3128, 3129, 3130 ],
            "X": [ 3131, 3132, 3133, 3134, 3135, 3136, 3137, 3138, 3139 ],
            "Y": [ 3140, 3141, 3142, 3143, 3144, 3145, 3146, 3147, 3148 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3833": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:526.20-526.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 79, 80, 81 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 3149, 3150, 3151 ],
            "X": [ 3152, 3153, 3154 ],
            "Y": [ 3155, 3156, 3157 ]
          }
        },
        "$auto$alumacc.cc:495:replace_alu$3836": {
          "hide_name": 1,
          "type": "$alu",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:534.20-534.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "BI": "input",
            "CI": "input",
            "CO": "output",
            "X": "output",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 34, 35, 36, 37, 38, 39, 40, 41, 42 ],
            "BI": [ "0" ],
            "CI": [ "0" ],
            "CO": [ 3158, 3159, 3160, 3161, 3162, 3163, 3164, 3165, 3166 ],
            "X": [ 3167, 3168, 3169, 3170, 3171, 3172, 3173, 3174, 3175 ],
            "Y": [ 3176, 3177, 3178, 3179, 3180, 3181, 3182, 3183, 3184 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$3395": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3185, 3186 ],
            "Y": [ 3187 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$3415": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3188, 3189 ],
            "Y": [ 3190 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$3449": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3191, 3192 ],
            "Y": [ 3193 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$3462": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3194, 3195 ],
            "Y": [ 3196 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$3475": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3197, 3198 ],
            "Y": [ 3199 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$3488": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3200, 3201 ],
            "Y": [ 3202 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$3501": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3203, 3204 ],
            "Y": [ 3205 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$3514": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3206, 3207 ],
            "Y": [ 3208 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$3527": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3209, 3210 ],
            "Y": [ 3211 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$3540": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3212, 3213 ],
            "Y": [ 3214 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$3553": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3215, 3216 ],
            "Y": [ 3217 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$3566": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3218, 3219 ],
            "Y": [ 3220 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$3579": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3221, 3222 ],
            "Y": [ 3223 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$3592": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3224, 3225 ],
            "Y": [ 3226 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$3605": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3227, 3228 ],
            "Y": [ 3229 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$3618": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3230, 3231 ],
            "Y": [ 3232 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$3631": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3233, 3234 ],
            "Y": [ 3235 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$3770": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3236, 3237 ],
            "Y": [ 3238 ]
          }
        },
        "$auto$alumacc.cc:530:replace_alu$3789": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3239, 3240 ],
            "Y": [ 3241 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$3411": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3242 ],
            "B": [ 3189 ],
            "Y": [ 3243 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$3445": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3244 ],
            "B": [ 3191 ],
            "Y": [ 3245 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$3458": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3246 ],
            "B": [ 3194 ],
            "Y": [ 3247 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$3471": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3248 ],
            "B": [ 3197 ],
            "Y": [ 3249 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$3484": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3250 ],
            "B": [ 3200 ],
            "Y": [ 3251 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$3497": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3252 ],
            "B": [ 3204 ],
            "Y": [ 3253 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$3510": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3254 ],
            "B": [ 3207 ],
            "Y": [ 3255 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$3523": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3256 ],
            "B": [ 3210 ],
            "Y": [ 3257 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$3536": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3258 ],
            "B": [ 3212 ],
            "Y": [ 3259 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$3549": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3260 ],
            "B": [ 3216 ],
            "Y": [ 3261 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$3562": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3262 ],
            "B": [ 3219 ],
            "Y": [ 3263 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$3575": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3264 ],
            "B": [ 3222 ],
            "Y": [ 3265 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$3588": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3266 ],
            "B": [ 3225 ],
            "Y": [ 3267 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$3601": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3268 ],
            "B": [ 3228 ],
            "Y": [ 3269 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$3614": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3270 ],
            "B": [ 3231 ],
            "Y": [ 3271 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$3627": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3272 ],
            "B": [ 3234 ],
            "Y": [ 3273 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$3655": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3274 ],
            "B": [ 3275 ],
            "Y": [ 3276 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$3666": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3277 ],
            "B": [ 3278 ],
            "Y": [ 3279 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$3677": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3280 ],
            "B": [ 3281 ],
            "Y": [ 3282 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$3766": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3237 ],
            "B": [ 3236 ],
            "Y": [ 3283 ]
          }
        },
        "$auto$alumacc.cc:67:get_gt$3785": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3240 ],
            "B": [ 3239 ],
            "Y": [ 3284 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$3413": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2702.20-2702.66"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3243 ],
            "Y": [ 3188 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$3447": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1954.20-1954.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3245 ],
            "Y": [ 3192 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$3460": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1945.20-1945.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3247 ],
            "Y": [ 3195 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$3473": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1936.20-1936.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3249 ],
            "Y": [ 3198 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$3486": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1927.20-1927.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3251 ],
            "Y": [ 3201 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$3499": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1918.20-1918.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3253 ],
            "Y": [ 3203 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$3512": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1909.20-1909.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3255 ],
            "Y": [ 3206 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$3525": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1900.20-1900.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3257 ],
            "Y": [ 3209 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$3538": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1891.20-1891.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3259 ],
            "Y": [ 3213 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$3551": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1882.20-1882.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3261 ],
            "Y": [ 3215 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$3564": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1873.20-1873.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3263 ],
            "Y": [ 3218 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$3577": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1864.20-1864.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3265 ],
            "Y": [ 3221 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$3590": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1855.20-1855.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3267 ],
            "Y": [ 3224 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$3603": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1846.20-1846.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3269 ],
            "Y": [ 3227 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$3616": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1837.20-1837.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3271 ],
            "Y": [ 3230 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$3629": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1828.20-1828.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3273 ],
            "Y": [ 3233 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$3657": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3996.20-3996.67"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3276 ],
            "Y": [ 3285 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$3668": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3986.20-3986.58"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3279 ],
            "Y": [ 3286 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$3679": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5973.19-5973.73"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3282 ],
            "Y": [ 3287 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$3768": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3612.20-3612.47"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3283 ],
            "Y": [ 3288 ]
          }
        },
        "$auto$alumacc.cc:68:get_gt$3787": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3288.20-3288.47"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3284 ],
            "Y": [ 3289 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$3386": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:532.20-532.77"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
            "Y": [ 3290 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$3393": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:560.20-560.74"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 85, 86, 87 ],
            "Y": [ 3185 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$3402": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:258.20-258.77"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 109, 110, 111, 112, 113, 114, 115, 116, 117 ],
            "Y": [ 3291 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$3409": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2702.20-2702.66"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 131, 132 ],
            "Y": [ 3189 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$3422": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2471.20-2471.57"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 139, 140 ],
            "Y": [ 3292 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$3429": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3264.20-3264.64"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 161, 162, 163, 164, 165, 166, 167, 168, 169 ],
            "Y": [ 3293 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$3436": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3588.20-3588.64"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 197, 198, 199, 200, 201, 202, 203, 204, 205 ],
            "Y": [ 3294 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$3443": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1954.20-1954.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289 ],
            "Y": [ 3191 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$3456": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1945.20-1945.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365 ],
            "Y": [ 3194 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$3469": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1936.20-1936.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441 ],
            "Y": [ 3197 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$3482": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1927.20-1927.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517 ],
            "Y": [ 3200 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$3495": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1918.20-1918.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593 ],
            "Y": [ 3204 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$3508": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1909.20-1909.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669 ],
            "Y": [ 3207 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$3521": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1900.20-1900.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745 ],
            "Y": [ 3210 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$3534": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1891.20-1891.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821 ],
            "Y": [ 3212 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$3547": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1882.20-1882.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897 ],
            "Y": [ 3216 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$3560": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1873.20-1873.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973 ],
            "Y": [ 3219 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$3573": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1864.20-1864.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049 ],
            "Y": [ 3222 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$3586": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1855.20-1855.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125 ],
            "Y": [ 3225 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$3599": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1846.20-1846.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201 ],
            "Y": [ 3228 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$3612": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1837.20-1837.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277 ],
            "Y": [ 3231 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$3625": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1828.20-1828.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353 ],
            "Y": [ 3234 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$3653": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3996.20-3996.67"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500 ],
            "Y": [ 3275 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$3664": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3986.20-3986.58"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1515, 1516, 1517 ],
            "Y": [ 3278 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$3675": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5973.19-5973.73"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544 ],
            "Y": [ 3281 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$3764": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3612.20-3612.47"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2785, 2786, 2787, 2788, 2789, 2790, 2791, 2792, 2793 ],
            "Y": [ 3236 ]
          }
        },
        "$auto$alumacc.cc:75:get_eq$3783": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3288.20-3288.47"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2859, 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867 ],
            "Y": [ 3239 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$3391": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:560.20-560.74"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 84 ],
            "Y": [ 3186 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$3407": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2702.20-2702.66"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 130 ],
            "Y": [ 3242 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$3420": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2471.20-2471.57"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 138 ],
            "Y": [ 3295 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$3427": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3264.20-3264.64"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 160 ],
            "Y": [ 3296 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$3434": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3588.20-3588.64"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 196 ],
            "Y": [ 3297 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$3441": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1954.20-1954.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 270 ],
            "Y": [ 3244 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$3454": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1945.20-1945.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 346 ],
            "Y": [ 3246 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$3467": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1936.20-1936.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 422 ],
            "Y": [ 3248 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$3480": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1927.20-1927.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 498 ],
            "Y": [ 3250 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$3493": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1918.20-1918.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 574 ],
            "Y": [ 3252 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$3506": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1909.20-1909.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 650 ],
            "Y": [ 3254 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$3519": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1900.20-1900.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 726 ],
            "Y": [ 3256 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$3532": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1891.20-1891.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 802 ],
            "Y": [ 3258 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$3545": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1882.20-1882.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 878 ],
            "Y": [ 3260 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$3558": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1873.20-1873.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 954 ],
            "Y": [ 3262 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$3571": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1864.20-1864.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1030 ],
            "Y": [ 3264 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$3584": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1855.20-1855.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1106 ],
            "Y": [ 3266 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$3597": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1846.20-1846.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1182 ],
            "Y": [ 3268 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$3610": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1837.20-1837.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1258 ],
            "Y": [ 3270 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$3623": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1828.20-1828.60"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1334 ],
            "Y": [ 3272 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$3636": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4042.20-4042.68"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1398 ],
            "Y": [ 3298 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$3641": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4034.20-4034.68"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1434 ],
            "Y": [ 3299 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$3646": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3988.20-3988.73"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1468 ],
            "Y": [ 3300 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$3651": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3996.20-3996.67"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1492 ],
            "Y": [ 3274 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$3662": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3986.20-3986.58"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1514 ],
            "Y": [ 3277 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$3673": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5973.19-5973.73"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1536 ],
            "Y": [ 3280 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$3762": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3612.20-3612.47"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2784 ],
            "Y": [ 3237 ]
          }
        },
        "$auto$alumacc.cc:89:get_cf$3781": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3288.20-3288.47"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2858 ],
            "Y": [ 3240 ]
          }
        },
        "$auto$ff.cc:266:slice$2845": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:623.3-627.46"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3302, 3303, 3304 ],
            "EN": [ 3305 ],
            "Q": [ 79, 80, 81 ]
          }
        },
        "$auto$ff.cc:266:slice$2848": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:334.3-338.45"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3306, 3307, 3308 ],
            "EN": [ 3309 ],
            "Q": [ 3110, 3111, 3112 ]
          }
        },
        "$auto$ff.cc:266:slice$2851": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:346.3-350.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3310 ],
            "EN": [ 3311 ],
            "Q": [ 3312 ]
          }
        },
        "$auto$ff.cc:266:slice$2860": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:346.3-350.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3313 ],
            "EN": [ 3314 ],
            "Q": [ 3315 ]
          }
        },
        "$auto$ff.cc:266:slice$2869": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:346.3-350.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3316 ],
            "EN": [ 3317 ],
            "Q": [ 3318 ]
          }
        },
        "$auto$ff.cc:266:slice$2878": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:346.3-350.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3319 ],
            "EN": [ 3320 ],
            "Q": [ 3321 ]
          }
        },
        "$auto$ff.cc:266:slice$2887": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:346.3-350.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3322 ],
            "EN": [ 3323 ],
            "Q": [ 3324 ]
          }
        },
        "$auto$ff.cc:266:slice$2896": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:346.3-350.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3325 ],
            "EN": [ 3326 ],
            "Q": [ 3327 ]
          }
        },
        "$auto$ff.cc:266:slice$2905": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:346.3-350.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3328 ],
            "EN": [ 3329 ],
            "Q": [ 3330 ]
          }
        },
        "$auto$ff.cc:266:slice$2914": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:346.3-350.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3331 ],
            "EN": [ 3332 ],
            "Q": [ 3333 ]
          }
        },
        "$auto$ff.cc:266:slice$2923": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0000000000000000000000000000000000000000000000000000000000000000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000001001100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2723.3-2727.27"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3335, 3336, 3337, 3338, 3339, 3340, 3341, 3342, 3343, 3344, 3345, 3346, 3347, 3348, 3349, 3350, 3351, 3352, 3353, 3354, 3355, 3356, 3357, 3358, 3359, 3360, 3361, 3362, 3363, 3364, 3365, 3366, 3367, 3368, 3369, 3370, 3371, 3372, 3373, 3374, 3375, 3376, 3377, 3378, 3379, 3380, 3381, 3382, 3383, 3384, 3385, 3386, 3387, 3388, 3389, 3390, 3391, 3392, 3393, 3394, 3395, 3396, 3397, 3398, 3399, 3400, 3401, 3402, 3403, 3404, 3405, 3406, 3407, 3408, 3409, 3410 ],
            "EN": [ 3411 ],
            "Q": [ 3354, 3355, 3356, 3357, 3358, 3359, 3360, 3361, 3362, 3363, 3364, 3365, 3366, 3367, 3368, 3369, 3370, 3371, 3372, 3373, 3374, 3375, 3376, 3377, 3378, 3379, 3380, 3381, 3382, 3383, 3384, 3385, 3386, 3387, 3388, 3389, 3390, 3391, 3392, 3393, 3394, 3395, 3396, 3397, 3398, 3399, 3400, 3401, 3402, 3403, 3404, 3405, 3406, 3407, 3408, 3409, 3410, 3412, 3413, 3414, 3415, 3416, 3417, 3418, 3419, 3420, 3421, 3422, 3423, 3424, 3425, 3426, 3427, 3428, 3429, 3430 ]
          }
        },
        "$auto$ff.cc:266:slice$2924": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2729.3-2733.28"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3042, 3043 ],
            "EN": [ 3431 ],
            "Q": [ 3036, 3037 ]
          }
        },
        "$auto$ff.cc:266:slice$2925": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2735.3-2739.28"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3050, 3051 ],
            "EN": [ 3432 ],
            "Q": [ 3044, 3045 ]
          }
        },
        "$auto$ff.cc:266:slice$2926": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0000000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2747.3-2751.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3433, 3434, 3435, 3436, 3437, 3438, 3439, 3440, 3441, 3442, 3443, 3444, 3445, 3446, 3447, 3448, 3449, 3450, 3451 ],
            "EN": [ 3431 ],
            "Q": [ 3335, 3336, 3337, 3338, 3339, 3340, 3341, 3342, 3343, 3344, 3345, 3346, 3347, 3348, 3349, 3350, 3351, 3352, 3353 ]
          }
        },
        "$auto$ff.cc:266:slice$2927": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2767.3-2771.33"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3452, 3453, 3454 ],
            "EN": [ 3455 ],
            "Q": [ 3456, 3457, 3458 ]
          }
        },
        "$auto$ff.cc:266:slice$2930": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0000000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2868.3-2872.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3459, 3460, 3461, 3462, 3463, 3464, 3465, 3466, 3467, 3468, 3469, 3470, 3471, 3472, 3473, 3474, 3475, 3476, 3477 ],
            "EN": [ 3478 ],
            "Q": [ 3433, 3434, 3435, 3436, 3437, 3438, 3439, 3440, 3441, 3442, 3443, 3444, 3445, 3446, 3447, 3448, 3449, 3450, 3451 ]
          }
        },
        "$auto$ff.cc:266:slice$2933": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4333.3-4337.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3479 ],
            "EN": [ 3480 ],
            "Q": [ 3481 ]
          }
        },
        "$auto$ff.cc:266:slice$2936": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4339.3-4343.41"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3482 ],
            "EN": [ 3483 ],
            "Q": [ 3484 ]
          }
        },
        "$auto$ff.cc:266:slice$2939": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4345.3-4349.41"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3485 ],
            "EN": [ 3486 ],
            "Q": [ 3487 ]
          }
        },
        "$auto$ff.cc:266:slice$2942": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2502.3-2506.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3488, 3489, 3490, 3491, 3492, 3493, 3494, 3495 ],
            "EN": [ 3496 ],
            "Q": [ 3497, 3498, 3499, 3500, 3501, 3502, 3503, 3504 ]
          }
        },
        "$auto$ff.cc:266:slice$2943": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2502.3-2506.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3505, 3506, 3507, 3508, 3509, 3510, 3511, 3512, 3513, 3514, 3515, 3516, 3517, 3518, 3519, 3520 ],
            "EN": [ 3521 ],
            "Q": [ 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529, 3530, 3531, 3532, 3533, 3534, 3535, 3536, 3537 ]
          }
        },
        "$auto$ff.cc:266:slice$2946": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2516.3-2520.31"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3538, 3539 ],
            "EN": [ 3540 ],
            "Q": [ 135, 136 ]
          }
        },
        "$auto$ff.cc:266:slice$2947": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4556.3-4560.29"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3541, 3542 ],
            "EN": [ 3543 ],
            "Q": [ 3544, 3545 ]
          }
        },
        "$auto$ff.cc:266:slice$2954": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4562.3-4566.33"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3546 ],
            "EN": [ 3547 ],
            "Q": [ 3548 ]
          }
        },
        "$auto$ff.cc:266:slice$2957": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4556.3-4560.29"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3549, 3550 ],
            "EN": [ 3551 ],
            "Q": [ 3552, 3553 ]
          }
        },
        "$auto$ff.cc:266:slice$2964": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4562.3-4566.33"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3554 ],
            "EN": [ 3555 ],
            "Q": [ 3556 ]
          }
        },
        "$auto$ff.cc:266:slice$2967": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4556.3-4560.29"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3557, 3558 ],
            "EN": [ 3559 ],
            "Q": [ 3560, 3561 ]
          }
        },
        "$auto$ff.cc:266:slice$2974": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4562.3-4566.33"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3562 ],
            "EN": [ 3563 ],
            "Q": [ 3564 ]
          }
        },
        "$auto$ff.cc:266:slice$2977": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4556.3-4560.29"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3565, 3566 ],
            "EN": [ 3567 ],
            "Q": [ 3568, 3569 ]
          }
        },
        "$auto$ff.cc:266:slice$2984": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4562.3-4566.33"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3570 ],
            "EN": [ 3571 ],
            "Q": [ 3572 ]
          }
        },
        "$auto$ff.cc:266:slice$2987": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4556.3-4560.29"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3573, 3574 ],
            "EN": [ 3575 ],
            "Q": [ 3576, 3577 ]
          }
        },
        "$auto$ff.cc:266:slice$2994": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4562.3-4566.33"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3578 ],
            "EN": [ 3579 ],
            "Q": [ 3580 ]
          }
        },
        "$auto$ff.cc:266:slice$2997": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4556.3-4560.29"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3581, 3582 ],
            "EN": [ 3583 ],
            "Q": [ 3584, 3585 ]
          }
        },
        "$auto$ff.cc:266:slice$3004": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4562.3-4566.33"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3586 ],
            "EN": [ 3587 ],
            "Q": [ 3588 ]
          }
        },
        "$auto$ff.cc:266:slice$3007": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3355.3-3359.40"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3589 ],
            "EN": [ 3590 ],
            "Q": [ 3591 ]
          }
        },
        "$auto$ff.cc:266:slice$3011": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "000000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3367.3-3371.41"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3592, 3593, 3594, 3595, 3596, 3597, 3598, 3599, 3600 ],
            "EN": [ 3601 ],
            "Q": [ 2811, 2812, 2813, 2814, 2815, 2816, 2817, 2818, 2819 ]
          }
        },
        "$auto$ff.cc:266:slice$3020": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3375.3-3379.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 2811, 2812, 2813, 2814, 2815, 2816, 2817, 2818 ],
            "EN": [ 3602 ],
            "Q": [ 22, 23, 24, 25, 26, 27, 28, 29 ]
          }
        },
        "$auto$ff.cc:266:slice$3021": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3381.3-3385.46"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3603 ],
            "EN": [ 3604 ],
            "Q": [ 3605 ]
          }
        },
        "$auto$ff.cc:266:slice$3024": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3679.3-3683.40"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3606 ],
            "EN": [ 3607 ],
            "Q": [ 3608 ]
          }
        },
        "$auto$ff.cc:266:slice$3027": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "000000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3685.3-3689.38"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3609, 3610, 3611, 3612, 3613, 3614, 3615, 3616, 3617 ],
            "EN": [ 3618 ],
            "Q": [ 3619, 3620, 3621, 3622, 3623, 3624, 3625, 3626, 3627 ]
          }
        },
        "$auto$ff.cc:266:slice$3028": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "000000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3691.3-3695.41"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3628, 3629, 3630, 3631, 3632, 3633, 3634, 3635, 3636 ],
            "EN": [ 3637 ],
            "Q": [ 2737, 2738, 2739, 2740, 2741, 2742, 2743, 2744, 2745 ]
          }
        },
        "$auto$ff.cc:266:slice$3037": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3699.3-3703.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 2737, 2738, 2739, 2740, 2741, 2742, 2743, 2744 ],
            "EN": [ 3638 ],
            "Q": [ 14, 15, 16, 17, 18, 19, 20, 21 ]
          }
        },
        "$auto$ff.cc:266:slice$3038": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3705.3-3709.46"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3639 ],
            "EN": [ 3640 ],
            "Q": [ 3641 ]
          }
        },
        "$auto$ff.cc:266:slice$3041": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000100001110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2340.3-2344.34"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590 ],
            "EN": [ 3642 ],
            "Q": [ 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647 ]
          }
        },
        "$auto$ff.cc:266:slice$3042": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2346.3-2350.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3643, 3644 ],
            "EN": [ 3645 ],
            "Q": [ 3646, 3647 ]
          }
        },
        "$auto$ff.cc:266:slice$3045": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2346.3-2350.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3648, 3649 ],
            "EN": [ 3650 ],
            "Q": [ 3651, 3652 ]
          }
        },
        "$auto$ff.cc:266:slice$3048": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2346.3-2350.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3653, 3654 ],
            "EN": [ 3655 ],
            "Q": [ 3656, 3657 ]
          }
        },
        "$auto$ff.cc:266:slice$3051": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2346.3-2350.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3658, 3659 ],
            "EN": [ 3660 ],
            "Q": [ 3661, 3662 ]
          }
        },
        "$auto$ff.cc:266:slice$3054": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2346.3-2350.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3663, 3664 ],
            "EN": [ 3665 ],
            "Q": [ 3666, 3667 ]
          }
        },
        "$auto$ff.cc:266:slice$3057": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2346.3-2350.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3668, 3669 ],
            "EN": [ 3670 ],
            "Q": [ 3671, 3672 ]
          }
        },
        "$auto$ff.cc:266:slice$3060": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2346.3-2350.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3673, 3674 ],
            "EN": [ 3675 ],
            "Q": [ 3676, 3677 ]
          }
        },
        "$auto$ff.cc:266:slice$3063": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2346.3-2350.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3678, 3679 ],
            "EN": [ 3680 ],
            "Q": [ 3681, 3682 ]
          }
        },
        "$auto$ff.cc:266:slice$3066": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2346.3-2350.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3683, 3684 ],
            "EN": [ 3685 ],
            "Q": [ 3686, 3687 ]
          }
        },
        "$auto$ff.cc:266:slice$3069": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2346.3-2350.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3688, 3689 ],
            "EN": [ 3690 ],
            "Q": [ 3691, 3692 ]
          }
        },
        "$auto$ff.cc:266:slice$3072": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2346.3-2350.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3693, 3694 ],
            "EN": [ 3695 ],
            "Q": [ 3696, 3697 ]
          }
        },
        "$auto$ff.cc:266:slice$3075": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2346.3-2350.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3698, 3699 ],
            "EN": [ 3700 ],
            "Q": [ 3701, 3702 ]
          }
        },
        "$auto$ff.cc:266:slice$3078": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2346.3-2350.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3703, 3704 ],
            "EN": [ 3705 ],
            "Q": [ 3706, 3707 ]
          }
        },
        "$auto$ff.cc:266:slice$3081": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2346.3-2350.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3708, 3709 ],
            "EN": [ 3710 ],
            "Q": [ 3711, 3712 ]
          }
        },
        "$auto$ff.cc:266:slice$3084": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2346.3-2350.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3713, 3714 ],
            "EN": [ 3715 ],
            "Q": [ 3716, 3717 ]
          }
        },
        "$auto$ff.cc:266:slice$3087": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000001111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2354.3-2358.39"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3718, 3719, 3720, 3721, 3722, 3723, 3724, 3725, 3726, 3727, 3728, 3729, 3730, 3731, 3732 ],
            "EN": [ 3733 ],
            "Q": [ 3734, 3735, 3736, 3737, 3738, 3739, 3740, 3741, 3742, 3743, 3744, 3745, 3746, 3747, 3748 ]
          }
        },
        "$auto$ff.cc:266:slice$3090": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4144.3-4148.41"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3749 ],
            "EN": [ 3750 ],
            "Q": [ 3751 ]
          }
        },
        "$auto$ff.cc:266:slice$3093": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4150.3-4154.41"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3752 ],
            "EN": [ 3733 ],
            "Q": [ 3753 ]
          }
        },
        "$auto$ff.cc:266:slice$3096": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00000001",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4174.3-4178.35"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3754, 3755, 3756, 3757, 3758, 3759, 3760, 3761 ],
            "EN": [ 3762 ],
            "Q": [ 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389 ]
          }
        },
        "$auto$ff.cc:266:slice$3103": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00000001",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4180.3-4184.40"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3763, 3764, 3765, 3766, 3767, 3768, 3769, 3770 ],
            "EN": [ 3771 ],
            "Q": [ 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664 ]
          }
        },
        "$auto$ff.cc:266:slice$3106": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "001111101",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4186.3-4190.40"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3772, 3773, 3774, 3775, 3776, 3777, 3778, 3779, 3780 ],
            "EN": [ 3781 ],
            "Q": [ 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425 ]
          }
        },
        "$auto$ff.cc:266:slice$3109": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "001111111",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4192.3-4196.40"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 3782, 3783, 3784, 3785, 3786, 3787, 3788, 3789, 3790 ],
            "EN": [ 3791 ],
            "Q": [ 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381 ]
          }
        },
        "$auto$ff.cc:266:slice$3112": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7235.3-7239.36"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3792 ],
            "EN": [ 3793 ],
            "Q": [ 3794 ]
          }
        },
        "$auto$ff.cc:266:slice$3119": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7259.3-7263.43"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3795 ],
            "EN": [ 3796 ],
            "Q": [ 3797 ]
          }
        },
        "$auto$ff.cc:266:slice$3126": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7265.3-7269.35"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3798 ],
            "EN": [ 3799 ],
            "Q": [ 3800 ]
          }
        },
        "$auto$ff.cc:266:slice$3133": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7271.3-7275.43"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3801 ],
            "EN": [ 3802 ],
            "Q": [ 3803 ]
          }
        },
        "$auto$ff.cc:266:slice$3134": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7289.3-7293.45"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3804 ],
            "EN": [ 3805 ],
            "Q": [ 3806 ]
          }
        },
        "$auto$ff.cc:266:slice$3139": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7313.3-7317.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3807 ],
            "EN": [ 3808 ],
            "Q": [ 3809 ]
          }
        },
        "$auto$ff.cc:266:slice$3146": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "001000101",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7319.3-7323.41"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3810, 3811, 3812, 3813, 3814, 3815, 3816, 3817, 3818 ],
            "EN": [ 3819 ],
            "Q": [ 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
          }
        },
        "$auto$ff.cc:266:slice$3155": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7325.3-7329.52"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3820 ],
            "EN": [ 3821 ],
            "Q": [ 3822 ]
          }
        },
        "$auto$ff.cc:266:slice$3164": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00001000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7331.3-7335.56"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3823, 3824, 3825, 3826, 3827, 3828, 3829, 3830 ],
            "EN": [ 3831 ],
            "Q": [ 3832, 3833, 3834, 3835, 3836, 3837, 3838, 3839 ]
          }
        },
        "$auto$ff.cc:266:slice$3175": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7337.3-7341.44"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3840 ],
            "EN": [ 3841 ],
            "Q": [ 3842 ]
          }
        },
        "$auto$ff.cc:266:slice$3186": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0000111110100000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7343.3-7347.48"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3843, 3844, 3845, 3846, 3847, 3848, 3849, 3850, 3851, 3852, 3853, 3854, 3855, 3856, 3857, 3858, 3859, 3860, 3861 ],
            "EN": [ 3862 ],
            "Q": [ 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849 ]
          }
        },
        "$auto$ff.cc:266:slice$3199": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7349.3-7353.49"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3863 ],
            "EN": [ 3864 ],
            "Q": [ 3865 ]
          }
        },
        "$auto$ff.cc:266:slice$3212": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00100000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7355.3-7359.53"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3866, 3867, 3868, 3869, 3870, 3871, 3872, 3873 ],
            "EN": [ 3874 ],
            "Q": [ 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460 ]
          }
        },
        "$auto$ff.cc:266:slice$3227": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7373.3-7377.32"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3875 ],
            "EN": [ 3876 ],
            "Q": [ 30 ]
          }
        },
        "$auto$ff.cc:266:slice$3238": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7379.3-7383.36"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3877 ],
            "EN": [ 3878 ],
            "Q": [ 31 ]
          }
        },
        "$auto$ff.cc:266:slice$3245": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7385.3-7389.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3879 ],
            "EN": [ 3880 ],
            "Q": [ 32 ]
          }
        },
        "$auto$ff.cc:266:slice$3252": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "1",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7391.3-7395.47"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3881 ],
            "EN": [ 3882 ],
            "Q": [ 3883 ]
          }
        },
        "$auto$ff.cc:266:slice$3269": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7397.3-7401.42"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3884 ],
            "EN": [ 3885 ],
            "Q": [ 3886 ]
          }
        },
        "$auto$ff.cc:266:slice$3290": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "1",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7409.3-7413.42"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3887 ],
            "EN": [ 3888 ],
            "Q": [ 3889 ]
          }
        },
        "$auto$ff.cc:266:slice$3319": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "1",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7415.3-7419.51"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3890 ],
            "EN": [ 3891 ],
            "Q": [ 3892 ]
          }
        },
        "$auto$ff.cc:266:slice$3352": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3361.3-3365.38"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ "1" ],
            "EN": [ 3893 ],
            "Q": [ 3894 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$2712": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3895 ],
            "B": [ 3896 ],
            "Y": [ 3897 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$2716": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3898 ],
            "B": [ 3899 ],
            "Y": [ 3900 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$2721": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3901 ],
            "B": [ 3902 ],
            "Y": [ 3903 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$2725": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3904 ],
            "B": [ 3905 ],
            "Y": [ 3906 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$2730": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3907 ],
            "B": [ 3896 ],
            "Y": [ 3908 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$2734": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3909 ],
            "B": [ 3902 ],
            "Y": [ 3910 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$2739": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3911 ],
            "B": [ 3905 ],
            "Y": [ 3912 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$2743": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3913 ],
            "B": [ 3899 ],
            "Y": [ 3914 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$2752": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3915 ],
            "B": [ 3916 ],
            "Y": [ 3917 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$2756": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3918 ],
            "B": [ 3919 ],
            "Y": [ 3920 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$2765": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3921 ],
            "B": [ 3919 ],
            "Y": [ 3922 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$2774": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3923 ],
            "B": [ 3924 ],
            "Y": [ 3925 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$2778": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3926 ],
            "B": [ 3927 ],
            "Y": [ 3928 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$2805": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3929 ],
            "B": [ 3916 ],
            "Y": [ 3930 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$2809": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3931 ],
            "B": [ 3924 ],
            "Y": [ 3932 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$2813": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3933 ],
            "B": [ 3927 ],
            "Y": [ 3934 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$2817": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3935 ],
            "B": [ 3936 ],
            "Y": [ 3937 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$2822": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3938 ],
            "B": [ 3916 ],
            "Y": [ 3939 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$2834": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3940 ],
            "B": [ 3919 ],
            "Y": [ 3941 ]
          }
        },
        "$auto$fsm_map.cc:121:implement_pattern_cache$2839": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3942 ],
            "B": [ 3936 ],
            "Y": [ 3943 ]
          }
        },
        "$auto$fsm_map.cc:144:implement_pattern_cache$2717": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3900, 3897 ],
            "Y": [ 3944 ]
          }
        },
        "$auto$fsm_map.cc:144:implement_pattern_cache$2726": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3903, 3906 ],
            "Y": [ 3945 ]
          }
        },
        "$auto$fsm_map.cc:144:implement_pattern_cache$2735": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3908, 3910 ],
            "Y": [ 3946 ]
          }
        },
        "$auto$fsm_map.cc:144:implement_pattern_cache$2744": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3914, 3912 ],
            "Y": [ 3947 ]
          }
        },
        "$auto$fsm_map.cc:144:implement_pattern_cache$2757": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3920, 3917 ],
            "Y": [ 3948 ]
          }
        },
        "$auto$fsm_map.cc:144:implement_pattern_cache$2766": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3922, 3943 ],
            "Y": [ 3949 ]
          }
        },
        "$auto$fsm_map.cc:144:implement_pattern_cache$2783": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3941, 3928, 3925, 3939 ],
            "Y": [ 3950 ]
          }
        },
        "$auto$fsm_map.cc:144:implement_pattern_cache$2792": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3932, 3930 ],
            "Y": [ 3951 ]
          }
        },
        "$auto$fsm_map.cc:144:implement_pattern_cache$2801": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3934, 3937 ],
            "Y": [ 3952 ]
          }
        },
        "$auto$fsm_map.cc:144:implement_pattern_cache$2818": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3934, 3937, 3932, 3930 ],
            "Y": [ 3953 ]
          }
        },
        "$auto$fsm_map.cc:144:implement_pattern_cache$2835": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3937, 3941, 3925, 3939, 3927 ],
            "Y": [ 3954 ]
          }
        },
        "$auto$fsm_map.cc:172:map_fsm$2706": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0001",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3944, 3945, 3946, 3947 ],
            "Q": [ 3896, 3905, 3902, 3899 ]
          }
        },
        "$auto$fsm_map.cc:172:map_fsm$2746": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00001",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3948, 3949, 3950, 3951, 3952 ],
            "Q": [ 3916, 3919, 3927, 3924, 3936 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$2710": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 13, 3955, 3956, 3957 ],
            "B": [ "1" ],
            "Y": [ 3895 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$2719": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3955, 3957, 3291 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 3901 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$2723": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3957, 3958 ],
            "Y": [ 3904 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$2728": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 13, 3955, 3956, 3957 ],
            "Y": [ 3907 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$2732": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3955, 3957, 3291 ],
            "Y": [ 3909 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$2737": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3957, 3958 ],
            "B": [ "0", "1" ],
            "Y": [ 3911 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$2741": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3898 ],
            "Y": [ 3913 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$2750": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3959, 3960, 3961, 3962, 3963 ],
            "Y": [ 3915 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$2754": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3290, 3963 ],
            "B": [ "1" ],
            "Y": [ 3918 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$2776": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3959, 3960, 3290 ],
            "Y": [ 3926 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$2803": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3959, 3960, 3961, 3962, 3290, 3963 ],
            "B": [ "0", "0", "0", "0", "0", "1" ],
            "Y": [ 3929 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$2807": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3959, 3960, 3961, 3290 ],
            "Y": [ 3931 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$2811": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3959, 3960, 3290 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 3933 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$2820": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3959, 3960, 3961, 3962, 3290, 3963 ],
            "B": [ "0", "0", "0", "0", "1", "1" ],
            "Y": [ 3938 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$2824": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3959, 3960, 3961, 3290 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 3923 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$2828": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3959, 3964 ],
            "Y": [ 3935 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$2832": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3290, 3963 ],
            "B": [ "1", "1" ],
            "Y": [ 3940 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$2837": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3959, 3964 ],
            "B": [ "0", "1" ],
            "Y": [ 3942 ]
          }
        },
        "$auto$fsm_map.cc:77:implement_pattern_cache$2841": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3290 ],
            "Y": [ 3921 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$2847": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3290, 3936 ],
            "B": [ "0", "1" ],
            "Y": [ 3305 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$2850": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3291, 3905 ],
            "B": [ "0", "1" ],
            "Y": [ 3309 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$2853": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3955, 3965, 3898 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 3966 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$2855": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3955, 3898 ],
            "B": [ "1" ],
            "Y": [ 3967 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$2857": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3968 ],
            "Y": [ 3969 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$2862": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3955, 3970, 3898 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 3971 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$2871": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3955, 3972, 3898 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 3973 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$2880": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3955, 3974, 3898 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 3975 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$2889": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3955, 3976, 3898 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 3977 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$2898": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3955, 3978, 3898 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 3979 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$2907": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3955, 3980, 3898 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 3981 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$2916": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3955, 3982, 3898 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 3983 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$2929": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3540, 3432 ],
            "Y": [ 3455 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$2932": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3984, 3985 ],
            "Y": [ 3478 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$2935": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3986, 3987 ],
            "Y": [ 3480 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$2938": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3988, 3989 ],
            "Y": [ 3483 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$2941": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3990, 3991 ],
            "Y": [ 3486 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$2945": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3496, 3992 ],
            "Y": [ 3521 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$2949": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3993, 3994, 3995 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 3996 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$2951": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3997, 3998 ],
            "B": [ "0", "1" ],
            "Y": [ 3999 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$2959": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4000, 4001, 4002 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 4003 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$2961": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4004, 4005 ],
            "B": [ "0", "1" ],
            "Y": [ 4006 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$2969": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4007, 4008, 4009 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 4010 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$2971": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4011, 4012 ],
            "B": [ "0", "1" ],
            "Y": [ 4013 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$2979": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4014, 4015, 4016 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 4017 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$2981": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4018, 4019 ],
            "B": [ "0", "1" ],
            "Y": [ 4020 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$2989": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4021, 4022, 4023 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 4024 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$2991": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4025, 4026 ],
            "B": [ "0", "1" ],
            "Y": [ 4027 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$2999": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4028, 4029 ],
            "B": [ "1" ],
            "Y": [ 4030 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3001": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4031, 4032, 4033 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 4034 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3009": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3893, 4035 ],
            "Y": [ 3590 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3013": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4036, 4037, 3591 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 4038 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3015": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4036, 4037, 3241, 3289, 3591 ],
            "B": [ "0", "1", "0", "0", "1" ],
            "Y": [ 4039 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3017": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4036, 3293, 3296, 3591 ],
            "B": [ "1", "0", "0", "1" ],
            "Y": [ 4040 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3023": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4041, 4042 ],
            "Y": [ 3604 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3026": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3618, 4043 ],
            "Y": [ 3607 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3030": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4044, 4045, 3608 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 4046 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3032": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4044, 4045, 3238, 3288, 3608 ],
            "B": [ "0", "1", "0", "0", "1" ],
            "Y": [ 4047 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3034": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4044, 3294, 3297, 3608 ],
            "B": [ "1", "0", "0", "1" ],
            "Y": [ 4048 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3040": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4049, 4050 ],
            "Y": [ 3640 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3044": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3642, 3193 ],
            "Y": [ 3645 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3047": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3642, 3196 ],
            "Y": [ 3650 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3050": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3642, 3199 ],
            "Y": [ 3655 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3053": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3642, 3202 ],
            "Y": [ 3660 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3056": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3642, 3205 ],
            "Y": [ 3665 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3059": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3642, 3208 ],
            "Y": [ 3670 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3062": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3642, 3211 ],
            "Y": [ 3675 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3065": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3642, 3214 ],
            "Y": [ 3680 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3068": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3642, 3217 ],
            "Y": [ 3685 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3071": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3642, 3220 ],
            "Y": [ 3690 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3074": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3642, 3223 ],
            "Y": [ 3695 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3077": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3642, 3226 ],
            "Y": [ 3700 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3080": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3642, 3229 ],
            "Y": [ 3705 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3083": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3642, 3232 ],
            "Y": [ 3710 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3086": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3642, 3235 ],
            "Y": [ 3715 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3089": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3984, 3642 ],
            "Y": [ 3733 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3092": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4051, 4052 ],
            "Y": [ 3750 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3098": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4053, 4054, 4055, 4056, 4057 ],
            "B": [ "0", "0", "0", "0", "1" ],
            "Y": [ 4058 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3100": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4055, 4056, 4057 ],
            "Y": [ 4059 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3105": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4056, 4057 ],
            "Y": [ 3771 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3108": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4060, 4056 ],
            "Y": [ 3781 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3111": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4061, 4056 ],
            "Y": [ 3791 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3114": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4062, 4063 ],
            "Y": [ 4064 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3116": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4062, 4065 ],
            "B": [ "1" ],
            "Y": [ 4066 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3121": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4067, 4062, 4063 ],
            "Y": [ 4068 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3128": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4069, 4067 ],
            "Y": [ 4070 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3130": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4069, 4071 ],
            "B": [ "1" ],
            "Y": [ 4072 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3148": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4073, 4074, 4075, 4076 ],
            "Y": [ 4077 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3166": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4078, 4073, 4074, 4075, 4076 ],
            "Y": [ 4079 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3188": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4080, 4078, 4073, 4074, 4075, 4076 ],
            "Y": [ 4081 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3229": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4082, 4083 ],
            "B": [ "0", "1" ],
            "Y": [ 4084 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3231": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4082, 4085, 4086 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 4087 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3233": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4083, 4086 ],
            "Y": [ 4088 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3235": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4085, 4086 ],
            "B": [ "1", "1" ],
            "Y": [ 4089 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3240": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4067, 4090 ],
            "Y": [ 4091 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3242": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4067, 4092 ],
            "B": [ "1" ],
            "Y": [ 4093 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3249": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4067, 4092 ],
            "B": [ "1", "1" ],
            "Y": [ 4094 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3254": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4095, 4096 ],
            "Y": [ 4097 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3271": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4098, 4099 ],
            "Y": [ 4100 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3292": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4101, 4102 ],
            "Y": [ 4103 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$3321": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4104, 4105 ],
            "Y": [ 4106 ]
          }
        },
        "$auto$opt_dff.cc:210:make_patterns_logic$3135": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3803 ],
            "Y": [ 4107 ]
          }
        },
        "$auto$opt_dff.cc:210:make_patterns_logic$3140": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3806 ],
            "Y": [ 4108 ]
          }
        },
        "$auto$opt_dff.cc:210:make_patterns_logic$3156": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3809 ],
            "Y": [ 4109 ]
          }
        },
        "$auto$opt_dff.cc:210:make_patterns_logic$3176": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3822 ],
            "Y": [ 4110 ]
          }
        },
        "$auto$opt_dff.cc:210:make_patterns_logic$3200": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3842 ],
            "Y": [ 4111 ]
          }
        },
        "$auto$opt_dff.cc:210:make_patterns_logic$3255": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3865 ],
            "Y": [ 4112 ]
          }
        },
        "$auto$opt_dff.cc:210:make_patterns_logic$3272": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4095 ],
            "Y": [ 4113 ]
          }
        },
        "$auto$opt_dff.cc:210:make_patterns_logic$3274": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4096 ],
            "Y": [ 4114 ]
          }
        },
        "$auto$opt_dff.cc:210:make_patterns_logic$3293": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4115 ],
            "Y": [ 4116 ]
          }
        },
        "$auto$opt_dff.cc:210:make_patterns_logic$3295": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4117 ],
            "Y": [ 4118 ]
          }
        },
        "$auto$opt_dff.cc:210:make_patterns_logic$3297": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4098 ],
            "Y": [ 4119 ]
          }
        },
        "$auto$opt_dff.cc:210:make_patterns_logic$3299": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4099 ],
            "Y": [ 4120 ]
          }
        },
        "$auto$opt_dff.cc:210:make_patterns_logic$3322": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4101 ],
            "Y": [ 4121 ]
          }
        },
        "$auto$opt_dff.cc:210:make_patterns_logic$3324": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4102 ],
            "Y": [ 4122 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$2859": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3969, 3967, 3966 ],
            "Y": [ 3311 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$2868": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3969, 3967, 3971 ],
            "Y": [ 3314 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$2877": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3969, 3967, 3973 ],
            "Y": [ 3317 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$2886": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3969, 3967, 3975 ],
            "Y": [ 3320 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$2895": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3969, 3967, 3977 ],
            "Y": [ 3323 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$2904": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3969, 3967, 3979 ],
            "Y": [ 3326 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$2913": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3969, 3967, 3981 ],
            "Y": [ 3329 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$2922": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3969, 3967, 3983 ],
            "Y": [ 3332 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$2953": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3999, 3996 ],
            "Y": [ 3543 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$2956": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3997, 3998 ],
            "Y": [ 3547 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$2963": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4003, 4006 ],
            "Y": [ 3551 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$2966": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4004, 4005 ],
            "Y": [ 3555 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$2973": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4010, 4013 ],
            "Y": [ 3559 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$2976": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4011, 4012 ],
            "Y": [ 3563 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$2983": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4017, 4020 ],
            "Y": [ 3567 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$2986": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4018, 4019 ],
            "Y": [ 3571 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$2993": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4024, 4027 ],
            "Y": [ 3575 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$2996": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4025, 4026 ],
            "Y": [ 3579 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3003": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4030, 4034 ],
            "Y": [ 3583 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3006": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4028, 4029 ],
            "Y": [ 3587 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3019": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4038, 4039, 4040 ],
            "Y": [ 3601 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3036": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4047, 4046, 4048 ],
            "Y": [ 3637 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3102": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4059, 4058 ],
            "Y": [ 3762 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3118": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4066, 4064 ],
            "Y": [ 3793 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3125": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4068, 4066 ],
            "Y": [ 3796 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3132": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4072, 4070 ],
            "Y": [ 3799 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3138": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3802, 4107 ],
            "Y": [ 3805 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3145": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3802, 4108, 4107 ],
            "Y": [ 3808 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3154": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3802, 3809, 4077, 4108, 4107 ],
            "Y": [ 3819 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3163": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3802, 4109, 4108, 4107 ],
            "Y": [ 3821 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3174": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3802, 3822, 4079, 4109, 4108, 4107 ],
            "Y": [ 3831 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3185": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3802, 4110, 4109, 4108, 4107 ],
            "Y": [ 3841 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3198": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3802, 3842, 4081, 4110, 4109, 4108, 4107 ],
            "Y": [ 3862 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3211": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3802, 4111, 4110, 4109, 4108, 4107 ],
            "Y": [ 3864 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3226": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3802, 3865, 4111, 4110, 4079, 4109, 4108, 4107 ],
            "Y": [ 3874 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3237": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4089, 4088, 4087, 4084 ],
            "Y": [ 3876 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3244": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4093, 4091 ],
            "Y": [ 3878 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3251": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4094, 4091 ],
            "Y": [ 3880 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3268": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3802, 4112, 4097, 4111, 4110, 4109, 4108, 4107 ],
            "Y": [ 3882 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3289": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3802, 4114, 4113, 4100, 4112, 4111, 4110, 4109, 4108, 4107 ],
            "Y": [ 3885 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3318": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3802, 4120, 4119, 4118, 4116, 4103, 4114, 4113, 4112, 4111, 4110, 4109, 4108, 4107 ],
            "Y": [ 3888 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$3351": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3802, 4122, 4121, 4106, 4120, 4119, 4118, 4116, 4114, 4113, 4112, 4111, 4110, 4109, 4108, 4107 ],
            "Y": [ 3891 ]
          }
        },
        "$auto$opt_reduce.cc:131:opt_pmux$2654": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4090, 4083 ],
            "Y": [ 4063 ]
          }
        },
        "$auto$opt_reduce.cc:131:opt_pmux$2658": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3956, 4123, 3957 ],
            "Y": [ 3968 ]
          }
        },
        "$auto$opt_reduce.cc:131:opt_pmux$2660": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3959, 4124 ],
            "Y": [ 4125 ]
          }
        },
        "$auto$opt_reduce.cc:131:opt_pmux$2662": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4126, 4127, 4128, 4129, 4062, 4083 ],
            "Y": [ 4069 ]
          }
        },
        "$auto$opt_reduce.cc:131:opt_pmux$2666": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4067, 4127 ],
            "Y": [ 4086 ]
          }
        },
        "$auto$opt_reduce.cc:131:opt_pmux$2670": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4130, 4131 ],
            "Y": [ 4028 ]
          }
        },
        "$auto$opt_reduce.cc:131:opt_pmux$2674": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4132, 4133 ],
            "Y": [ 4026 ]
          }
        },
        "$auto$opt_reduce.cc:131:opt_pmux$2678": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4134, 4135 ],
            "Y": [ 4019 ]
          }
        },
        "$auto$opt_reduce.cc:131:opt_pmux$2682": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4136, 4137 ],
            "Y": [ 4012 ]
          }
        },
        "$auto$opt_reduce.cc:131:opt_pmux$2686": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4138, 4139 ],
            "Y": [ 4005 ]
          }
        },
        "$auto$opt_reduce.cc:131:opt_pmux$2690": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4140, 4141 ],
            "Y": [ 3998 ]
          }
        },
        "$flatten\\atbs_core_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5824$474": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5824.18-5824.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4142 ],
            "B": [ 4143 ],
            "Y": [ 4144 ]
          }
        },
        "$flatten\\atbs_core_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5828$476": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5828.18-5828.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4145 ],
            "B": [ 4146 ],
            "Y": [ 4147 ]
          }
        },
        "$flatten\\atbs_core_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5832$478": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5832.18-5832.54"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4148 ],
            "B": [ 3588 ],
            "Y": [ 4149 ]
          }
        },
        "$flatten\\atbs_core_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5836$480": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5836.18-5836.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4150 ],
            "B": [ 4151 ],
            "Y": [ 4152 ]
          }
        },
        "$flatten\\atbs_core_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5840$482": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5840.18-5840.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4153 ],
            "B": [ 3580 ],
            "Y": [ 4154 ]
          }
        },
        "$flatten\\atbs_core_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5844$484": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5844.18-5844.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4155 ],
            "B": [ 4156 ],
            "Y": [ 4157 ]
          }
        },
        "$flatten\\atbs_core_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5848$486": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5848.18-5848.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4158 ],
            "B": [ 3572 ],
            "Y": [ 4159 ]
          }
        },
        "$flatten\\atbs_core_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5852$488": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5852.18-5852.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4160 ],
            "B": [ 4161 ],
            "Y": [ 4162 ]
          }
        },
        "$flatten\\atbs_core_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5856$490": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5856.18-5856.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4163 ],
            "B": [ 3564 ],
            "Y": [ 4164 ]
          }
        },
        "$flatten\\atbs_core_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5860$492": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5860.18-5860.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4165 ],
            "B": [ 4166 ],
            "Y": [ 4167 ]
          }
        },
        "$flatten\\atbs_core_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5864$494": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5864.18-5864.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4168 ],
            "B": [ 3548 ],
            "Y": [ 4169 ]
          }
        },
        "$flatten\\atbs_core_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6027$526": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6027.19-6027.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4056 ],
            "B": [ 4170 ],
            "Y": [ 4171 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5975$509": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5975.19-5975.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 14, 15, 16, 17, 18, 19, 20, 21 ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1" ],
            "Y": [ 4172 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5981$512": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5981.19-5981.57"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 22, 23, 24, 25, 26, 27, 28, 29 ],
            "Y": [ 4173 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6082$529": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6082.19-6082.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572 ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "0", "0", "1", "0", "1", "1", "0", "0", "0", "0", "1", "1" ],
            "Y": [ 4174 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6096$536": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6096.19-6096.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4175, 4176, 4177 ],
            "Y": [ 4178 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6098$537": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6098.19-6098.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4175, 4176, 4177 ],
            "B": [ "1" ],
            "Y": [ 4179 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6102$539": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6102.19-6102.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572 ],
            "B": [ "0", "1", "0", "0", "1" ],
            "Y": [ 4180 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6112$544": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6112.19-6112.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4175, 4176, 4177 ],
            "B": [ "0", "1" ],
            "Y": [ 4181 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6116$546": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6116.19-6116.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 4182 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6120$548": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6120.19-6120.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4175, 4176, 4177 ],
            "B": [ "1", "1" ],
            "Y": [ 4183 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6154$565": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6154.19-6154.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4175, 4176, 4177 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 4184 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6158$567": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6158.19-6158.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572 ],
            "B": [ "0", "1", "0", "1" ],
            "Y": [ 4185 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6162$569": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6162.19-6162.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4175, 4176, 4177 ],
            "B": [ "1", "0", "1" ],
            "Y": [ 4186 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6184$580": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6184.19-6184.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4175, 4176, 4177 ],
            "B": [ "0", "1", "1" ],
            "Y": [ 4187 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6214$595": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6214.19-6214.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4175, 4176, 4177 ],
            "B": [ "1", "1", "1" ],
            "Y": [ 4188 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6459$640": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6459.19-6459.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333, 3330, 3327, 3324, 3321, 3318, 3315, 3312 ],
            "B": [ "1", "0", "0", "0", "0", "1", "1" ],
            "Y": [ 4076 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6461$641": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6461.19-6461.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333, 3330, 3327, 3324, 3321, 3318, 3315, 3312 ],
            "B": [ "0", "1", "0", "0", "0", "1", "1" ],
            "Y": [ 4075 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6463$642": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6463.19-6463.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333, 3330, 3327, 3324, 3321, 3318, 3315, 3312 ],
            "B": [ "1", "1", "0", "0", "0", "1", "1" ],
            "Y": [ 4074 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6465$643": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6465.19-6465.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333, 3330, 3327, 3324, 3321, 3318, 3315, 3312 ],
            "B": [ "0", "0", "1", "0", "0", "1", "1" ],
            "Y": [ 4073 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6483$652": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6483.19-6483.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333, 3330, 3327, 3324, 3321, 3318, 3315, 3312 ],
            "B": [ "1", "0", "1", "0", "0", "1", "1" ],
            "Y": [ 4078 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6505$663": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6505.19-6505.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333, 3330, 3327, 3324, 3321, 3318, 3315, 3312 ],
            "B": [ "0", "1", "1", "0", "0", "1", "1" ],
            "Y": [ 4080 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6539$680": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6539.19-6539.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333, 3330, 3327, 3324, 3321, 3318, 3315, 3312 ],
            "B": [ "0", "0", "0", "0", "1", "1" ],
            "Y": [ 4096 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6541$681": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6541.19-6541.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333, 3330, 3327, 3324, 3321, 3318, 3315, 3312 ],
            "B": [ "1", "0", "0", "0", "1", "1" ],
            "Y": [ 4095 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6543$682": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6543.19-6543.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333, 3330, 3327, 3324, 3321, 3318, 3315, 3312 ],
            "B": [ "0", "1", "0", "0", "1", "1" ],
            "Y": [ 4099 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6545$683": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6545.19-6545.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333, 3330, 3327, 3324, 3321, 3318, 3315, 3312 ],
            "B": [ "1", "1", "0", "0", "1", "1" ],
            "Y": [ 4098 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6547$684": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6547.19-6547.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333, 3330, 3327, 3324, 3321, 3318, 3315, 3312 ],
            "B": [ "0", "0", "1", "0", "1", "1" ],
            "Y": [ 4117 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6549$685": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6549.19-6549.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333, 3330, 3327, 3324, 3321, 3318, 3315, 3312 ],
            "B": [ "1", "0", "1", "0", "1", "1" ],
            "Y": [ 4115 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6551$686": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6551.19-6551.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333, 3330, 3327, 3324, 3321, 3318, 3315, 3312 ],
            "B": [ "0", "1", "1", "0", "1", "1" ],
            "Y": [ 4102 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6553$687": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6553.19-6553.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333, 3330, 3327, 3324, 3321, 3318, 3315, 3312 ],
            "B": [ "1", "1", "1", "0", "1", "1" ],
            "Y": [ 4101 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6555$688": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6555.19-6555.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333, 3330, 3327, 3324, 3321, 3318, 3315, 3312 ],
            "B": [ "0", "0", "0", "1", "1", "1" ],
            "Y": [ 4105 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6557$689": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6557.19-6557.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333, 3330, 3327, 3324, 3321, 3318, 3315, 3312 ],
            "B": [ "1", "0", "0", "1", "1", "1" ],
            "Y": [ 4104 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6559$690": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6559.19-6559.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333, 3330, 3327, 3324, 3321, 3318, 3315, 3312 ],
            "B": [ "1", "0", "1", "0", "1", "0", "1" ],
            "Y": [ 4189 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6561$691": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6561.19-6561.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333, 3330, 3327, 3324, 3321, 3318, 3315, 3312 ],
            "B": [ "1", "1", "0", "0", "1", "0", "1" ],
            "Y": [ 4190 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6563$692": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6563.19-6563.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333, 3330, 3327, 3324, 3321, 3318, 3315, 3312 ],
            "B": [ "0", "1", "0", "0", "1", "0", "1" ],
            "Y": [ 4191 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6565$693": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6565.19-6565.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333, 3330, 3327, 3324, 3321, 3318, 3315, 3312 ],
            "B": [ "0", "0", "1", "0", "1", "0", "1" ],
            "Y": [ 4192 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6567$694": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6567.19-6567.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333, 3330, 3327, 3324, 3321, 3318, 3315, 3312 ],
            "B": [ "1", "1", "0", "0", "0", "0", "1" ],
            "Y": [ 4193 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6569$695": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6569.19-6569.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333, 3330, 3327, 3324, 3321, 3318, 3315, 3312 ],
            "B": [ "0", "1", "0", "0", "0", "0", "1" ],
            "Y": [ 4194 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6571$696": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6571.19-6571.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333, 3330, 3327, 3324, 3321, 3318, 3315, 3312 ],
            "B": [ "0", "1", "1", "0", "1", "0", "1" ],
            "Y": [ 4195 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6573$697": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6573.19-6573.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333, 3330, 3327, 3324, 3321, 3318, 3315, 3312 ],
            "B": [ "1", "1", "1", "0", "1", "0", "1" ],
            "Y": [ 4196 ]
          }
        },
        "$flatten\\atbs_core_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6575$698": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6575.19-6575.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3333, 3330, 3327, 3324, 3321, 3318, 3315, 3312 ],
            "B": [ "0", "0", "1", "0", "0", "0", "1" ],
            "Y": [ 4197 ]
          }
        },
        "$flatten\\atbs_core_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5771$469": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5771.18-5771.29"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4198 ],
            "Y": [ 4199 ]
          }
        },
        "$flatten\\atbs_core_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5822$473": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5822.18-5822.43"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4200 ],
            "Y": [ 4142 ]
          }
        },
        "$flatten\\atbs_core_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5826$475": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5826.18-5826.47"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3588 ],
            "Y": [ 4146 ]
          }
        },
        "$flatten\\atbs_core_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5830$477": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5830.18-5830.39"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4145 ],
            "Y": [ 4148 ]
          }
        },
        "$flatten\\atbs_core_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5834$479": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5834.18-5834.42"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3580 ],
            "Y": [ 4151 ]
          }
        },
        "$flatten\\atbs_core_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5838$481": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5838.18-5838.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4150 ],
            "Y": [ 4153 ]
          }
        },
        "$flatten\\atbs_core_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5842$483": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5842.18-5842.41"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3572 ],
            "Y": [ 4156 ]
          }
        },
        "$flatten\\atbs_core_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5846$485": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5846.18-5846.33"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4155 ],
            "Y": [ 4158 ]
          }
        },
        "$flatten\\atbs_core_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5850$487": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5850.18-5850.45"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3564 ],
            "Y": [ 4161 ]
          }
        },
        "$flatten\\atbs_core_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5854$489": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5854.18-5854.37"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4160 ],
            "Y": [ 4163 ]
          }
        },
        "$flatten\\atbs_core_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5858$491": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5858.18-5858.51"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3548 ],
            "Y": [ 4166 ]
          }
        },
        "$flatten\\atbs_core_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5862$493": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5862.18-5862.43"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4165 ],
            "Y": [ 4168 ]
          }
        },
        "$flatten\\atbs_core_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6128$552": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6128.19-6128.38"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4170 ],
            "Y": [ 4201 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5773$470": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5773.18-5773.36"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4199 ],
            "B": [ 4202 ],
            "Y": [ 3301 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5775$471": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5775.18-5775.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3301 ],
            "B": [ 4203 ],
            "Y": [ 4204 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5777$472": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5777.18-5777.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4204 ],
            "B": [ 4203 ],
            "Y": [ 3334 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5866$495": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5866.18-5866.71"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4147 ],
            "B": [ 4149 ],
            "Y": [ 4205 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5868$496": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5868.18-5868.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4205 ],
            "B": [ 4152 ],
            "Y": [ 4206 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5870$497": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5870.18-5870.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4206 ],
            "B": [ 4154 ],
            "Y": [ 4207 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5872$498": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5872.18-5872.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4207 ],
            "B": [ 4157 ],
            "Y": [ 4208 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5874$499": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5874.18-5874.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4208 ],
            "B": [ 4159 ],
            "Y": [ 4209 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5876$500": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5876.18-5876.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4209 ],
            "B": [ 4162 ],
            "Y": [ 4210 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5878$501": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5878.18-5878.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4210 ],
            "B": [ 4164 ],
            "Y": [ 4211 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5880$502": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5880.18-5880.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4211 ],
            "B": [ 4167 ],
            "Y": [ 4212 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5882$503": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5882.18-5882.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4212 ],
            "B": [ 4169 ],
            "Y": [ 4213 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5950$505": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5950.19-5950.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3989 ],
            "B": [ 4214 ],
            "Y": [ 4215 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5969$506": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5969.19-5969.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3991 ],
            "B": [ 4214 ],
            "Y": [ 4216 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5977$510": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5977.19-5977.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3287 ],
            "B": [ 4172 ],
            "Y": [ 4217 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6029$527": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6029.19-6029.40"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3334 ],
            "B": [ 4171 ],
            "Y": [ 4218 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6084$530": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6084.19-6084.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4174 ],
            "B": [ 4219 ],
            "Y": [ 4220 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6124$550": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6124.19-6124.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4221 ],
            "B": [ 4222 ],
            "Y": [ 4085 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6130$553": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6130.19-6130.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4201 ],
            "B": [ 4144 ],
            "Y": [ 4223 ]
          }
        },
        "$flatten\\atbs_core_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6132$554": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6132.19-6132.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4223 ],
            "B": [ 4224 ],
            "Y": [ 4065 ]
          }
        },
        "$flatten\\atbs_core_0.$procdff$2494": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "001",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7367.3-7371.29"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 4225, 4226, 4227 ],
            "Q": [ 4175, 4176, 4177 ]
          }
        },
        "$flatten\\atbs_core_0.$procdff$2497": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7361.3-7365.42"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 4228, 4229, 4230, 4231, 4232, 4233, 4234, 4235, 4236, 4237, 4238, 4239, 4240, 4241, 4242, 4243, 4244, 4245, 4246, 4247 ],
            "Q": [ 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572 ]
          }
        },
        "$flatten\\atbs_core_0.$procdff$2554": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7247.3-7251.41"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 4248 ],
            "Q": [ 4249 ]
          }
        },
        "$flatten\\atbs_core_0.$procdff$2557": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7241.3-7245.41"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 4250 ],
            "Q": [ 4251 ]
          }
        },
        "$flatten\\atbs_core_0.$procdff$2563": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7229.3-7233.46"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 4143 ],
            "Q": [ 4200 ]
          }
        },
        "$flatten\\atbs_core_0.$procdff$2566": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7223.3-7227.47"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3588 ],
            "Q": [ 4145 ]
          }
        },
        "$flatten\\atbs_core_0.$procdff$2569": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7217.3-7221.51"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3548 ],
            "Q": [ 4165 ]
          }
        },
        "$flatten\\atbs_core_0.$procdff$2572": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7211.3-7215.45"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3564 ],
            "Q": [ 4160 ]
          }
        },
        "$flatten\\atbs_core_0.$procdff$2575": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7205.3-7209.41"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3572 ],
            "Q": [ 4155 ]
          }
        },
        "$flatten\\atbs_core_0.$procdff$2578": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7199.3-7203.42"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 3580 ],
            "Q": [ 4150 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2201": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6374.5-6384.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0", 4252 ],
            "S": [ 4063, 4062 ],
            "Y": [ 3792 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2202_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6374.5-6384.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4178, 4179, 4181, 4183, 4184, 4186, 4187, 4188 ],
            "B": [ "1" ],
            "Y": [ 4083 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2203_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6374.5-6384.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4178, 4179, 4181, 4183, 4184, 4186, 4187, 4188 ],
            "B": [ "0", "1" ],
            "Y": [ 4090 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2204_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000111",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6374.5-6384.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4178, 4179, 4181, 4183, 4184, 4186, 4187, 4188 ],
            "B": [ "0", "0", "0", "0", "0", "0", "1" ],
            "Y": [ 4062 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2206": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6361.5-6371.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 4253, 4254 ],
            "S": [ 4069, 4067 ],
            "Y": [ 3798 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2208_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6361.5-6371.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4178, 4179, 4181, 4183, 4184, 4186, 4187, 4188 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 4129 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2209_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6361.5-6371.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4178, 4179, 4181, 4183, 4184, 4186, 4187, 4188 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 4128 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2210_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6361.5-6371.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4178, 4179, 4181, 4183, 4184, 4186, 4187, 4188 ],
            "B": [ "0", "0", "0", "0", "1" ],
            "Y": [ 4127 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2211_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6361.5-6371.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4178, 4179, 4181, 4183, 4184, 4186, 4187, 4188 ],
            "B": [ "0", "0", "0", "0", "0", "1" ],
            "Y": [ 4126 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2213_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6361.5-6371.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4178, 4179, 4181, 4183, 4184, 4186, 4187, 4188 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "1" ],
            "Y": [ 4067 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2215": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000011",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6348.5-6358.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0", 4252, 4255 ],
            "S": [ 4063, 4062, 4067 ],
            "Y": [ 3795 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2222": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6335.5-6345.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0", 4256 ],
            "S": [ 4090, 4067 ],
            "Y": [ 3879 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2227": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6322.5-6332.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0", 4257 ],
            "S": [ 4090, 4067 ],
            "Y": [ 3877 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2231": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6309.5-6319.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 4258, 4259 ],
            "S": [ 4083, 4086 ],
            "Y": [ 3875 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2236": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000001000",
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6296.5-6306.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0" ],
            "B": [ 4260, "0", "0", "0", "1", "0", 4261, "1", "0", 4262, 4263, 4264, 4265, 4266, 4267, 4268, 4269, "1", 4270, "1", "1", 4271, 4272, 4273 ],
            "S": [ 4083, 4090, 4129, 4128, 4127, 4126, 4062, 4067 ],
            "Y": [ 4225, 4226, 4227 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2247": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6283.5-6293.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1", 4261, 4274, 4270 ],
            "S": [ 4090, 4129, 4127, 4062 ],
            "Y": [ 4219 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2259": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6270.5-6280.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 4270 ],
            "S": [ 4062 ],
            "Y": [ 4056 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2264": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6257.5-6267.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 4261 ],
            "S": [ 4129 ],
            "Y": [ 4214 ]
          }
        },
        "$flatten\\atbs_core_0.$procmux$2280": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6231.5-6241.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 4275 ],
            "S": [ 4086 ],
            "Y": [ 4203 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5884$504": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5884.18-5884.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 4213 ],
            "Y": [ 4221 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5979$511": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5979.19-5979.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ "0" ],
            "S": [ 4217 ],
            "Y": [ 4250 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5985$514": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5985.19-5985.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ "0" ],
            "S": [ 4173 ],
            "Y": [ 4248 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5987$515": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5987.19-5987.90"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 3832, 3833, 3834, 3835, 3836, 3837, 3838, 3839 ],
            "S": [ 4276 ],
            "Y": [ 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5991$517": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5991.19-5991.81"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640 ],
            "B": [ 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731 ],
            "S": [ 4277 ],
            "Y": [ 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2736 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5993$518": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5993.19-5993.81"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640 ],
            "B": [ 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696 ],
            "S": [ 4277 ],
            "Y": [ 2803, 2804, 2805, 2806, 2807, 2808, 2809, 2810 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5995$519": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5995.19-5995.75"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3642 ],
            "B": [ 4060 ],
            "S": [ 4277 ],
            "Y": [ 3989 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5997$520": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5997.19-5997.75"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3642 ],
            "B": [ 4061 ],
            "S": [ 4277 ],
            "Y": [ 3991 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5999$521": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5999.19-5999.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4278 ],
            "B": [ 4279 ],
            "S": [ 4277 ],
            "Y": [ 4280 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6001$522": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6001.19-6001.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4278 ],
            "B": [ 4281 ],
            "S": [ 4277 ],
            "Y": [ 4282 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6003$523": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6003.19-6003.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 4052 ],
            "S": [ 4277 ],
            "Y": [ 4283 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6005$524": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6005.19-6005.73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4251 ],
            "B": [ 4284 ],
            "S": [ 4277 ],
            "Y": [ 4285 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6007$525": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6007.19-6007.73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4249 ],
            "B": [ 4286 ],
            "S": [ 4277 ],
            "Y": [ 4287 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6047$528": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6047.19-6047.66"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 4288 ],
            "S": [ 3797 ],
            "Y": [ 4289 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6088$532": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6088.19-6088.61"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 4220 ],
            "Y": [ 4228, 4229, 4230, 4231, 4232, 4233, 4234, 4235, 4236, 4237, 4238, 4239, 4240, 4241, 4242, 4243, 4244, 4245, 4246, 4247 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6090$533": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6090.19-6090.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0" ],
            "S": [ 4071 ],
            "Y": [ 4253 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6092$534": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6092.19-6092.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 4082 ],
            "Y": [ 4260 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6094$535": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6094.19-6094.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0" ],
            "S": [ 4082 ],
            "Y": [ 4258 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6104$540": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6104.19-6104.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 4180 ],
            "Y": [ 4261 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6118$547": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6118.19-6118.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "1", "0" ],
            "B": [ "0", "0", "1" ],
            "S": [ 4182 ],
            "Y": [ 4262, 4263, 4264 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6134$555": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6134.19-6134.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 4065 ],
            "Y": [ 4270 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6138$557": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6138.19-6138.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 4270 ],
            "S": [ 4082 ],
            "Y": [ 4290 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6140$558": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6140.19-6140.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0" ],
            "B": [ 4270, "0", "1" ],
            "S": [ 4082 ],
            "Y": [ 4291, 4292, 4293 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6142$559": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6142.19-6142.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ "x" ],
            "S": [ 4082 ],
            "Y": [ 4294 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6144$560": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6144.19-6144.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 4085 ],
            "Y": [ 4275 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6148$562": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6148.19-6148.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4290 ],
            "B": [ "0" ],
            "S": [ 4085 ],
            "Y": [ 4274 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6150$563": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6150.19-6150.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4291, 4292, 4293 ],
            "B": [ "1", "0", "0" ],
            "S": [ 4085 ],
            "Y": [ 4265, 4266, 4267 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6152$564": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6152.19-6152.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4294 ],
            "B": [ "x" ],
            "S": [ 4085 ],
            "Y": [ 4259 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6160$568": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6160.19-6160.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "0" ],
            "B": [ "0", "1" ],
            "S": [ 4185 ],
            "Y": [ 4268, 4269 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6180$578": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6180.19-6180.54"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "1" ],
            "S": [ 4065 ],
            "Y": [ 4252 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6186$581": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6186.19-6186.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 4071 ],
            "Y": [ 4295 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6188$582": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6188.19-6188.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ "0" ],
            "S": [ 4071 ],
            "Y": [ 4296 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6190$583": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6190.19-6190.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "1" ],
            "S": [ 4092 ],
            "Y": [ 4257 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6192$584": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6192.19-6192.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4295 ],
            "B": [ "x" ],
            "S": [ 4092 ],
            "Y": [ 4256 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6194$585": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6194.19-6194.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ "0" ],
            "S": [ 4092 ],
            "Y": [ 4255 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6196$586": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6196.19-6196.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4296 ],
            "B": [ "1" ],
            "S": [ 4092 ],
            "Y": [ 4254 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6202$589": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6202.19-6202.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0" ],
            "B": [ "1", "1", "1" ],
            "S": [ 4082 ],
            "Y": [ 4297, 4298, 4299 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6210$593": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6210.19-6210.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4297, 4298, 4299 ],
            "B": [ "1", "0", "0" ],
            "S": [ 4085 ],
            "Y": [ 4271, 4272, 4273 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6467$644": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6467.19-6467.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ "1", "0", "1", "0", "0", "0", "1", "0", "0" ],
            "S": [ 4073 ],
            "Y": [ 4300, 4301, 4302, 4303, 4304, 4305, 4306, 4307, 4308 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6469$645": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6469.19-6469.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4300, 4301, 4302, 4303, 4304, 4305, 4306, 4307, 4308 ],
            "B": [ "1", "1", "0", "1", "0", "0", "0", "1", "0" ],
            "S": [ 4074 ],
            "Y": [ 4309, 4310, 4311, 4312, 4313, 4314, 4315, 4316, 4317 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6471$646": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6471.19-6471.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4309, 4310, 4311, 4312, 4313, 4314, 4315, 4316, 4317 ],
            "B": [ "0", "0", "0", "0", "1", "0", "1", "1", "0" ],
            "S": [ 4075 ],
            "Y": [ 4318, 4319, 4320, 4321, 4322, 4323, 4324, 4325, 4326 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6473$647": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6473.19-6473.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4318, 4319, 4320, 4321, 4322, 4323, 4324, 4325, 4326 ],
            "B": [ "1", "0", "0", "0", "0", "1", "0", "1", "1" ],
            "S": [ 4076 ],
            "Y": [ 3810, 3811, 3812, 3813, 3814, 3815, 3816, 3817, 3818 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6485$653": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6485.19-6485.74"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ "0", "0", "0", "0", "0", "1", "0", "0" ],
            "S": [ 4078 ],
            "Y": [ 4327, 4328, 4329, 4330, 4331, 4332, 4333, 4334 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6487$654": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6487.19-6487.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4327, 4328, 4329, 4330, 4331, 4332, 4333, 4334 ],
            "B": [ "0", "0", "0", "0", "1", "0", "0", "0" ],
            "S": [ 4073 ],
            "Y": [ 4335, 4336, 4337, 4338, 4339, 4340, 4341, 4342 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6489$655": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6489.19-6489.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4335, 4336, 4337, 4338, 4339, 4340, 4341, 4342 ],
            "B": [ "0", "0", "0", "1", "0", "0", "0", "0" ],
            "S": [ 4074 ],
            "Y": [ 4343, 4344, 4345, 4346, 4347, 4348, 4349, 4350 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6491$656": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6491.19-6491.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4343, 4344, 4345, 4346, 4347, 4348, 4349, 4350 ],
            "B": [ "0", "0", "1", "0", "0", "0", "0", "0" ],
            "S": [ 4075 ],
            "Y": [ 4351, 4352, 4353, 4354, 4355, 4356, 4357, 4358 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6493$657": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6493.19-6493.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4351, 4352, 4353, 4354, 4355, 4356, 4357, 4358 ],
            "B": [ "0", "1", "0", "0", "0", "0", "0", "0" ],
            "S": [ 4076 ],
            "Y": [ 3823, 3824, 3825, 3826, 3827, 3828, 3829, 3830 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6507$664": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6507.19-6507.78"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "1", "1", "1", "1", "0" ],
            "S": [ 4080 ],
            "Y": [ 4359, 4360, 4361, 4362, 4363, 4364, 4365, 4366, 4367, 4368, 4369, 4370, 4371, 4372, 4373, 4374, 4375, 4376, 4377 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6509$665": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6509.19-6509.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4359, 4360, 4361, 4362, 4363, 4364, 4365, 4366, 4367, 4368, 4369, 4370, 4371, 4372, 4373, 4374, 4375, 4376, 4377 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "1", "1", "1", "1", "0", "0" ],
            "S": [ 4078 ],
            "Y": [ 4378, 4379, 4380, 4381, 4382, 4383, 4384, 4385, 4386, 4387, 4388, 4389, 4390, 4391, 4392, 4393, 4394, 4395, 4396 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6511$666": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6511.19-6511.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4378, 4379, 4380, 4381, 4382, 4383, 4384, 4385, 4386, 4387, 4388, 4389, 4390, 4391, 4392, 4393, 4394, 4395, 4396 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "1", "1", "1", "1", "0", "0", "0" ],
            "S": [ 4073 ],
            "Y": [ 4397, 4398, 4399, 4400, 4401, 4402, 4403, 4404, 4405, 4406, 4407, 4408, 4409, 4410, 4411, 4412, 4413, 4414, 4415 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6513$667": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6513.19-6513.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4397, 4398, 4399, 4400, 4401, 4402, 4403, 4404, 4405, 4406, 4407, 4408, 4409, 4410, 4411, 4412, 4413, 4414, 4415 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "1", "1", "1", "1", "0", "0", "0", "0" ],
            "S": [ 4074 ],
            "Y": [ 4416, 4417, 4418, 4419, 4420, 4421, 4422, 4423, 4424, 4425, 4426, 4427, 4428, 4429, 4430, 4431, 4432, 4433, 4434 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6515$668": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6515.19-6515.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4416, 4417, 4418, 4419, 4420, 4421, 4422, 4423, 4424, 4425, 4426, 4427, 4428, 4429, 4430, 4431, 4432, 4433, 4434 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "1", "0", "1", "1", "1", "1", "1", "0", "0", "0", "0", "0" ],
            "S": [ 4075 ],
            "Y": [ 4435, 4436, 4437, 4438, 4439, 4440, 4441, 4442, 4443, 4444, 4445, 4446, 4447, 4448, 4449, 4450, 4451, 4452, 4453 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6517$669": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6517.19-6517.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4435, 4436, 4437, 4438, 4439, 4440, 4441, 4442, 4443, 4444, 4445, 4446, 4447, 4448, 4449, 4450, 4451, 4452, 4453 ],
            "B": [ "0", "0", "0", "0", "0", "0", "1", "0", "1", "1", "1", "1", "1", "0", "0", "0", "0", "0", "0" ],
            "S": [ 4076 ],
            "Y": [ 3843, 3844, 3845, 3846, 3847, 3848, 3849, 3850, 3851, 3852, 3853, 3854, 3855, 3856, 3857, 3858, 3859, 3860, 3861 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6529$675": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6529.19-6529.71"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ "0", "0", "0", "0", "0", "0", "1", "0" ],
            "S": [ 4078 ],
            "Y": [ 4454, 4455, 4456, 4457, 4458, 4459, 4460, 4461 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6531$676": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6531.19-6531.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4454, 4455, 4456, 4457, 4458, 4459, 4460, 4461 ],
            "B": [ "0", "0", "0", "0", "0", "1", "0", "0" ],
            "S": [ 4073 ],
            "Y": [ 4462, 4463, 4464, 4465, 4466, 4467, 4468, 4469 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6533$677": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6533.19-6533.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4462, 4463, 4464, 4465, 4466, 4467, 4468, 4469 ],
            "B": [ "0", "0", "0", "0", "1", "0", "0", "0" ],
            "S": [ 4074 ],
            "Y": [ 4470, 4471, 4472, 4473, 4474, 4475, 4476, 4477 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6535$678": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6535.19-6535.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4470, 4471, 4472, 4473, 4474, 4475, 4476, 4477 ],
            "B": [ "0", "0", "0", "1", "0", "0", "0", "0" ],
            "S": [ 4075 ],
            "Y": [ 4478, 4479, 4480, 4481, 4482, 4483, 4484, 4485 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6537$679": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6537.19-6537.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4478, 4479, 4480, 4481, 4482, 4483, 4484, 4485 ],
            "B": [ "0", "0", "1", "0", "0", "0", "0", "0" ],
            "S": [ 4076 ],
            "Y": [ 3866, 3867, 3868, 3869, 3870, 3871, 3872, 3873 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6577$699": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6577.19-6577.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 4197 ],
            "Y": [ 4486 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6579$700": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6579.19-6579.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 4196 ],
            "Y": [ 4487 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6581$701": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6581.19-6581.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4486 ],
            "B": [ "0" ],
            "S": [ 4196 ],
            "Y": [ 4488 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6583$702": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6583.19-6583.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 4195 ],
            "Y": [ 4489 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6585$703": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6585.19-6585.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4487 ],
            "B": [ "0" ],
            "S": [ 4195 ],
            "Y": [ 4490 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6587$704": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6587.19-6587.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4488 ],
            "B": [ "0" ],
            "S": [ 4195 ],
            "Y": [ 4491 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6589$705": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6589.19-6589.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 4194 ],
            "Y": [ 4492 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6591$706": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6591.19-6591.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4489 ],
            "B": [ "0" ],
            "S": [ 4194 ],
            "Y": [ 4493 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6593$707": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6593.19-6593.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4490 ],
            "B": [ "0" ],
            "S": [ 4194 ],
            "Y": [ 4494 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6595$708": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6595.19-6595.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4491 ],
            "B": [ "0" ],
            "S": [ 4194 ],
            "Y": [ 4495 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6597$709": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6597.19-6597.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 4193 ],
            "Y": [ 4496 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6599$710": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6599.19-6599.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4492 ],
            "B": [ "0" ],
            "S": [ 4193 ],
            "Y": [ 4497 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6601$711": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6601.19-6601.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4493 ],
            "B": [ "0" ],
            "S": [ 4193 ],
            "Y": [ 4498 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6603$712": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6603.19-6603.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4494 ],
            "B": [ "0" ],
            "S": [ 4193 ],
            "Y": [ 4499 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6605$713": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6605.19-6605.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4495 ],
            "B": [ "0" ],
            "S": [ 4193 ],
            "Y": [ 4500 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6607$714": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6607.19-6607.54"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 4192 ],
            "Y": [ 4501 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6609$715": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6609.19-6609.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4496 ],
            "B": [ "0" ],
            "S": [ 4192 ],
            "Y": [ 4502 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6611$716": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6611.19-6611.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4497 ],
            "B": [ "0" ],
            "S": [ 4192 ],
            "Y": [ 4503 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6613$717": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6613.19-6613.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4498 ],
            "B": [ "0" ],
            "S": [ 4192 ],
            "Y": [ 4504 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6615$718": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6615.19-6615.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4499 ],
            "B": [ "0" ],
            "S": [ 4192 ],
            "Y": [ 4505 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6617$719": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6617.19-6617.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4500 ],
            "B": [ "0" ],
            "S": [ 4192 ],
            "Y": [ 4506 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6619$720": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6619.19-6619.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 4191 ],
            "Y": [ 4507 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6621$721": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6621.19-6621.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4501 ],
            "B": [ "0" ],
            "S": [ 4191 ],
            "Y": [ 4508 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6623$722": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6623.19-6623.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4502 ],
            "B": [ "0" ],
            "S": [ 4191 ],
            "Y": [ 4509 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6625$723": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6625.19-6625.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4503 ],
            "B": [ "0" ],
            "S": [ 4191 ],
            "Y": [ 4510 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6627$724": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6627.19-6627.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4504 ],
            "B": [ "0" ],
            "S": [ 4191 ],
            "Y": [ 4511 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6629$725": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6629.19-6629.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4505 ],
            "B": [ "0" ],
            "S": [ 4191 ],
            "Y": [ 4512 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6631$726": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6631.19-6631.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4506 ],
            "B": [ "0" ],
            "S": [ 4191 ],
            "Y": [ 4513 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6633$727": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6633.19-6633.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4507 ],
            "B": [ "0" ],
            "S": [ 4190 ],
            "Y": [ 4514 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6635$728": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6635.19-6635.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4508 ],
            "B": [ "0" ],
            "S": [ 4190 ],
            "Y": [ 4515 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6637$729": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6637.19-6637.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4509 ],
            "B": [ "0" ],
            "S": [ 4190 ],
            "Y": [ 4516 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6639$730": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6639.19-6639.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4510 ],
            "B": [ "0" ],
            "S": [ 4190 ],
            "Y": [ 4517 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6641$731": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6641.19-6641.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4511 ],
            "B": [ "0" ],
            "S": [ 4190 ],
            "Y": [ 4518 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6643$732": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6643.19-6643.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4512 ],
            "B": [ "0" ],
            "S": [ 4190 ],
            "Y": [ 4519 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6645$733": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6645.19-6645.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4513 ],
            "B": [ "0" ],
            "S": [ 4190 ],
            "Y": [ 4520 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6647$734": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6647.19-6647.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 4190 ],
            "Y": [ 4521 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6649$735": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6649.19-6649.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 4189 ],
            "Y": [ 4522 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6651$736": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6651.19-6651.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4514 ],
            "B": [ "0" ],
            "S": [ 4189 ],
            "Y": [ 4523 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6653$737": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6653.19-6653.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4515 ],
            "B": [ "0" ],
            "S": [ 4189 ],
            "Y": [ 4524 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6655$738": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6655.19-6655.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4516 ],
            "B": [ "0" ],
            "S": [ 4189 ],
            "Y": [ 4525 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6657$739": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6657.19-6657.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4517 ],
            "B": [ "0" ],
            "S": [ 4189 ],
            "Y": [ 4526 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6659$740": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6659.19-6659.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4518 ],
            "B": [ "0" ],
            "S": [ 4189 ],
            "Y": [ 4527 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6661$741": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6661.19-6661.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4519 ],
            "B": [ "0" ],
            "S": [ 4189 ],
            "Y": [ 4528 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6663$742": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6663.19-6663.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4520 ],
            "B": [ "0" ],
            "S": [ 4189 ],
            "Y": [ 4529 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6665$743": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6665.19-6665.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4521 ],
            "B": [ "0" ],
            "S": [ 4189 ],
            "Y": [ 4530 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6667$744": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6667.19-6667.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4522 ],
            "B": [ "0" ],
            "S": [ 4104 ],
            "Y": [ 4531 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6669$745": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6669.19-6669.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4523 ],
            "B": [ "0" ],
            "S": [ 4104 ],
            "Y": [ 4532 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6671$746": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6671.19-6671.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4524 ],
            "B": [ "0" ],
            "S": [ 4104 ],
            "Y": [ 4533 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6673$747": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6673.19-6673.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4525 ],
            "B": [ "0" ],
            "S": [ 4104 ],
            "Y": [ 4534 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6675$748": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6675.19-6675.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4526 ],
            "B": [ "0" ],
            "S": [ 4104 ],
            "Y": [ 4535 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6677$749": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6677.19-6677.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4527 ],
            "B": [ "0" ],
            "S": [ 4104 ],
            "Y": [ 4536 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6679$750": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6679.19-6679.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4528 ],
            "B": [ "0" ],
            "S": [ 4104 ],
            "Y": [ 4537 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6681$751": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6681.19-6681.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4529 ],
            "B": [ "0" ],
            "S": [ 4104 ],
            "Y": [ 4538 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6683$752": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6683.19-6683.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "1" ],
            "S": [ 4104 ],
            "Y": [ 4539 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6685$753": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6685.19-6685.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4530 ],
            "B": [ "0" ],
            "S": [ 4104 ],
            "Y": [ 4540 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6687$754": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6687.19-6687.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4531 ],
            "B": [ "0" ],
            "S": [ 4105 ],
            "Y": [ 4541 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6689$755": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6689.19-6689.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4532 ],
            "B": [ "0" ],
            "S": [ 4105 ],
            "Y": [ 4542 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6691$756": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6691.19-6691.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4533 ],
            "B": [ "0" ],
            "S": [ 4105 ],
            "Y": [ 4543 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6693$757": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6693.19-6693.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4534 ],
            "B": [ "0" ],
            "S": [ 4105 ],
            "Y": [ 4544 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6695$758": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6695.19-6695.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4535 ],
            "B": [ "0" ],
            "S": [ 4105 ],
            "Y": [ 4545 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6697$759": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6697.19-6697.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4536 ],
            "B": [ "0" ],
            "S": [ 4105 ],
            "Y": [ 4546 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6699$760": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6699.19-6699.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4537 ],
            "B": [ "0" ],
            "S": [ 4105 ],
            "Y": [ 4547 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6701$761": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6701.19-6701.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4538 ],
            "B": [ "0" ],
            "S": [ 4105 ],
            "Y": [ 4548 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6703$762": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6703.19-6703.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4539 ],
            "B": [ "0" ],
            "S": [ 4105 ],
            "Y": [ 3890 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6705$763": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6705.19-6705.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4540 ],
            "B": [ "0" ],
            "S": [ 4105 ],
            "Y": [ 4549 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6707$764": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6707.19-6707.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4541 ],
            "B": [ "0" ],
            "S": [ 4101 ],
            "Y": [ 4550 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6709$765": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6709.19-6709.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4542 ],
            "B": [ "0" ],
            "S": [ 4101 ],
            "Y": [ 4551 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6711$766": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6711.19-6711.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4543 ],
            "B": [ "0" ],
            "S": [ 4101 ],
            "Y": [ 4552 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6713$767": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6713.19-6713.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4544 ],
            "B": [ "0" ],
            "S": [ 4101 ],
            "Y": [ 4553 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6715$768": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6715.19-6715.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4545 ],
            "B": [ "0" ],
            "S": [ 4101 ],
            "Y": [ 4554 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6717$769": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6717.19-6717.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4546 ],
            "B": [ "0" ],
            "S": [ 4101 ],
            "Y": [ 4555 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6719$770": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6719.19-6719.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4547 ],
            "B": [ "0" ],
            "S": [ 4101 ],
            "Y": [ 4556 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6721$771": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6721.19-6721.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4548 ],
            "B": [ "0" ],
            "S": [ 4101 ],
            "Y": [ 4557 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6723$772": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6723.19-6723.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "1" ],
            "S": [ 4101 ],
            "Y": [ 4558 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6727$774": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6727.19-6727.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4549 ],
            "B": [ "0" ],
            "S": [ 4101 ],
            "Y": [ 4559 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6729$775": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6729.19-6729.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4550 ],
            "B": [ "0" ],
            "S": [ 4102 ],
            "Y": [ 4560 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6731$776": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6731.19-6731.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4551 ],
            "B": [ "0" ],
            "S": [ 4102 ],
            "Y": [ 4561 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6733$777": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6733.19-6733.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4552 ],
            "B": [ "0" ],
            "S": [ 4102 ],
            "Y": [ 4562 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6735$778": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6735.19-6735.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4553 ],
            "B": [ "0" ],
            "S": [ 4102 ],
            "Y": [ 4563 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6737$779": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6737.19-6737.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4554 ],
            "B": [ "0" ],
            "S": [ 4102 ],
            "Y": [ 4564 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6739$780": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6739.19-6739.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4555 ],
            "B": [ "0" ],
            "S": [ 4102 ],
            "Y": [ 4565 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6741$781": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6741.19-6741.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4556 ],
            "B": [ "0" ],
            "S": [ 4102 ],
            "Y": [ 4566 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6743$782": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6743.19-6743.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4557 ],
            "B": [ "0" ],
            "S": [ 4102 ],
            "Y": [ 4567 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6745$783": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6745.19-6745.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4558 ],
            "B": [ "0" ],
            "S": [ 4102 ],
            "Y": [ 3887 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6749$785": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6749.19-6749.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4559 ],
            "B": [ "0" ],
            "S": [ 4102 ],
            "Y": [ 4568 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6751$786": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6751.19-6751.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4560 ],
            "B": [ "0" ],
            "S": [ 4115 ],
            "Y": [ 4569 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6753$787": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6753.19-6753.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4561 ],
            "B": [ "0" ],
            "S": [ 4115 ],
            "Y": [ 4570 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6755$788": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6755.19-6755.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4562 ],
            "B": [ "0" ],
            "S": [ 4115 ],
            "Y": [ 4571 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6757$789": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6757.19-6757.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4563 ],
            "B": [ "0" ],
            "S": [ 4115 ],
            "Y": [ 4572 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6759$790": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6759.19-6759.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4564 ],
            "B": [ "0" ],
            "S": [ 4115 ],
            "Y": [ 4573 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6761$791": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6761.19-6761.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4565 ],
            "B": [ "0" ],
            "S": [ 4115 ],
            "Y": [ 4574 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6763$792": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6763.19-6763.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4566 ],
            "B": [ "0" ],
            "S": [ 4115 ],
            "Y": [ 4575 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6765$793": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6765.19-6765.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4567 ],
            "B": [ "0" ],
            "S": [ 4115 ],
            "Y": [ 4576 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6773$797": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6773.19-6773.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4568 ],
            "B": [ "0" ],
            "S": [ 4115 ],
            "Y": [ 4577 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6775$798": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6775.19-6775.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4569 ],
            "B": [ "0" ],
            "S": [ 4117 ],
            "Y": [ 4578 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6777$799": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6777.19-6777.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4570 ],
            "B": [ "0" ],
            "S": [ 4117 ],
            "Y": [ 4579 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6779$800": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6779.19-6779.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4571 ],
            "B": [ "0" ],
            "S": [ 4117 ],
            "Y": [ 4580 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6781$801": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6781.19-6781.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4572 ],
            "B": [ "0" ],
            "S": [ 4117 ],
            "Y": [ 4581 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6783$802": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6783.19-6783.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4573 ],
            "B": [ "0" ],
            "S": [ 4117 ],
            "Y": [ 4582 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6785$803": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6785.19-6785.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4574 ],
            "B": [ "0" ],
            "S": [ 4117 ],
            "Y": [ 4583 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6787$804": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6787.19-6787.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4575 ],
            "B": [ "0" ],
            "S": [ 4117 ],
            "Y": [ 4584 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6789$805": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6789.19-6789.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4576 ],
            "B": [ "0" ],
            "S": [ 4117 ],
            "Y": [ 4585 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6797$809": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6797.19-6797.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4577 ],
            "B": [ "0" ],
            "S": [ 4117 ],
            "Y": [ 4586 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6799$810": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6799.19-6799.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4578 ],
            "B": [ "0" ],
            "S": [ 4098 ],
            "Y": [ 4587 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6801$811": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6801.19-6801.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4579 ],
            "B": [ "0" ],
            "S": [ 4098 ],
            "Y": [ 4588 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6803$812": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6803.19-6803.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4580 ],
            "B": [ "0" ],
            "S": [ 4098 ],
            "Y": [ 4589 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6805$813": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6805.19-6805.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4581 ],
            "B": [ "0" ],
            "S": [ 4098 ],
            "Y": [ 4590 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6807$814": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6807.19-6807.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4582 ],
            "B": [ "0" ],
            "S": [ 4098 ],
            "Y": [ 4591 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6809$815": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6809.19-6809.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4583 ],
            "B": [ "0" ],
            "S": [ 4098 ],
            "Y": [ 4592 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6811$816": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6811.19-6811.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4584 ],
            "B": [ "0" ],
            "S": [ 4098 ],
            "Y": [ 4593 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6813$817": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6813.19-6813.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4585 ],
            "B": [ "0" ],
            "S": [ 4098 ],
            "Y": [ 4594 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6815$818": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6815.19-6815.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "1" ],
            "S": [ 4098 ],
            "Y": [ 4595 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6823$822": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6823.19-6823.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4586 ],
            "B": [ "0" ],
            "S": [ 4098 ],
            "Y": [ 4596 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6825$823": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6825.19-6825.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4587 ],
            "B": [ "0" ],
            "S": [ 4099 ],
            "Y": [ 4597 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6827$824": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6827.19-6827.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4588 ],
            "B": [ "0" ],
            "S": [ 4099 ],
            "Y": [ 4598 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6829$825": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6829.19-6829.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4589 ],
            "B": [ "0" ],
            "S": [ 4099 ],
            "Y": [ 4599 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6831$826": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6831.19-6831.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4590 ],
            "B": [ "0" ],
            "S": [ 4099 ],
            "Y": [ 4600 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6833$827": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6833.19-6833.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4591 ],
            "B": [ "0" ],
            "S": [ 4099 ],
            "Y": [ 4601 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6835$828": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6835.19-6835.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4592 ],
            "B": [ "0" ],
            "S": [ 4099 ],
            "Y": [ 4602 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6837$829": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6837.19-6837.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4593 ],
            "B": [ "0" ],
            "S": [ 4099 ],
            "Y": [ 4603 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6839$830": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6839.19-6839.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4594 ],
            "B": [ "0" ],
            "S": [ 4099 ],
            "Y": [ 4604 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6841$831": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6841.19-6841.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4595 ],
            "B": [ "0" ],
            "S": [ 4099 ],
            "Y": [ 3884 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6849$835": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6849.19-6849.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4596 ],
            "B": [ "0" ],
            "S": [ 4099 ],
            "Y": [ 4605 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6851$836": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6851.19-6851.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4597 ],
            "B": [ "0" ],
            "S": [ 4095 ],
            "Y": [ 4606 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6853$837": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6853.19-6853.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4598 ],
            "B": [ "0" ],
            "S": [ 4095 ],
            "Y": [ 4607 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6855$838": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6855.19-6855.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4599 ],
            "B": [ "0" ],
            "S": [ 4095 ],
            "Y": [ 4608 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6857$839": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6857.19-6857.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4600 ],
            "B": [ "0" ],
            "S": [ 4095 ],
            "Y": [ 4609 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6859$840": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6859.19-6859.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4601 ],
            "B": [ "0" ],
            "S": [ 4095 ],
            "Y": [ 4610 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6861$841": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6861.19-6861.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4602 ],
            "B": [ "0" ],
            "S": [ 4095 ],
            "Y": [ 4611 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6863$842": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6863.19-6863.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4603 ],
            "B": [ "0" ],
            "S": [ 4095 ],
            "Y": [ 4612 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6865$843": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6865.19-6865.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4604 ],
            "B": [ "0" ],
            "S": [ 4095 ],
            "Y": [ 4613 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6867$844": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6867.19-6867.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "1" ],
            "S": [ 4095 ],
            "Y": [ 4614 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6877$849": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6877.19-6877.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4605 ],
            "B": [ "0" ],
            "S": [ 4095 ],
            "Y": [ 4615 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6879$850": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6879.19-6879.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4606 ],
            "B": [ "0" ],
            "S": [ 4096 ],
            "Y": [ 4616 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6881$851": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6881.19-6881.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4607 ],
            "B": [ "0" ],
            "S": [ 4096 ],
            "Y": [ 4617 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6883$852": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6883.19-6883.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4608 ],
            "B": [ "0" ],
            "S": [ 4096 ],
            "Y": [ 4618 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6885$853": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6885.19-6885.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4609 ],
            "B": [ "0" ],
            "S": [ 4096 ],
            "Y": [ 4619 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6887$854": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6887.19-6887.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4610 ],
            "B": [ "0" ],
            "S": [ 4096 ],
            "Y": [ 4620 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6889$855": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6889.19-6889.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4611 ],
            "B": [ "0" ],
            "S": [ 4096 ],
            "Y": [ 4621 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6891$856": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6891.19-6891.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4612 ],
            "B": [ "0" ],
            "S": [ 4096 ],
            "Y": [ 4622 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6893$857": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6893.19-6893.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4613 ],
            "B": [ "0" ],
            "S": [ 4096 ],
            "Y": [ 4623 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6895$858": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6895.19-6895.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4614 ],
            "B": [ "0" ],
            "S": [ 4096 ],
            "Y": [ 3881 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6905$863": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6905.19-6905.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4615 ],
            "B": [ "0" ],
            "S": [ 4096 ],
            "Y": [ 4624 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6907$864": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6907.19-6907.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4616 ],
            "B": [ "0" ],
            "S": [ 3865 ],
            "Y": [ 4625 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6909$865": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6909.19-6909.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4617 ],
            "B": [ "0" ],
            "S": [ 3865 ],
            "Y": [ 4626 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6911$866": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6911.19-6911.75"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4618 ],
            "B": [ "0" ],
            "S": [ 3865 ],
            "Y": [ 4627 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6913$867": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6913.19-6913.77"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4619 ],
            "B": [ "0" ],
            "S": [ 3865 ],
            "Y": [ 4628 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6915$868": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6915.19-6915.69"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4620 ],
            "B": [ "0" ],
            "S": [ 3865 ],
            "Y": [ 4629 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6917$869": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6917.19-6917.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4621 ],
            "B": [ "0" ],
            "S": [ 3865 ],
            "Y": [ 4630 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6919$870": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6919.19-6919.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4622 ],
            "B": [ "0" ],
            "S": [ 3865 ],
            "Y": [ 4631 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6921$871": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6921.19-6921.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4623 ],
            "B": [ "0" ],
            "S": [ 3865 ],
            "Y": [ 3863 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6935$878": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6935.19-6935.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4624 ],
            "B": [ "0" ],
            "S": [ 3865 ],
            "Y": [ 4632 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6937$879": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6937.19-6937.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4625 ],
            "B": [ "0" ],
            "S": [ 3842 ],
            "Y": [ 4633 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6939$880": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6939.19-6939.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4626 ],
            "B": [ "0" ],
            "S": [ 3842 ],
            "Y": [ 4634 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6941$881": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6941.19-6941.70"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4627 ],
            "B": [ "0" ],
            "S": [ 3842 ],
            "Y": [ 4635 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6943$882": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6943.19-6943.72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4628 ],
            "B": [ "0" ],
            "S": [ 3842 ],
            "Y": [ 4636 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6945$883": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6945.19-6945.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4629 ],
            "B": [ "0" ],
            "S": [ 3842 ],
            "Y": [ 4637 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6947$884": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6947.19-6947.79"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4630 ],
            "B": [ "0" ],
            "S": [ 3842 ],
            "Y": [ 4638 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6949$885": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6949.19-6949.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4631 ],
            "B": [ "0" ],
            "S": [ 3842 ],
            "Y": [ 3840 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6967$894": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6967.19-6967.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4632 ],
            "B": [ "0" ],
            "S": [ 3842 ],
            "Y": [ 4639 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6969$895": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6969.19-6969.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4633 ],
            "B": [ "0" ],
            "S": [ 3822 ],
            "Y": [ 4640 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6971$896": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6971.19-6971.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4634 ],
            "B": [ "0" ],
            "S": [ 3822 ],
            "Y": [ 4641 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6973$897": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6973.19-6973.78"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4635 ],
            "B": [ "0" ],
            "S": [ 3822 ],
            "Y": [ 4642 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6975$898": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6975.19-6975.80"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4636 ],
            "B": [ "0" ],
            "S": [ 3822 ],
            "Y": [ 4643 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6977$899": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6977.19-6977.72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4637 ],
            "B": [ "0" ],
            "S": [ 3822 ],
            "Y": [ 4644 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6979$900": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6979.19-6979.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4638 ],
            "B": [ "0" ],
            "S": [ 3822 ],
            "Y": [ 3820 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7001$911": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7001.19-7001.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4639 ],
            "B": [ "0" ],
            "S": [ 3822 ],
            "Y": [ 4645 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7003$912": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7003.19-7003.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4640 ],
            "B": [ "1" ],
            "S": [ 3809 ],
            "Y": [ 4646 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7005$913": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7005.19-7005.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4641 ],
            "B": [ "0" ],
            "S": [ 3809 ],
            "Y": [ 4647 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7007$914": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7007.19-7007.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4642 ],
            "B": [ "0" ],
            "S": [ 3809 ],
            "Y": [ 4648 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7009$915": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7009.19-7009.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4643 ],
            "B": [ "0" ],
            "S": [ 3809 ],
            "Y": [ 4649 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7011$916": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7011.19-7011.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4644 ],
            "B": [ "0" ],
            "S": [ 3809 ],
            "Y": [ 3807 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7037$929": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7037.19-7037.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4645 ],
            "B": [ "0" ],
            "S": [ 3809 ],
            "Y": [ 4650 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7039$930": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7039.19-7039.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4646 ],
            "B": [ "0" ],
            "S": [ 3806 ],
            "Y": [ 4651 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7041$931": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7041.19-7041.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4647 ],
            "B": [ "0" ],
            "S": [ 3806 ],
            "Y": [ 4652 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7043$932": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7043.19-7043.71"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4648 ],
            "B": [ "0" ],
            "S": [ 3806 ],
            "Y": [ 4653 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7045$933": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7045.19-7045.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4649 ],
            "B": [ "0" ],
            "S": [ 3806 ],
            "Y": [ 3804 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7079$950": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7079.19-7079.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4650 ],
            "B": [ "0" ],
            "S": [ 3806 ],
            "Y": [ 4654 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7081$951": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7081.19-7081.54"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4651 ],
            "B": [ "0" ],
            "S": [ 3803 ],
            "Y": [ 4655 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7083$952": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7083.19-7083.54"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4652 ],
            "B": [ "0" ],
            "S": [ 3803 ],
            "Y": [ 4656 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7085$953": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7085.19-7085.54"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4653 ],
            "B": [ "0" ],
            "S": [ 3803 ],
            "Y": [ 3801 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7125$973": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7125.20-7125.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4654 ],
            "B": [ "0" ],
            "S": [ 3803 ],
            "Y": [ 4657 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7127$974": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7127.20-7127.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 4655 ],
            "S": [ 3802 ],
            "Y": [ 4222 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7129$975": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7129.20-7129.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 4656 ],
            "S": [ 3802 ],
            "Y": [ 4202 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7171$996": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7171.20-7171.54"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 4657 ],
            "S": [ 3802 ],
            "Y": [ 4224 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7175$998": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7175.20-7175.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3588 ],
            "B": [ 3883 ],
            "S": [ 3572 ],
            "Y": [ 4170 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7179$1000": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7179.20-7179.74"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3580 ],
            "B": [ 3886 ],
            "S": [ 3572 ],
            "Y": [ 4277 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7187$1004": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7187.20-7187.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3556 ],
            "B": [ 3889 ],
            "S": [ 3572 ],
            "Y": [ 4082 ]
          }
        },
        "$flatten\\atbs_core_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7191$1006": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7191.20-7191.92"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3548 ],
            "B": [ 3892 ],
            "S": [ 3572 ],
            "Y": [ 4276 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3982$1266": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3982.20-3982.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3984 ],
            "B": [ 3753 ],
            "Y": [ 4658 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3990$1270": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3990.20-3990.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3300 ],
            "B": [ 3286 ],
            "Y": [ 4053 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3998$1274": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3998.20-3998.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3285 ],
            "B": [ 3277 ],
            "Y": [ 4054 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4036$1292": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4036.20-4036.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4278 ],
            "B": [ 3299 ],
            "Y": [ 4659 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4046$1295": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4046.20-4046.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4660 ],
            "B": [ 3298 ],
            "Y": [ 4661 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4080$1311": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4080.20-4080.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4278 ],
            "B": [ 4662 ],
            "Y": [ 4663 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4086$1314": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4086.20-4086.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4662 ],
            "B": [ 4664 ],
            "Y": [ 4665 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4088$1315": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4088.20-4088.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4663 ],
            "B": [ 4664 ],
            "Y": [ 4666 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4094$1318": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4094.20-4094.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4665 ],
            "B": [ 4667 ],
            "Y": [ 4668 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4096$1319": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4096.20-4096.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4666 ],
            "B": [ 4667 ],
            "Y": [ 4669 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4098$1320": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4098.20-4098.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4664 ],
            "B": [ 4667 ],
            "Y": [ 4670 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4104$1323": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4104.20-4104.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4278 ],
            "B": [ 4667 ],
            "Y": [ 4279 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4136$1335": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4136.20-4136.52"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425 ],
            "Y": [ 4671 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4140$1337": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4140.20-4140.52"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381 ],
            "Y": [ 4672 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4044$1294": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4044.20-4044.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4278 ],
            "Y": [ 4660 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4068$1305": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4068.20-4068.38"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3751 ],
            "Y": [ 4667 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3984$1267": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3984.20-3984.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4673 ],
            "B": [ 4052 ],
            "Y": [ 4674 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4106$1324": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4106.20-4106.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4278 ],
            "B": [ 3751 ],
            "Y": [ 4281 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$procdff$2596": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4168.3-4172.40"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 4675 ],
            "Q": [ 4051 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$procdff$2599": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4162.3-4166.44"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 4676 ],
            "Q": [ 4662 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$procdff$2602": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4156.3-4160.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 4677 ],
            "Q": [ 4678 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3970$1260": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3970.20-3970.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0" ],
            "S": [ 3642 ],
            "Y": [ 4679 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3972$1261": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3972.20-3972.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4679 ],
            "B": [ "1" ],
            "S": [ 3984 ],
            "Y": [ 3752 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3974$1262": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3974.20-3974.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0" ],
            "S": [ 4051 ],
            "Y": [ 4680 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3976$1263": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3976.20-3976.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4680 ],
            "B": [ "1" ],
            "S": [ 4052 ],
            "Y": [ 3749 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3980$1265": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3980.20-3980.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4658 ],
            "B": [ "0" ],
            "S": [ 3275 ],
            "Y": [ 4052 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4002$1276": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4002.20-4002.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 4054 ],
            "Y": [ 4681 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4004$1277": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4004.20-4004.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 1383, 1384, 1385, 1386, 1387, 1388, 1389, "0" ],
            "S": [ 4054 ],
            "Y": [ 4682, 4683, 4684, 4685, 4686, 4687, 4688, 4689 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4006$1278": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4006.20-4006.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4681 ],
            "B": [ "1" ],
            "S": [ 4053 ],
            "Y": [ 4690 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4008$1279": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4008.20-4008.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 4053 ],
            "Y": [ 4691 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4010$1280": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4010.20-4010.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4682, 4683, 4684, 4685, 4686, 4687, 4688, 4689 ],
            "B": [ "0", 1382, 1383, 1384, 1385, 1386, 1387, 1388 ],
            "S": [ 4053 ],
            "Y": [ 4692, 4693, 4694, 4695, 4696, 4697, 4698, 4699 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4012$1281": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4012.20-4012.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 4690 ],
            "S": [ 4057 ],
            "Y": [ 4677 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4014$1282": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4014.20-4014.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 4691 ],
            "S": [ 4057 ],
            "Y": [ 4676 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4016$1283": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4016.20-4016.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 4057 ],
            "Y": [ 4675 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4018$1284": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4018.20-4018.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 4692, 4693, 4694, 4695, 4696, 4697, 4698, 4699 ],
            "S": [ 4057 ],
            "Y": [ 4700, 4701, 4702, 4703, 4704, 4705, 4706, 4707 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4020$1285": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4020.20-4020.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389 ],
            "S": [ 4057 ],
            "Y": [ 4708, 4709, 4710, 4711, 4712, 4713, 4714, 4715 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4022$1286": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4022.20-4022.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4700, 4701, 4702, 4703, 4704, 4705, 4706, 4707 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 4056 ],
            "Y": [ 4716, 4717, 4718, 4719, 4720, 4721, 4722, 4723 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4024$1287": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4024.20-4024.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4708, 4709, 4710, 4711, 4712, 4713, 4714, 4715 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 4056 ],
            "Y": [ 3763, 3764, 3765, 3766, 3767, 3768, 3769, 3770 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4026$1288": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4026.20-4026.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4716, 4717, 4718, 4719, 4720, 4721, 4722, 4723 ],
            "B": [ 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664 ],
            "S": [ 4055 ],
            "Y": [ 3754, 3755, 3756, 3757, 3758, 3759, 3760, 3761 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4050$1296": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4050.20-4050.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 4678 ],
            "S": [ 4661 ],
            "Y": [ 4724 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4052$1297": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4052.20-4052.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4678 ],
            "B": [ "0" ],
            "S": [ 4661 ],
            "Y": [ 4725 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4054$1298": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4054.20-4054.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389 ],
            "B": [ 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380 ],
            "S": [ 4661 ],
            "Y": [ 4726, 4727, 4728, 4729, 4730, 4731, 4732, 4733 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4056$1299": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4056.20-4056.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4724 ],
            "B": [ 4678 ],
            "S": [ 4659 ],
            "Y": [ 4734 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4058$1300": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4058.20-4058.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4725 ],
            "B": [ "0" ],
            "S": [ 4659 ],
            "Y": [ 4735 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4060$1301": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4060.20-4060.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4726, 4727, 4728, 4729, 4730, 4731, 4732, 4733 ],
            "B": [ 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424 ],
            "S": [ 4659 ],
            "Y": [ 4736, 4737, 4738, 4739, 4740, 4741, 4742, 4743 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4062$1302": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4062.20-4062.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4734 ],
            "B": [ "0" ],
            "S": [ 3751 ],
            "Y": [ 4055 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4064$1303": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4064.20-4064.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4735 ],
            "B": [ 4678 ],
            "S": [ 3751 ],
            "Y": [ 4664 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4066$1304": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4066.20-4066.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4736, 4737, 4738, 4739, 4740, 4741, 4742, 4743 ],
            "B": [ 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389 ],
            "S": [ 3751 ],
            "Y": [ 4744, 4745, 4746, 4747, 4748, 4749, 4750, 4751 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4070$1306": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4070.20-4070.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 4051 ],
            "S": [ 4278 ],
            "Y": [ 4752 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4072$1307": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4072.20-4072.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4051 ],
            "B": [ "0" ],
            "S": [ 4669 ],
            "Y": [ 4061 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4074$1308": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4074.20-4074.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688 ],
            "B": [ 4744, 4745, 4746, 4747, 4748, 4749, 4750, 4751 ],
            "S": [ 4278 ],
            "Y": [ 4753, 4754, 4755, 4756, 4757, 4758, 4759, 4760 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4076$1309": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4076.20-4076.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4744, 4745, 4746, 4747, 4748, 4749, 4750, 4751 ],
            "B": [ 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688 ],
            "S": [ 4278 ],
            "Y": [ 4761, 4762, 4763, 4764, 4765, 4766, 4767, 4768 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4078$1310": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4078.20-4078.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4051 ],
            "B": [ 4752 ],
            "S": [ 4668 ],
            "Y": [ 4060 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4082$1312": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4082.20-4082.72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4753, 4754, 4755, 4756, 4757, 4758, 4759, 4760 ],
            "B": [ 4744, 4745, 4746, 4747, 4748, 4749, 4750, 4751 ],
            "S": [ 4662 ],
            "Y": [ 4769, 4770, 4771, 4772, 4773, 4774, 4775, 4776 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4084$1313": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4084.20-4084.72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4761, 4762, 4763, 4764, 4765, 4766, 4767, 4768 ],
            "B": [ 4744, 4745, 4746, 4747, 4748, 4749, 4750, 4751 ],
            "S": [ 4662 ],
            "Y": [ 4777, 4778, 4779, 4780, 4781, 4782, 4783, 4784 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4090$1316": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4090.20-4090.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4744, 4745, 4746, 4747, 4748, 4749, 4750, 4751 ],
            "B": [ 4769, 4770, 4771, 4772, 4773, 4774, 4775, 4776 ],
            "S": [ 4670 ],
            "Y": [ 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4092$1317": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4092.20-4092.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4744, 4745, 4746, 4747, 4748, 4749, 4750, 4751 ],
            "B": [ 4777, 4778, 4779, 4780, 4781, 4782, 4783, 4784 ],
            "S": [ 4670 ],
            "Y": [ 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4116$1327": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4116.20-4116.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785 ],
            "B": [ 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723 ],
            "S": [ 4281 ],
            "Y": [ 4785, 4786, 4787, 4788, 4789, 4790, 4791, 4792, 4793 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4118$1328": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4118.20-4118.71"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 4785, 4786, 4787, 4788, 4789, 4790, 4791, 4792, 4793 ],
            "S": [ 4061 ],
            "Y": [ 4794, 4795, 4796, 4797, 4798, 4799, 4800, 4801, 4802 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4128$1331": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4128.20-4128.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758 ],
            "B": [ 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812 ],
            "S": [ 4279 ],
            "Y": [ 4803, 4804, 4805, 4806, 4807, 4808, 4809, 4810, 4811 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4130$1332": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4130.20-4130.71"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 4803, 4804, 4805, 4806, 4807, 4808, 4809, 4810, 4811 ],
            "S": [ 4060 ],
            "Y": [ 4812, 4813, 4814, 4815, 4816, 4817, 4818, 4819, 4820 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4132$1333": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4132.20-4132.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4812, 4813, 4814, 4815, 4816, 4817, 4818, 4819, 4820 ],
            "B": [ "1", "0", "1", "1", "1", "1", "1", "0", "0" ],
            "S": [ 4056 ],
            "Y": [ 3772, 3773, 3774, 3775, 3776, 3777, 3778, 3779, 3780 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4134$1334": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4134.20-4134.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4794, 4795, 4796, 4797, 4798, 4799, 4800, 4801, 4802 ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "0", "0" ],
            "S": [ 4056 ],
            "Y": [ 3782, 3783, 3784, 3785, 3786, 3787, 3788, 3789, 3790 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4138$1336": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4138.20-4138.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ "0" ],
            "S": [ 4671 ],
            "Y": [ 4284 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4142$1338": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4142.20-4142.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ "0" ],
            "S": [ 4672 ],
            "Y": [ 4286 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$procdff$2332": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2360.3-2364.35"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 4821 ],
            "Q": [ 4673 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1736$1446": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1736.20-1736.75"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 3984 ],
            "Y": [ 4822, 4823, 4824, 4825, 4826, 4827, 4828, 4829, 4830, 4831, 4832, 4833, 4834, 4835, 4836 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1831$1449": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1831.20-1831.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 3235 ],
            "Y": [ 4837, 4838 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1840$1451": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1840.20-1840.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 3232 ],
            "Y": [ 4839, 4840 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1849$1453": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1849.20-1849.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 3229 ],
            "Y": [ 4841, 4842 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1858$1455": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1858.20-1858.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 3226 ],
            "Y": [ 4843, 4844 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1867$1457": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1867.20-1867.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 3223 ],
            "Y": [ 4845, 4846 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1876$1459": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1876.20-1876.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 3220 ],
            "Y": [ 4847, 4848 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1885$1461": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1885.20-1885.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 3217 ],
            "Y": [ 4849, 4850 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1894$1463": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1894.20-1894.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 3214 ],
            "Y": [ 4851, 4852 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1903$1465": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1903.20-1903.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 3211 ],
            "Y": [ 4853, 4854 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1912$1467": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1912.20-1912.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 3208 ],
            "Y": [ 4855, 4856 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1921$1469": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1921.20-1921.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 3205 ],
            "Y": [ 4857, 4858 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1930$1471": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1930.20-1930.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 3202 ],
            "Y": [ 4859, 4860 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1939$1473": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1939.20-1939.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 3199 ],
            "Y": [ 4861, 4862 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1948$1475": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1948.20-1948.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 3196 ],
            "Y": [ 4863, 4864 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1957$1477": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1957.20-1957.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 3193 ],
            "Y": [ 4865, 4866 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1964$1479": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000011110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1964.20-1964.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4837, 4838, 4839, 4840, 4841, 4842, 4843, 4844, 4845, 4846, 4847, 4848, 4849, 4850, 4851, 4852, 4853, 4854, 4855, 4856, 4857, 4858, 4859, 4860, 4861, 4862, 4863, 4864, 4865, 4866 ],
            "B": [ 4278, 4660, 3716, 3717, 3711, 3712, 3706, 3707, 3701, 3702, 3696, 3697, 3691, 3692, 3686, 3687, 3681, 3682, 3676, 3677, 3671, 3672, 3666, 3667, 3661, 3662, 3656, 3657, 3651, 3652 ],
            "S": [ 3642 ],
            "Y": [ 3713, 3714, 3708, 3709, 3703, 3704, 3698, 3699, 3693, 3694, 3688, 3689, 3683, 3684, 3678, 3679, 3673, 3674, 3668, 3669, 3663, 3664, 3658, 3659, 3653, 3654, 3648, 3649, 3643, 3644 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1967$1480": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001111"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1967.20-1967.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4822, 4823, 4824, 4825, 4826, 4827, 4828, 4829, 4830, 4831, 4832, 4833, 4834, 4835, 4836 ],
            "B": [ "0", 3734, 3735, 3736, 3737, 3738, 3739, 3740, 3741, 3742, 3743, 3744, 3745, 3746, 3747 ],
            "S": [ 3642 ],
            "Y": [ 3718, 3719, 3720, 3721, 3722, 3723, 3724, 3725, 3726, 3727, 3728, 3729, 3730, 3731, 3732 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1969$1481": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1969.20-1969.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 3642 ],
            "Y": [ 4821 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1993$1485": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1993.20-1993.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1888 ],
            "B": [ "0" ],
            "S": [ 3734 ],
            "Y": [ 1315 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2017$1487": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2017.20-2017.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1945 ],
            "B": [ "0" ],
            "S": [ 3735 ],
            "Y": [ 1239 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2041$1489": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2041.20-2041.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2002 ],
            "B": [ "0" ],
            "S": [ 3736 ],
            "Y": [ 1163 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2065$1491": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2065.20-2065.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2059 ],
            "B": [ "0" ],
            "S": [ 3737 ],
            "Y": [ 1087 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2089$1493": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2089.20-2089.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2116 ],
            "B": [ "0" ],
            "S": [ 3738 ],
            "Y": [ 1011 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2113$1495": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2113.20-2113.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2173 ],
            "B": [ "0" ],
            "S": [ 3739 ],
            "Y": [ 935 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2137$1497": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2137.20-2137.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2230 ],
            "B": [ "0" ],
            "S": [ 3740 ],
            "Y": [ 859 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2161$1499": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2161.20-2161.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2287 ],
            "B": [ "0" ],
            "S": [ 3741 ],
            "Y": [ 783 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2185$1501": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2185.20-2185.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2344 ],
            "B": [ "0" ],
            "S": [ 3742 ],
            "Y": [ 707 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2209$1503": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2209.20-2209.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2401 ],
            "B": [ "0" ],
            "S": [ 3743 ],
            "Y": [ 631 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2233$1505": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2233.20-2233.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2458 ],
            "B": [ "0" ],
            "S": [ 3744 ],
            "Y": [ 555 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2257$1507": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2257.20-2257.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2515 ],
            "B": [ "0" ],
            "S": [ 3745 ],
            "Y": [ 479 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2281$1509": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2281.20-2281.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2572 ],
            "B": [ "0" ],
            "S": [ 3746 ],
            "Y": [ 403 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2305$1511": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2305.20-2305.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2629 ],
            "B": [ "0" ],
            "S": [ 3747 ],
            "Y": [ 327 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\spike_shift_reg_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2328$1513": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2328.20-2328.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2686 ],
            "B": [ "0" ],
            "S": [ 3748 ],
            "Y": [ 251 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1079$1411": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1079.20-1079.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4867, 4868, 4869 ],
            "Y": [ 4870, 4871, 4872 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1093$1413": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1093.20-1093.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4873, 4874, 4875 ],
            "Y": [ 4876, 4877, 4878 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1107$1415": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1107.20-1107.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4879, 4880, 4881 ],
            "Y": [ 4882, 4883, 4884 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1121$1417": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1121.20-1121.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4885, 4886, 4887 ],
            "Y": [ 4888, 4889, 4890 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1135$1419": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1135.20-1135.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4891, 4892, 4893 ],
            "Y": [ 4894, 4895, 4896 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1149$1421": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1149.20-1149.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4897, 4898, 4899 ],
            "Y": [ 4900, 4901, 4902 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1163$1423": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1163.20-1163.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4903, 4904, 4905 ],
            "Y": [ 4906, 4907, 4908 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1177$1425": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1177.20-1177.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4909, 4910, 4911 ],
            "Y": [ 4912, 4913, 4914 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1191$1427": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1191.20-1191.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4915, 4916, 4917 ],
            "Y": [ 4918, 4919, 4920 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1205$1429": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1205.20-1205.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4921, 4922, 4923 ],
            "Y": [ 4924, 4925, 4926 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1219$1431": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1219.20-1219.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4927, 4928, 4929 ],
            "Y": [ 4930, 4931, 4932 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1233$1433": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1233.20-1233.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4933, 4934, 4935 ],
            "Y": [ 4936, 4937, 4938 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1247$1435": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1247.20-1247.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4939, 4940, 4941 ],
            "Y": [ 4942, 4943, 4944 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1261$1437": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1261.20-1261.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4945, 4946, 4947 ],
            "Y": [ 4948, 4949, 4950 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1275$1439": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1275.20-1275.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4951, 4952, 4953 ],
            "Y": [ 4954, 4955, 4956 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1103$1414": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1103.20-1103.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4870, 4871, 4872, 4957 ],
            "B": [ 4876, 4877, 4878, 4958, 4959, 4960 ],
            "Y": [ 4961, 4962, 4963, 4964, 4965, 4966 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1117$1416": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1117.20-1117.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4961, 4962, 4963, 4964, 4965, 4966 ],
            "B": [ 4882, 4883, 4884, 4967, 4968, 4969 ],
            "Y": [ 4970, 4971, 4972, 4973, 4974, 4975 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1131$1418": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1131.20-1131.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4970, 4971, 4972, 4973, 4974, 4975 ],
            "B": [ 4888, 4889, 4890, 4976, 4977, 4978 ],
            "Y": [ 4979, 4980, 4981, 4982, 4983, 4984 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1145$1420": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1145.20-1145.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4979, 4980, 4981, 4982, 4983, 4984 ],
            "B": [ 4894, 4895, 4896, 4985, 4986, 4987 ],
            "Y": [ 4988, 4989, 4990, 4991, 4992, 4993 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1159$1422": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1159.20-1159.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4988, 4989, 4990, 4991, 4992, 4993 ],
            "B": [ 4900, 4901, 4902, 4994, 4995, 4996 ],
            "Y": [ 4997, 4998, 4999, 5000, 5001, 5002 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1173$1424": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1173.20-1173.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4997, 4998, 4999, 5000, 5001, 5002 ],
            "B": [ 4906, 4907, 4908, 5003, 5004, 5005 ],
            "Y": [ 5006, 5007, 5008, 5009, 5010, 5011 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1187$1426": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1187.20-1187.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5006, 5007, 5008, 5009, 5010, 5011 ],
            "B": [ 4912, 4913, 4914, 5012, 5013, 5014 ],
            "Y": [ 5015, 5016, 5017, 5018, 5019, 5020 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1201$1428": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1201.20-1201.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5015, 5016, 5017, 5018, 5019, 5020 ],
            "B": [ 4918, 4919, 4920, 5021, 5022, 5023 ],
            "Y": [ 5024, 5025, 5026, 5027, 5028, 5029 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1215$1430": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1215.20-1215.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5024, 5025, 5026, 5027, 5028, 5029 ],
            "B": [ 4924, 4925, 4926, 5030, 5031, 5032 ],
            "Y": [ 5033, 5034, 5035, 5036, 5037, 5038 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1229$1432": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1229.20-1229.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5033, 5034, 5035, 5036, 5037, 5038 ],
            "B": [ 4930, 4931, 4932, 5039, 5040, 5041 ],
            "Y": [ 5042, 5043, 5044, 5045, 5046, 5047 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1243$1434": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1243.20-1243.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5042, 5043, 5044, 5045, 5046, 5047 ],
            "B": [ 4936, 4937, 4938, 5048, 5049, 5050 ],
            "Y": [ 5051, 5052, 5053, 5054, 5055, 5056 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1257$1436": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1257.20-1257.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5051, 5052, 5053, 5054, 5055, 5056 ],
            "B": [ 4942, 4943, 4944, 5057, 5058, 5059 ],
            "Y": [ 5060, 5061, 5062, 5063, 5064, 5065 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1271$1438": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1271.20-1271.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5060, 5061, 5062, 5063, 5064, 5065 ],
            "B": [ 4948, 4949, 4950, 5066, 5067, 5068 ],
            "Y": [ 5069, 5070, 5071, 5072, 5073, 5074 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1284$1440": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1284.20-1284.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5069, 5070, 5071, 5072, 5073, 5074 ],
            "B": [ 4954, 4955, 4956, 5075, 5076, 5077 ],
            "Y": [ 5078, 5079, 5080, 5081, 5082, 5083 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$procdff$2395": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1331.3-1335.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 2699, 2700, 2701 ],
            "Q": [ 1509, 1510, 1511 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$procdff$2398": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1319.3-1323.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 4674, 5084 ],
            "Q": [ 5084, 4057 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.$procdff$2401": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1313.3-1317.31"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 5085, 5086, 5087, 5088, 5089, 5090 ],
            "Q": [ 4909, 4910, 4911, 5012, 5013, 5014 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:103$1636": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:103.20-103.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5021 ],
            "B": [ 3692 ],
            "Y": [ 5091 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:109$1638": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:109.20-109.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4917 ],
            "B": [ 3691 ],
            "Y": [ 5092 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:113$1639": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:113.20-113.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5022 ],
            "B": [ 3692 ],
            "Y": [ 5093 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:119$1641": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:119.20-119.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5021 ],
            "B": [ 3691 ],
            "Y": [ 5094 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:123$1642": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:123.20-123.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5023 ],
            "B": [ 3692 ],
            "Y": [ 5095 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:129$1644": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:129.20-129.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5022 ],
            "B": [ 3691 ],
            "Y": [ 5096 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:83$1630": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:83.20-83.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4916 ],
            "B": [ 3692 ],
            "Y": [ 5097 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:89$1632": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:89.20-89.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4915 ],
            "B": [ 3691 ],
            "Y": [ 5098 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:93$1633": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:93.20-93.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4917 ],
            "B": [ 3692 ],
            "Y": [ 5099 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:99$1635": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:99.20-99.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4916 ],
            "B": [ 3691 ],
            "Y": [ 5100 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:79$1629": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:79.20-79.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3691, 3692 ],
            "Y": [ 5101 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:105$1637": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:105.20-105.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5100 ],
            "B": [ 5091 ],
            "Y": [ 5102 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:115$1640": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:115.20-115.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5092 ],
            "B": [ 5093 ],
            "Y": [ 5103 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:125$1643": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:125.20-125.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5094 ],
            "B": [ 5095 ],
            "Y": [ 5104 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:85$1631": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:85.20-85.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3691 ],
            "B": [ 5097 ],
            "Y": [ 5105 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:95$1634": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:95.20-95.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5098 ],
            "B": [ 5099 ],
            "Y": [ 5106 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n10_spike_2_tc.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:132$1645": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:132.20-132.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5105, 5106, 5102, 5103, 5104, 5096 ],
            "B": [ 4915, 4916, 4917, 5021, 5022, 5023 ],
            "S": [ 5101 ],
            "Y": [ 4921, 4922, 4923, 5030, 5031, 5032 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:103$1636": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:103.20-103.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5030 ],
            "B": [ 3697 ],
            "Y": [ 5107 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:109$1638": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:109.20-109.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4923 ],
            "B": [ 3696 ],
            "Y": [ 5108 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:113$1639": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:113.20-113.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5031 ],
            "B": [ 3697 ],
            "Y": [ 5109 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:119$1641": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:119.20-119.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5030 ],
            "B": [ 3696 ],
            "Y": [ 5110 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:123$1642": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:123.20-123.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5032 ],
            "B": [ 3697 ],
            "Y": [ 5111 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:129$1644": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:129.20-129.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5031 ],
            "B": [ 3696 ],
            "Y": [ 5112 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:83$1630": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:83.20-83.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4922 ],
            "B": [ 3697 ],
            "Y": [ 5113 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:89$1632": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:89.20-89.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4921 ],
            "B": [ 3696 ],
            "Y": [ 5114 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:93$1633": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:93.20-93.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4923 ],
            "B": [ 3697 ],
            "Y": [ 5115 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:99$1635": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:99.20-99.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4922 ],
            "B": [ 3696 ],
            "Y": [ 5116 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:79$1629": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:79.20-79.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3696, 3697 ],
            "Y": [ 5117 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:105$1637": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:105.20-105.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5116 ],
            "B": [ 5107 ],
            "Y": [ 5118 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:115$1640": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:115.20-115.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5108 ],
            "B": [ 5109 ],
            "Y": [ 5119 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:125$1643": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:125.20-125.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5110 ],
            "B": [ 5111 ],
            "Y": [ 5120 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:85$1631": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:85.20-85.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3696 ],
            "B": [ 5113 ],
            "Y": [ 5121 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:95$1634": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:95.20-95.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5114 ],
            "B": [ 5115 ],
            "Y": [ 5122 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n11_spike_2_tc.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:132$1645": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:132.20-132.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5121, 5122, 5118, 5119, 5120, 5112 ],
            "B": [ 4921, 4922, 4923, 5030, 5031, 5032 ],
            "S": [ 5117 ],
            "Y": [ 4927, 4928, 4929, 5039, 5040, 5041 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:103$1636": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:103.20-103.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5039 ],
            "B": [ 3702 ],
            "Y": [ 5123 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:109$1638": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:109.20-109.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4929 ],
            "B": [ 3701 ],
            "Y": [ 5124 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:113$1639": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:113.20-113.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5040 ],
            "B": [ 3702 ],
            "Y": [ 5125 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:119$1641": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:119.20-119.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5039 ],
            "B": [ 3701 ],
            "Y": [ 5126 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:123$1642": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:123.20-123.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5041 ],
            "B": [ 3702 ],
            "Y": [ 5127 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:129$1644": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:129.20-129.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5040 ],
            "B": [ 3701 ],
            "Y": [ 5128 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:83$1630": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:83.20-83.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4928 ],
            "B": [ 3702 ],
            "Y": [ 5129 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:89$1632": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:89.20-89.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4927 ],
            "B": [ 3701 ],
            "Y": [ 5130 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:93$1633": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:93.20-93.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4929 ],
            "B": [ 3702 ],
            "Y": [ 5131 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:99$1635": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:99.20-99.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4928 ],
            "B": [ 3701 ],
            "Y": [ 5132 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:79$1629": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:79.20-79.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3701, 3702 ],
            "Y": [ 5133 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:105$1637": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:105.20-105.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5132 ],
            "B": [ 5123 ],
            "Y": [ 5134 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:115$1640": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:115.20-115.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5124 ],
            "B": [ 5125 ],
            "Y": [ 5135 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:125$1643": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:125.20-125.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5126 ],
            "B": [ 5127 ],
            "Y": [ 5136 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:85$1631": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:85.20-85.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3701 ],
            "B": [ 5129 ],
            "Y": [ 5137 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:95$1634": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:95.20-95.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5130 ],
            "B": [ 5131 ],
            "Y": [ 5138 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n12_spike_2_tc.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:132$1645": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:132.20-132.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5137, 5138, 5134, 5135, 5136, 5128 ],
            "B": [ 4927, 4928, 4929, 5039, 5040, 5041 ],
            "S": [ 5133 ],
            "Y": [ 4933, 4934, 4935, 5048, 5049, 5050 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:103$1636": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:103.20-103.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5048 ],
            "B": [ 3707 ],
            "Y": [ 5139 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:109$1638": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:109.20-109.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4935 ],
            "B": [ 3706 ],
            "Y": [ 5140 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:113$1639": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:113.20-113.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5049 ],
            "B": [ 3707 ],
            "Y": [ 5141 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:119$1641": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:119.20-119.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5048 ],
            "B": [ 3706 ],
            "Y": [ 5142 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:123$1642": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:123.20-123.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5050 ],
            "B": [ 3707 ],
            "Y": [ 5143 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:129$1644": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:129.20-129.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5049 ],
            "B": [ 3706 ],
            "Y": [ 5144 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:83$1630": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:83.20-83.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4934 ],
            "B": [ 3707 ],
            "Y": [ 5145 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:89$1632": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:89.20-89.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4933 ],
            "B": [ 3706 ],
            "Y": [ 5146 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:93$1633": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:93.20-93.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4935 ],
            "B": [ 3707 ],
            "Y": [ 5147 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:99$1635": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:99.20-99.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4934 ],
            "B": [ 3706 ],
            "Y": [ 5148 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:79$1629": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:79.20-79.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3706, 3707 ],
            "Y": [ 5149 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:105$1637": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:105.20-105.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5148 ],
            "B": [ 5139 ],
            "Y": [ 5150 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:115$1640": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:115.20-115.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5140 ],
            "B": [ 5141 ],
            "Y": [ 5151 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:125$1643": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:125.20-125.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5142 ],
            "B": [ 5143 ],
            "Y": [ 5152 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:85$1631": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:85.20-85.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3706 ],
            "B": [ 5145 ],
            "Y": [ 5153 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:95$1634": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:95.20-95.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5146 ],
            "B": [ 5147 ],
            "Y": [ 5154 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n13_spike_2_tc.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:132$1645": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:132.20-132.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5153, 5154, 5150, 5151, 5152, 5144 ],
            "B": [ 4933, 4934, 4935, 5048, 5049, 5050 ],
            "S": [ 5149 ],
            "Y": [ 4939, 4940, 4941, 5057, 5058, 5059 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:103$1636": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:103.20-103.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5057 ],
            "B": [ 3712 ],
            "Y": [ 5155 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:109$1638": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:109.20-109.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4941 ],
            "B": [ 3711 ],
            "Y": [ 5156 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:113$1639": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:113.20-113.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5058 ],
            "B": [ 3712 ],
            "Y": [ 5157 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:119$1641": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:119.20-119.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5057 ],
            "B": [ 3711 ],
            "Y": [ 5158 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:123$1642": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:123.20-123.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5059 ],
            "B": [ 3712 ],
            "Y": [ 5159 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:129$1644": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:129.20-129.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5058 ],
            "B": [ 3711 ],
            "Y": [ 5160 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:83$1630": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:83.20-83.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4940 ],
            "B": [ 3712 ],
            "Y": [ 5161 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:89$1632": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:89.20-89.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4939 ],
            "B": [ 3711 ],
            "Y": [ 5162 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:93$1633": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:93.20-93.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4941 ],
            "B": [ 3712 ],
            "Y": [ 5163 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:99$1635": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:99.20-99.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4940 ],
            "B": [ 3711 ],
            "Y": [ 5164 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:79$1629": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:79.20-79.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3711, 3712 ],
            "Y": [ 5165 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:105$1637": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:105.20-105.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5164 ],
            "B": [ 5155 ],
            "Y": [ 5166 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:115$1640": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:115.20-115.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5156 ],
            "B": [ 5157 ],
            "Y": [ 5167 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:125$1643": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:125.20-125.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5158 ],
            "B": [ 5159 ],
            "Y": [ 5168 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:85$1631": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:85.20-85.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3711 ],
            "B": [ 5161 ],
            "Y": [ 5169 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:95$1634": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:95.20-95.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5162 ],
            "B": [ 5163 ],
            "Y": [ 5170 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n14_spike_2_tc.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:132$1645": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:132.20-132.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5169, 5170, 5166, 5167, 5168, 5160 ],
            "B": [ 4939, 4940, 4941, 5057, 5058, 5059 ],
            "S": [ 5165 ],
            "Y": [ 4945, 4946, 4947, 5066, 5067, 5068 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:103$1636": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:103.20-103.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5066 ],
            "B": [ 3717 ],
            "Y": [ 5171 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:109$1638": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:109.20-109.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4947 ],
            "B": [ 3716 ],
            "Y": [ 5172 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:113$1639": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:113.20-113.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5067 ],
            "B": [ 3717 ],
            "Y": [ 5173 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:119$1641": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:119.20-119.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5066 ],
            "B": [ 3716 ],
            "Y": [ 5174 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:123$1642": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:123.20-123.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5068 ],
            "B": [ 3717 ],
            "Y": [ 5175 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:129$1644": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:129.20-129.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5067 ],
            "B": [ 3716 ],
            "Y": [ 5176 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:83$1630": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:83.20-83.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4946 ],
            "B": [ 3717 ],
            "Y": [ 5177 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:89$1632": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:89.20-89.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4945 ],
            "B": [ 3716 ],
            "Y": [ 5178 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:93$1633": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:93.20-93.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4947 ],
            "B": [ 3717 ],
            "Y": [ 5179 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:99$1635": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:99.20-99.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4946 ],
            "B": [ 3716 ],
            "Y": [ 5180 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:79$1629": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:79.20-79.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3716, 3717 ],
            "Y": [ 5181 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:105$1637": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:105.20-105.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5180 ],
            "B": [ 5171 ],
            "Y": [ 5182 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:115$1640": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:115.20-115.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5172 ],
            "B": [ 5173 ],
            "Y": [ 5183 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:125$1643": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:125.20-125.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5174 ],
            "B": [ 5175 ],
            "Y": [ 5184 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:85$1631": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:85.20-85.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3716 ],
            "B": [ 5177 ],
            "Y": [ 5185 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:95$1634": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:95.20-95.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5178 ],
            "B": [ 5179 ],
            "Y": [ 5186 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n15_spike_2_tc.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:132$1645": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:132.20-132.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5185, 5186, 5182, 5183, 5184, 5176 ],
            "B": [ 4945, 4946, 4947, 5066, 5067, 5068 ],
            "S": [ 5181 ],
            "Y": [ 4951, 4952, 4953, 5075, 5076, 5077 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n1_spike_2_tc.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:79$1629": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:79.20-79.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3646, 3647 ],
            "Y": [ 5187 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n1_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:85$1631": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:85.20-85.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3646 ],
            "B": [ 3647 ],
            "Y": [ 5188 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n1_spike_2_tc.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:132$1645": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:132.20-132.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5188, 5188, 3646, 3646 ],
            "B": [ "1", "1", "1", "0" ],
            "S": [ 5187 ],
            "Y": [ 4867, 4868, 4869, 4957 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n2_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:103$1636": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:103.20-103.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4957 ],
            "B": [ 3652 ],
            "Y": [ 5189 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n2_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:109$1638": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:109.20-109.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4869 ],
            "B": [ 3651 ],
            "Y": [ 5190 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n2_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:119$1641": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:119.20-119.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4957 ],
            "B": [ 3651 ],
            "Y": [ 5191 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n2_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:83$1630": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:83.20-83.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4868 ],
            "B": [ 3652 ],
            "Y": [ 5192 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n2_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:89$1632": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:89.20-89.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4867 ],
            "B": [ 3651 ],
            "Y": [ 5193 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n2_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:93$1633": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:93.20-93.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4869 ],
            "B": [ 3652 ],
            "Y": [ 5194 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n2_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:99$1635": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:99.20-99.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4868 ],
            "B": [ 3651 ],
            "Y": [ 5195 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n2_spike_2_tc.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:79$1629": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:79.20-79.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3651, 3652 ],
            "Y": [ 5196 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n2_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:105$1637": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:105.20-105.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5195 ],
            "B": [ 5189 ],
            "Y": [ 5197 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n2_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:85$1631": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:85.20-85.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3651 ],
            "B": [ 5192 ],
            "Y": [ 5198 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n2_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:95$1634": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:95.20-95.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5193 ],
            "B": [ 5194 ],
            "Y": [ 5199 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n2_spike_2_tc.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:132$1645": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:132.20-132.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5198, 5199, 5197, 5190, 5191, "0" ],
            "B": [ 4867, 4868, 4869, 4957, "0", "0" ],
            "S": [ 5196 ],
            "Y": [ 4873, 4874, 4875, 4958, 4959, 4960 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:103$1636": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:103.20-103.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4958 ],
            "B": [ 3657 ],
            "Y": [ 5200 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:109$1638": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:109.20-109.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4875 ],
            "B": [ 3656 ],
            "Y": [ 5201 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:113$1639": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:113.20-113.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4959 ],
            "B": [ 3657 ],
            "Y": [ 5202 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:119$1641": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:119.20-119.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4958 ],
            "B": [ 3656 ],
            "Y": [ 5203 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:123$1642": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:123.20-123.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4960 ],
            "B": [ 3657 ],
            "Y": [ 5204 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:129$1644": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:129.20-129.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4959 ],
            "B": [ 3656 ],
            "Y": [ 5205 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:83$1630": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:83.20-83.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4874 ],
            "B": [ 3657 ],
            "Y": [ 5206 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:89$1632": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:89.20-89.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4873 ],
            "B": [ 3656 ],
            "Y": [ 5207 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:93$1633": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:93.20-93.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4875 ],
            "B": [ 3657 ],
            "Y": [ 5208 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:99$1635": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:99.20-99.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4874 ],
            "B": [ 3656 ],
            "Y": [ 5209 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:79$1629": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:79.20-79.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3656, 3657 ],
            "Y": [ 5210 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:105$1637": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:105.20-105.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5209 ],
            "B": [ 5200 ],
            "Y": [ 5211 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:115$1640": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:115.20-115.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5201 ],
            "B": [ 5202 ],
            "Y": [ 5212 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:125$1643": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:125.20-125.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5203 ],
            "B": [ 5204 ],
            "Y": [ 5213 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:85$1631": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:85.20-85.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3656 ],
            "B": [ 5206 ],
            "Y": [ 5214 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:95$1634": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:95.20-95.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5207 ],
            "B": [ 5208 ],
            "Y": [ 5215 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n3_spike_2_tc.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:132$1645": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:132.20-132.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5214, 5215, 5211, 5212, 5213, 5205 ],
            "B": [ 4873, 4874, 4875, 4958, 4959, 4960 ],
            "S": [ 5210 ],
            "Y": [ 4879, 4880, 4881, 4967, 4968, 4969 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:103$1636": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:103.20-103.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4967 ],
            "B": [ 3662 ],
            "Y": [ 5216 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:109$1638": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:109.20-109.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4881 ],
            "B": [ 3661 ],
            "Y": [ 5217 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:113$1639": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:113.20-113.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4968 ],
            "B": [ 3662 ],
            "Y": [ 5218 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:119$1641": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:119.20-119.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4967 ],
            "B": [ 3661 ],
            "Y": [ 5219 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:123$1642": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:123.20-123.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4969 ],
            "B": [ 3662 ],
            "Y": [ 5220 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:129$1644": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:129.20-129.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4968 ],
            "B": [ 3661 ],
            "Y": [ 5221 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:83$1630": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:83.20-83.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4880 ],
            "B": [ 3662 ],
            "Y": [ 5222 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:89$1632": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:89.20-89.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4879 ],
            "B": [ 3661 ],
            "Y": [ 5223 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:93$1633": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:93.20-93.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4881 ],
            "B": [ 3662 ],
            "Y": [ 5224 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:99$1635": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:99.20-99.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4880 ],
            "B": [ 3661 ],
            "Y": [ 5225 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:79$1629": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:79.20-79.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3661, 3662 ],
            "Y": [ 5226 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:105$1637": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:105.20-105.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5225 ],
            "B": [ 5216 ],
            "Y": [ 5227 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:115$1640": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:115.20-115.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5217 ],
            "B": [ 5218 ],
            "Y": [ 5228 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:125$1643": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:125.20-125.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5219 ],
            "B": [ 5220 ],
            "Y": [ 5229 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:85$1631": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:85.20-85.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3661 ],
            "B": [ 5222 ],
            "Y": [ 5230 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:95$1634": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:95.20-95.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5223 ],
            "B": [ 5224 ],
            "Y": [ 5231 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n4_spike_2_tc.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:132$1645": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:132.20-132.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5230, 5231, 5227, 5228, 5229, 5221 ],
            "B": [ 4879, 4880, 4881, 4967, 4968, 4969 ],
            "S": [ 5226 ],
            "Y": [ 4885, 4886, 4887, 4976, 4977, 4978 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:103$1636": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:103.20-103.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4976 ],
            "B": [ 3667 ],
            "Y": [ 5232 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:109$1638": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:109.20-109.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4887 ],
            "B": [ 3666 ],
            "Y": [ 5233 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:113$1639": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:113.20-113.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4977 ],
            "B": [ 3667 ],
            "Y": [ 5234 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:119$1641": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:119.20-119.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4976 ],
            "B": [ 3666 ],
            "Y": [ 5235 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:123$1642": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:123.20-123.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4978 ],
            "B": [ 3667 ],
            "Y": [ 5236 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:129$1644": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:129.20-129.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4977 ],
            "B": [ 3666 ],
            "Y": [ 5237 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:83$1630": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:83.20-83.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4886 ],
            "B": [ 3667 ],
            "Y": [ 5238 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:89$1632": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:89.20-89.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4885 ],
            "B": [ 3666 ],
            "Y": [ 5239 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:93$1633": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:93.20-93.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4887 ],
            "B": [ 3667 ],
            "Y": [ 5240 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:99$1635": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:99.20-99.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4886 ],
            "B": [ 3666 ],
            "Y": [ 5241 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:79$1629": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:79.20-79.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3666, 3667 ],
            "Y": [ 5242 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:105$1637": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:105.20-105.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5241 ],
            "B": [ 5232 ],
            "Y": [ 5243 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:115$1640": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:115.20-115.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5233 ],
            "B": [ 5234 ],
            "Y": [ 5244 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:125$1643": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:125.20-125.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5235 ],
            "B": [ 5236 ],
            "Y": [ 5245 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:85$1631": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:85.20-85.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3666 ],
            "B": [ 5238 ],
            "Y": [ 5246 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:95$1634": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:95.20-95.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5239 ],
            "B": [ 5240 ],
            "Y": [ 5247 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n5_spike_2_tc.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:132$1645": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:132.20-132.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5246, 5247, 5243, 5244, 5245, 5237 ],
            "B": [ 4885, 4886, 4887, 4976, 4977, 4978 ],
            "S": [ 5242 ],
            "Y": [ 4891, 4892, 4893, 4985, 4986, 4987 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:103$1636": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:103.20-103.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4985 ],
            "B": [ 3672 ],
            "Y": [ 5248 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:109$1638": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:109.20-109.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4893 ],
            "B": [ 3671 ],
            "Y": [ 5249 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:113$1639": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:113.20-113.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4986 ],
            "B": [ 3672 ],
            "Y": [ 5250 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:119$1641": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:119.20-119.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4985 ],
            "B": [ 3671 ],
            "Y": [ 5251 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:123$1642": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:123.20-123.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4987 ],
            "B": [ 3672 ],
            "Y": [ 5252 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:129$1644": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:129.20-129.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4986 ],
            "B": [ 3671 ],
            "Y": [ 5253 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:83$1630": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:83.20-83.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4892 ],
            "B": [ 3672 ],
            "Y": [ 5254 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:89$1632": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:89.20-89.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4891 ],
            "B": [ 3671 ],
            "Y": [ 5255 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:93$1633": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:93.20-93.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4893 ],
            "B": [ 3672 ],
            "Y": [ 5256 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:99$1635": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:99.20-99.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4892 ],
            "B": [ 3671 ],
            "Y": [ 5257 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:79$1629": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:79.20-79.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3671, 3672 ],
            "Y": [ 5258 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:105$1637": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:105.20-105.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5257 ],
            "B": [ 5248 ],
            "Y": [ 5259 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:115$1640": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:115.20-115.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5249 ],
            "B": [ 5250 ],
            "Y": [ 5260 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:125$1643": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:125.20-125.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5251 ],
            "B": [ 5252 ],
            "Y": [ 5261 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:85$1631": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:85.20-85.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3671 ],
            "B": [ 5254 ],
            "Y": [ 5262 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:95$1634": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:95.20-95.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5255 ],
            "B": [ 5256 ],
            "Y": [ 5263 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n6_spike_2_tc.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:132$1645": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:132.20-132.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5262, 5263, 5259, 5260, 5261, 5253 ],
            "B": [ 4891, 4892, 4893, 4985, 4986, 4987 ],
            "S": [ 5258 ],
            "Y": [ 4897, 4898, 4899, 4994, 4995, 4996 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:103$1636": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:103.20-103.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4994 ],
            "B": [ 3677 ],
            "Y": [ 5264 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:109$1638": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:109.20-109.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4899 ],
            "B": [ 3676 ],
            "Y": [ 5265 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:113$1639": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:113.20-113.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4995 ],
            "B": [ 3677 ],
            "Y": [ 5266 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:119$1641": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:119.20-119.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4994 ],
            "B": [ 3676 ],
            "Y": [ 5267 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:123$1642": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:123.20-123.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4996 ],
            "B": [ 3677 ],
            "Y": [ 5268 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:129$1644": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:129.20-129.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4995 ],
            "B": [ 3676 ],
            "Y": [ 5269 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:83$1630": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:83.20-83.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4898 ],
            "B": [ 3677 ],
            "Y": [ 5270 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:89$1632": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:89.20-89.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4897 ],
            "B": [ 3676 ],
            "Y": [ 5271 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:93$1633": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:93.20-93.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4899 ],
            "B": [ 3677 ],
            "Y": [ 5272 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:99$1635": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:99.20-99.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4898 ],
            "B": [ 3676 ],
            "Y": [ 5273 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:79$1629": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:79.20-79.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3676, 3677 ],
            "Y": [ 5274 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:105$1637": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:105.20-105.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5273 ],
            "B": [ 5264 ],
            "Y": [ 5275 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:115$1640": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:115.20-115.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5265 ],
            "B": [ 5266 ],
            "Y": [ 5276 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:125$1643": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:125.20-125.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5267 ],
            "B": [ 5268 ],
            "Y": [ 5277 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:85$1631": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:85.20-85.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3676 ],
            "B": [ 5270 ],
            "Y": [ 5278 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:95$1634": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:95.20-95.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5271 ],
            "B": [ 5272 ],
            "Y": [ 5279 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n7_spike_2_tc.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:132$1645": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:132.20-132.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5278, 5279, 5275, 5276, 5277, 5269 ],
            "B": [ 4897, 4898, 4899, 4994, 4995, 4996 ],
            "S": [ 5274 ],
            "Y": [ 4903, 4904, 4905, 5003, 5004, 5005 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:103$1636": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:103.20-103.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5003 ],
            "B": [ 3682 ],
            "Y": [ 5280 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:109$1638": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:109.20-109.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4905 ],
            "B": [ 3681 ],
            "Y": [ 5281 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:113$1639": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:113.20-113.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5004 ],
            "B": [ 3682 ],
            "Y": [ 5282 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:119$1641": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:119.20-119.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5003 ],
            "B": [ 3681 ],
            "Y": [ 5283 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:123$1642": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:123.20-123.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5005 ],
            "B": [ 3682 ],
            "Y": [ 5284 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:129$1644": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:129.20-129.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5004 ],
            "B": [ 3681 ],
            "Y": [ 5285 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:83$1630": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:83.20-83.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4904 ],
            "B": [ 3682 ],
            "Y": [ 5286 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:89$1632": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:89.20-89.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4903 ],
            "B": [ 3681 ],
            "Y": [ 5287 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:93$1633": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:93.20-93.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4905 ],
            "B": [ 3682 ],
            "Y": [ 5288 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:99$1635": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:99.20-99.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4904 ],
            "B": [ 3681 ],
            "Y": [ 5289 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:79$1629": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:79.20-79.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3681, 3682 ],
            "Y": [ 5290 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:105$1637": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:105.20-105.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5289 ],
            "B": [ 5280 ],
            "Y": [ 5291 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:115$1640": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:115.20-115.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5281 ],
            "B": [ 5282 ],
            "Y": [ 5292 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:125$1643": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:125.20-125.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5283 ],
            "B": [ 5284 ],
            "Y": [ 5293 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:85$1631": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:85.20-85.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3681 ],
            "B": [ 5286 ],
            "Y": [ 5294 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:95$1634": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:95.20-95.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5287 ],
            "B": [ 5288 ],
            "Y": [ 5295 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n8_spike_2_tc.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:132$1645": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:132.20-132.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5294, 5295, 5291, 5292, 5293, 5285 ],
            "B": [ 4903, 4904, 4905, 5003, 5004, 5005 ],
            "S": [ 5290 ],
            "Y": [ 5085, 5086, 5087, 5088, 5089, 5090 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:103$1636": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:103.20-103.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5012 ],
            "B": [ 3687 ],
            "Y": [ 5296 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:109$1638": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:109.20-109.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4911 ],
            "B": [ 3686 ],
            "Y": [ 5297 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:113$1639": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:113.20-113.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5013 ],
            "B": [ 3687 ],
            "Y": [ 5298 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:119$1641": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:119.20-119.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5012 ],
            "B": [ 3686 ],
            "Y": [ 5299 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:123$1642": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:123.20-123.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5014 ],
            "B": [ 3687 ],
            "Y": [ 5300 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:129$1644": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:129.20-129.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5013 ],
            "B": [ 3686 ],
            "Y": [ 5301 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:83$1630": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:83.20-83.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4910 ],
            "B": [ 3687 ],
            "Y": [ 5302 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:89$1632": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:89.20-89.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4909 ],
            "B": [ 3686 ],
            "Y": [ 5303 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:93$1633": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:93.20-93.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4911 ],
            "B": [ 3687 ],
            "Y": [ 5304 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:99$1635": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:99.20-99.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4910 ],
            "B": [ 3686 ],
            "Y": [ 5305 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:79$1629": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:79.20-79.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3686, 3687 ],
            "Y": [ 5306 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:105$1637": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:105.20-105.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5305 ],
            "B": [ 5296 ],
            "Y": [ 5307 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:115$1640": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:115.20-115.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5297 ],
            "B": [ 5298 ],
            "Y": [ 5308 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:125$1643": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:125.20-125.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5299 ],
            "B": [ 5300 ],
            "Y": [ 5309 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:85$1631": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:85.20-85.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3686 ],
            "B": [ 5302 ],
            "Y": [ 5310 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:95$1634": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:95.20-95.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5303 ],
            "B": [ 5304 ],
            "Y": [ 5311 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\gen_spike_2_tc_n9_spike_2_tc.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:132$1645": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000110"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:132.20-132.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5310, 5311, 5307, 5308, 5309, 5301 ],
            "B": [ 4909, 4910, 4911, 5012, 5013, 5014 ],
            "S": [ 5306 ],
            "Y": [ 4915, 4916, 4917, 5021, 5022, 5023 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\priority_encoder_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:19$1626": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:19.20-19.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 5080 ],
            "Y": [ 5312 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\priority_encoder_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:23$1627": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:23.20-23.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5312, "0", "0" ],
            "B": [ "0", "1", "0" ],
            "S": [ 5079 ],
            "Y": [ 5313, 5314, 5315 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\priority_encoder_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:27$1628": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:27.20-27.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5313, 5314, 5315 ],
            "B": [ "1", "1", "0" ],
            "S": [ 5078 ],
            "Y": [ 2687, 2688, 2689 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\priority_encoder_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:19$1626": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:19.20-19.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 5081 ],
            "Y": [ 5316 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\priority_encoder_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:23$1627": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:23.20-23.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5316, "0", "0" ],
            "B": [ "0", "1", "0" ],
            "S": [ 5082 ],
            "Y": [ 5317, 5318, 5319 ]
          }
        },
        "$flatten\\atbs_core_0.\\adaptive_ctrl_0.\\weyls_discrepancy_0.\\priority_encoder_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:27$1628": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:27.20-27.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5317, 5318, 5319 ],
            "B": [ "1", "1", "0" ],
            "S": [ 5083 ],
            "Y": [ 2690, 2691, 2692 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3576$1215": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3576.20-3576.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4215 ],
            "B": [ 4280 ],
            "Y": [ 4044 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3600$1224": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3600.20-3600.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4215 ],
            "B": [ 5320 ],
            "Y": [ 4045 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3630$1236": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3630.20-3630.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5321 ],
            "B": [ 5322 ],
            "Y": [ 5323 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3642$1242": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3642.20-3642.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5324 ],
            "B": [ 5325 ],
            "Y": [ 4050 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3658$1250": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3658.20-3658.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3641 ],
            "B": [ 5325 ],
            "Y": [ 5326 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3546$1208": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3546.20-3546.33"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5327 ],
            "Y": [ 5322 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3638$1240": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3638.20-3638.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2764, 2765, 2766 ],
            "B": [ "1", "1", "1" ],
            "Y": [ 5325 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3598$1223": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3598.20-3598.32"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4280 ],
            "Y": [ 5320 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3640$1241": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3640.20-3640.37"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4049 ],
            "Y": [ 5324 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3650$1246": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3650.20-3650.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5325 ],
            "B": [ 4049 ],
            "Y": [ 5328 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$procdff$2428": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3711.3-3715.46"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 5329, 5330, 5331 ],
            "Q": [ 2764, 2765, 2766 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$procdff$2446": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3673.3-3677.29"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 5321 ],
            "Q": [ 5327 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$procmux$2175_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3570.5-3574.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5322, 5327 ],
            "B": [ "1" ],
            "Y": [ 3618 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$procmux$2177": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3563.5-3567.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0", "1" ],
            "S": [ 3618, 4043 ],
            "Y": [ 3606 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$procmux$2179_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3563.5-3567.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5322, 5327 ],
            "B": [ "0", "1" ],
            "Y": [ 4043 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$procmux$2181": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3556.5-3560.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 5332, 5333 ],
            "S": [ 3618, 4043 ],
            "Y": [ 5321 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3540$1205": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3540.20-3540.69"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "1", "0", "0", "0", "0", "0", "1", "0" ],
            "B": [ 2727, 2728, 2729, 2730, 2731, 2732, 2733, 2734, 2735 ],
            "S": [ 4276 ],
            "Y": [ 5334, 5335, 5336, 5337, 5338, 5339, 5340, 5341, 5342 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3542$1206": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3542.20-3542.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5334, 5335, 5336, 5337, 5338, 5339, 5340, 5341, 5342 ],
            "B": [ "0", "1", "0", "0", "0", "0", "0", "1", "0" ],
            "S": [ 4277 ],
            "Y": [ 3609, 3610, 3611, 3612, 3613, 3614, 3615, 3616, 3617 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3544$1207": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3544.20-3544.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5327 ],
            "B": [ "1" ],
            "S": [ 4215 ],
            "Y": [ 5332 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3550$1210": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3550.20-3550.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 5327 ],
            "S": [ 4082 ],
            "Y": [ 5333 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3594$1221": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3594.20-3594.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 179, 180, 181, 182, 183, 184, 185, 186, 187 ],
            "B": [ "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "S": [ 196 ],
            "Y": [ 5343, 5344, 5345, 5346, 5347, 5348, 5349, 5350, 5351 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3596$1222": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3596.20-3596.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5343, 5344, 5345, 5346, 5347, 5348, 5349, 5350, 5351 ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "0" ],
            "S": [ 3294 ],
            "Y": [ 5352, 5353, 5354, 5355, 5356, 5357, 5358, 5359, 5360 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3614$1228": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3614.20-3614.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2794, 2795, 2796, 2797, 2798, 2799, 2800, 2801, 2802 ],
            "B": [ "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "S": [ 3283 ],
            "Y": [ 5361, 5362, 5363, 5364, 5365, 5366, 5367, 5368, 5369 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3616$1229": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3616.20-3616.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5361, 5362, 5363, 5364, 5365, 5366, 5367, 5368, 5369 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 3238 ],
            "Y": [ 5370, 5371, 5372, 5373, 5374, 5375, 5376, 5377, 5378 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3618$1230": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3618.20-3618.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 5370, 5371, 5372, 5373, 5374, 5375, 5376, 5377, 5378 ],
            "S": [ 4045 ],
            "Y": [ 5379, 5380, 5381, 5382, 5383, 5384, 5385, 5386, 5387 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3620$1231": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3620.20-3620.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 4045 ],
            "Y": [ 5388 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3622$1232": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3622.20-3622.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5379, 5380, 5381, 5382, 5383, 5384, 5385, 5386, 5387 ],
            "B": [ 5352, 5353, 5354, 5355, 5356, 5357, 5358, 5359, 5360 ],
            "S": [ 4044 ],
            "Y": [ 5389, 5390, 5391, 5392, 5393, 5394, 5395, 5396, 5397 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3624$1233": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3624.20-3624.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5388 ],
            "B": [ "1" ],
            "S": [ 4044 ],
            "Y": [ 5398 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3632$1237": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3632.20-3632.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 5323 ],
            "Y": [ 5399 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3634$1238": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3634.20-3634.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3619, 3620, 3621, 3622, 3623, 3624, 3625, 3626, 3627 ],
            "B": [ 5389, 5390, 5391, 5392, 5393, 5394, 5395, 5396, 5397 ],
            "S": [ 3608 ],
            "Y": [ 3628, 3629, 3630, 3631, 3632, 3633, 3634, 3635, 3636 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3636$1239": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3636.20-3636.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5399 ],
            "B": [ 5398 ],
            "S": [ 3608 ],
            "Y": [ 4049 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3644$1243": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3644.20-3644.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0" ],
            "S": [ 4050 ],
            "Y": [ 5400 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3646$1244": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3646.20-3646.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5400 ],
            "B": [ "1" ],
            "S": [ 4049 ],
            "Y": [ 3639 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3654$1248": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3654.20-3654.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2773, 2774, 2775 ],
            "B": [ "0", "0", "0" ],
            "S": [ 5328 ],
            "Y": [ 5329, 5330, 5331 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3660$1251": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3660.20-3660.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 5326 ],
            "Y": [ 3988 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.\\sync_chain_0.$procdff$2329": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4592.3-4596.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 4049, 5401 ],
            "Q": [ 5401, 3638 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3252$1158": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3252.20-3252.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4216 ],
            "B": [ 4282 ],
            "Y": [ 4036 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3276$1167": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3276.20-3276.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4216 ],
            "B": [ 5402 ],
            "Y": [ 4037 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3306$1179": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3306.20-3306.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5403 ],
            "B": [ 5404 ],
            "Y": [ 5405 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3318$1185": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3318.20-3318.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5406 ],
            "B": [ 5407 ],
            "Y": [ 4042 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3334$1193": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3334.20-3334.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3605 ],
            "B": [ 5407 ],
            "Y": [ 5408 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3222$1151": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3222.20-3222.33"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5409 ],
            "Y": [ 5404 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3314$1183": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3314.20-3314.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2838, 2839, 2840 ],
            "B": [ "1", "1", "1" ],
            "Y": [ 5407 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3274$1166": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3274.20-3274.32"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4282 ],
            "Y": [ 5402 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3316$1184": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3316.20-3316.37"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4041 ],
            "Y": [ 5406 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3326$1189": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3326.20-3326.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5407 ],
            "B": [ 4041 ],
            "Y": [ 5410 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$procdff$2449": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3387.3-3391.46"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 5411, 5412, 5413 ],
            "Q": [ 2838, 2839, 2840 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$procdff$2467": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3349.3-3353.29"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 5403 ],
            "Q": [ 5409 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$procmux$2186_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3246.5-3250.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5404, 5409 ],
            "B": [ "1" ],
            "Y": [ 3893 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$procmux$2188": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3239.5-3243.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0", "1" ],
            "S": [ 3893, 4035 ],
            "Y": [ 3589 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$procmux$2190_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3239.5-3243.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5404, 5409 ],
            "B": [ "0", "1" ],
            "Y": [ 4035 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$procmux$2192": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3232.5-3236.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 5414, 5415 ],
            "S": [ 3893, 4035 ],
            "Y": [ 5403 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3220$1150": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3220.20-3220.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5409 ],
            "B": [ "1" ],
            "S": [ 4216 ],
            "Y": [ 5414 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3226$1153": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3226.20-3226.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 5409 ],
            "S": [ 4082 ],
            "Y": [ 5415 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3270$1164": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3270.20-3270.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 143, 144, 145, 146, 147, 148, 149, 150, 151 ],
            "B": [ "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "S": [ 160 ],
            "Y": [ 5416, 5417, 5418, 5419, 5420, 5421, 5422, 5423, 5424 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3272$1165": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3272.20-3272.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5416, 5417, 5418, 5419, 5420, 5421, 5422, 5423, 5424 ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "0" ],
            "S": [ 3293 ],
            "Y": [ 5425, 5426, 5427, 5428, 5429, 5430, 5431, 5432, 5433 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3290$1171": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3290.20-3290.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2868, 2869, 2870, 2871, 2872, 2873, 2874, 2875, 2876 ],
            "B": [ "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "S": [ 3284 ],
            "Y": [ 5434, 5435, 5436, 5437, 5438, 5439, 5440, 5441, 5442 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3292$1172": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3292.20-3292.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5434, 5435, 5436, 5437, 5438, 5439, 5440, 5441, 5442 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 3241 ],
            "Y": [ 5443, 5444, 5445, 5446, 5447, 5448, 5449, 5450, 5451 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3294$1173": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3294.20-3294.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 5443, 5444, 5445, 5446, 5447, 5448, 5449, 5450, 5451 ],
            "S": [ 4037 ],
            "Y": [ 5452, 5453, 5454, 5455, 5456, 5457, 5458, 5459, 5460 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3296$1174": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3296.20-3296.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 4037 ],
            "Y": [ 5461 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3298$1175": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3298.20-3298.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5452, 5453, 5454, 5455, 5456, 5457, 5458, 5459, 5460 ],
            "B": [ 5425, 5426, 5427, 5428, 5429, 5430, 5431, 5432, 5433 ],
            "S": [ 4036 ],
            "Y": [ 5462, 5463, 5464, 5465, 5466, 5467, 5468, 5469, 5470 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3300$1176": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3300.20-3300.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5461 ],
            "B": [ "1" ],
            "S": [ 4036 ],
            "Y": [ 5471 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3308$1180": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3308.20-3308.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 5405 ],
            "Y": [ 5472 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3310$1181": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3310.20-3310.63"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", 3894, "0" ],
            "B": [ 5462, 5463, 5464, 5465, 5466, 5467, 5468, 5469, 5470 ],
            "S": [ 3591 ],
            "Y": [ 3592, 3593, 3594, 3595, 3596, 3597, 3598, 3599, 3600 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3312$1182": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3312.20-3312.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5472 ],
            "B": [ 5471 ],
            "S": [ 3591 ],
            "Y": [ 4041 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3320$1186": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3320.20-3320.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0" ],
            "S": [ 4042 ],
            "Y": [ 5473 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3322$1187": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3322.20-3322.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5473 ],
            "B": [ "1" ],
            "S": [ 4041 ],
            "Y": [ 3603 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3330$1191": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3330.20-3330.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2847, 2848, 2849 ],
            "B": [ "0", "0", "0" ],
            "S": [ 5410 ],
            "Y": [ 5411, 5412, 5413 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3336$1194": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3336.20-3336.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 5408 ],
            "Y": [ 3990 ]
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.\\sync_chain_0.$procdff$2329": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4592.3-4596.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 4041, 5474 ],
            "Q": [ 5474, 3602 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4472$1378": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4472.20-4472.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5475 ],
            "B": [ 5476 ],
            "Y": [ 4032 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4476$1380": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4476.20-4476.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5477 ],
            "B": [ 5478 ],
            "Y": [ 4031 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4478$1381": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4478.20-4478.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2877, 2878, 2879, 2880 ],
            "B": [ "1", "0", "0", "1" ],
            "Y": [ 4029 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4494$1389": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4494.20-4494.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3584, 3585 ],
            "Y": [ 5479 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4504$1394": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4504.20-4504.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3584, 3585 ],
            "B": [ "0", "1" ],
            "Y": [ 5480 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4516$1400": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4516.20-4516.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3584, 3585 ],
            "B": [ "1" ],
            "Y": [ 5481 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4470$1377": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4470.20-4470.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5477 ],
            "Y": [ 5475 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4474$1379": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4474.20-4474.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5476 ],
            "Y": [ 5478 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4480$1382": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4480.20-4480.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4029 ],
            "B": [ 5482 ],
            "Y": [ 5483 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$procdff$2422": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4550.3-4554.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 5484, 5485, 5486, 5487 ],
            "Q": [ 2877, 2878, 2879, 2880 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$procdff$2425": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4544.3-4548.32"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 5476 ],
            "Q": [ 5477 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$procmux$2163_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4537.5-4542.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5479, 5480, 5481 ],
            "B": [ "0", "1" ],
            "Y": [ 4130 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$procmux$2164_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4537.5-4542.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5479, 5480, 5481 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 4131 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$procmux$2166": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4529.5-4534.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0" ],
            "B": [ 5488, 5489, 5490, 5491 ],
            "S": [ 4033, 4028 ],
            "Y": [ 3581, 3582 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$procmux$2167_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4529.5-4534.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5479, 5480, 5481 ],
            "B": [ "1" ],
            "Y": [ 4033 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$procmux$2171": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4521.5-4526.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 5492 ],
            "S": [ 4033 ],
            "Y": [ 5482 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4484$1384": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4484.20-4484.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2889, 2890, 2891, 2892 ],
            "B": [ "0", "0", "0", "0" ],
            "S": [ 5483 ],
            "Y": [ 5484, 5485, 5486, 5487 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4486$1385": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4486.20-4486.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 4031 ],
            "Y": [ 5493 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4488$1386": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4488.20-4488.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "1", "0" ],
            "S": [ 4031 ],
            "Y": [ 5494, 5495 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4490$1387": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4490.20-4490.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5493 ],
            "B": [ "1" ],
            "S": [ 4032 ],
            "Y": [ 5492 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4492$1388": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4492.20-4492.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5494, 5495 ],
            "B": [ "0", "1" ],
            "S": [ 4032 ],
            "Y": [ 5488, 5489 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4498$1391": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4498.20-4498.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 5477 ],
            "Y": [ 3586 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4500$1392": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4500.20-4500.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 4029 ],
            "Y": [ 5490, 5491 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.\\sync_chain_0.$procdff$2329": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4592.3-4596.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 7, 5496 ],
            "Q": [ 5496, 5476 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4472$1378": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4472.20-4472.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5497 ],
            "B": [ 5498 ],
            "Y": [ 4022 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4476$1380": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4476.20-4476.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5499 ],
            "B": [ 5500 ],
            "Y": [ 4021 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4478$1381": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4478.20-4478.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2893, 2894, 2895, 2896 ],
            "B": [ "1", "0", "0", "1" ],
            "Y": [ 4025 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4494$1389": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4494.20-4494.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3576, 3577 ],
            "Y": [ 5501 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4504$1394": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4504.20-4504.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3576, 3577 ],
            "B": [ "0", "1" ],
            "Y": [ 5502 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4516$1400": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4516.20-4516.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3576, 3577 ],
            "B": [ "1" ],
            "Y": [ 5503 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4470$1377": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4470.20-4470.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5499 ],
            "Y": [ 5497 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4474$1379": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4474.20-4474.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5498 ],
            "Y": [ 5500 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4480$1382": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4480.20-4480.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4025 ],
            "B": [ 5504 ],
            "Y": [ 5505 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$procdff$2422": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4550.3-4554.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 5506, 5507, 5508, 5509 ],
            "Q": [ 2893, 2894, 2895, 2896 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$procdff$2425": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4544.3-4548.32"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 5498 ],
            "Q": [ 5499 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$procmux$2163_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4537.5-4542.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5501, 5502, 5503 ],
            "B": [ "0", "1" ],
            "Y": [ 4132 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$procmux$2164_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4537.5-4542.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5501, 5502, 5503 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 4133 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$procmux$2166": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4529.5-4534.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0" ],
            "B": [ 5510, 5511, 5512, 5513 ],
            "S": [ 4023, 4026 ],
            "Y": [ 3573, 3574 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$procmux$2167_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4529.5-4534.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5501, 5502, 5503 ],
            "B": [ "1" ],
            "Y": [ 4023 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$procmux$2171": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4521.5-4526.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 5514 ],
            "S": [ 4023 ],
            "Y": [ 5504 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4484$1384": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4484.20-4484.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2905, 2906, 2907, 2908 ],
            "B": [ "0", "0", "0", "0" ],
            "S": [ 5505 ],
            "Y": [ 5506, 5507, 5508, 5509 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4486$1385": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4486.20-4486.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 4021 ],
            "Y": [ 5515 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4488$1386": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4488.20-4488.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "1", "0" ],
            "S": [ 4021 ],
            "Y": [ 5516, 5517 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4490$1387": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4490.20-4490.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5515 ],
            "B": [ "1" ],
            "S": [ 4022 ],
            "Y": [ 5514 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4492$1388": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4492.20-4492.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5516, 5517 ],
            "B": [ "0", "1" ],
            "S": [ 4022 ],
            "Y": [ 5510, 5511 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4498$1391": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4498.20-4498.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 5499 ],
            "Y": [ 3578 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4500$1392": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4500.20-4500.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 4025 ],
            "Y": [ 5512, 5513 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.\\sync_chain_0.$procdff$2329": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4592.3-4596.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 8, 5518 ],
            "Q": [ 5518, 5498 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4472$1378": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4472.20-4472.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5519 ],
            "B": [ 5520 ],
            "Y": [ 4015 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4476$1380": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4476.20-4476.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5521 ],
            "B": [ 5522 ],
            "Y": [ 4014 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4478$1381": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4478.20-4478.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2909, 2910, 2911, 2912 ],
            "B": [ "1", "0", "0", "1" ],
            "Y": [ 4018 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4494$1389": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4494.20-4494.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3568, 3569 ],
            "Y": [ 5523 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4504$1394": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4504.20-4504.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3568, 3569 ],
            "B": [ "0", "1" ],
            "Y": [ 5524 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4516$1400": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4516.20-4516.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3568, 3569 ],
            "B": [ "1" ],
            "Y": [ 5525 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4470$1377": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4470.20-4470.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5521 ],
            "Y": [ 5519 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4474$1379": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4474.20-4474.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5520 ],
            "Y": [ 5522 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4480$1382": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4480.20-4480.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4018 ],
            "B": [ 5526 ],
            "Y": [ 5527 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$procdff$2422": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4550.3-4554.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 5528, 5529, 5530, 5531 ],
            "Q": [ 2909, 2910, 2911, 2912 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$procdff$2425": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4544.3-4548.32"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 5520 ],
            "Q": [ 5521 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$procmux$2163_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4537.5-4542.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5523, 5524, 5525 ],
            "B": [ "0", "1" ],
            "Y": [ 4134 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$procmux$2164_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4537.5-4542.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5523, 5524, 5525 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 4135 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$procmux$2166": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4529.5-4534.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0" ],
            "B": [ 5532, 5533, 5534, 5535 ],
            "S": [ 4016, 4019 ],
            "Y": [ 3565, 3566 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$procmux$2167_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4529.5-4534.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5523, 5524, 5525 ],
            "B": [ "1" ],
            "Y": [ 4016 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$procmux$2171": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4521.5-4526.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 5536 ],
            "S": [ 4016 ],
            "Y": [ 5526 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4484$1384": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4484.20-4484.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2921, 2922, 2923, 2924 ],
            "B": [ "0", "0", "0", "0" ],
            "S": [ 5527 ],
            "Y": [ 5528, 5529, 5530, 5531 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4486$1385": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4486.20-4486.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 4014 ],
            "Y": [ 5537 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4488$1386": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4488.20-4488.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "1", "0" ],
            "S": [ 4014 ],
            "Y": [ 5538, 5539 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4490$1387": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4490.20-4490.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5537 ],
            "B": [ "1" ],
            "S": [ 4015 ],
            "Y": [ 5536 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4492$1388": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4492.20-4492.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5538, 5539 ],
            "B": [ "0", "1" ],
            "S": [ 4015 ],
            "Y": [ 5532, 5533 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4498$1391": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4498.20-4498.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 5521 ],
            "Y": [ 3570 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4500$1392": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4500.20-4500.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 4018 ],
            "Y": [ 5534, 5535 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.\\sync_chain_0.$procdff$2329": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4592.3-4596.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 9, 5540 ],
            "Q": [ 5540, 5520 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4472$1378": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4472.20-4472.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5541 ],
            "B": [ 5542 ],
            "Y": [ 4008 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4476$1380": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4476.20-4476.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5543 ],
            "B": [ 5544 ],
            "Y": [ 4007 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4478$1381": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4478.20-4478.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2925, 2926, 2927, 2928 ],
            "B": [ "1", "0", "0", "1" ],
            "Y": [ 4011 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4494$1389": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4494.20-4494.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3560, 3561 ],
            "Y": [ 5545 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4504$1394": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4504.20-4504.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3560, 3561 ],
            "B": [ "0", "1" ],
            "Y": [ 5546 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4516$1400": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4516.20-4516.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3560, 3561 ],
            "B": [ "1" ],
            "Y": [ 5547 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4470$1377": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4470.20-4470.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5543 ],
            "Y": [ 5541 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4474$1379": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4474.20-4474.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5542 ],
            "Y": [ 5544 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4480$1382": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4480.20-4480.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4011 ],
            "B": [ 5548 ],
            "Y": [ 5549 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$procdff$2422": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4550.3-4554.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 5550, 5551, 5552, 5553 ],
            "Q": [ 2925, 2926, 2927, 2928 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$procdff$2425": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4544.3-4548.32"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 5542 ],
            "Q": [ 5543 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$procmux$2163_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4537.5-4542.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5545, 5546, 5547 ],
            "B": [ "0", "1" ],
            "Y": [ 4136 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$procmux$2164_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4537.5-4542.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5545, 5546, 5547 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 4137 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$procmux$2166": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4529.5-4534.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0" ],
            "B": [ 5554, 5555, 5556, 5557 ],
            "S": [ 4009, 4012 ],
            "Y": [ 3557, 3558 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$procmux$2167_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4529.5-4534.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5545, 5546, 5547 ],
            "B": [ "1" ],
            "Y": [ 4009 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$procmux$2171": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4521.5-4526.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 5558 ],
            "S": [ 4009 ],
            "Y": [ 5548 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4484$1384": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4484.20-4484.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2937, 2938, 2939, 2940 ],
            "B": [ "0", "0", "0", "0" ],
            "S": [ 5549 ],
            "Y": [ 5550, 5551, 5552, 5553 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4486$1385": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4486.20-4486.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 4007 ],
            "Y": [ 5559 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4488$1386": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4488.20-4488.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "1", "0" ],
            "S": [ 4007 ],
            "Y": [ 5560, 5561 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4490$1387": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4490.20-4490.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5559 ],
            "B": [ "1" ],
            "S": [ 4008 ],
            "Y": [ 5558 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4492$1388": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4492.20-4492.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5560, 5561 ],
            "B": [ "0", "1" ],
            "S": [ 4008 ],
            "Y": [ 5554, 5555 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4498$1391": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4498.20-4498.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 5543 ],
            "Y": [ 3562 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4500$1392": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4500.20-4500.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 4011 ],
            "Y": [ 5556, 5557 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.\\sync_chain_0.$procdff$2329": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4592.3-4596.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 10, 5562 ],
            "Q": [ 5562, 5542 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4472$1378": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4472.20-4472.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5563 ],
            "B": [ 5564 ],
            "Y": [ 4001 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4476$1380": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4476.20-4476.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5565 ],
            "B": [ 5566 ],
            "Y": [ 4000 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4478$1381": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4478.20-4478.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2941, 2942, 2943, 2944 ],
            "B": [ "1", "0", "0", "1" ],
            "Y": [ 4004 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4494$1389": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4494.20-4494.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3552, 3553 ],
            "Y": [ 5567 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4504$1394": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4504.20-4504.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3552, 3553 ],
            "B": [ "0", "1" ],
            "Y": [ 5568 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4516$1400": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4516.20-4516.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3552, 3553 ],
            "B": [ "1" ],
            "Y": [ 5569 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4470$1377": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4470.20-4470.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5565 ],
            "Y": [ 5563 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4474$1379": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4474.20-4474.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5564 ],
            "Y": [ 5566 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4480$1382": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4480.20-4480.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4004 ],
            "B": [ 5570 ],
            "Y": [ 5571 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$procdff$2422": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4550.3-4554.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 5572, 5573, 5574, 5575 ],
            "Q": [ 2941, 2942, 2943, 2944 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$procdff$2425": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4544.3-4548.32"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 5564 ],
            "Q": [ 5565 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$procmux$2163_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4537.5-4542.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5567, 5568, 5569 ],
            "B": [ "0", "1" ],
            "Y": [ 4138 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$procmux$2164_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4537.5-4542.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5567, 5568, 5569 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 4139 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$procmux$2166": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4529.5-4534.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0" ],
            "B": [ 5576, 5577, 5578, 5579 ],
            "S": [ 4002, 4005 ],
            "Y": [ 3549, 3550 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$procmux$2167_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4529.5-4534.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5567, 5568, 5569 ],
            "B": [ "1" ],
            "Y": [ 4002 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$procmux$2171": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4521.5-4526.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 5580 ],
            "S": [ 4002 ],
            "Y": [ 5570 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4484$1384": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4484.20-4484.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2953, 2954, 2955, 2956 ],
            "B": [ "0", "0", "0", "0" ],
            "S": [ 5571 ],
            "Y": [ 5572, 5573, 5574, 5575 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4486$1385": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4486.20-4486.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 4000 ],
            "Y": [ 5581 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4488$1386": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4488.20-4488.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "1", "0" ],
            "S": [ 4000 ],
            "Y": [ 5582, 5583 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4490$1387": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4490.20-4490.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5581 ],
            "B": [ "1" ],
            "S": [ 4001 ],
            "Y": [ 5580 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4492$1388": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4492.20-4492.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5582, 5583 ],
            "B": [ "0", "1" ],
            "S": [ 4001 ],
            "Y": [ 5576, 5577 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4498$1391": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4498.20-4498.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 5565 ],
            "Y": [ 3554 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4500$1392": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4500.20-4500.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 4004 ],
            "Y": [ 5578, 5579 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.\\sync_chain_0.$procdff$2329": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4592.3-4596.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 11, 5584 ],
            "Q": [ 5584, 5564 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4472$1378": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4472.20-4472.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5585 ],
            "B": [ 5586 ],
            "Y": [ 3994 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4476$1380": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4476.20-4476.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5587 ],
            "B": [ 5588 ],
            "Y": [ 3993 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4478$1381": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4478.20-4478.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2957, 2958, 2959, 2960 ],
            "B": [ "1", "0", "0", "1" ],
            "Y": [ 3997 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4494$1389": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4494.20-4494.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3544, 3545 ],
            "Y": [ 5589 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4504$1394": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4504.20-4504.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3544, 3545 ],
            "B": [ "0", "1" ],
            "Y": [ 5590 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4516$1400": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4516.20-4516.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3544, 3545 ],
            "B": [ "1" ],
            "Y": [ 5591 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4470$1377": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4470.20-4470.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5587 ],
            "Y": [ 5585 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4474$1379": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4474.20-4474.34"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5586 ],
            "Y": [ 5588 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4480$1382": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4480.20-4480.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3997 ],
            "B": [ 5592 ],
            "Y": [ 5593 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$procdff$2422": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4550.3-4554.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 5594, 5595, 5596, 5597 ],
            "Q": [ 2957, 2958, 2959, 2960 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$procdff$2425": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4544.3-4548.32"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 5586 ],
            "Q": [ 5587 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$procmux$2163_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4537.5-4542.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5589, 5590, 5591 ],
            "B": [ "0", "1" ],
            "Y": [ 4140 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$procmux$2164_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4537.5-4542.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5589, 5590, 5591 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 4141 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$procmux$2166": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4529.5-4534.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0" ],
            "B": [ 5598, 5599, 5600, 5601 ],
            "S": [ 3995, 3998 ],
            "Y": [ 3541, 3542 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$procmux$2167_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4529.5-4534.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5589, 5590, 5591 ],
            "B": [ "1" ],
            "Y": [ 3995 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$procmux$2171": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4521.5-4526.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 5602 ],
            "S": [ 3995 ],
            "Y": [ 5592 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4484$1384": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4484.20-4484.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2969, 2970, 2971, 2972 ],
            "B": [ "0", "0", "0", "0" ],
            "S": [ 5593 ],
            "Y": [ 5594, 5595, 5596, 5597 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4486$1385": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4486.20-4486.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 3993 ],
            "Y": [ 5603 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4488$1386": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4488.20-4488.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "1", "0" ],
            "S": [ 3993 ],
            "Y": [ 5604, 5605 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4490$1387": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4490.20-4490.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5603 ],
            "B": [ "1" ],
            "S": [ 3994 ],
            "Y": [ 5602 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4492$1388": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4492.20-4492.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5604, 5605 ],
            "B": [ "0", "1" ],
            "S": [ 3994 ],
            "Y": [ 5598, 5599 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4498$1391": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4498.20-4498.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 5587 ],
            "Y": [ 3546 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4500$1392": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4500.20-4500.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ "0", "0" ],
            "S": [ 3997 ],
            "Y": [ 5600, 5601 ]
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.\\sync_chain_0.$procdff$2329": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4592.3-4596.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 12, 5606 ],
            "Q": [ 5606, 5586 ]
          }
        },
        "$flatten\\atbs_core_0.\\memory2uart_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2473$1048": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2473.20-2473.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3295 ],
            "B": [ 3540 ],
            "Y": [ 3992 ]
          }
        },
        "$flatten\\atbs_core_0.\\memory2uart_0.$procdff$2410": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2510.3-2514.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 5607 ],
            "Q": [ 3963 ]
          }
        },
        "$flatten\\atbs_core_0.\\memory2uart_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2478$1049": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2478.20-2478.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 3530, 3531, 3532, 3533, 3534, 3535, 3536, 3537, 3497, 3498, 3499, 3500, 3501, 3502, 3503, 3504 ],
            "S": [ 3992 ],
            "Y": [ 5608, 5609, 5610, 5611, 5612, 5613, 5614, 5615, 5616, 5617, 5618, 5619, 5620, 5621, 5622, 5623 ]
          }
        },
        "$flatten\\atbs_core_0.\\memory2uart_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2480$1050": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2480.20-2480.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 3992 ],
            "Y": [ 5624 ]
          }
        },
        "$flatten\\atbs_core_0.\\memory2uart_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2484$1051": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2484.20-2484.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5608, 5609, 5610, 5611, 5612, 5613, 5614, 5615, 5616, 5617, 5618, 5619, 5620, 5621, 5622, 5623 ],
            "B": [ 5625, 5626, 5627, 5627, 5627, 5627, 5627, 5627, 5628, 5629, 5630, 5631, 5632, 5633, 5634, 5635 ],
            "S": [ 3496 ],
            "Y": [ 3505, 3506, 3507, 3508, 3509, 3510, 3511, 3512, 3513, 3514, 3515, 3516, 3517, 3518, 3519, 3520 ]
          }
        },
        "$flatten\\atbs_core_0.\\memory2uart_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2490$1053": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2490.20-2490.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5624 ],
            "B": [ "1" ],
            "S": [ 3496 ],
            "Y": [ 5607 ]
          }
        },
        "$flatten\\atbs_core_0.\\memory2uart_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2496$1056": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2496.20-2496.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2977, 2978 ],
            "B": [ "0", "0" ],
            "S": [ 3292 ],
            "Y": [ 3538, 3539 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4283$1349": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4283.20-4283.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3794 ],
            "B": [ 5636 ],
            "Y": [ 5637 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4285$1350": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4285.20-4285.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4285 ],
            "B": [ 5638 ],
            "Y": [ 5639 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4289$1352": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4289.20-4289.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4287 ],
            "B": [ 5640 ],
            "Y": [ 5641 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4317$1366": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4317.20-4317.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5642 ],
            "B": [ 5643 ],
            "Y": [ 3986 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4281$1348": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4281.20-4281.35"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3481 ],
            "Y": [ 5636 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4287$1351": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4287.20-4287.33"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5644 ],
            "Y": [ 5640 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4315$1365": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4315.20-4315.37"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5645 ],
            "Y": [ 5642 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4313$1364": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4313.20-4313.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3484 ],
            "B": [ 3487 ],
            "Y": [ 5645 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4319$1367": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4319.20-4319.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3642 ],
            "B": [ 4283 ],
            "Y": [ 3987 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$procdff$2380": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4351.3-4355.35"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 5645 ],
            "Q": [ 5643 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$procdff$2392": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4327.3-4331.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 4278 ],
            "Q": [ 5646 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4291$1353": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4291.20-4291.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5646 ],
            "B": [ "0" ],
            "S": [ 5641 ],
            "Y": [ 5647 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4293$1354": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4293.20-4293.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 5641 ],
            "Y": [ 5648 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4295$1355": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4295.20-4295.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5647 ],
            "B": [ "1" ],
            "S": [ 5639 ],
            "Y": [ 5649 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4297$1356": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4297.20-4297.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5648 ],
            "B": [ "1" ],
            "S": [ 5639 ],
            "Y": [ 5650 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4299$1357": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4299.20-4299.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5646 ],
            "B": [ 5649 ],
            "S": [ 5637 ],
            "Y": [ 5651 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4301$1358": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4301.20-4301.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 5650 ],
            "S": [ 5637 ],
            "Y": [ 3642 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4303$1359": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4303.20-4303.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5652 ],
            "B": [ "0" ],
            "S": [ 3986 ],
            "Y": [ 3479 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4305$1360": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4305.20-4305.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0" ],
            "S": [ 3988 ],
            "Y": [ 5653 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4307$1361": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4307.20-4307.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5653 ],
            "B": [ "1" ],
            "S": [ 3989 ],
            "Y": [ 3482 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4309$1362": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4309.20-4309.76"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "0" ],
            "S": [ 3990 ],
            "Y": [ 5654 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4311$1363": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4311.20-4311.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5654 ],
            "B": [ "1" ],
            "S": [ 3991 ],
            "Y": [ 3485 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4321$1368": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4321.20-4321.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "1" ],
            "S": [ 3987 ],
            "Y": [ 5652 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_detector_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4323$1369": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4323.20-4323.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5646 ],
            "B": [ 5651 ],
            "S": [ 3642 ],
            "Y": [ 4278 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_encoder_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2844$1095": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2844.20-2844.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3642 ],
            "B": [ 3984 ],
            "Y": [ 5655 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_encoder_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2850$1098": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2850.20-2850.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3642 ],
            "B": [ 5656 ],
            "Y": [ 3985 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_encoder_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2854$1099": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2854.20-2854.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4278 ],
            "B": [ 5657 ],
            "Y": [ 5658 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_encoder_0.$procdff$2368": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2886.3-2890.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 5659 ],
            "Q": [ 5657 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_encoder_0.$procdff$2371": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2880.3-2884.42"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 5660 ],
            "Q": [ 5656 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_encoder_0.$procdff$2374": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2874.3-2878.42"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 5661 ],
            "Q": [ 4288 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_encoder_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2846$1096": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2846.20-2846.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 5655 ],
            "Y": [ 5660 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_encoder_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2848$1097": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2848.20-2848.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 4278 ],
            "S": [ 5655 ],
            "Y": [ 5659 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_encoder_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2858$1101": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2858.20-2858.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3017, 3018, 3019, 3020, 3021, 3022, 3023, 3024, 3025, 3026, 3027, 3028, 3029, 3030, 3031, 3032, 3033, 3034, 3035 ],
            "B": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, "0" ],
            "S": [ 5658 ],
            "Y": [ 5662, 5663, 5664, 5665, 5666, 5667, 5668, 5669, 5670, 5671, 5672, 5673, 5674, 5675, 5676, 5677, 5678, 5679, 5680 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_encoder_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2860$1102": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2860.20-2860.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 5662, 5663, 5664, 5665, 5666, 5667, 5668, 5669, 5670, 5671, 5672, 5673, 5674, 5675, 5676, 5677, 5678, 5679, 5680 ],
            "S": [ 3985 ],
            "Y": [ 5681, 5682, 5683, 5684, 5685, 5686, 5687, 5688, 5689, 5690, 5691, 5692, 5693, 5694, 5695, 5696, 5697, 5698, 5699 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_encoder_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2862$1103": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2862.20-2862.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 3985 ],
            "Y": [ 5700 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_encoder_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2864$1104": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2864.20-2864.71"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5681, 5682, 5683, 5684, 5685, 5686, 5687, 5688, 5689, 5690, 5691, 5692, 5693, 5694, 5695, 5696, 5697, 5698, 5699 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 3984 ],
            "Y": [ 3459, 3460, 3461, 3462, 3463, 3464, 3465, 3466, 3467, 3468, 3469, 3470, 3471, 3472, 3473, 3474, 3475, 3476, 3477 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_encoder_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2866$1105": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2866.20-2866.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5700 ],
            "B": [ "1" ],
            "S": [ 3984 ],
            "Y": [ 5661 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2653$1062": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2653.20-2653.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5701 ],
            "B": [ 4289 ],
            "Y": [ 3431 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2665$1068": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2665.20-2665.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5702 ],
            "B": [ 3800 ],
            "Y": [ 5703 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2671$1070": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2671.20-2671.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5704 ],
            "B": [ 5703 ],
            "Y": [ 3432 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2698$1081": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2698.20-2698.44"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 127, 128 ],
            "Y": [ 5705 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2651$1061": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2651.20-2651.30"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4092 ],
            "Y": [ 5701 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2663$1067": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2663.20-2663.31"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4071 ],
            "Y": [ 5702 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2669$1069": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2669.20-2669.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3458 ],
            "Y": [ 5704 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procdff$2347": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2759.3-2763.38"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 5706, 5707, 5708, 5709 ],
            "Q": [ 5707, 5708, 5709, 3496 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procdff$2350": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2753.3-2757.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 5710, 5711, 5712, 5713, 5714, 5715, 5716, 5717, 5718, 5719, 5720, 5721, 5722, 5723, 5724, 5725, 5726, 5727, 5728 ],
            "Q": [ 3488, 3489, 3490, 3491, 3492, 3493, 3494, 3495, 5628, 5629, 5630, 5631, 5632, 5633, 5634, 5635, 5625, 5626, 5627 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procdff$2356": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2741.3-2745.29"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3334 ],
            "CLK": [ 2 ],
            "D": [ 5729 ],
            "Q": [ 3411 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2155": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000010011"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2784.5-2789.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 3412, 3413, 3414, 3415, 3416, 3417, 3418, 3419, 3420, 3421, 3422, 3423, 3424, 3425, 3426, 3427, 3428, 3429, 3430, 3392, 3393, 3394, 3395, 3396, 3397, 3398, 3399, 3400, 3401, 3402, 3403, 3404, 3405, 3406, 3407, 3408, 3409, 3410, 3373, 3374, 3375, 3376, 3377, 3378, 3379, 3380, 3381, 3382, 3383, 3384, 3385, 3386, 3387, 3388, 3389, 3390, 3391, 3354, 3355, 3356, 3357, 3358, 3359, 3360, 3361, 3362, 3363, 3364, 3365, 3366, 3367, 3368, 3369, 3370, 3371, 3372 ],
            "S": [ 3189, 5730, 5731, 5705 ],
            "Y": [ 5710, 5711, 5712, 5713, 5714, 5715, 5716, 5717, 5718, 5719, 5720, 5721, 5722, 5723, 5724, 5725, 5726, 5727, 5728 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2157_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2784.5-2789.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 127, 128 ],
            "B": [ "0", "1" ],
            "Y": [ 5730 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2158_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2784.5-2789.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 127, 128 ],
            "B": [ "1" ],
            "Y": [ 5731 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2659$1065": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2659.20-2659.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 3431 ],
            "Y": [ 5729 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2677$1073": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2677.20-2677.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 3432 ],
            "Y": [ 5706 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2679$1074": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2679.20-2679.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x" ],
            "B": [ "1", "1", "1" ],
            "S": [ 3432 ],
            "Y": [ 5732, 5733, 5734 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2686$1075": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2686.20-2686.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5732, 5733, 5734 ],
            "B": [ "0", 3456, 3457 ],
            "S": [ 3540 ],
            "Y": [ 3452, 3453, 3454 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2700$1082": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2700.20-2700.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 5705 ],
            "Y": [ 4071 ]
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2704$1084": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2704.20-2704.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 3190 ],
            "Y": [ 4092 ]
          }
        },
        "$flatten\\atbs_core_0.\\sync_chain_0.$procdff$2329": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4592.3-4596.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ "1", 5735 ],
            "Q": [ 5735, 4198 ]
          }
        },
        "$flatten\\atbs_core_0.\\sync_chain_1.$procdff$2326": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4381.3-4385.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 4, 5, 5736, 5737 ],
            "Q": [ 5736, 5737, 5638, 5644 ]
          }
        },
        "$flatten\\atbs_core_0.\\sync_chain_2.$procdff$2329": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4592.3-4596.26"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 6, 5738 ],
            "Q": [ 5738, 4143 ]
          }
        },
        "$flatten\\atbs_core_0.\\time_measurement_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2919$1110": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000010010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000010010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2919.20-2919.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232 ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "Y": [ 5739 ]
          }
        },
        "$flatten\\atbs_core_0.\\time_measurement_0.$procdff$2320": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2933.3-2937.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4218 ],
            "CLK": [ 2 ],
            "D": [ 5740 ],
            "Q": [ 3984 ]
          }
        },
        "$flatten\\atbs_core_0.\\time_measurement_0.$procdff$2323": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2927.3-2931.37"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 4218 ],
            "CLK": [ 2 ],
            "D": [ 5741, 5742, 5743, 5744, 5745, 5746, 5747, 5748, 5749, 5750, 5751, 5752, 5753, 5754, 5755, 5756, 5757, 5758 ],
            "Q": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232 ]
          }
        },
        "$flatten\\atbs_core_0.\\time_measurement_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2923$1112": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010010"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2923.20-2923.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3092, 3093, 3094, 3095, 3096, 3097, 3098, 3099, 3100, 3101, 3102, 3103, 3104, 3105, 3106, 3107, 3108, 3109 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 5739 ],
            "Y": [ 5741, 5742, 5743, 5744, 5745, 5746, 5747, 5748, 5749, 5750, 5751, 5752, 5753, 5754, 5755, 5756, 5757, 5758 ]
          }
        },
        "$flatten\\atbs_core_0.\\time_measurement_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2925$1113": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2925.20-2925.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 5739 ],
            "Y": [ 5740 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:290$1541": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:290.20-290.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5759 ],
            "B": [ 3291 ],
            "Y": [ 3958 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:372$1559": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:372.20-372.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5760 ],
            "B": [ 5761 ],
            "Y": [ 5762 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:374$1560": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:374.20-374.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5760 ],
            "B": [ 3111 ],
            "Y": [ 5763 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:376$1561": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:376.20-376.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3112 ],
            "B": [ 5761 ],
            "Y": [ 5764 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:378$1562": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:378.20-378.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3112 ],
            "B": [ 3111 ],
            "Y": [ 5765 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:384$1564": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:384.20-384.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5762 ],
            "B": [ 5766 ],
            "Y": [ 3982 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:386$1565": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:386.20-386.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5762 ],
            "B": [ 3110 ],
            "Y": [ 3980 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:388$1566": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:388.20-388.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5763 ],
            "B": [ 5766 ],
            "Y": [ 3978 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:390$1567": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:390.20-390.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5763 ],
            "B": [ 3110 ],
            "Y": [ 3976 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:392$1568": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:392.20-392.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5764 ],
            "B": [ 5766 ],
            "Y": [ 3974 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:394$1569": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:394.20-394.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5764 ],
            "B": [ 3110 ],
            "Y": [ 3972 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:396$1570": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:396.20-396.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5765 ],
            "B": [ 5766 ],
            "Y": [ 3970 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:398$1571": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:398.20-398.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5765 ],
            "B": [ 3110 ],
            "Y": [ 3965 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:282$1537": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:282.20-282.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 91, 92, 93, 94, 95, 96, 97, 98, 99 ],
            "B": [ 44, 45, 46, 47, 48, 49, 50, 51 ],
            "Y": [ 3898 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:288$1540": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:288.20-288.51"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3110, 3111, 3112 ],
            "B": [ "1", "1", "1" ],
            "Y": [ 5759 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:366$1557": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:366.20-366.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3112 ],
            "Y": [ 5760 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:370$1558": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:370.20-370.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3111 ],
            "Y": [ 5761 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$not$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:382$1563": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:382.20-382.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3110 ],
            "Y": [ 5766 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$procdff$2308": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:352.3-356.30"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 5767 ],
            "Q": [ 3802 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$procdff$2314": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:340.3-344.42"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 5768, 5769, 5770, 5771, 5772, 5773, 5774, 5775, 5776 ],
            "Q": [ 91, 92, 93, 94, 95, 96, 97, 98, 99 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$procmux$2141": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:326.5-332.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 5777 ],
            "S": [ 3957 ],
            "Y": [ 5767 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$procmux$2142_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:326.5-332.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3896, 3902, 3905, 3899 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 3957 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$procmux$2145_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:317.5-323.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3896, 3902, 3905, 3899 ],
            "B": [ "1" ],
            "Y": [ 4123 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$procmux$2146_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:317.5-323.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3896, 3902, 3905, 3899 ],
            "B": [ "0", "1" ],
            "Y": [ 3956 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$procmux$2147_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:317.5-323.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3896, 3902, 3905, 3899 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 3955 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$procmux$2150": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:308.5-314.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "x", "x", "x", "x", "x", "x", "x", "x", 5778, 5779, 5780, 5781, 5782, 5783, 5784, 5785 ],
            "S": [ 3968, 3955 ],
            "Y": [ 3331, 3328, 3325, 3322, 3319, 3316, 3313, 3310 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:254$1523": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:254.20-254.61"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x" ],
            "B": [ 3119, 3120, 3121 ],
            "S": [ 3291 ],
            "Y": [ 5786, 5787, 5788 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:256$1524": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:256.20-256.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0" ],
            "B": [ 5786, 5787, 5788 ],
            "S": [ 3905 ],
            "Y": [ 3306, 3307, 3308 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:262$1527": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:262.20-262.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3140, 3141, 3142, 3143, 3144, 3145, 3146, 3147, 3148 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 108 ],
            "Y": [ 5789, 5790, 5791, 5792, 5793, 5794, 5795, 5796, 5797 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:266$1529": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:266.20-266.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5789, 5790, 5791, 5792, 5793, 5794, 5795, 5796, 5797 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 3896 ],
            "Y": [ 5768, 5769, 5770, 5771, 5772, 5773, 5774, 5775, 5776 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:284$1538": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:284.20-284.53"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 5798, 5799, 5800, 5801, 5802, 5803, 5804, 5805 ],
            "S": [ 3898 ],
            "Y": [ 5778, 5779, 5780, 5781, 5782, 5783, 5784, 5785 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:302$1547": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:302.20-302.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 3898 ],
            "Y": [ 5777 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:401$1572": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:401.20-401.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 13 ],
            "S": [ 3982 ],
            "Y": [ 5798 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:404$1573": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:404.20-404.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 13 ],
            "S": [ 3980 ],
            "Y": [ 5799 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:407$1574": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:407.20-407.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 13 ],
            "S": [ 3978 ],
            "Y": [ 5800 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:410$1575": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:410.20-410.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 13 ],
            "S": [ 3976 ],
            "Y": [ 5801 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:413$1576": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:413.20-413.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 13 ],
            "S": [ 3974 ],
            "Y": [ 5802 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:416$1577": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:416.20-416.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 13 ],
            "S": [ 3972 ],
            "Y": [ 5803 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:419$1578": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:419.20-419.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 13 ],
            "S": [ 3970 ],
            "Y": [ 5804 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:422$1579": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:422.20-422.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 13 ],
            "S": [ 3965 ],
            "Y": [ 5805 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:566$1602": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:566.20-566.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3290 ],
            "B": [ 3185 ],
            "Y": [ 5806 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:572$1605": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:572.20-572.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5806 ],
            "B": [ 3187 ],
            "Y": [ 3964 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$and$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:613$1617": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:613.20-613.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5807 ],
            "B": [ 3919 ],
            "Y": [ 5808 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:607$1614": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:607.20-607.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3953, 3954, 3949 ],
            "B": [ "0", "1" ],
            "Y": [ 5809 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$eq$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:609$1615": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:609.20-609.43"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3953, 3954, 3949 ],
            "Y": [ 5810 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$or$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:611$1616": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:611.20-611.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5809 ],
            "B": [ 5810 ],
            "Y": [ 5807 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procdff$2296": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:629.3-633.42"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 5811, 5812, 5813, 5814, 5815, 5816, 5817, 5818, 5819 ],
            "Q": [ 34, 35, 36, 37, 38, 39, 40, 41, 42 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procdff$2302": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:617.3-621.31"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3301 ],
            "CLK": [ 2 ],
            "D": [ 5820 ],
            "Q": [ 3540 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2113": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:666.5-671.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 3529, 3528, 3527, 3526 ],
            "S": [ 5821, 5822, 5823, 5824 ],
            "Y": [ 5825 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2114_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:666.5-671.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 79, 80 ],
            "B": [ "1", "1" ],
            "Y": [ 5821 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2115_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:666.5-671.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 79, 80 ],
            "B": [ "0", "1" ],
            "Y": [ 5822 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2116_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:666.5-671.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 79, 80 ],
            "B": [ "1" ],
            "Y": [ 5823 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2117_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:666.5-671.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 79, 80 ],
            "Y": [ 5824 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2118": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:656.5-661.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 3525, 3524, 3523, 3522 ],
            "S": [ 5821, 5822, 5823, 5824 ],
            "Y": [ 5826 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2125_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:596.5-603.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3916, 3924, 3927, 3936, 3919 ],
            "B": [ "1" ],
            "Y": [ 4124 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2126_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:596.5-603.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3916, 3924, 3927, 3936, 3919 ],
            "B": [ "0", "1" ],
            "Y": [ 3962 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2127_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:596.5-603.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3916, 3924, 3927, 3936, 3919 ],
            "B": [ "0", "0", "1" ],
            "Y": [ 3961 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2128_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:596.5-603.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3916, 3924, 3927, 3936, 3919 ],
            "B": [ "0", "0", "0", "1" ],
            "Y": [ 3960 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2129_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:596.5-603.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3916, 3924, 3927, 3936, 3919 ],
            "B": [ "0", "0", "0", "0", "1" ],
            "Y": [ 3959 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2131": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:0.0-0.0|/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:586.5-593.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ "1", 5827, "0", 5828 ],
            "S": [ 4125, 3962, 3961, 3960 ],
            "Y": [ 33 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:528$1583": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:528.20-528.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x" ],
            "B": [ 3155, 3156, 3157 ],
            "S": [ 3290 ],
            "Y": [ 5829, 5830, 5831 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:530$1584": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000011"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:530.20-530.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0" ],
            "B": [ 5829, 5830, 5831 ],
            "S": [ 3936 ],
            "Y": [ 3302, 3303, 3304 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:536$1587": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:536.20-536.52"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3176, 3177, 3178, 3179, 3180, 3181, 3182, 3183, 3184 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 60 ],
            "Y": [ 5811, 5812, 5813, 5814, 5815, 5816, 5817, 5818, 5819 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:548$1593": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:548.20-548.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ "0" ],
            "S": [ 3290 ],
            "Y": [ 5827 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:570$1604": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:570.20-570.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 5832 ],
            "S": [ 3187 ],
            "Y": [ 5828 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:615$1618": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:615.20-615.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 5808 ],
            "Y": [ 5820 ]
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$ternary$/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:675$1625": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:675.20-675.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5826 ],
            "B": [ 5825 ],
            "S": [ 81 ],
            "Y": [ 5832 ]
          }
        },
        "atbs_core_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7470.110-7498.39",
            "module": "atbs_core_floating_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_18_262144_8_8_4_16_11_2048_2_19_9_417_8",
            "module_hdlname": "atbs_core_floating_window_8000000_20_800000_4_10_2_2_255_0_2_2_3_8_18_262144_8_8_4_16_11_2048_2_19_9_417_8",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4599.1-7420.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5911.50-5931.73",
            "hdlname": "atbs_core_0 adaptive_ctrl_0",
            "module": "adaptive_threshold_control_19_18_8_8_255_0_3_2",
            "module_hdlname": "adaptive_threshold_control_19_18_8_8_255_0_3_2",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3718.1-4197.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3951.25-3960.53",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0",
            "module": "spike_shift_reg_19_18",
            "module_hdlname": "spike_shift_reg_19_18",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1338.1-2365.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3962.27-3968.55",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0",
            "module": "weyls_discrepancy_8_3_6",
            "module_hdlname": "weyls_discrepancy_8_3_6",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:678.1-1336.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1004.24-1007.55",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc",
            "module": "spike_2_thermocode_6",
            "module_hdlname": "spike_2_thermocode_6",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:30.1-133.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1013.24-1016.55",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc",
            "module": "spike_2_thermocode_6",
            "module_hdlname": "spike_2_thermocode_6",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:30.1-133.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1022.24-1025.55",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc",
            "module": "spike_2_thermocode_6",
            "module_hdlname": "spike_2_thermocode_6",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:30.1-133.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1031.24-1034.55",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc",
            "module": "spike_2_thermocode_6",
            "module_hdlname": "spike_2_thermocode_6",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:30.1-133.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1040.24-1043.55",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc",
            "module": "spike_2_thermocode_6",
            "module_hdlname": "spike_2_thermocode_6",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:30.1-133.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1049.24-1052.55",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc",
            "module": "spike_2_thermocode_6",
            "module_hdlname": "spike_2_thermocode_6",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:30.1-133.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:923.24-926.54",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc",
            "module": "spike_2_thermocode_6",
            "module_hdlname": "spike_2_thermocode_6",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:30.1-133.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:932.24-935.54",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc",
            "module": "spike_2_thermocode_6",
            "module_hdlname": "spike_2_thermocode_6",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:30.1-133.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:941.24-944.54",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc",
            "module": "spike_2_thermocode_6",
            "module_hdlname": "spike_2_thermocode_6",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:30.1-133.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:950.24-953.54",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc",
            "module": "spike_2_thermocode_6",
            "module_hdlname": "spike_2_thermocode_6",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:30.1-133.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:959.24-962.54",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc",
            "module": "spike_2_thermocode_6",
            "module_hdlname": "spike_2_thermocode_6",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:30.1-133.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:968.24-971.54",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc",
            "module": "spike_2_thermocode_6",
            "module_hdlname": "spike_2_thermocode_6",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:30.1-133.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:977.24-980.54",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc",
            "module": "spike_2_thermocode_6",
            "module_hdlname": "spike_2_thermocode_6",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:30.1-133.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:986.24-989.54",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc",
            "module": "spike_2_thermocode_6",
            "module_hdlname": "spike_2_thermocode_6",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:30.1-133.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:995.24-998.54",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc",
            "module": "spike_2_thermocode_6",
            "module_hdlname": "spike_2_thermocode_6",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:30.1-133.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.priority_encoder_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1295.24-1299.38",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 priority_encoder_0",
            "module": "priority_encoder_3_3",
            "module_hdlname": "priority_encoder_3_3",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1.1-28.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.priority_encoder_1": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1301.24-1305.38",
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 priority_encoder_1",
            "module": "priority_encoder_3_3",
            "module_hdlname": "priority_encoder_3_3",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1.1-28.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.analog_trigger_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6009.17-6015.58",
            "hdlname": "atbs_core_0 analog_trigger_0",
            "module": "analog_trig_4",
            "module_hdlname": "analog_trig_4",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3026.1-3083.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.dac_control_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5933.23-5948.33",
            "hdlname": "atbs_core_0 dac_control_0",
            "module": "dac_control_8_8_1_8",
            "module_hdlname": "dac_control_8_8_1_8",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3394.1-3716.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.dac_control_0.sync_chain_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3662.18-3666.34",
            "hdlname": "atbs_core_0 dac_control_0 sync_chain_0",
            "module": "sync_chain_2_1",
            "module_hdlname": "sync_chain_2_1",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4569.1-4597.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.dac_control_1": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5952.23-5967.33",
            "hdlname": "atbs_core_0 dac_control_1",
            "module": "dac_control_8_8_0_8",
            "module_hdlname": "dac_control_8_8_0_8",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3085.1-3392.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.dac_control_1.sync_chain_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3338.18-3342.34",
            "hdlname": "atbs_core_0 dac_control_1 sync_chain_0",
            "module": "sync_chain_2_1",
            "module_hdlname": "sync_chain_2_1",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4569.1-4597.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.debouncer_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5786.18-5790.43",
            "hdlname": "atbs_core_0 debouncer_0",
            "module": "debouncer_4_10",
            "module_hdlname": "debouncer_4_10",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4388.1-4567.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.debouncer_0.sync_chain_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4462.18-4466.34",
            "hdlname": "atbs_core_0 debouncer_0 sync_chain_0",
            "module": "sync_chain_2_1",
            "module_hdlname": "sync_chain_2_1",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4569.1-4597.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.debouncer_1": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5792.18-5796.43",
            "hdlname": "atbs_core_0 debouncer_1",
            "module": "debouncer_4_10",
            "module_hdlname": "debouncer_4_10",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4388.1-4567.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.debouncer_1.sync_chain_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4462.18-4466.34",
            "hdlname": "atbs_core_0 debouncer_1 sync_chain_0",
            "module": "sync_chain_2_1",
            "module_hdlname": "sync_chain_2_1",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4569.1-4597.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.debouncer_2": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5798.18-5802.43",
            "hdlname": "atbs_core_0 debouncer_2",
            "module": "debouncer_4_10",
            "module_hdlname": "debouncer_4_10",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4388.1-4567.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.debouncer_2.sync_chain_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4462.18-4466.34",
            "hdlname": "atbs_core_0 debouncer_2 sync_chain_0",
            "module": "sync_chain_2_1",
            "module_hdlname": "sync_chain_2_1",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4569.1-4597.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.debouncer_3": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5804.18-5808.43",
            "hdlname": "atbs_core_0 debouncer_3",
            "module": "debouncer_4_10",
            "module_hdlname": "debouncer_4_10",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4388.1-4567.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.debouncer_3.sync_chain_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4462.18-4466.34",
            "hdlname": "atbs_core_0 debouncer_3 sync_chain_0",
            "module": "sync_chain_2_1",
            "module_hdlname": "sync_chain_2_1",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4569.1-4597.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.debouncer_4": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5810.18-5814.43",
            "hdlname": "atbs_core_0 debouncer_4",
            "module": "debouncer_4_10",
            "module_hdlname": "debouncer_4_10",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4388.1-4567.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.debouncer_4.sync_chain_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4462.18-4466.34",
            "hdlname": "atbs_core_0 debouncer_4 sync_chain_0",
            "module": "sync_chain_2_1",
            "module_hdlname": "sync_chain_2_1",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4569.1-4597.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.debouncer_5": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5816.18-5820.43",
            "hdlname": "atbs_core_0 debouncer_5",
            "module": "debouncer_4_10",
            "module_hdlname": "debouncer_4_10",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4388.1-4567.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.debouncer_5.sync_chain_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4462.18-4466.34",
            "hdlname": "atbs_core_0 debouncer_5 sync_chain_0",
            "module": "sync_chain_2_1",
            "module_hdlname": "sync_chain_2_1",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4569.1-4597.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.memory2uart_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6061.20-6068.53",
            "hdlname": "atbs_core_0 memory2uart_0",
            "module": "memory2uart_19_8",
            "module_hdlname": "memory2uart_19_8",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2405.1-2521.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.sc_noc_generator_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6017.23-6025.48",
            "hdlname": "atbs_core_0 sc_noc_generator_0",
            "module": "sc_noc_generator_11",
            "module_hdlname": "sc_noc_generator_11",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2940.1-3024.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.spike_detector_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5895.18-5909.50",
            "hdlname": "atbs_core_0 spike_detector_0",
            "module": "spike_detector",
            "module_hdlname": "spike_detector",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4199.1-4356.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.spike_encoder_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6037.23-6045.65",
            "hdlname": "atbs_core_0 spike_encoder_0",
            "module": "spike_encoder_18_19",
            "module_hdlname": "spike_encoder_18_19",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2792.1-2891.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.spike_memory_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6049.21-6059.48",
            "hdlname": "atbs_core_0 spike_memory_0",
            "module": "spike_memory_19_2",
            "module_hdlname": "spike_memory_19_2",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2523.1-2790.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.sync_chain_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5764.18-5768.34",
            "hdlname": "atbs_core_0 sync_chain_0",
            "module": "sync_chain_2_1",
            "module_hdlname": "sync_chain_2_1",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4569.1-4597.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.sync_chain_1": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5886.18-5890.34",
            "hdlname": "atbs_core_0 sync_chain_1",
            "module": "sync_chain_2_2",
            "module_hdlname": "sync_chain_2_2",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4358.1-4386.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.sync_chain_2": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5779.18-5783.34",
            "hdlname": "atbs_core_0 sync_chain_2",
            "module": "sync_chain_2_1",
            "module_hdlname": "sync_chain_2_1",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4569.1-4597.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.time_measurement_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6031.30-6035.50",
            "hdlname": "atbs_core_0 time_measurement_0",
            "module": "time_measurement_18_262144",
            "module_hdlname": "time_measurement_18_262144",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2893.1-2938.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.uart_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:6070.12-6080.34",
            "hdlname": "atbs_core_0 uart_0",
            "module": "uart_9_8",
            "module_hdlname": "uart_9_8",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2367.1-2403.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.uart_0.uart_rx_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2396.15-2402.53",
            "hdlname": "atbs_core_0 uart_0 uart_rx_0",
            "module": "uart_rx_9_8",
            "module_hdlname": "uart_rx_9_8",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:135.1-424.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "atbs_core_0.uart_0.uart_tx_0": {
          "hide_name": 0,
          "type": "$scopeinfo",
          "parameters": {
            "TYPE": "module"
          },
          "attributes": {
            "cell_module_not_derived": "00000000000000000000000000000001",
            "cell_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2387.15-2394.27",
            "hdlname": "atbs_core_0 uart_0 uart_tx_0",
            "module": "uart_tx_9_8",
            "module_hdlname": "uart_tx_9_8",
            "module_src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:426.1-676.10"
          },
          "port_directions": {
          },
          "connections": {
          }
        }
      },
      "netnames": {
        "$auto$alumacc.cc:431:extract_cmp_alu$3353": {
          "hide_name": 1,
          "bits": [ 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$3354": {
          "hide_name": 1,
          "bits": [ 1518, 1519, 1520 ],
          "attributes": {
            "unused_bits": "0 1 2"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$3355": {
          "hide_name": 1,
          "bits": [ 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$3356": {
          "hide_name": 1,
          "bits": [ 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$3357": {
          "hide_name": 1,
          "bits": [ 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$3358": {
          "hide_name": 1,
          "bits": [ 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$3359": {
          "hide_name": 1,
          "bits": [ 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$3360": {
          "hide_name": 1,
          "bits": [ 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$3361": {
          "hide_name": 1,
          "bits": [ 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$3362": {
          "hide_name": 1,
          "bits": [ 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$3363": {
          "hide_name": 1,
          "bits": [ 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$3364": {
          "hide_name": 1,
          "bits": [ 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$3365": {
          "hide_name": 1,
          "bits": [ 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$3366": {
          "hide_name": 1,
          "bits": [ 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$3367": {
          "hide_name": 1,
          "bits": [ 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$3368": {
          "hide_name": 1,
          "bits": [ 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$3369": {
          "hide_name": 1,
          "bits": [ 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$3370": {
          "hide_name": 1,
          "bits": [ 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$3371": {
          "hide_name": 1,
          "bits": [ 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$3372": {
          "hide_name": 1,
          "bits": [ 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$3373": {
          "hide_name": 1,
          "bits": [ 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$3374": {
          "hide_name": 1,
          "bits": [ 206, 207, 208, 209, 210, 211, 212, 213, 214 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$3375": {
          "hide_name": 1,
          "bits": [ 170, 171, 172, 173, 174, 175, 176, 177, 178 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$3376": {
          "hide_name": 1,
          "bits": [ 141, 142 ],
          "attributes": {
            "unused_bits": "0 1"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$3377": {
          "hide_name": 1,
          "bits": [ 133, 134 ],
          "attributes": {
            "unused_bits": "0 1"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$3378": {
          "hide_name": 1,
          "bits": [ 118, 119, 120, 121, 122, 123, 124, 125, 126 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$3379": {
          "hide_name": 1,
          "bits": [ 88, 89, 90 ],
          "attributes": {
            "unused_bits": "0 1 2"
          }
        },
        "$auto$alumacc.cc:431:extract_cmp_alu$3380": {
          "hide_name": 1,
          "bits": [ 70, 71, 72, 73, 74, 75, 76, 77, 78 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3382": {
          "hide_name": 1,
          "bits": [ 61, 62, 63, 64, 65, 66, 67, 68, 69 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3389": {
          "hide_name": 1,
          "bits": [ 85, 86, 87 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3398": {
          "hide_name": 1,
          "bits": [ 109, 110, 111, 112, 113, 114, 115, 116, 117 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3405": {
          "hide_name": 1,
          "bits": [ 131, 132 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3418": {
          "hide_name": 1,
          "bits": [ 139, 140 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3425": {
          "hide_name": 1,
          "bits": [ 161, 162, 163, 164, 165, 166, 167, 168, 169 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3432": {
          "hide_name": 1,
          "bits": [ 197, 198, 199, 200, 201, 202, 203, 204, 205 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3439": {
          "hide_name": 1,
          "bits": [ 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3452": {
          "hide_name": 1,
          "bits": [ 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3465": {
          "hide_name": 1,
          "bits": [ 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3478": {
          "hide_name": 1,
          "bits": [ 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3491": {
          "hide_name": 1,
          "bits": [ 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3504": {
          "hide_name": 1,
          "bits": [ 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3517": {
          "hide_name": 1,
          "bits": [ 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3530": {
          "hide_name": 1,
          "bits": [ 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3543": {
          "hide_name": 1,
          "bits": [ 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3556": {
          "hide_name": 1,
          "bits": [ 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3569": {
          "hide_name": 1,
          "bits": [ 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3582": {
          "hide_name": 1,
          "bits": [ 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3595": {
          "hide_name": 1,
          "bits": [ 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3608": {
          "hide_name": 1,
          "bits": [ 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3621": {
          "hide_name": 1,
          "bits": [ 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3634": {
          "hide_name": 1,
          "bits": [ 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3639": {
          "hide_name": 1,
          "bits": [ 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3644": {
          "hide_name": 1,
          "bits": [ 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3649": {
          "hide_name": 1,
          "bits": [ 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3660": {
          "hide_name": 1,
          "bits": [ 1515, 1516, 1517 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3671": {
          "hide_name": 1,
          "bits": [ 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3682": {
          "hide_name": 1,
          "bits": [ 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600, 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3685": {
          "hide_name": 1,
          "bits": [ 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3688": {
          "hide_name": 1,
          "bits": [ 1673, 1674, 1675, 1676, 1677, 1678, 1679, 1680 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3691": {
          "hide_name": 1,
          "bits": [ 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3694": {
          "hide_name": 1,
          "bits": [ 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3697": {
          "hide_name": 1,
          "bits": [ 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3700": {
          "hide_name": 1,
          "bits": [ 1795, 1796, 1797, 1798, 1799, 1800, 1801, 1802, 1803 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3703": {
          "hide_name": 1,
          "bits": [ 1869, 1870, 1871, 1872, 1873, 1874, 1875, 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3706": {
          "hide_name": 1,
          "bits": [ 1926, 1927, 1928, 1929, 1930, 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939, 1940, 1941, 1942, 1943, 1944 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3709": {
          "hide_name": 1,
          "bits": [ 1983, 1984, 1985, 1986, 1987, 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3712": {
          "hide_name": 1,
          "bits": [ 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3715": {
          "hide_name": 1,
          "bits": [ 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3718": {
          "hide_name": 1,
          "bits": [ 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3721": {
          "hide_name": 1,
          "bits": [ 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3724": {
          "hide_name": 1,
          "bits": [ 2268, 2269, 2270, 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3727": {
          "hide_name": 1,
          "bits": [ 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3730": {
          "hide_name": 1,
          "bits": [ 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3733": {
          "hide_name": 1,
          "bits": [ 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3736": {
          "hide_name": 1,
          "bits": [ 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513, 2514 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3739": {
          "hide_name": 1,
          "bits": [ 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3742": {
          "hide_name": 1,
          "bits": [ 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620, 2621, 2622, 2623, 2624, 2625, 2626, 2627, 2628 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3745": {
          "hide_name": 1,
          "bits": [ 2667, 2668, 2669, 2670, 2671, 2672, 2673, 2674, 2675, 2676, 2677, 2678, 2679, 2680, 2681, 2682, 2683, 2684, 2685 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3748": {
          "hide_name": 1,
          "bits": [ 2696, 2697, 2698 ],
          "attributes": {
            "unused_bits": "0 1 2"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3751": {
          "hide_name": 1,
          "bits": [ 2718, 2719, 2720, 2721, 2722, 2723, 2724, 2725, 2726 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3754": {
          "hide_name": 1,
          "bits": [ 2755, 2756, 2757, 2758, 2759, 2760, 2761, 2762, 2763 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3757": {
          "hide_name": 1,
          "bits": [ 2770, 2771, 2772 ],
          "attributes": {
            "unused_bits": "0 1 2"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3760": {
          "hide_name": 1,
          "bits": [ 2785, 2786, 2787, 2788, 2789, 2790, 2791, 2792, 2793 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3773": {
          "hide_name": 1,
          "bits": [ 2829, 2830, 2831, 2832, 2833, 2834, 2835, 2836, 2837 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3776": {
          "hide_name": 1,
          "bits": [ 2844, 2845, 2846 ],
          "attributes": {
            "unused_bits": "0 1 2"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3779": {
          "hide_name": 1,
          "bits": [ 2859, 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867 ],
          "attributes": {
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3792": {
          "hide_name": 1,
          "bits": [ 2885, 2886, 2887, 2888 ],
          "attributes": {
            "unused_bits": "0 1 2 3"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3795": {
          "hide_name": 1,
          "bits": [ 2901, 2902, 2903, 2904 ],
          "attributes": {
            "unused_bits": "0 1 2 3"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3798": {
          "hide_name": 1,
          "bits": [ 2917, 2918, 2919, 2920 ],
          "attributes": {
            "unused_bits": "0 1 2 3"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3801": {
          "hide_name": 1,
          "bits": [ 2933, 2934, 2935, 2936 ],
          "attributes": {
            "unused_bits": "0 1 2 3"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3804": {
          "hide_name": 1,
          "bits": [ 2949, 2950, 2951, 2952 ],
          "attributes": {
            "unused_bits": "0 1 2 3"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3807": {
          "hide_name": 1,
          "bits": [ 2965, 2966, 2967, 2968 ],
          "attributes": {
            "unused_bits": "0 1 2 3"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3810": {
          "hide_name": 1,
          "bits": [ 2975, 2976 ],
          "attributes": {
            "unused_bits": "0 1"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3813": {
          "hide_name": 1,
          "bits": [ 2998, 2999, 3000, 3001, 3002, 3003, 3004, 3005, 3006, 3007, 3008, 3009, 3010, 3011, 3012, 3013, 3014, 3015, 3016 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3816": {
          "hide_name": 1,
          "bits": [ 3040, 3041 ],
          "attributes": {
            "unused_bits": "0 1"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3819": {
          "hide_name": 1,
          "bits": [ 3048, 3049 ],
          "attributes": {
            "unused_bits": "0 1"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3822": {
          "hide_name": 1,
          "bits": [ 3054, 3055 ],
          "attributes": {
            "unused_bits": "0 1"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3825": {
          "hide_name": 1,
          "bits": [ 3074, 3075, 3076, 3077, 3078, 3079, 3080, 3081, 3082, 3083, 3084, 3085, 3086, 3087, 3088, 3089, 3090, 3091 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3828": {
          "hide_name": 1,
          "bits": [ 3116, 3117, 3118 ],
          "attributes": {
            "unused_bits": "0 1 2"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3831": {
          "hide_name": 1,
          "bits": [ 3131, 3132, 3133, 3134, 3135, 3136, 3137, 3138, 3139 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3834": {
          "hide_name": 1,
          "bits": [ 3152, 3153, 3154 ],
          "attributes": {
            "unused_bits": "0 1 2"
          }
        },
        "$auto$alumacc.cc:511:replace_alu$3837": {
          "hide_name": 1,
          "bits": [ 3167, 3168, 3169, 3170, 3171, 3172, 3173, 3174, 3175 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3383": {
          "hide_name": 1,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3390": {
          "hide_name": 1,
          "bits": [ 82, 83, 84 ],
          "attributes": {
            "unused_bits": "0 1"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3399": {
          "hide_name": 1,
          "bits": [ 100, 101, 102, 103, 104, 105, 106, 107, 108 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3406": {
          "hide_name": 1,
          "bits": [ 129, 130 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3419": {
          "hide_name": 1,
          "bits": [ 137, 138 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3426": {
          "hide_name": 1,
          "bits": [ 152, 153, 154, 155, 156, 157, 158, 159, 160 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3433": {
          "hide_name": 1,
          "bits": [ 188, 189, 190, 191, 192, 193, 194, 195, 196 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3440": {
          "hide_name": 1,
          "bits": [ 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3453": {
          "hide_name": 1,
          "bits": [ 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3466": {
          "hide_name": 1,
          "bits": [ 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3479": {
          "hide_name": 1,
          "bits": [ 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3492": {
          "hide_name": 1,
          "bits": [ 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3505": {
          "hide_name": 1,
          "bits": [ 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3518": {
          "hide_name": 1,
          "bits": [ 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3531": {
          "hide_name": 1,
          "bits": [ 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3544": {
          "hide_name": 1,
          "bits": [ 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3557": {
          "hide_name": 1,
          "bits": [ 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3570": {
          "hide_name": 1,
          "bits": [ 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3583": {
          "hide_name": 1,
          "bits": [ 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3596": {
          "hide_name": 1,
          "bits": [ 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3609": {
          "hide_name": 1,
          "bits": [ 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3622": {
          "hide_name": 1,
          "bits": [ 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3635": {
          "hide_name": 1,
          "bits": [ 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3640": {
          "hide_name": 1,
          "bits": [ 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3645": {
          "hide_name": 1,
          "bits": [ 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3650": {
          "hide_name": 1,
          "bits": [ 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3661": {
          "hide_name": 1,
          "bits": [ 1512, 1513, 1514 ],
          "attributes": {
            "unused_bits": "0 1"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3672": {
          "hide_name": 1,
          "bits": [ 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3683": {
          "hide_name": 1,
          "bits": [ 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3686": {
          "hide_name": 1,
          "bits": [ 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3689": {
          "hide_name": 1,
          "bits": [ 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3692": {
          "hide_name": 1,
          "bits": [ 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3695": {
          "hide_name": 1,
          "bits": [ 1732, 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3698": {
          "hide_name": 1,
          "bits": [ 1759, 1760, 1761, 1762, 1763, 1764, 1765, 1766, 1767 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3701": {
          "hide_name": 1,
          "bits": [ 1786, 1787, 1788, 1789, 1790, 1791, 1792, 1793, 1794 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3704": {
          "hide_name": 1,
          "bits": [ 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861, 1862, 1863, 1864, 1865, 1866, 1867, 1868 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3707": {
          "hide_name": 1,
          "bits": [ 1907, 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3710": {
          "hide_name": 1,
          "bits": [ 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971, 1972, 1973, 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3713": {
          "hide_name": 1,
          "bits": [ 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3716": {
          "hide_name": 1,
          "bits": [ 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3719": {
          "hide_name": 1,
          "bits": [ 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3722": {
          "hide_name": 1,
          "bits": [ 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3725": {
          "hide_name": 1,
          "bits": [ 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3728": {
          "hide_name": 1,
          "bits": [ 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3731": {
          "hide_name": 1,
          "bits": [ 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3734": {
          "hide_name": 1,
          "bits": [ 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3737": {
          "hide_name": 1,
          "bits": [ 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3740": {
          "hide_name": 1,
          "bits": [ 2534, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3743": {
          "hide_name": 1,
          "bits": [ 2591, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3746": {
          "hide_name": 1,
          "bits": [ 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3749": {
          "hide_name": 1,
          "bits": [ 2693, 2694, 2695 ],
          "attributes": {
            "unused_bits": "0 1 2"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3752": {
          "hide_name": 1,
          "bits": [ 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3755": {
          "hide_name": 1,
          "bits": [ 2746, 2747, 2748, 2749, 2750, 2751, 2752, 2753, 2754 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3758": {
          "hide_name": 1,
          "bits": [ 2767, 2768, 2769 ],
          "attributes": {
            "unused_bits": "0 1 2"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3761": {
          "hide_name": 1,
          "bits": [ 2776, 2777, 2778, 2779, 2780, 2781, 2782, 2783, 2784 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3774": {
          "hide_name": 1,
          "bits": [ 2820, 2821, 2822, 2823, 2824, 2825, 2826, 2827, 2828 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3777": {
          "hide_name": 1,
          "bits": [ 2841, 2842, 2843 ],
          "attributes": {
            "unused_bits": "0 1 2"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3780": {
          "hide_name": 1,
          "bits": [ 2850, 2851, 2852, 2853, 2854, 2855, 2856, 2857, 2858 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3793": {
          "hide_name": 1,
          "bits": [ 2881, 2882, 2883, 2884 ],
          "attributes": {
            "unused_bits": "0 1 2 3"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3796": {
          "hide_name": 1,
          "bits": [ 2897, 2898, 2899, 2900 ],
          "attributes": {
            "unused_bits": "0 1 2 3"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3799": {
          "hide_name": 1,
          "bits": [ 2913, 2914, 2915, 2916 ],
          "attributes": {
            "unused_bits": "0 1 2 3"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3802": {
          "hide_name": 1,
          "bits": [ 2929, 2930, 2931, 2932 ],
          "attributes": {
            "unused_bits": "0 1 2 3"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3805": {
          "hide_name": 1,
          "bits": [ 2945, 2946, 2947, 2948 ],
          "attributes": {
            "unused_bits": "0 1 2 3"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3808": {
          "hide_name": 1,
          "bits": [ 2961, 2962, 2963, 2964 ],
          "attributes": {
            "unused_bits": "0 1 2 3"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3811": {
          "hide_name": 1,
          "bits": [ 2973, 2974 ],
          "attributes": {
            "unused_bits": "0 1"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3814": {
          "hide_name": 1,
          "bits": [ 2979, 2980, 2981, 2982, 2983, 2984, 2985, 2986, 2987, 2988, 2989, 2990, 2991, 2992, 2993, 2994, 2995, 2996, 2997 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3817": {
          "hide_name": 1,
          "bits": [ 3038, 3039 ],
          "attributes": {
            "unused_bits": "0 1"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3820": {
          "hide_name": 1,
          "bits": [ 3046, 3047 ],
          "attributes": {
            "unused_bits": "0 1"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3823": {
          "hide_name": 1,
          "bits": [ 3052, 3053 ],
          "attributes": {
            "unused_bits": "0 1"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3826": {
          "hide_name": 1,
          "bits": [ 3056, 3057, 3058, 3059, 3060, 3061, 3062, 3063, 3064, 3065, 3066, 3067, 3068, 3069, 3070, 3071, 3072, 3073 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3829": {
          "hide_name": 1,
          "bits": [ 3113, 3114, 3115 ],
          "attributes": {
            "unused_bits": "0 1 2"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3832": {
          "hide_name": 1,
          "bits": [ 3122, 3123, 3124, 3125, 3126, 3127, 3128, 3129, 3130 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3835": {
          "hide_name": 1,
          "bits": [ 3149, 3150, 3151 ],
          "attributes": {
            "unused_bits": "0 1 2"
          }
        },
        "$auto$alumacc.cc:512:replace_alu$3838": {
          "hide_name": 1,
          "bits": [ 3158, 3159, 3160, 3161, 3162, 3163, 3164, 3165, 3166 ],
          "attributes": {
            "unused_bits": "0 1 2 3 4 5 6 7 8"
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$2711": {
          "hide_name": 1,
          "bits": [ 3897 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$2715": {
          "hide_name": 1,
          "bits": [ 3900 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$2720": {
          "hide_name": 1,
          "bits": [ 3903 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$2724": {
          "hide_name": 1,
          "bits": [ 3906 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$2729": {
          "hide_name": 1,
          "bits": [ 3908 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$2733": {
          "hide_name": 1,
          "bits": [ 3910 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$2738": {
          "hide_name": 1,
          "bits": [ 3912 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$2742": {
          "hide_name": 1,
          "bits": [ 3914 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$2751": {
          "hide_name": 1,
          "bits": [ 3917 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$2755": {
          "hide_name": 1,
          "bits": [ 3920 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$2760": {
          "hide_name": 1,
          "bits": [ 3943 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$2764": {
          "hide_name": 1,
          "bits": [ 3922 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$2769": {
          "hide_name": 1,
          "bits": [ 3939 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$2773": {
          "hide_name": 1,
          "bits": [ 3925 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$2777": {
          "hide_name": 1,
          "bits": [ 3928 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$2781": {
          "hide_name": 1,
          "bits": [ 3941 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$2786": {
          "hide_name": 1,
          "bits": [ 3930 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$2790": {
          "hide_name": 1,
          "bits": [ 3932 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$2795": {
          "hide_name": 1,
          "bits": [ 3934 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:118:implement_pattern_cache$2799": {
          "hide_name": 1,
          "bits": [ 3937 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:170:map_fsm$2705": {
          "hide_name": 1,
          "bits": [ 3944, 3945, 3946, 3947 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:170:map_fsm$2745": {
          "hide_name": 1,
          "bits": [ 3948, 3949, 3950, 3951, 3952 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$2709": {
          "hide_name": 1,
          "bits": [ 3895 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$2718": {
          "hide_name": 1,
          "bits": [ 3901 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$2722": {
          "hide_name": 1,
          "bits": [ 3904 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$2727": {
          "hide_name": 1,
          "bits": [ 3907 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$2731": {
          "hide_name": 1,
          "bits": [ 3909 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$2736": {
          "hide_name": 1,
          "bits": [ 3911 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$2740": {
          "hide_name": 1,
          "bits": [ 3913 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$2749": {
          "hide_name": 1,
          "bits": [ 3915 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$2753": {
          "hide_name": 1,
          "bits": [ 3918 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$2758": {
          "hide_name": 1,
          "bits": [ 3942 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$2762": {
          "hide_name": 1,
          "bits": [ 3921 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$2767": {
          "hide_name": 1,
          "bits": [ 3938 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$2771": {
          "hide_name": 1,
          "bits": [ 3923 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$2775": {
          "hide_name": 1,
          "bits": [ 3926 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$2779": {
          "hide_name": 1,
          "bits": [ 3940 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$2784": {
          "hide_name": 1,
          "bits": [ 3929 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$2788": {
          "hide_name": 1,
          "bits": [ 3931 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$2793": {
          "hide_name": 1,
          "bits": [ 3933 ],
          "attributes": {
          }
        },
        "$auto$fsm_map.cc:74:implement_pattern_cache$2797": {
          "hide_name": 1,
          "bits": [ 3935 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$2846": {
          "hide_name": 1,
          "bits": [ 3305 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$2849": {
          "hide_name": 1,
          "bits": [ 3309 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$2852": {
          "hide_name": 1,
          "bits": [ 3966 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$2854": {
          "hide_name": 1,
          "bits": [ 3967 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$2856": {
          "hide_name": 1,
          "bits": [ 3969 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$2861": {
          "hide_name": 1,
          "bits": [ 3971 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$2870": {
          "hide_name": 1,
          "bits": [ 3973 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$2879": {
          "hide_name": 1,
          "bits": [ 3975 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$2888": {
          "hide_name": 1,
          "bits": [ 3977 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$2897": {
          "hide_name": 1,
          "bits": [ 3979 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$2906": {
          "hide_name": 1,
          "bits": [ 3981 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$2915": {
          "hide_name": 1,
          "bits": [ 3983 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$2928": {
          "hide_name": 1,
          "bits": [ 3455 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$2931": {
          "hide_name": 1,
          "bits": [ 3478 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$2934": {
          "hide_name": 1,
          "bits": [ 3480 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$2937": {
          "hide_name": 1,
          "bits": [ 3483 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$2940": {
          "hide_name": 1,
          "bits": [ 3486 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$2944": {
          "hide_name": 1,
          "bits": [ 3521 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$2948": {
          "hide_name": 1,
          "bits": [ 3996 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$2950": {
          "hide_name": 1,
          "bits": [ 3999 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$2958": {
          "hide_name": 1,
          "bits": [ 4003 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$2960": {
          "hide_name": 1,
          "bits": [ 4006 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$2968": {
          "hide_name": 1,
          "bits": [ 4010 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$2970": {
          "hide_name": 1,
          "bits": [ 4013 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$2978": {
          "hide_name": 1,
          "bits": [ 4017 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$2980": {
          "hide_name": 1,
          "bits": [ 4020 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$2988": {
          "hide_name": 1,
          "bits": [ 4024 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$2990": {
          "hide_name": 1,
          "bits": [ 4027 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$2998": {
          "hide_name": 1,
          "bits": [ 4030 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3000": {
          "hide_name": 1,
          "bits": [ 4034 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3008": {
          "hide_name": 1,
          "bits": [ 3590 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3012": {
          "hide_name": 1,
          "bits": [ 4038 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3014": {
          "hide_name": 1,
          "bits": [ 4039 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3016": {
          "hide_name": 1,
          "bits": [ 4040 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3022": {
          "hide_name": 1,
          "bits": [ 3604 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3025": {
          "hide_name": 1,
          "bits": [ 3607 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3029": {
          "hide_name": 1,
          "bits": [ 4046 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3031": {
          "hide_name": 1,
          "bits": [ 4047 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3033": {
          "hide_name": 1,
          "bits": [ 4048 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3039": {
          "hide_name": 1,
          "bits": [ 3640 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3043": {
          "hide_name": 1,
          "bits": [ 3645 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3046": {
          "hide_name": 1,
          "bits": [ 3650 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3049": {
          "hide_name": 1,
          "bits": [ 3655 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3052": {
          "hide_name": 1,
          "bits": [ 3660 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3055": {
          "hide_name": 1,
          "bits": [ 3665 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3058": {
          "hide_name": 1,
          "bits": [ 3670 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3061": {
          "hide_name": 1,
          "bits": [ 3675 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3064": {
          "hide_name": 1,
          "bits": [ 3680 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3067": {
          "hide_name": 1,
          "bits": [ 3685 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3070": {
          "hide_name": 1,
          "bits": [ 3690 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3073": {
          "hide_name": 1,
          "bits": [ 3695 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3076": {
          "hide_name": 1,
          "bits": [ 3700 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3079": {
          "hide_name": 1,
          "bits": [ 3705 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3082": {
          "hide_name": 1,
          "bits": [ 3710 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3085": {
          "hide_name": 1,
          "bits": [ 3715 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3088": {
          "hide_name": 1,
          "bits": [ 3733 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3091": {
          "hide_name": 1,
          "bits": [ 3750 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3097": {
          "hide_name": 1,
          "bits": [ 4058 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3099": {
          "hide_name": 1,
          "bits": [ 4059 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3104": {
          "hide_name": 1,
          "bits": [ 3771 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3107": {
          "hide_name": 1,
          "bits": [ 3781 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3110": {
          "hide_name": 1,
          "bits": [ 3791 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3113": {
          "hide_name": 1,
          "bits": [ 4064 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3115": {
          "hide_name": 1,
          "bits": [ 4066 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3120": {
          "hide_name": 1,
          "bits": [ 4068 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3127": {
          "hide_name": 1,
          "bits": [ 4070 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3129": {
          "hide_name": 1,
          "bits": [ 4072 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3147": {
          "hide_name": 1,
          "bits": [ 4077 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3165": {
          "hide_name": 1,
          "bits": [ 4079 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3187": {
          "hide_name": 1,
          "bits": [ 4081 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3228": {
          "hide_name": 1,
          "bits": [ 4084 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3230": {
          "hide_name": 1,
          "bits": [ 4087 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3232": {
          "hide_name": 1,
          "bits": [ 4088 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3234": {
          "hide_name": 1,
          "bits": [ 4089 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3239": {
          "hide_name": 1,
          "bits": [ 4091 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3241": {
          "hide_name": 1,
          "bits": [ 4093 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3248": {
          "hide_name": 1,
          "bits": [ 4094 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3253": {
          "hide_name": 1,
          "bits": [ 4097 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3270": {
          "hide_name": 1,
          "bits": [ 4100 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3291": {
          "hide_name": 1,
          "bits": [ 4103 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$3320": {
          "hide_name": 1,
          "bits": [ 4106 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$2858": {
          "hide_name": 1,
          "bits": [ 3311 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$2867": {
          "hide_name": 1,
          "bits": [ 3314 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$2876": {
          "hide_name": 1,
          "bits": [ 3317 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$2885": {
          "hide_name": 1,
          "bits": [ 3320 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$2894": {
          "hide_name": 1,
          "bits": [ 3323 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$2903": {
          "hide_name": 1,
          "bits": [ 3326 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$2912": {
          "hide_name": 1,
          "bits": [ 3329 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$2921": {
          "hide_name": 1,
          "bits": [ 3332 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$2952": {
          "hide_name": 1,
          "bits": [ 3543 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$2955": {
          "hide_name": 1,
          "bits": [ 3547 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$2962": {
          "hide_name": 1,
          "bits": [ 3551 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$2965": {
          "hide_name": 1,
          "bits": [ 3555 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$2972": {
          "hide_name": 1,
          "bits": [ 3559 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$2975": {
          "hide_name": 1,
          "bits": [ 3563 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$2982": {
          "hide_name": 1,
          "bits": [ 3567 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$2985": {
          "hide_name": 1,
          "bits": [ 3571 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$2992": {
          "hide_name": 1,
          "bits": [ 3575 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$2995": {
          "hide_name": 1,
          "bits": [ 3579 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3002": {
          "hide_name": 1,
          "bits": [ 3583 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3005": {
          "hide_name": 1,
          "bits": [ 3587 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3018": {
          "hide_name": 1,
          "bits": [ 3601 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3035": {
          "hide_name": 1,
          "bits": [ 3637 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3101": {
          "hide_name": 1,
          "bits": [ 3762 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3117": {
          "hide_name": 1,
          "bits": [ 3793 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3124": {
          "hide_name": 1,
          "bits": [ 3796 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3131": {
          "hide_name": 1,
          "bits": [ 3799 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3137": {
          "hide_name": 1,
          "bits": [ 3805 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3144": {
          "hide_name": 1,
          "bits": [ 3808 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3153": {
          "hide_name": 1,
          "bits": [ 3819 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3162": {
          "hide_name": 1,
          "bits": [ 3821 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3173": {
          "hide_name": 1,
          "bits": [ 3831 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3184": {
          "hide_name": 1,
          "bits": [ 3841 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3197": {
          "hide_name": 1,
          "bits": [ 3862 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3210": {
          "hide_name": 1,
          "bits": [ 3864 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3225": {
          "hide_name": 1,
          "bits": [ 3874 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3236": {
          "hide_name": 1,
          "bits": [ 3876 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3243": {
          "hide_name": 1,
          "bits": [ 3878 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3250": {
          "hide_name": 1,
          "bits": [ 3880 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3267": {
          "hide_name": 1,
          "bits": [ 3882 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3288": {
          "hide_name": 1,
          "bits": [ 3885 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3317": {
          "hide_name": 1,
          "bits": [ 3888 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$3350": {
          "hide_name": 1,
          "bits": [ 3891 ],
          "attributes": {
          }
        },
        "$auto$opt_reduce.cc:137:opt_pmux$2655": {
          "hide_name": 1,
          "bits": [ 4063 ],
          "attributes": {
          }
        },
        "$auto$opt_reduce.cc:137:opt_pmux$2659": {
          "hide_name": 1,
          "bits": [ 3968 ],
          "attributes": {
          }
        },
        "$auto$opt_reduce.cc:137:opt_pmux$2661": {
          "hide_name": 1,
          "bits": [ 4125 ],
          "attributes": {
          }
        },
        "$auto$opt_reduce.cc:137:opt_pmux$2663": {
          "hide_name": 1,
          "bits": [ 4069 ],
          "attributes": {
          }
        },
        "$auto$opt_reduce.cc:137:opt_pmux$2665": {
          "hide_name": 1,
          "bits": [ 4086 ],
          "attributes": {
          }
        },
        "$auto$opt_reduce.cc:137:opt_pmux$2669": {
          "hide_name": 1,
          "bits": [ 4028 ],
          "attributes": {
          }
        },
        "$auto$opt_reduce.cc:137:opt_pmux$2673": {
          "hide_name": 1,
          "bits": [ 4026 ],
          "attributes": {
          }
        },
        "$auto$opt_reduce.cc:137:opt_pmux$2677": {
          "hide_name": 1,
          "bits": [ 4019 ],
          "attributes": {
          }
        },
        "$auto$opt_reduce.cc:137:opt_pmux$2681": {
          "hide_name": 1,
          "bits": [ 4012 ],
          "attributes": {
          }
        },
        "$auto$opt_reduce.cc:137:opt_pmux$2685": {
          "hide_name": 1,
          "bits": [ 4005 ],
          "attributes": {
          }
        },
        "$auto$opt_reduce.cc:137:opt_pmux$2689": {
          "hide_name": 1,
          "bits": [ 3998 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3136": {
          "hide_name": 1,
          "bits": [ 4107 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3141": {
          "hide_name": 1,
          "bits": [ 4108 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3157": {
          "hide_name": 1,
          "bits": [ 4109 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3177": {
          "hide_name": 1,
          "bits": [ 4110 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3201": {
          "hide_name": 1,
          "bits": [ 4111 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3256": {
          "hide_name": 1,
          "bits": [ 4112 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3273": {
          "hide_name": 1,
          "bits": [ 4113 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3275": {
          "hide_name": 1,
          "bits": [ 4114 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3294": {
          "hide_name": 1,
          "bits": [ 4116 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3296": {
          "hide_name": 1,
          "bits": [ 4118 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3298": {
          "hide_name": 1,
          "bits": [ 4119 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3300": {
          "hide_name": 1,
          "bits": [ 4120 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3323": {
          "hide_name": 1,
          "bits": [ 4121 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3325": {
          "hide_name": 1,
          "bits": [ 4122 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3392": {
          "hide_name": 1,
          "bits": [ 3186 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3408": {
          "hide_name": 1,
          "bits": [ 3242 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3414": {
          "hide_name": 1,
          "bits": [ 3188 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3442": {
          "hide_name": 1,
          "bits": [ 3244 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3448": {
          "hide_name": 1,
          "bits": [ 3192 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3455": {
          "hide_name": 1,
          "bits": [ 3246 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3461": {
          "hide_name": 1,
          "bits": [ 3195 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3468": {
          "hide_name": 1,
          "bits": [ 3248 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3474": {
          "hide_name": 1,
          "bits": [ 3198 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3481": {
          "hide_name": 1,
          "bits": [ 3250 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3487": {
          "hide_name": 1,
          "bits": [ 3201 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3494": {
          "hide_name": 1,
          "bits": [ 3252 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3500": {
          "hide_name": 1,
          "bits": [ 3203 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3507": {
          "hide_name": 1,
          "bits": [ 3254 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3513": {
          "hide_name": 1,
          "bits": [ 3206 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3520": {
          "hide_name": 1,
          "bits": [ 3256 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3526": {
          "hide_name": 1,
          "bits": [ 3209 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3533": {
          "hide_name": 1,
          "bits": [ 3258 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3539": {
          "hide_name": 1,
          "bits": [ 3213 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3546": {
          "hide_name": 1,
          "bits": [ 3260 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3552": {
          "hide_name": 1,
          "bits": [ 3215 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3559": {
          "hide_name": 1,
          "bits": [ 3262 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3565": {
          "hide_name": 1,
          "bits": [ 3218 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3572": {
          "hide_name": 1,
          "bits": [ 3264 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3578": {
          "hide_name": 1,
          "bits": [ 3221 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3585": {
          "hide_name": 1,
          "bits": [ 3266 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3591": {
          "hide_name": 1,
          "bits": [ 3224 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3598": {
          "hide_name": 1,
          "bits": [ 3268 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3604": {
          "hide_name": 1,
          "bits": [ 3227 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3611": {
          "hide_name": 1,
          "bits": [ 3270 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3617": {
          "hide_name": 1,
          "bits": [ 3230 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3624": {
          "hide_name": 1,
          "bits": [ 3272 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3630": {
          "hide_name": 1,
          "bits": [ 3233 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3652": {
          "hide_name": 1,
          "bits": [ 3274 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3674": {
          "hide_name": 1,
          "bits": [ 3280 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3763": {
          "hide_name": 1,
          "bits": [ 3237 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2739:Not$3782": {
          "hide_name": 1,
          "bits": [ 3240 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$3410": {
          "hide_name": 1,
          "bits": [ 3189 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$3444": {
          "hide_name": 1,
          "bits": [ 3191 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$3457": {
          "hide_name": 1,
          "bits": [ 3194 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$3470": {
          "hide_name": 1,
          "bits": [ 3197 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$3483": {
          "hide_name": 1,
          "bits": [ 3200 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$3496": {
          "hide_name": 1,
          "bits": [ 3204 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$3509": {
          "hide_name": 1,
          "bits": [ 3207 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$3522": {
          "hide_name": 1,
          "bits": [ 3210 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$3535": {
          "hide_name": 1,
          "bits": [ 3212 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$3548": {
          "hide_name": 1,
          "bits": [ 3216 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$3561": {
          "hide_name": 1,
          "bits": [ 3219 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$3574": {
          "hide_name": 1,
          "bits": [ 3222 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$3587": {
          "hide_name": 1,
          "bits": [ 3225 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$3600": {
          "hide_name": 1,
          "bits": [ 3228 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$3613": {
          "hide_name": 1,
          "bits": [ 3231 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$3626": {
          "hide_name": 1,
          "bits": [ 3234 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$3665": {
          "hide_name": 1,
          "bits": [ 3278 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$3676": {
          "hide_name": 1,
          "bits": [ 3281 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$3765": {
          "hide_name": 1,
          "bits": [ 3236 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2742:ReduceAnd$3784": {
          "hide_name": 1,
          "bits": [ 3239 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$3412": {
          "hide_name": 1,
          "bits": [ 3243 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$3446": {
          "hide_name": 1,
          "bits": [ 3245 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$3459": {
          "hide_name": 1,
          "bits": [ 3247 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$3472": {
          "hide_name": 1,
          "bits": [ 3249 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$3485": {
          "hide_name": 1,
          "bits": [ 3251 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$3498": {
          "hide_name": 1,
          "bits": [ 3253 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$3511": {
          "hide_name": 1,
          "bits": [ 3255 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$3524": {
          "hide_name": 1,
          "bits": [ 3257 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$3537": {
          "hide_name": 1,
          "bits": [ 3259 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$3550": {
          "hide_name": 1,
          "bits": [ 3261 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$3563": {
          "hide_name": 1,
          "bits": [ 3263 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$3576": {
          "hide_name": 1,
          "bits": [ 3265 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$3589": {
          "hide_name": 1,
          "bits": [ 3267 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$3602": {
          "hide_name": 1,
          "bits": [ 3269 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$3615": {
          "hide_name": 1,
          "bits": [ 3271 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$3628": {
          "hide_name": 1,
          "bits": [ 3273 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$3656": {
          "hide_name": 1,
          "bits": [ 3276 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$3667": {
          "hide_name": 1,
          "bits": [ 3279 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$3678": {
          "hide_name": 1,
          "bits": [ 3282 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$3767": {
          "hide_name": 1,
          "bits": [ 3283 ],
          "attributes": {
          }
        },
        "$auto$rtlil.cc:2787:Or$3786": {
          "hide_name": 1,
          "bits": [ 3284 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.$procmux$2202_CMP": {
          "hide_name": 1,
          "bits": [ 4083 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.$procmux$2203_CMP": {
          "hide_name": 1,
          "bits": [ 4090 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.$procmux$2204_CMP": {
          "hide_name": 1,
          "bits": [ 4062 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.$procmux$2208_CMP": {
          "hide_name": 1,
          "bits": [ 4129 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.$procmux$2209_CMP": {
          "hide_name": 1,
          "bits": [ 4128 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.$procmux$2210_CMP": {
          "hide_name": 1,
          "bits": [ 4127 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.$procmux$2211_CMP": {
          "hide_name": 1,
          "bits": [ 4126 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.$procmux$2213_CMP": {
          "hide_name": 1,
          "bits": [ 4067 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$procmux$2175_CMP": {
          "hide_name": 1,
          "bits": [ 3618 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_0.$procmux$2179_CMP": {
          "hide_name": 1,
          "bits": [ 4043 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$procmux$2186_CMP": {
          "hide_name": 1,
          "bits": [ 3893 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\dac_control_1.$procmux$2190_CMP": {
          "hide_name": 1,
          "bits": [ 4035 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$procmux$2163_CMP": {
          "hide_name": 1,
          "bits": [ 4130 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$procmux$2164_CMP": {
          "hide_name": 1,
          "bits": [ 4131 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_0.$procmux$2167_CMP": {
          "hide_name": 1,
          "bits": [ 4033 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$procmux$2163_CMP": {
          "hide_name": 1,
          "bits": [ 4132 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$procmux$2164_CMP": {
          "hide_name": 1,
          "bits": [ 4133 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_1.$procmux$2167_CMP": {
          "hide_name": 1,
          "bits": [ 4023 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$procmux$2163_CMP": {
          "hide_name": 1,
          "bits": [ 4134 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$procmux$2164_CMP": {
          "hide_name": 1,
          "bits": [ 4135 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_2.$procmux$2167_CMP": {
          "hide_name": 1,
          "bits": [ 4016 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$procmux$2163_CMP": {
          "hide_name": 1,
          "bits": [ 4136 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$procmux$2164_CMP": {
          "hide_name": 1,
          "bits": [ 4137 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_3.$procmux$2167_CMP": {
          "hide_name": 1,
          "bits": [ 4009 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$procmux$2163_CMP": {
          "hide_name": 1,
          "bits": [ 4138 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$procmux$2164_CMP": {
          "hide_name": 1,
          "bits": [ 4139 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_4.$procmux$2167_CMP": {
          "hide_name": 1,
          "bits": [ 4002 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$procmux$2163_CMP": {
          "hide_name": 1,
          "bits": [ 4140 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$procmux$2164_CMP": {
          "hide_name": 1,
          "bits": [ 4141 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\debouncer_5.$procmux$2167_CMP": {
          "hide_name": 1,
          "bits": [ 3995 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2157_CMP": {
          "hide_name": 1,
          "bits": [ 5730 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\spike_memory_0.$procmux$2158_CMP": {
          "hide_name": 1,
          "bits": [ 5731 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$procmux$2142_CMP": {
          "hide_name": 1,
          "bits": [ 3957 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$procmux$2145_CMP": {
          "hide_name": 1,
          "bits": [ 4123 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$procmux$2146_CMP": {
          "hide_name": 1,
          "bits": [ 3956 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_rx_0.$procmux$2147_CMP": {
          "hide_name": 1,
          "bits": [ 3955 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2114_CMP": {
          "hide_name": 1,
          "bits": [ 5821 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2115_CMP": {
          "hide_name": 1,
          "bits": [ 5822 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2116_CMP": {
          "hide_name": 1,
          "bits": [ 5823 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2117_CMP": {
          "hide_name": 1,
          "bits": [ 5824 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2125_CMP": {
          "hide_name": 1,
          "bits": [ 4124 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2126_CMP": {
          "hide_name": 1,
          "bits": [ 3962 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2127_CMP": {
          "hide_name": 1,
          "bits": [ 3961 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2128_CMP": {
          "hide_name": 1,
          "bits": [ 3960 ],
          "attributes": {
          }
        },
        "$flatten\\atbs_core_0.\\uart_0.\\uart_tx_0.$procmux$2129_CMP": {
          "hide_name": 1,
          "bits": [ 3959 ],
          "attributes": {
          }
        },
        "adaptive_mode_i": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7429.11-7429.26"
          }
        },
        "atbs_core_0.adapt_on_overflow_strb": {
          "hide_name": 0,
          "bits": [ 4052 ],
          "attributes": {
            "hdlname": "atbs_core_0 adapt_on_overflow_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4682.8-4682.30"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.adapt_on_overflow": {
          "hide_name": 0,
          "bits": [ 3751 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 adapt_on_overflow",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3744.8-3744.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.adapt_on_overflow_strb": {
          "hide_name": 0,
          "bits": [ 4052 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 adapt_on_overflow_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3743.8-3743.30"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.adapt_on_overflow_strb_o": {
          "hide_name": 0,
          "bits": [ 4052 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 adapt_on_overflow_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3738.11-3738.35"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.adaptive_limited_strb": {
          "hide_name": 0,
          "bits": [ 4664 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 adaptive_limited_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3749.8-3749.29"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.adaptive_strb": {
          "hide_name": 0,
          "bits": [ 4678 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 adaptive_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3748.8-3748.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3719.11-3719.18"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.curr_time_i": {
          "hide_name": 0,
          "bits": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 curr_time_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3723.18-3723.29"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.d_max_i": {
          "hide_name": 0,
          "bits": [ "0", "1", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 d_max_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3726.17-3726.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.d_min_i": {
          "hide_name": 0,
          "bits": [ "0", "1", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 d_min_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3727.17-3727.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.decreasing_en_o": {
          "hide_name": 0,
          "bits": [ 4286 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 decreasing_en_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3731.11-3731.26"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.delta_steps": {
          "hide_name": 0,
          "bits": [ 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 delta_steps",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3756.14-3756.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.delta_steps_limited": {
          "hide_name": 0,
          "bits": [ 4744, 4745, 4746, 4747, 4748, 4749, 4750, 4751 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 delta_steps_limited",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3758.14-3758.33"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.delta_steps_lower": {
          "hide_name": 0,
          "bits": [ 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 delta_steps_lower",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3761.14-3761.31"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.delta_steps_lower_o": {
          "hide_name": 0,
          "bits": [ 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 delta_steps_lower_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3737.17-3737.36"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.delta_steps_lower_strb": {
          "hide_name": 0,
          "bits": [ 4061 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 delta_steps_lower_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3755.8-3755.30"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.delta_steps_lower_strb_o": {
          "hide_name": 0,
          "bits": [ 4061 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 delta_steps_lower_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3735.11-3735.35"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.delta_steps_strb": {
          "hide_name": 0,
          "bits": [ 4051 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 delta_steps_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3751.8-3751.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.delta_steps_sum": {
          "hide_name": 0,
          "bits": [ 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 delta_steps_sum",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3759.14-3759.29"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.delta_steps_upper": {
          "hide_name": 0,
          "bits": [ 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 delta_steps_upper",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3760.14-3760.31"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.delta_steps_upper_o": {
          "hide_name": 0,
          "bits": [ 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 delta_steps_upper_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3736.17-3736.36"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.delta_steps_upper_strb": {
          "hide_name": 0,
          "bits": [ 4060 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 delta_steps_upper_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3754.8-3754.30"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.delta_steps_upper_strb_o": {
          "hide_name": 0,
          "bits": [ 4060 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 delta_steps_upper_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3734.11-3734.35"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.direction_lower": {
          "hide_name": 0,
          "bits": [ 4281 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 direction_lower",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3753.8-3753.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.direction_lower_o": {
          "hide_name": 0,
          "bits": [ 4281 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 direction_lower_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3733.11-3733.28"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.direction_upper": {
          "hide_name": 0,
          "bits": [ 4279 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 direction_upper",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3752.8-3752.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.direction_upper_o": {
          "hide_name": 0,
          "bits": [ 4279 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 direction_upper_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3732.11-3732.28"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.increasing_en_o": {
          "hide_name": 0,
          "bits": [ 4284 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 increasing_en_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3730.11-3730.26"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.is_empty_interval": {
          "hide_name": 0,
          "bits": [ 3753 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 is_empty_interval",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3746.8-3746.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.max_delta_steps_i": {
          "hide_name": 0,
          "bits": [ 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 max_delta_steps_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3729.17-3729.34"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1306_o": {
          "hide_name": 0,
          "bits": [ 4679 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1306_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3777.8-3777.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1308_o": {
          "hide_name": 0,
          "bits": [ 3752 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1308_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3778.8-3778.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1312_o": {
          "hide_name": 0,
          "bits": [ 4680 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1312_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3779.8-3779.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1314_o": {
          "hide_name": 0,
          "bits": [ 3749 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1314_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3780.8-3780.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1318_o": {
          "hide_name": 0,
          "bits": [ 3275 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1318_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3781.8-3781.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1319_o": {
          "hide_name": 0,
          "bits": [ 4052 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1319_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3782.8-3782.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1320_o": {
          "hide_name": 0,
          "bits": [ 4658 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1320_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3783.8-3783.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1321_o": {
          "hide_name": 0,
          "bits": [ 4674 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1321_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3784.8-3784.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1323_o": {
          "hide_name": 0,
          "bits": [ 3286 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1323_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3785.8-3785.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1324_o": {
          "hide_name": 0,
          "bits": [ 3300 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1324_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3786.8-3786.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1325_o": {
          "hide_name": 0,
          "bits": [ 4053 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1325_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3787.8-3787.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1327_o": {
          "hide_name": 0,
          "bits": [ "0", 1382, 1383, 1384, 1385, 1386, 1387, 1388 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1327_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3788.14-3788.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1328_o": {
          "hide_name": 0,
          "bits": [ 3277 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1328_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3789.8-3789.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1330_o": {
          "hide_name": 0,
          "bits": [ 3285 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1330_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3790.8-3790.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1331_o": {
          "hide_name": 0,
          "bits": [ 4054 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1331_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3791.8-3791.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1333_o": {
          "hide_name": 0,
          "bits": [ 1383, 1384, 1385, 1386, 1387, 1388, 1389, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1333_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3792.14-3792.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1336_o": {
          "hide_name": 0,
          "bits": [ 4681 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1336_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3793.8-3793.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1337_o": {
          "hide_name": 0,
          "bits": [ 4682, 4683, 4684, 4685, 4686, 4687, 4688, 4689 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1337_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3794.14-3794.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1339_o": {
          "hide_name": 0,
          "bits": [ 4690 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1339_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3795.8-3795.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1342_o": {
          "hide_name": 0,
          "bits": [ 4691 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1342_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3796.8-3796.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1343_o": {
          "hide_name": 0,
          "bits": [ 4692, 4693, 4694, 4695, 4696, 4697, 4698, 4699 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1343_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3797.14-3797.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1345_o": {
          "hide_name": 0,
          "bits": [ 4677 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1345_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3798.8-3798.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1348_o": {
          "hide_name": 0,
          "bits": [ 4676 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1348_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3799.8-3799.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1352_o": {
          "hide_name": 0,
          "bits": [ 4675 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1352_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3800.8-3800.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1354_o": {
          "hide_name": 0,
          "bits": [ 4700, 4701, 4702, 4703, 4704, 4705, 4706, 4707 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1354_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3801.14-3801.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1355_o": {
          "hide_name": 0,
          "bits": [ 4708, 4709, 4710, 4711, 4712, 4713, 4714, 4715 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1355_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3802.14-3802.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1357_o": {
          "hide_name": 0,
          "bits": [ 4716, 4717, 4718, 4719, 4720, 4721, 4722, 4723 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1357_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3803.14-3803.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1359_o": {
          "hide_name": 0,
          "bits": [ 3763, 3764, 3765, 3766, 3767, 3768, 3769, 3770 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1359_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3804.14-3804.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1360_o": {
          "hide_name": 0,
          "bits": [ 3754, 3755, 3756, 3757, 3758, 3759, 3760, 3761 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1360_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3805.14-3805.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1362_o": {
          "hide_name": 0,
          "bits": [ 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1362_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3806.14-3806.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1365_o": {
          "hide_name": 0,
          "bits": [ 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1365_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3808.14-3808.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1366_o": {
          "hide_name": 0,
          "bits": [ 3299 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1366_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3809.8-3809.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1367_o": {
          "hide_name": 0,
          "bits": [ 4659 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1367_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3810.8-3810.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1368_o": {
          "hide_name": 0,
          "bits": [ 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1368_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3811.14-3811.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1369_o": {
          "hide_name": 0,
          "bits": [ 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1369_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3812.14-3812.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1370_o": {
          "hide_name": 0,
          "bits": [ 3298 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1370_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3813.8-3813.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1371_o": {
          "hide_name": 0,
          "bits": [ 4660 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1371_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3814.8-3814.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1372_o": {
          "hide_name": 0,
          "bits": [ 4661 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1372_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3815.8-3815.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1373_o": {
          "hide_name": 0,
          "bits": [ 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1373_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3816.14-3816.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1375_o": {
          "hide_name": 0,
          "bits": [ 4724 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1375_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3817.8-3817.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1377_o": {
          "hide_name": 0,
          "bits": [ 4725 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1377_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3818.8-3818.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1378_o": {
          "hide_name": 0,
          "bits": [ 4726, 4727, 4728, 4729, 4730, 4731, 4732, 4733 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1378_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3819.14-3819.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1379_o": {
          "hide_name": 0,
          "bits": [ 4734 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1379_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3820.8-3820.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1381_o": {
          "hide_name": 0,
          "bits": [ 4735 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1381_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3821.8-3821.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1382_o": {
          "hide_name": 0,
          "bits": [ 4736, 4737, 4738, 4739, 4740, 4741, 4742, 4743 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1382_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3822.14-3822.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1384_o": {
          "hide_name": 0,
          "bits": [ 4055 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1384_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3823.8-3823.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1386_o": {
          "hide_name": 0,
          "bits": [ 4664 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1386_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3824.8-3824.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1387_o": {
          "hide_name": 0,
          "bits": [ 4744, 4745, 4746, 4747, 4748, 4749, 4750, 4751 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1387_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3825.14-3825.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1390_o": {
          "hide_name": 0,
          "bits": [ 4667 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1390_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3826.8-3826.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1392_o": {
          "hide_name": 0,
          "bits": [ 4752 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1392_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3827.8-3827.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1394_o": {
          "hide_name": 0,
          "bits": [ 4061 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1394_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3828.8-3828.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1395_o": {
          "hide_name": 0,
          "bits": [ 4753, 4754, 4755, 4756, 4757, 4758, 4759, 4760 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1395_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3829.14-3829.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1396_o": {
          "hide_name": 0,
          "bits": [ 4761, 4762, 4763, 4764, 4765, 4766, 4767, 4768 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1396_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3830.14-3830.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1397_o": {
          "hide_name": 0,
          "bits": [ 4060 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1397_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3831.8-3831.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1398_o": {
          "hide_name": 0,
          "bits": [ 4663 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1398_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3832.8-3832.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1399_o": {
          "hide_name": 0,
          "bits": [ 4769, 4770, 4771, 4772, 4773, 4774, 4775, 4776 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1399_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3833.14-3833.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1400_o": {
          "hide_name": 0,
          "bits": [ 4777, 4778, 4779, 4780, 4781, 4782, 4783, 4784 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1400_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3834.14-3834.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1401_o": {
          "hide_name": 0,
          "bits": [ 4665 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1401_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3835.8-3835.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1402_o": {
          "hide_name": 0,
          "bits": [ 4666 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1402_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3836.8-3836.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1403_o": {
          "hide_name": 0,
          "bits": [ 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1403_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3837.14-3837.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1404_o": {
          "hide_name": 0,
          "bits": [ 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1404_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3838.14-3838.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1405_o": {
          "hide_name": 0,
          "bits": [ 4668 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1405_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3839.8-3839.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1406_o": {
          "hide_name": 0,
          "bits": [ 4669 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1406_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3840.8-3840.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1407_o": {
          "hide_name": 0,
          "bits": [ 4670 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1407_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3841.8-3841.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1408_o": {
          "hide_name": 0,
          "bits": [ 4670 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1408_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3842.8-3842.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1410_o": {
          "hide_name": 0,
          "bits": [ 4667 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1410_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3843.8-3843.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1411_o": {
          "hide_name": 0,
          "bits": [ 4279 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1411_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3844.8-3844.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1412_o": {
          "hide_name": 0,
          "bits": [ 4281 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1412_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3845.8-3845.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1414_o": {
          "hide_name": 0,
          "bits": [ 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1414_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3846.14-3846.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1415_o": {
          "hide_name": 0,
          "bits": [ 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1415_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3847.14-3847.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1416_o": {
          "hide_name": 0,
          "bits": [ 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1416_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3848.14-3848.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1417_o": {
          "hide_name": 0,
          "bits": [ 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1417_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3849.14-3849.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1418_o": {
          "hide_name": 0,
          "bits": [ 4785, 4786, 4787, 4788, 4789, 4790, 4791, 4792, 4793 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1418_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3850.14-3850.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1419_o": {
          "hide_name": 0,
          "bits": [ 4794, 4795, 4796, 4797, 4798, 4799, 4800, 4801, 4802 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1419_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3851.14-3851.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1420_o": {
          "hide_name": 0,
          "bits": [ 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1420_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3852.14-3852.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1421_o": {
          "hide_name": 0,
          "bits": [ 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1421_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3853.14-3853.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1422_o": {
          "hide_name": 0,
          "bits": [ 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1422_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3854.14-3854.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1423_o": {
          "hide_name": 0,
          "bits": [ 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1423_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3855.14-3855.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1424_o": {
          "hide_name": 0,
          "bits": [ 4803, 4804, 4805, 4806, 4807, 4808, 4809, 4810, 4811 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1424_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3856.14-3856.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1425_o": {
          "hide_name": 0,
          "bits": [ 4812, 4813, 4814, 4815, 4816, 4817, 4818, 4819, 4820 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1425_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3857.14-3857.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1427_o": {
          "hide_name": 0,
          "bits": [ 3772, 3773, 3774, 3775, 3776, 3777, 3778, 3779, 3780 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1427_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3858.14-3858.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1429_o": {
          "hide_name": 0,
          "bits": [ 3782, 3783, 3784, 3785, 3786, 3787, 3788, 3789, 3790 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1429_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3859.14-3859.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1433_o": {
          "hide_name": 0,
          "bits": [ 4671 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1433_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3860.8-3860.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1434_o": {
          "hide_name": 0,
          "bits": [ 4284 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1434_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3861.8-3861.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1438_o": {
          "hide_name": 0,
          "bits": [ 4672 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1438_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3862.8-3862.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1439_o": {
          "hide_name": 0,
          "bits": [ 4286 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1439_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3863.8-3863.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1441_q": {
          "hide_name": 0,
          "bits": [ 3751 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1441_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3864.7-3864.14"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1442_q": {
          "hide_name": 0,
          "bits": [ 3753 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1442_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3865.7-3865.14"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1443_q": {
          "hide_name": 0,
          "bits": [ 4678 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1443_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3866.7-3866.14"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1444_q": {
          "hide_name": 0,
          "bits": [ 4662 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1444_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3867.7-3867.14"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1445_q": {
          "hide_name": 0,
          "bits": [ 4051 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1445_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3868.7-3868.14"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1446_q": {
          "hide_name": 0,
          "bits": [ 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1446_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3869.13-3869.20"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1447_q": {
          "hide_name": 0,
          "bits": [ 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1447_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3870.13-3870.20"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1448_q": {
          "hide_name": 0,
          "bits": [ 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1448_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3871.13-3871.20"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.n1449_q": {
          "hide_name": 0,
          "bits": [ 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 n1449_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3872.13-3872.20"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.next_adapt_on_overflow": {
          "hide_name": 0,
          "bits": [ 3749 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 next_adapt_on_overflow",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3745.8-3745.30"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.next_adaptive_strb": {
          "hide_name": 0,
          "bits": [ 4677 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 next_adaptive_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3765.8-3765.26"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.next_delta_steps": {
          "hide_name": 0,
          "bits": [ 3754, 3755, 3756, 3757, 3758, 3759, 3760, 3761 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 next_delta_steps",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3770.14-3770.30"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.next_delta_steps_strb": {
          "hide_name": 0,
          "bits": [ 4675 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 next_delta_steps_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3767.8-3767.29"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.next_is_empty_interval": {
          "hide_name": 0,
          "bits": [ 3752 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 next_is_empty_interval",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3772.8-3772.30"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.next_prev_delta_steps": {
          "hide_name": 0,
          "bits": [ 3763, 3764, 3765, 3766, 3767, 3768, 3769, 3770 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 next_prev_delta_steps",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3771.14-3771.35"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.next_steps_to_lower_v": {
          "hide_name": 0,
          "bits": [ 3782, 3783, 3784, 3785, 3786, 3787, 3788, 3789, 3790 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 next_steps_to_lower_v",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3769.14-3769.35"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.next_steps_to_upper_v": {
          "hide_name": 0,
          "bits": [ 3772, 3773, 3774, 3775, 3776, 3777, 3778, 3779, 3780 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 next_steps_to_upper_v",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3768.14-3768.35"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.next_widen_threshold_strb": {
          "hide_name": 0,
          "bits": [ 4676 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 next_widen_threshold_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3766.8-3766.33"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.overflow_strb_i": {
          "hide_name": 0,
          "bits": [ 3984 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 overflow_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3722.11-3722.26"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.prev_delta_steps": {
          "hide_name": 0,
          "bits": [ 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 prev_delta_steps",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3757.14-3757.30"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.reset_delta": {
          "hide_name": 0,
          "bits": [ 4055 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 reset_delta",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3742.8-3742.19"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.reset_i": {
          "hide_name": 0,
          "bits": [ 3334 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3720.11-3720.18"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_i": {
          "hide_name": 0,
          "bits": [ 4278 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3724.11-3724.18"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1339.11-1339.18"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.curr_time_i": {
          "hide_name": 0,
          "bits": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 curr_time_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1342.18-1342.29"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.end_of_window_logic_carry": {
          "hide_name": 0,
          "bits": [ 251, 327, 403, 479, 555, 631, 707, 783, 859, 935, 1011, 1087, 1163, 1239, 1315 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 end_of_window_logic_carry",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1485.14-1485.39"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.end_of_window_logic_virt_win_end": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 end_of_window_logic_virt_win_end",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1484.15-1484.47"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2069_o": {
          "hide_name": 0,
          "bits": [ 4822, 4823, 4824, 4825, 4826, 4827, 4828, 4829, 4830, 4831, 4832, 4833, 4834, 4835, 4836 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2069_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1357.15-1357.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2070_o": {
          "hide_name": 0,
          "bits": [ 3716, 3717 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2070_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1358.14-1358.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2071_o": {
          "hide_name": 0,
          "bits": [ 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2071_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1359.15-1359.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2072_o": {
          "hide_name": 0,
          "bits": [ 3734 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2072_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1360.8-1360.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2073_o": {
          "hide_name": 0,
          "bits": [ 3711, 3712 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2073_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1361.14-1361.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2074_o": {
          "hide_name": 0,
          "bits": [ 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2074_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1362.15-1362.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2075_o": {
          "hide_name": 0,
          "bits": [ 3735 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2075_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1363.8-1363.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2076_o": {
          "hide_name": 0,
          "bits": [ 3706, 3707 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2076_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1364.14-1364.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2077_o": {
          "hide_name": 0,
          "bits": [ 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2077_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1365.15-1365.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2078_o": {
          "hide_name": 0,
          "bits": [ 3736 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2078_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1366.8-1366.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2079_o": {
          "hide_name": 0,
          "bits": [ 3701, 3702 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2079_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1367.14-1367.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2080_o": {
          "hide_name": 0,
          "bits": [ 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2080_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1368.15-1368.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2081_o": {
          "hide_name": 0,
          "bits": [ 3737 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2081_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1369.8-1369.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2082_o": {
          "hide_name": 0,
          "bits": [ 3696, 3697 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2082_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1370.14-1370.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2083_o": {
          "hide_name": 0,
          "bits": [ 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2083_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1371.15-1371.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2084_o": {
          "hide_name": 0,
          "bits": [ 3738 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2084_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1372.8-1372.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2085_o": {
          "hide_name": 0,
          "bits": [ 3691, 3692 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2085_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1373.14-1373.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2086_o": {
          "hide_name": 0,
          "bits": [ 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2086_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1374.15-1374.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2087_o": {
          "hide_name": 0,
          "bits": [ 3739 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2087_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1375.8-1375.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2088_o": {
          "hide_name": 0,
          "bits": [ 3686, 3687 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2088_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1376.14-1376.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2089_o": {
          "hide_name": 0,
          "bits": [ 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2089_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1377.15-1377.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2090_o": {
          "hide_name": 0,
          "bits": [ 3740 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2090_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1378.8-1378.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2091_o": {
          "hide_name": 0,
          "bits": [ 3681, 3682 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2091_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1379.14-1379.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2092_o": {
          "hide_name": 0,
          "bits": [ 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2092_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1380.15-1380.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2093_o": {
          "hide_name": 0,
          "bits": [ 3741 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2093_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1381.8-1381.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2094_o": {
          "hide_name": 0,
          "bits": [ 3676, 3677 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2094_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1382.14-1382.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2095_o": {
          "hide_name": 0,
          "bits": [ 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2095_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1383.15-1383.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2096_o": {
          "hide_name": 0,
          "bits": [ 3742 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2096_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1384.8-1384.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2097_o": {
          "hide_name": 0,
          "bits": [ 3671, 3672 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2097_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1385.14-1385.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2098_o": {
          "hide_name": 0,
          "bits": [ 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2098_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1386.15-1386.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2099_o": {
          "hide_name": 0,
          "bits": [ 3743 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2099_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1387.8-1387.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2100_o": {
          "hide_name": 0,
          "bits": [ 3666, 3667 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2100_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1388.14-1388.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2101_o": {
          "hide_name": 0,
          "bits": [ 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2101_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1389.15-1389.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2102_o": {
          "hide_name": 0,
          "bits": [ 3744 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2102_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1390.8-1390.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2103_o": {
          "hide_name": 0,
          "bits": [ 3661, 3662 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2103_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1391.14-1391.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2104_o": {
          "hide_name": 0,
          "bits": [ 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2104_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1392.15-1392.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2105_o": {
          "hide_name": 0,
          "bits": [ 3745 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2105_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1393.8-1393.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2106_o": {
          "hide_name": 0,
          "bits": [ 3656, 3657 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2106_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1394.14-1394.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2107_o": {
          "hide_name": 0,
          "bits": [ 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2107_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1395.15-1395.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2108_o": {
          "hide_name": 0,
          "bits": [ 3746 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2108_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1396.8-1396.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2109_o": {
          "hide_name": 0,
          "bits": [ 3651, 3652 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2109_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1397.14-1397.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2110_o": {
          "hide_name": 0,
          "bits": [ 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2110_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1398.15-1398.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2111_o": {
          "hide_name": 0,
          "bits": [ 3747 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2111_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1399.8-1399.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2112_o": {
          "hide_name": 0,
          "bits": [ 4660 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2112_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1400.8-1400.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2114_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2114_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1401.15-1401.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2115_o": {
          "hide_name": 0,
          "bits": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2115_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1402.15-1402.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2116_o": {
          "hide_name": 0,
          "bits": [ 3235 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2116_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1403.8-1403.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2118_o": {
          "hide_name": 0,
          "bits": [ 3716, 3717 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2118_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1404.14-1404.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2119_o": {
          "hide_name": 0,
          "bits": [ 4837, 4838 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2119_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1405.14-1405.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2120_o": {
          "hide_name": 0,
          "bits": [ 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2120_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1406.15-1406.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2121_o": {
          "hide_name": 0,
          "bits": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2121_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1407.15-1407.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2122_o": {
          "hide_name": 0,
          "bits": [ 3232 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2122_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1408.8-1408.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2124_o": {
          "hide_name": 0,
          "bits": [ 3711, 3712 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2124_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1409.14-1409.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2125_o": {
          "hide_name": 0,
          "bits": [ 4839, 4840 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2125_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1410.14-1410.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2126_o": {
          "hide_name": 0,
          "bits": [ 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2126_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1411.15-1411.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2127_o": {
          "hide_name": 0,
          "bits": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2127_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1412.15-1412.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2128_o": {
          "hide_name": 0,
          "bits": [ 3229 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2128_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1413.8-1413.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2130_o": {
          "hide_name": 0,
          "bits": [ 3706, 3707 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2130_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1414.14-1414.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2131_o": {
          "hide_name": 0,
          "bits": [ 4841, 4842 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2131_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1415.14-1415.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2132_o": {
          "hide_name": 0,
          "bits": [ 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2132_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1416.15-1416.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2133_o": {
          "hide_name": 0,
          "bits": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2133_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1417.15-1417.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2134_o": {
          "hide_name": 0,
          "bits": [ 3226 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2134_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1418.8-1418.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2136_o": {
          "hide_name": 0,
          "bits": [ 3701, 3702 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2136_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1419.14-1419.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2137_o": {
          "hide_name": 0,
          "bits": [ 4843, 4844 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2137_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1420.14-1420.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2138_o": {
          "hide_name": 0,
          "bits": [ 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2138_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1421.15-1421.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2139_o": {
          "hide_name": 0,
          "bits": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2139_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1422.15-1422.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2140_o": {
          "hide_name": 0,
          "bits": [ 3223 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2140_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1423.8-1423.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2142_o": {
          "hide_name": 0,
          "bits": [ 3696, 3697 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2142_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1424.14-1424.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2143_o": {
          "hide_name": 0,
          "bits": [ 4845, 4846 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2143_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1425.14-1425.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2144_o": {
          "hide_name": 0,
          "bits": [ 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2144_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1426.15-1426.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2145_o": {
          "hide_name": 0,
          "bits": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2145_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1427.15-1427.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2146_o": {
          "hide_name": 0,
          "bits": [ 3220 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2146_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1428.8-1428.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2148_o": {
          "hide_name": 0,
          "bits": [ 3691, 3692 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2148_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1429.14-1429.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2149_o": {
          "hide_name": 0,
          "bits": [ 4847, 4848 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2149_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1430.14-1430.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2150_o": {
          "hide_name": 0,
          "bits": [ 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2150_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1431.15-1431.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2151_o": {
          "hide_name": 0,
          "bits": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2151_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1432.15-1432.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2152_o": {
          "hide_name": 0,
          "bits": [ 3217 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2152_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1433.8-1433.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2154_o": {
          "hide_name": 0,
          "bits": [ 3686, 3687 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2154_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1434.14-1434.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2155_o": {
          "hide_name": 0,
          "bits": [ 4849, 4850 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2155_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1435.14-1435.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2156_o": {
          "hide_name": 0,
          "bits": [ 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2156_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1436.15-1436.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2157_o": {
          "hide_name": 0,
          "bits": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2157_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1437.15-1437.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2158_o": {
          "hide_name": 0,
          "bits": [ 3214 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2158_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1438.8-1438.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2160_o": {
          "hide_name": 0,
          "bits": [ 3681, 3682 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2160_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1439.14-1439.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2161_o": {
          "hide_name": 0,
          "bits": [ 4851, 4852 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2161_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1440.14-1440.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2162_o": {
          "hide_name": 0,
          "bits": [ 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2162_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1441.15-1441.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2163_o": {
          "hide_name": 0,
          "bits": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2163_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1442.15-1442.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2164_o": {
          "hide_name": 0,
          "bits": [ 3211 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2164_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1443.8-1443.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2166_o": {
          "hide_name": 0,
          "bits": [ 3676, 3677 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2166_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1444.14-1444.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2167_o": {
          "hide_name": 0,
          "bits": [ 4853, 4854 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2167_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1445.14-1445.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2168_o": {
          "hide_name": 0,
          "bits": [ 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2168_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1446.15-1446.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2169_o": {
          "hide_name": 0,
          "bits": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2169_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1447.15-1447.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2170_o": {
          "hide_name": 0,
          "bits": [ 3208 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2170_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1448.8-1448.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2172_o": {
          "hide_name": 0,
          "bits": [ 3671, 3672 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2172_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1449.14-1449.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2173_o": {
          "hide_name": 0,
          "bits": [ 4855, 4856 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2173_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1450.14-1450.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2174_o": {
          "hide_name": 0,
          "bits": [ 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2174_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1451.15-1451.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2175_o": {
          "hide_name": 0,
          "bits": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2175_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1452.15-1452.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2176_o": {
          "hide_name": 0,
          "bits": [ 3205 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2176_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1453.8-1453.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2178_o": {
          "hide_name": 0,
          "bits": [ 3666, 3667 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2178_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1454.14-1454.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2179_o": {
          "hide_name": 0,
          "bits": [ 4857, 4858 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2179_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1455.14-1455.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2180_o": {
          "hide_name": 0,
          "bits": [ 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2180_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1456.15-1456.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2181_o": {
          "hide_name": 0,
          "bits": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2181_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1457.15-1457.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2182_o": {
          "hide_name": 0,
          "bits": [ 3202 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2182_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1458.8-1458.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2184_o": {
          "hide_name": 0,
          "bits": [ 3661, 3662 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2184_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1459.14-1459.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2185_o": {
          "hide_name": 0,
          "bits": [ 4859, 4860 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2185_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1460.14-1460.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2186_o": {
          "hide_name": 0,
          "bits": [ 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2186_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1461.15-1461.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2187_o": {
          "hide_name": 0,
          "bits": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2187_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1462.15-1462.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2188_o": {
          "hide_name": 0,
          "bits": [ 3199 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2188_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1463.8-1463.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2190_o": {
          "hide_name": 0,
          "bits": [ 3656, 3657 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2190_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1464.14-1464.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2191_o": {
          "hide_name": 0,
          "bits": [ 4861, 4862 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2191_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1465.14-1465.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2192_o": {
          "hide_name": 0,
          "bits": [ 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2192_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1466.15-1466.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2193_o": {
          "hide_name": 0,
          "bits": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2193_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1467.15-1467.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2194_o": {
          "hide_name": 0,
          "bits": [ 3196 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2194_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1468.8-1468.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2196_o": {
          "hide_name": 0,
          "bits": [ 3651, 3652 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2196_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1469.14-1469.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2197_o": {
          "hide_name": 0,
          "bits": [ 4863, 4864 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2197_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1470.14-1470.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2198_o": {
          "hide_name": 0,
          "bits": [ 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2198_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1471.15-1471.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2199_o": {
          "hide_name": 0,
          "bits": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2199_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1472.15-1472.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2200_o": {
          "hide_name": 0,
          "bits": [ 3193 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2200_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1473.8-1473.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2202_o": {
          "hide_name": 0,
          "bits": [ 3646, 3647 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2202_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1474.14-1474.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2203_o": {
          "hide_name": 0,
          "bits": [ 4865, 4866 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2203_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1475.14-1475.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2204_o": {
          "hide_name": 0,
          "bits": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2204_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1476.16-1476.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2206_o": {
          "hide_name": 0,
          "bits": [ 4837, 4838, 4839, 4840, 4841, 4842, 4843, 4844, 4845, 4846, 4847, 4848, 4849, 4850, 4851, 4852, 4853, 4854, 4855, 4856, 4857, 4858, 4859, 4860, 4861, 4862, 4863, 4864, 4865, 4866 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2206_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1478.15-1478.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2207_o": {
          "hide_name": 0,
          "bits": [ 4278, 4660, 3716, 3717, 3711, 3712, 3706, 3707, 3701, 3702, 3696, 3697, 3691, 3692, 3686, 3687, 3681, 3682, 3676, 3677, 3671, 3672, 3666, 3667, 3661, 3662, 3656, 3657, 3651, 3652 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2207_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1479.15-1479.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2208_o": {
          "hide_name": 0,
          "bits": [ 3713, 3714, 3708, 3709, 3703, 3704, 3698, 3699, 3693, 3694, 3688, 3689, 3683, 3684, 3678, 3679, 3673, 3674, 3668, 3669, 3663, 3664, 3658, 3659, 3653, 3654, 3648, 3649, 3643, 3644 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2208_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1480.15-1480.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2209_o": {
          "hide_name": 0,
          "bits": [ "0", 3734, 3735, 3736, 3737, 3738, 3739, 3740, 3741, 3742, 3743, 3744, 3745, 3746, 3747 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2209_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1481.15-1481.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2210_o": {
          "hide_name": 0,
          "bits": [ 3718, 3719, 3720, 3721, 3722, 3723, 3724, 3725, 3726, 3727, 3728, 3729, 3730, 3731, 3732 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2210_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1482.15-1482.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2213_o": {
          "hide_name": 0,
          "bits": [ 4821 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2213_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1483.8-1483.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2219_o": {
          "hide_name": 0,
          "bits": [ 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2219_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1486.15-1486.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2220_o": {
          "hide_name": 0,
          "bits": [ 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2220_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1487.15-1487.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2221_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2221_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1488.15-1488.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2222_o": {
          "hide_name": 0,
          "bits": [ 3734 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2222_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1489.8-1489.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2224_o": {
          "hide_name": 0,
          "bits": [ 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2224_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1490.16-1490.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2225_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2225_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1491.16-1491.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2226_o": {
          "hide_name": 0,
          "bits": [ 1888 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2226_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1492.8-1492.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2227_o": {
          "hide_name": 0,
          "bits": [ 1315 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2227_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1493.8-1493.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2228_o": {
          "hide_name": 0,
          "bits": [ 251, 327, 403, 479, 555, 631, 707, 783, 859, 935, 1011, 1087, 1163, 1239 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2228_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1494.15-1494.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2229_o": {
          "hide_name": 0,
          "bits": [ 251, 327, 403, 479, 555, 631, 707, 783, 859, 935, 1011, 1087, 1163, 1239, 1315 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2229_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1495.15-1495.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2230_o": {
          "hide_name": 0,
          "bits": [ 1315 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2230_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1496.8-1496.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2231_o": {
          "hide_name": 0,
          "bits": [ 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2231_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1497.16-1497.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2232_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2232_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1498.16-1498.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2233_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2233_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1499.15-1499.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2234_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2234_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1500.15-1500.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2235_o": {
          "hide_name": 0,
          "bits": [ 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2235_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1501.15-1501.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2236_o": {
          "hide_name": 0,
          "bits": [ 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2236_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1502.15-1502.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2237_o": {
          "hide_name": 0,
          "bits": [ 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2237_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1503.15-1503.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2238_o": {
          "hide_name": 0,
          "bits": [ 3735 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2238_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1504.8-1504.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2240_o": {
          "hide_name": 0,
          "bits": [ 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2240_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1505.16-1505.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2241_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2241_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1506.16-1506.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2242_o": {
          "hide_name": 0,
          "bits": [ 1945 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2242_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1507.8-1507.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2243_o": {
          "hide_name": 0,
          "bits": [ 1239 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2243_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1508.8-1508.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2244_o": {
          "hide_name": 0,
          "bits": [ 251, 327, 403, 479, 555, 631, 707, 783, 859, 935, 1011, 1087, 1163 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2244_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1509.15-1509.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2245_o": {
          "hide_name": 0,
          "bits": [ 251, 327, 403, 479, 555, 631, 707, 783, 859, 935, 1011, 1087, 1163, 1239, 1315 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2245_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1510.15-1510.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2246_o": {
          "hide_name": 0,
          "bits": [ 1239 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2246_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1511.8-1511.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2247_o": {
          "hide_name": 0,
          "bits": [ 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2247_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1512.16-1512.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2248_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2248_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1513.16-1513.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2249_o": {
          "hide_name": 0,
          "bits": [ 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2249_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1514.15-1514.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2250_o": {
          "hide_name": 0,
          "bits": [ 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2250_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1515.15-1515.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2251_o": {
          "hide_name": 0,
          "bits": [ 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2251_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1516.15-1516.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2252_o": {
          "hide_name": 0,
          "bits": [ 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2252_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1517.15-1517.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2253_o": {
          "hide_name": 0,
          "bits": [ 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2253_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1518.15-1518.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2254_o": {
          "hide_name": 0,
          "bits": [ 3736 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2254_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1519.8-1519.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2256_o": {
          "hide_name": 0,
          "bits": [ 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2256_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1520.16-1520.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2257_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2257_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1521.16-1521.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2258_o": {
          "hide_name": 0,
          "bits": [ 2002 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2258_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1522.8-1522.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2259_o": {
          "hide_name": 0,
          "bits": [ 1163 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2259_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1523.8-1523.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2260_o": {
          "hide_name": 0,
          "bits": [ 251, 327, 403, 479, 555, 631, 707, 783, 859, 935, 1011, 1087 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2260_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1524.15-1524.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2261_o": {
          "hide_name": 0,
          "bits": [ 251, 327, 403, 479, 555, 631, 707, 783, 859, 935, 1011, 1087, 1163, 1239, 1315 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2261_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1525.15-1525.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2262_o": {
          "hide_name": 0,
          "bits": [ 1163 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2262_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1526.8-1526.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2263_o": {
          "hide_name": 0,
          "bits": [ 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2263_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1527.16-1527.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2264_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2264_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1528.16-1528.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2265_o": {
          "hide_name": 0,
          "bits": [ 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2265_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1529.15-1529.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2266_o": {
          "hide_name": 0,
          "bits": [ 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2266_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1530.15-1530.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2267_o": {
          "hide_name": 0,
          "bits": [ 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2267_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1531.15-1531.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2268_o": {
          "hide_name": 0,
          "bits": [ 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2268_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1532.15-1532.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2269_o": {
          "hide_name": 0,
          "bits": [ 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2269_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1533.15-1533.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2270_o": {
          "hide_name": 0,
          "bits": [ 3737 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2270_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1534.8-1534.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2272_o": {
          "hide_name": 0,
          "bits": [ 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2272_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1535.16-1535.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2273_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2273_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1536.16-1536.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2274_o": {
          "hide_name": 0,
          "bits": [ 2059 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2274_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1537.8-1537.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2275_o": {
          "hide_name": 0,
          "bits": [ 1087 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2275_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1538.8-1538.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2276_o": {
          "hide_name": 0,
          "bits": [ 251, 327, 403, 479, 555, 631, 707, 783, 859, 935, 1011 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2276_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1539.15-1539.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2277_o": {
          "hide_name": 0,
          "bits": [ 251, 327, 403, 479, 555, 631, 707, 783, 859, 935, 1011, 1087, 1163, 1239, 1315 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2277_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1540.15-1540.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2278_o": {
          "hide_name": 0,
          "bits": [ 1087 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2278_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1541.8-1541.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2279_o": {
          "hide_name": 0,
          "bits": [ 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2279_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1542.16-1542.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2280_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2280_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1543.16-1543.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2281_o": {
          "hide_name": 0,
          "bits": [ 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2281_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1544.15-1544.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2282_o": {
          "hide_name": 0,
          "bits": [ 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2282_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1545.15-1545.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2283_o": {
          "hide_name": 0,
          "bits": [ 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2283_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1546.15-1546.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2284_o": {
          "hide_name": 0,
          "bits": [ 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2284_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1547.15-1547.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2285_o": {
          "hide_name": 0,
          "bits": [ 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2285_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1548.15-1548.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2286_o": {
          "hide_name": 0,
          "bits": [ 3738 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2286_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1549.8-1549.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2288_o": {
          "hide_name": 0,
          "bits": [ 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2288_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1550.16-1550.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2289_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2289_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1551.16-1551.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2290_o": {
          "hide_name": 0,
          "bits": [ 2116 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2290_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1552.8-1552.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2291_o": {
          "hide_name": 0,
          "bits": [ 1011 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2291_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1553.8-1553.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2292_o": {
          "hide_name": 0,
          "bits": [ 251, 327, 403, 479, 555, 631, 707, 783, 859, 935 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2292_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1554.14-1554.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2293_o": {
          "hide_name": 0,
          "bits": [ 251, 327, 403, 479, 555, 631, 707, 783, 859, 935, 1011, 1087, 1163, 1239, 1315 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2293_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1555.15-1555.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2294_o": {
          "hide_name": 0,
          "bits": [ 1011 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2294_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1556.8-1556.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2295_o": {
          "hide_name": 0,
          "bits": [ 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2295_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1557.16-1557.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2296_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2296_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1558.16-1558.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2297_o": {
          "hide_name": 0,
          "bits": [ 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2297_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1559.15-1559.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2298_o": {
          "hide_name": 0,
          "bits": [ 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2298_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1560.15-1560.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2299_o": {
          "hide_name": 0,
          "bits": [ 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2299_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1561.15-1561.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2300_o": {
          "hide_name": 0,
          "bits": [ 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2300_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1562.15-1562.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2301_o": {
          "hide_name": 0,
          "bits": [ 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2301_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1563.15-1563.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2302_o": {
          "hide_name": 0,
          "bits": [ 3739 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2302_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1564.8-1564.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2304_o": {
          "hide_name": 0,
          "bits": [ 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2304_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1565.16-1565.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2305_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2305_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1566.16-1566.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2306_o": {
          "hide_name": 0,
          "bits": [ 2173 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2306_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1567.8-1567.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2307_o": {
          "hide_name": 0,
          "bits": [ 935 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2307_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1568.8-1568.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2308_o": {
          "hide_name": 0,
          "bits": [ 251, 327, 403, 479, 555, 631, 707, 783, 859 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2308_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1569.14-1569.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2309_o": {
          "hide_name": 0,
          "bits": [ 251, 327, 403, 479, 555, 631, 707, 783, 859, 935, 1011, 1087, 1163, 1239, 1315 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2309_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1570.15-1570.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2310_o": {
          "hide_name": 0,
          "bits": [ 935 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2310_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1571.8-1571.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2311_o": {
          "hide_name": 0,
          "bits": [ 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2311_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1572.16-1572.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2312_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2312_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1573.16-1573.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2313_o": {
          "hide_name": 0,
          "bits": [ 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2313_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1574.15-1574.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2314_o": {
          "hide_name": 0,
          "bits": [ 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2314_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1575.15-1575.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2315_o": {
          "hide_name": 0,
          "bits": [ 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2315_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1576.15-1576.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2316_o": {
          "hide_name": 0,
          "bits": [ 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2316_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1577.15-1577.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2317_o": {
          "hide_name": 0,
          "bits": [ 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2317_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1578.15-1578.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2318_o": {
          "hide_name": 0,
          "bits": [ 3740 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2318_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1579.8-1579.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2320_o": {
          "hide_name": 0,
          "bits": [ 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2320_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1580.16-1580.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2321_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2321_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1581.16-1581.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2322_o": {
          "hide_name": 0,
          "bits": [ 2230 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2322_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1582.8-1582.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2323_o": {
          "hide_name": 0,
          "bits": [ 859 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2323_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1583.8-1583.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2324_o": {
          "hide_name": 0,
          "bits": [ 251, 327, 403, 479, 555, 631, 707, 783 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2324_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1584.14-1584.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2325_o": {
          "hide_name": 0,
          "bits": [ 251, 327, 403, 479, 555, 631, 707, 783, 859, 935, 1011, 1087, 1163, 1239, 1315 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2325_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1585.15-1585.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2326_o": {
          "hide_name": 0,
          "bits": [ 859 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2326_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1586.8-1586.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2327_o": {
          "hide_name": 0,
          "bits": [ 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2327_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1587.16-1587.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2328_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2328_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1588.16-1588.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2329_o": {
          "hide_name": 0,
          "bits": [ 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2329_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1589.15-1589.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2330_o": {
          "hide_name": 0,
          "bits": [ 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2330_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1590.15-1590.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2331_o": {
          "hide_name": 0,
          "bits": [ 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2331_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1591.15-1591.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2332_o": {
          "hide_name": 0,
          "bits": [ 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2332_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1592.15-1592.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2333_o": {
          "hide_name": 0,
          "bits": [ 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2333_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1593.15-1593.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2334_o": {
          "hide_name": 0,
          "bits": [ 3741 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2334_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1594.8-1594.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2336_o": {
          "hide_name": 0,
          "bits": [ 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2336_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1595.16-1595.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2337_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2337_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1596.16-1596.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2338_o": {
          "hide_name": 0,
          "bits": [ 2287 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2338_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1597.8-1597.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2339_o": {
          "hide_name": 0,
          "bits": [ 783 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2339_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1598.8-1598.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2340_o": {
          "hide_name": 0,
          "bits": [ 251, 327, 403, 479, 555, 631, 707 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2340_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1599.14-1599.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2341_o": {
          "hide_name": 0,
          "bits": [ 251, 327, 403, 479, 555, 631, 707, 783, 859, 935, 1011, 1087, 1163, 1239, 1315 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2341_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1600.15-1600.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2342_o": {
          "hide_name": 0,
          "bits": [ 783 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2342_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1601.8-1601.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2343_o": {
          "hide_name": 0,
          "bits": [ 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2343_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1602.16-1602.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2344_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2344_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1603.16-1603.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2345_o": {
          "hide_name": 0,
          "bits": [ 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2345_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1604.15-1604.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2346_o": {
          "hide_name": 0,
          "bits": [ 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2346_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1605.15-1605.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2347_o": {
          "hide_name": 0,
          "bits": [ 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2347_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1606.15-1606.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2348_o": {
          "hide_name": 0,
          "bits": [ 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2348_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1607.15-1607.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2349_o": {
          "hide_name": 0,
          "bits": [ 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2349_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1608.15-1608.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2350_o": {
          "hide_name": 0,
          "bits": [ 3742 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2350_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1609.8-1609.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2352_o": {
          "hide_name": 0,
          "bits": [ 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2352_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1610.16-1610.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2353_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2353_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1611.16-1611.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2354_o": {
          "hide_name": 0,
          "bits": [ 2344 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2354_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1612.8-1612.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2355_o": {
          "hide_name": 0,
          "bits": [ 707 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2355_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1613.8-1613.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2356_o": {
          "hide_name": 0,
          "bits": [ 251, 327, 403, 479, 555, 631 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2356_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1614.14-1614.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2357_o": {
          "hide_name": 0,
          "bits": [ 251, 327, 403, 479, 555, 631, 707, 783, 859, 935, 1011, 1087, 1163, 1239, 1315 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2357_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1615.15-1615.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2358_o": {
          "hide_name": 0,
          "bits": [ 707 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2358_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1616.8-1616.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2359_o": {
          "hide_name": 0,
          "bits": [ 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2359_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1617.16-1617.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2360_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2360_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1618.16-1618.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2361_o": {
          "hide_name": 0,
          "bits": [ 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2361_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1619.15-1619.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2362_o": {
          "hide_name": 0,
          "bits": [ 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2362_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1620.15-1620.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2363_o": {
          "hide_name": 0,
          "bits": [ 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2363_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1621.15-1621.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2364_o": {
          "hide_name": 0,
          "bits": [ 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2364_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1622.15-1622.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2365_o": {
          "hide_name": 0,
          "bits": [ 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2365_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1623.15-1623.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2366_o": {
          "hide_name": 0,
          "bits": [ 3743 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2366_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1624.8-1624.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2368_o": {
          "hide_name": 0,
          "bits": [ 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2368_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1625.15-1625.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2369_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2369_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1626.16-1626.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2370_o": {
          "hide_name": 0,
          "bits": [ 2401 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2370_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1627.8-1627.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2371_o": {
          "hide_name": 0,
          "bits": [ 631 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2371_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1628.8-1628.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2372_o": {
          "hide_name": 0,
          "bits": [ 251, 327, 403, 479, 555 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2372_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1629.14-1629.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2373_o": {
          "hide_name": 0,
          "bits": [ 251, 327, 403, 479, 555, 631, 707, 783, 859, 935, 1011, 1087, 1163, 1239, 1315 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2373_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1630.15-1630.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2374_o": {
          "hide_name": 0,
          "bits": [ 631 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2374_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1631.8-1631.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2375_o": {
          "hide_name": 0,
          "bits": [ 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2375_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1632.15-1632.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2376_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2376_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1633.16-1633.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2377_o": {
          "hide_name": 0,
          "bits": [ 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2377_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1634.15-1634.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2378_o": {
          "hide_name": 0,
          "bits": [ 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2378_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1635.15-1635.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2379_o": {
          "hide_name": 0,
          "bits": [ 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2379_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1636.15-1636.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2380_o": {
          "hide_name": 0,
          "bits": [ 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2380_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1637.15-1637.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2381_o": {
          "hide_name": 0,
          "bits": [ 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2381_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1638.15-1638.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2382_o": {
          "hide_name": 0,
          "bits": [ 3744 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2382_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1639.8-1639.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2384_o": {
          "hide_name": 0,
          "bits": [ 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2384_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1640.15-1640.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2385_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2385_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1641.16-1641.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2386_o": {
          "hide_name": 0,
          "bits": [ 2458 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2386_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1642.8-1642.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2387_o": {
          "hide_name": 0,
          "bits": [ 555 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2387_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1643.8-1643.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2388_o": {
          "hide_name": 0,
          "bits": [ 251, 327, 403, 479 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2388_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1644.14-1644.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2389_o": {
          "hide_name": 0,
          "bits": [ 251, 327, 403, 479, 555, 631, 707, 783, 859, 935, 1011, 1087, 1163, 1239, 1315 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2389_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1645.15-1645.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2390_o": {
          "hide_name": 0,
          "bits": [ 555 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2390_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1646.8-1646.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2391_o": {
          "hide_name": 0,
          "bits": [ 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2391_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1647.15-1647.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2392_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2392_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1648.16-1648.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2393_o": {
          "hide_name": 0,
          "bits": [ 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2393_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1649.15-1649.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2394_o": {
          "hide_name": 0,
          "bits": [ 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2394_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1650.15-1650.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2395_o": {
          "hide_name": 0,
          "bits": [ 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2395_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1651.15-1651.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2396_o": {
          "hide_name": 0,
          "bits": [ 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2396_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1652.15-1652.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2397_o": {
          "hide_name": 0,
          "bits": [ 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2397_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1653.15-1653.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2398_o": {
          "hide_name": 0,
          "bits": [ 3745 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2398_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1654.8-1654.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2400_o": {
          "hide_name": 0,
          "bits": [ 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2400_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1655.15-1655.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2401_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2401_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1656.16-1656.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2402_o": {
          "hide_name": 0,
          "bits": [ 2515 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2402_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1657.8-1657.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2403_o": {
          "hide_name": 0,
          "bits": [ 479 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2403_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1658.8-1658.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2404_o": {
          "hide_name": 0,
          "bits": [ 251, 327, 403 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2404_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1659.14-1659.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2405_o": {
          "hide_name": 0,
          "bits": [ 251, 327, 403, 479, 555, 631, 707, 783, 859, 935, 1011, 1087, 1163, 1239, 1315 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2405_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1660.15-1660.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2406_o": {
          "hide_name": 0,
          "bits": [ 479 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2406_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1661.8-1661.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2407_o": {
          "hide_name": 0,
          "bits": [ 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2407_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1662.15-1662.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2408_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2408_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1663.16-1663.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2409_o": {
          "hide_name": 0,
          "bits": [ 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2409_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1664.15-1664.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2410_o": {
          "hide_name": 0,
          "bits": [ 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2410_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1665.15-1665.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2411_o": {
          "hide_name": 0,
          "bits": [ 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2411_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1666.15-1666.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2412_o": {
          "hide_name": 0,
          "bits": [ 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2412_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1667.15-1667.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2413_o": {
          "hide_name": 0,
          "bits": [ 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2413_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1668.15-1668.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2414_o": {
          "hide_name": 0,
          "bits": [ 3746 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2414_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1669.8-1669.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2416_o": {
          "hide_name": 0,
          "bits": [ 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2416_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1670.15-1670.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2417_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2417_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1671.16-1671.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2418_o": {
          "hide_name": 0,
          "bits": [ 2572 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2418_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1672.8-1672.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2419_o": {
          "hide_name": 0,
          "bits": [ 403 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2419_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1673.8-1673.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2420_o": {
          "hide_name": 0,
          "bits": [ 251, 327 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2420_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1674.14-1674.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2421_o": {
          "hide_name": 0,
          "bits": [ 251, 327, 403, 479, 555, 631, 707, 783, 859, 935, 1011, 1087, 1163, 1239, 1315 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2421_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1675.15-1675.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2422_o": {
          "hide_name": 0,
          "bits": [ 403 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2422_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1676.8-1676.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2423_o": {
          "hide_name": 0,
          "bits": [ 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2423_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1677.15-1677.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2424_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2424_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1678.16-1678.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2425_o": {
          "hide_name": 0,
          "bits": [ 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2425_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1679.15-1679.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2426_o": {
          "hide_name": 0,
          "bits": [ 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2426_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1680.15-1680.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2427_o": {
          "hide_name": 0,
          "bits": [ 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2427_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1681.15-1681.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2428_o": {
          "hide_name": 0,
          "bits": [ 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2428_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1682.15-1682.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2429_o": {
          "hide_name": 0,
          "bits": [ 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2429_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1683.15-1683.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2430_o": {
          "hide_name": 0,
          "bits": [ 3747 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2430_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1684.8-1684.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2432_o": {
          "hide_name": 0,
          "bits": [ 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2432_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1685.15-1685.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2433_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2433_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1686.16-1686.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2434_o": {
          "hide_name": 0,
          "bits": [ 2629 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2434_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1687.8-1687.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2435_o": {
          "hide_name": 0,
          "bits": [ 327 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2435_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1688.8-1688.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2436_o": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2436_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1689.8-1689.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2437_o": {
          "hide_name": 0,
          "bits": [ 251, 327, 403, 479, 555, 631, 707, 783, 859, 935, 1011, 1087, 1163, 1239, 1315 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2437_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1690.15-1690.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2438_o": {
          "hide_name": 0,
          "bits": [ 327 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2438_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1691.8-1691.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2439_o": {
          "hide_name": 0,
          "bits": [ 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2439_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1692.15-1692.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2440_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2440_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1693.16-1693.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2441_o": {
          "hide_name": 0,
          "bits": [ 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2441_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1694.15-1694.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2442_o": {
          "hide_name": 0,
          "bits": [ 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2442_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1695.15-1695.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2443_o": {
          "hide_name": 0,
          "bits": [ 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2443_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1696.15-1696.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2444_o": {
          "hide_name": 0,
          "bits": [ 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2444_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1697.15-1697.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2445_o": {
          "hide_name": 0,
          "bits": [ 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2445_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1698.15-1698.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2446_o": {
          "hide_name": 0,
          "bits": [ 3748 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2446_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1699.8-1699.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2448_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2448_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1700.16-1700.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2449_o": {
          "hide_name": 0,
          "bits": [ 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2449_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1701.8-1701.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2450_o": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2450_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1702.8-1702.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2451_o": {
          "hide_name": 0,
          "bits": [ 251, 327, 403, 479, 555, 631, 707, 783, 859, 935, 1011, 1087, 1163, 1239, 1315 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2451_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1703.15-1703.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2452_o": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2452_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1704.8-1704.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2453_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2453_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1705.16-1705.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2454_o": {
          "hide_name": 0,
          "bits": [ 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2454_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1706.15-1706.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2455_o": {
          "hide_name": 0,
          "bits": [ 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2455_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1707.15-1707.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2457_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1888, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1945, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 2002, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 2059, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 2116, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 2173, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 2230, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 2287, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 2344, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 2401, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 2458, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 2515, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 2572, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 2629, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 2686 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2457_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1708.16-1708.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2458_o": {
          "hide_name": 0,
          "bits": [ 251, 327, 403, 479, 555, 631, 707, 783, 859, 935, 1011, 1087, 1163, 1239, 1315 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2458_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1709.15-1709.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2459_q": {
          "hide_name": 0,
          "bits": [ 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2459_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1710.15-1710.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2460_q": {
          "hide_name": 0,
          "bits": [ 3716, 3717, 3711, 3712, 3706, 3707, 3701, 3702, 3696, 3697, 3691, 3692, 3686, 3687, 3681, 3682, 3676, 3677, 3671, 3672, 3666, 3667, 3661, 3662, 3656, 3657, 3651, 3652, 3646, 3647 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2460_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1711.14-1711.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2461_o": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2461_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1712.16-1712.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2462_q": {
          "hide_name": 0,
          "bits": [ 3734, 3735, 3736, 3737, 3738, 3739, 3740, 3741, 3742, 3743, 3744, 3745, 3746, 3747, 3748 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2462_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1713.14-1713.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.n2463_q": {
          "hide_name": 0,
          "bits": [ 4673 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 n2463_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1714.7-1714.14"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.next_overflow_marker": {
          "hide_name": 0,
          "bits": [ 3718, 3719, 3720, 3721, 3722, 3723, 3724, 3725, 3726, 3727, 3728, 3729, 3730, 3731, 3732 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 next_overflow_marker",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1354.15-1354.35"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.next_spikes": {
          "hide_name": 0,
          "bits": [ 3713, 3714, 3708, 3709, 3703, 3704, 3698, 3699, 3693, 3694, 3688, 3689, 3683, 3684, 3678, 3679, 3673, 3674, 3668, 3669, 3663, 3664, 3658, 3659, 3653, 3654, 3648, 3649, 3643, 3644 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 next_spikes",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1351.15-1351.26"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.next_spikes_strb": {
          "hide_name": 0,
          "bits": [ 4821 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 next_spikes_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1356.8-1356.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.overflow_marker": {
          "hide_name": 0,
          "bits": [ 3734, 3735, 3736, 3737, 3738, 3739, 3740, 3741, 3742, 3743, 3744, 3745, 3746, 3747, 3748 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 overflow_marker",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1353.15-1353.30"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.overflow_strb_i": {
          "hide_name": 0,
          "bits": [ 3984 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 overflow_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1341.11-1341.26"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.reset_i": {
          "hide_name": 0,
          "bits": [ 3334 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1340.11-1340.18"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.spike_i": {
          "hide_name": 0,
          "bits": [ 4278 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1343.11-1343.18"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.spike_strb_i": {
          "hide_name": 0,
          "bits": [ 3642 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 spike_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1344.11-1344.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.spikes": {
          "hide_name": 0,
          "bits": [ 3716, 3717, 3711, 3712, 3706, 3707, 3701, 3702, 3696, 3697, 3691, 3692, 3686, 3687, 3681, 3682, 3676, 3677, 3671, 3672, 3666, 3667, 3661, 3662, 3656, 3657, 3651, 3652, 3646, 3647 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 spikes",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1350.15-1350.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.spikes_o": {
          "hide_name": 0,
          "bits": [ 3716, 3717, 3711, 3712, 3706, 3707, 3701, 3702, 3696, 3697, 3691, 3692, 3686, 3687, 3681, 3682, 3676, 3677, 3671, 3672, 3666, 3667, 3661, 3662, 3656, 3657, 3651, 3652, 3646, 3647 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 spikes_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1346.18-1346.26"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.spikes_strb": {
          "hide_name": 0,
          "bits": [ 4673 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 spikes_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1355.8-1355.19"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.spikes_strb_o": {
          "hide_name": 0,
          "bits": [ 4673 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 spikes_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1347.11-1347.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.timestamps": {
          "hide_name": 0,
          "bits": [ 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829, 1830, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 timestamps",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1348.16-1348.26"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.win_end": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 win_end",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1352.16-1352.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0.win_length_i": {
          "hide_name": 0,
          "bits": [ 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0 win_length_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:1345.18-1345.30"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0_spikes_o": {
          "hide_name": 0,
          "bits": [ 3716, 3717, 3711, 3712, 3706, 3707, 3701, 3702, 3696, 3697, 3691, 3692, 3686, 3687, 3681, 3682, 3676, 3677, 3671, 3672, 3666, 3667, 3661, 3662, 3656, 3657, 3651, 3652, 3646, 3647 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0_spikes_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3773.15-3773.41"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_shift_reg_0_spikes_strb_o": {
          "hide_name": 0,
          "bits": [ 4673 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_shift_reg_0_spikes_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3774.8-3774.39"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spike_strb_i": {
          "hide_name": 0,
          "bits": [ 3642 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spike_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3725.11-3725.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spikes": {
          "hide_name": 0,
          "bits": [ 3716, 3717, 3711, 3712, 3706, 3707, 3701, 3702, 3696, 3697, 3691, 3692, 3686, 3687, 3681, 3682, 3676, 3677, 3671, 3672, 3666, 3667, 3661, 3662, 3656, 3657, 3651, 3652, 3646, 3647 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spikes",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3739.15-3739.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.spikes_strb": {
          "hide_name": 0,
          "bits": [ 4673 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 spikes_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3740.8-3740.19"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.start_weylsd_calc": {
          "hide_name": 0,
          "bits": [ 4674 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 start_weylsd_calc",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3747.8-3747.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.steps_to_lower_v": {
          "hide_name": 0,
          "bits": [ 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 steps_to_lower_v",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3763.14-3763.30"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.steps_to_upper_v": {
          "hide_name": 0,
          "bits": [ 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 steps_to_upper_v",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3762.14-3762.30"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.sync_reset_i": {
          "hide_name": 0,
          "bits": [ 4056 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 sync_reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3721.11-3721.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.buf_reg": {
          "hide_name": 0,
          "bits": [ 4909, 4910, 4911, 5012, 5013, 5014 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 buf_reg",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:685.14-685.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.buf_thermocodes": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "0", 4867, 4868, 4869, 4957, "0", "0", 4873, 4874, 4875, 4958, 4959, 4960, 4879, 4880, 4881, 4967, 4968, 4969, 4885, 4886, 4887, 4976, 4977, 4978, 4891, 4892, 4893, 4985, 4986, 4987, 4897, 4898, 4899, 4994, 4995, 4996, 4903, 4904, 4905, 5003, 5004, 5005, 5085, 5086, 5087, 5088, 5089, 5090, 4915, 4916, 4917, 5021, 5022, 5023, 4921, 4922, 4923, 5030, 5031, 5032, 4927, 4928, 4929, 5039, 5040, 5041, 4933, 4934, 4935, 5048, 5049, 5050, 4939, 4940, 4941, 5057, 5058, 5059, 4945, 4946, 4947, 5066, 5067, 5068, 4951, 4952, 4953, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 buf_thermocodes",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:690.15-690.30"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:679.11-679.18"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.eval_orresult_offset_comp": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 4870, 4871, 4872, 4957, "0", "0", 4876, 4877, 4878, 4958, 4959, 4960, 4882, 4883, 4884, 4967, 4968, 4969, 4888, 4889, 4890, 4976, 4977, 4978, 4894, 4895, 4896, 4985, 4986, 4987, 4900, 4901, 4902, 4994, 4995, 4996, 4906, 4907, 4908, 5003, 5004, 5005, 4912, 4913, 4914, 5012, 5013, 5014, 4918, 4919, 4920, 5021, 5022, 5023, 4924, 4925, 4926, 5030, 5031, 5032, 4930, 4931, 4932, 5039, 5040, 5041, 4936, 4937, 4938, 5048, 5049, 5050, 4942, 4943, 4944, 5057, 5058, 5059, 4948, 4949, 4950, 5066, 5067, 5068, 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 eval_orresult_offset_comp",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:748.14-748.39"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.n2929_o": {
          "hide_name": 0,
          "bits": [ 5101 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc n2929_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:39.8-39.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.n2931_o": {
          "hide_name": 0,
          "bits": [ 5097 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc n2931_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:41.8-41.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.n2932_o": {
          "hide_name": 0,
          "bits": [ 5105 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc n2932_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:42.8-42.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.n2934_o": {
          "hide_name": 0,
          "bits": [ 5098 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc n2934_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:44.8-44.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.n2936_o": {
          "hide_name": 0,
          "bits": [ 5099 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc n2936_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:46.8-46.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.n2937_o": {
          "hide_name": 0,
          "bits": [ 5106 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc n2937_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:47.8-47.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.n2939_o": {
          "hide_name": 0,
          "bits": [ 5100 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc n2939_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:49.8-49.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.n2941_o": {
          "hide_name": 0,
          "bits": [ 5091 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc n2941_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:51.8-51.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.n2942_o": {
          "hide_name": 0,
          "bits": [ 5102 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc n2942_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:52.8-52.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.n2944_o": {
          "hide_name": 0,
          "bits": [ 5092 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc n2944_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:54.8-54.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.n2946_o": {
          "hide_name": 0,
          "bits": [ 5093 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc n2946_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:56.8-56.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.n2947_o": {
          "hide_name": 0,
          "bits": [ 5103 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc n2947_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:57.8-57.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.n2949_o": {
          "hide_name": 0,
          "bits": [ 5094 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc n2949_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:59.8-59.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.n2951_o": {
          "hide_name": 0,
          "bits": [ 5095 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc n2951_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:61.8-61.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.n2952_o": {
          "hide_name": 0,
          "bits": [ 5104 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc n2952_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:62.8-62.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.n2954_o": {
          "hide_name": 0,
          "bits": [ 5096 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc n2954_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:64.8-64.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.spike_i": {
          "hide_name": 0,
          "bits": [ 3691, 3692 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:31.17-31.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.thermo_i": {
          "hide_name": 0,
          "bits": [ 4915, 4916, 4917, 5021, 5022, 5023 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc thermo_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:32.17-32.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc.thermo_o": {
          "hide_name": 0,
          "bits": [ 4921, 4922, 4923, 5030, 5031, 5032 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:33.17-33.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n10_spike_2_tc_thermo_o": {
          "hide_name": 0,
          "bits": [ 4921, 4922, 4923, 5030, 5031, 5032 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n10_spike_2_tc_thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:727.14-727.52"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.n2929_o": {
          "hide_name": 0,
          "bits": [ 5117 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc n2929_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:39.8-39.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.n2931_o": {
          "hide_name": 0,
          "bits": [ 5113 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc n2931_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:41.8-41.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.n2932_o": {
          "hide_name": 0,
          "bits": [ 5121 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc n2932_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:42.8-42.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.n2934_o": {
          "hide_name": 0,
          "bits": [ 5114 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc n2934_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:44.8-44.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.n2936_o": {
          "hide_name": 0,
          "bits": [ 5115 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc n2936_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:46.8-46.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.n2937_o": {
          "hide_name": 0,
          "bits": [ 5122 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc n2937_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:47.8-47.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.n2939_o": {
          "hide_name": 0,
          "bits": [ 5116 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc n2939_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:49.8-49.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.n2941_o": {
          "hide_name": 0,
          "bits": [ 5107 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc n2941_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:51.8-51.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.n2942_o": {
          "hide_name": 0,
          "bits": [ 5118 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc n2942_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:52.8-52.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.n2944_o": {
          "hide_name": 0,
          "bits": [ 5108 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc n2944_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:54.8-54.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.n2946_o": {
          "hide_name": 0,
          "bits": [ 5109 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc n2946_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:56.8-56.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.n2947_o": {
          "hide_name": 0,
          "bits": [ 5119 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc n2947_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:57.8-57.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.n2949_o": {
          "hide_name": 0,
          "bits": [ 5110 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc n2949_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:59.8-59.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.n2951_o": {
          "hide_name": 0,
          "bits": [ 5111 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc n2951_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:61.8-61.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.n2952_o": {
          "hide_name": 0,
          "bits": [ 5120 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc n2952_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:62.8-62.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.n2954_o": {
          "hide_name": 0,
          "bits": [ 5112 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc n2954_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:64.8-64.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.spike_i": {
          "hide_name": 0,
          "bits": [ 3696, 3697 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:31.17-31.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.thermo_i": {
          "hide_name": 0,
          "bits": [ 4921, 4922, 4923, 5030, 5031, 5032 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc thermo_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:32.17-32.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc.thermo_o": {
          "hide_name": 0,
          "bits": [ 4927, 4928, 4929, 5039, 5040, 5041 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:33.17-33.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n11_spike_2_tc_thermo_o": {
          "hide_name": 0,
          "bits": [ 4927, 4928, 4929, 5039, 5040, 5041 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n11_spike_2_tc_thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:730.14-730.52"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.n2929_o": {
          "hide_name": 0,
          "bits": [ 5133 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc n2929_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:39.8-39.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.n2931_o": {
          "hide_name": 0,
          "bits": [ 5129 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc n2931_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:41.8-41.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.n2932_o": {
          "hide_name": 0,
          "bits": [ 5137 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc n2932_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:42.8-42.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.n2934_o": {
          "hide_name": 0,
          "bits": [ 5130 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc n2934_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:44.8-44.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.n2936_o": {
          "hide_name": 0,
          "bits": [ 5131 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc n2936_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:46.8-46.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.n2937_o": {
          "hide_name": 0,
          "bits": [ 5138 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc n2937_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:47.8-47.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.n2939_o": {
          "hide_name": 0,
          "bits": [ 5132 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc n2939_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:49.8-49.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.n2941_o": {
          "hide_name": 0,
          "bits": [ 5123 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc n2941_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:51.8-51.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.n2942_o": {
          "hide_name": 0,
          "bits": [ 5134 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc n2942_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:52.8-52.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.n2944_o": {
          "hide_name": 0,
          "bits": [ 5124 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc n2944_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:54.8-54.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.n2946_o": {
          "hide_name": 0,
          "bits": [ 5125 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc n2946_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:56.8-56.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.n2947_o": {
          "hide_name": 0,
          "bits": [ 5135 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc n2947_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:57.8-57.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.n2949_o": {
          "hide_name": 0,
          "bits": [ 5126 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc n2949_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:59.8-59.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.n2951_o": {
          "hide_name": 0,
          "bits": [ 5127 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc n2951_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:61.8-61.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.n2952_o": {
          "hide_name": 0,
          "bits": [ 5136 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc n2952_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:62.8-62.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.n2954_o": {
          "hide_name": 0,
          "bits": [ 5128 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc n2954_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:64.8-64.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.spike_i": {
          "hide_name": 0,
          "bits": [ 3701, 3702 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:31.17-31.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.thermo_i": {
          "hide_name": 0,
          "bits": [ 4927, 4928, 4929, 5039, 5040, 5041 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc thermo_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:32.17-32.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc.thermo_o": {
          "hide_name": 0,
          "bits": [ 4933, 4934, 4935, 5048, 5049, 5050 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:33.17-33.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n12_spike_2_tc_thermo_o": {
          "hide_name": 0,
          "bits": [ 4933, 4934, 4935, 5048, 5049, 5050 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n12_spike_2_tc_thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:733.14-733.52"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.n2929_o": {
          "hide_name": 0,
          "bits": [ 5149 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc n2929_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:39.8-39.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.n2931_o": {
          "hide_name": 0,
          "bits": [ 5145 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc n2931_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:41.8-41.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.n2932_o": {
          "hide_name": 0,
          "bits": [ 5153 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc n2932_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:42.8-42.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.n2934_o": {
          "hide_name": 0,
          "bits": [ 5146 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc n2934_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:44.8-44.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.n2936_o": {
          "hide_name": 0,
          "bits": [ 5147 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc n2936_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:46.8-46.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.n2937_o": {
          "hide_name": 0,
          "bits": [ 5154 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc n2937_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:47.8-47.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.n2939_o": {
          "hide_name": 0,
          "bits": [ 5148 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc n2939_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:49.8-49.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.n2941_o": {
          "hide_name": 0,
          "bits": [ 5139 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc n2941_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:51.8-51.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.n2942_o": {
          "hide_name": 0,
          "bits": [ 5150 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc n2942_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:52.8-52.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.n2944_o": {
          "hide_name": 0,
          "bits": [ 5140 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc n2944_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:54.8-54.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.n2946_o": {
          "hide_name": 0,
          "bits": [ 5141 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc n2946_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:56.8-56.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.n2947_o": {
          "hide_name": 0,
          "bits": [ 5151 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc n2947_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:57.8-57.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.n2949_o": {
          "hide_name": 0,
          "bits": [ 5142 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc n2949_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:59.8-59.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.n2951_o": {
          "hide_name": 0,
          "bits": [ 5143 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc n2951_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:61.8-61.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.n2952_o": {
          "hide_name": 0,
          "bits": [ 5152 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc n2952_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:62.8-62.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.n2954_o": {
          "hide_name": 0,
          "bits": [ 5144 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc n2954_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:64.8-64.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.spike_i": {
          "hide_name": 0,
          "bits": [ 3706, 3707 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:31.17-31.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.thermo_i": {
          "hide_name": 0,
          "bits": [ 4933, 4934, 4935, 5048, 5049, 5050 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc thermo_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:32.17-32.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc.thermo_o": {
          "hide_name": 0,
          "bits": [ 4939, 4940, 4941, 5057, 5058, 5059 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:33.17-33.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n13_spike_2_tc_thermo_o": {
          "hide_name": 0,
          "bits": [ 4939, 4940, 4941, 5057, 5058, 5059 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n13_spike_2_tc_thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:736.14-736.52"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.n2929_o": {
          "hide_name": 0,
          "bits": [ 5165 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc n2929_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:39.8-39.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.n2931_o": {
          "hide_name": 0,
          "bits": [ 5161 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc n2931_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:41.8-41.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.n2932_o": {
          "hide_name": 0,
          "bits": [ 5169 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc n2932_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:42.8-42.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.n2934_o": {
          "hide_name": 0,
          "bits": [ 5162 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc n2934_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:44.8-44.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.n2936_o": {
          "hide_name": 0,
          "bits": [ 5163 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc n2936_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:46.8-46.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.n2937_o": {
          "hide_name": 0,
          "bits": [ 5170 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc n2937_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:47.8-47.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.n2939_o": {
          "hide_name": 0,
          "bits": [ 5164 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc n2939_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:49.8-49.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.n2941_o": {
          "hide_name": 0,
          "bits": [ 5155 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc n2941_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:51.8-51.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.n2942_o": {
          "hide_name": 0,
          "bits": [ 5166 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc n2942_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:52.8-52.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.n2944_o": {
          "hide_name": 0,
          "bits": [ 5156 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc n2944_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:54.8-54.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.n2946_o": {
          "hide_name": 0,
          "bits": [ 5157 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc n2946_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:56.8-56.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.n2947_o": {
          "hide_name": 0,
          "bits": [ 5167 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc n2947_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:57.8-57.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.n2949_o": {
          "hide_name": 0,
          "bits": [ 5158 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc n2949_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:59.8-59.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.n2951_o": {
          "hide_name": 0,
          "bits": [ 5159 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc n2951_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:61.8-61.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.n2952_o": {
          "hide_name": 0,
          "bits": [ 5168 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc n2952_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:62.8-62.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.n2954_o": {
          "hide_name": 0,
          "bits": [ 5160 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc n2954_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:64.8-64.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.spike_i": {
          "hide_name": 0,
          "bits": [ 3711, 3712 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:31.17-31.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.thermo_i": {
          "hide_name": 0,
          "bits": [ 4939, 4940, 4941, 5057, 5058, 5059 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc thermo_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:32.17-32.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc.thermo_o": {
          "hide_name": 0,
          "bits": [ 4945, 4946, 4947, 5066, 5067, 5068 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:33.17-33.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n14_spike_2_tc_thermo_o": {
          "hide_name": 0,
          "bits": [ 4945, 4946, 4947, 5066, 5067, 5068 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n14_spike_2_tc_thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:739.14-739.52"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.n2929_o": {
          "hide_name": 0,
          "bits": [ 5181 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc n2929_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:39.8-39.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.n2931_o": {
          "hide_name": 0,
          "bits": [ 5177 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc n2931_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:41.8-41.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.n2932_o": {
          "hide_name": 0,
          "bits": [ 5185 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc n2932_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:42.8-42.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.n2934_o": {
          "hide_name": 0,
          "bits": [ 5178 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc n2934_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:44.8-44.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.n2936_o": {
          "hide_name": 0,
          "bits": [ 5179 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc n2936_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:46.8-46.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.n2937_o": {
          "hide_name": 0,
          "bits": [ 5186 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc n2937_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:47.8-47.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.n2939_o": {
          "hide_name": 0,
          "bits": [ 5180 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc n2939_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:49.8-49.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.n2941_o": {
          "hide_name": 0,
          "bits": [ 5171 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc n2941_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:51.8-51.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.n2942_o": {
          "hide_name": 0,
          "bits": [ 5182 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc n2942_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:52.8-52.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.n2944_o": {
          "hide_name": 0,
          "bits": [ 5172 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc n2944_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:54.8-54.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.n2946_o": {
          "hide_name": 0,
          "bits": [ 5173 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc n2946_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:56.8-56.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.n2947_o": {
          "hide_name": 0,
          "bits": [ 5183 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc n2947_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:57.8-57.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.n2949_o": {
          "hide_name": 0,
          "bits": [ 5174 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc n2949_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:59.8-59.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.n2951_o": {
          "hide_name": 0,
          "bits": [ 5175 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc n2951_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:61.8-61.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.n2952_o": {
          "hide_name": 0,
          "bits": [ 5184 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc n2952_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:62.8-62.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.n2954_o": {
          "hide_name": 0,
          "bits": [ 5176 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc n2954_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:64.8-64.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.spike_i": {
          "hide_name": 0,
          "bits": [ 3716, 3717 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:31.17-31.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.thermo_i": {
          "hide_name": 0,
          "bits": [ 4945, 4946, 4947, 5066, 5067, 5068 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc thermo_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:32.17-32.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc.thermo_o": {
          "hide_name": 0,
          "bits": [ 4951, 4952, 4953, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:33.17-33.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n15_spike_2_tc_thermo_o": {
          "hide_name": 0,
          "bits": [ 4951, 4952, 4953, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n15_spike_2_tc_thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:742.14-742.52"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.n2929_o": {
          "hide_name": 0,
          "bits": [ 5187 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc n2929_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:39.8-39.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.n2931_o": {
          "hide_name": 0,
          "bits": [ 3647 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc n2931_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:41.8-41.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.n2932_o": {
          "hide_name": 0,
          "bits": [ 5188 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc n2932_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:42.8-42.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.n2934_o": {
          "hide_name": 0,
          "bits": [ 3646 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc n2934_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:44.8-44.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.n2936_o": {
          "hide_name": 0,
          "bits": [ 3647 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc n2936_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:46.8-46.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.n2937_o": {
          "hide_name": 0,
          "bits": [ 5188 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc n2937_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:47.8-47.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.n2939_o": {
          "hide_name": 0,
          "bits": [ 3646 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc n2939_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:49.8-49.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.n2941_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc n2941_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:51.8-51.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.n2942_o": {
          "hide_name": 0,
          "bits": [ 3646 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc n2942_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:52.8-52.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.n2944_o": {
          "hide_name": 0,
          "bits": [ 3646 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc n2944_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:54.8-54.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.n2946_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc n2946_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:56.8-56.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.n2947_o": {
          "hide_name": 0,
          "bits": [ 3646 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc n2947_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:57.8-57.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.n2949_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc n2949_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:59.8-59.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.n2951_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc n2951_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:61.8-61.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.n2952_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc n2952_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:62.8-62.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.n2954_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc n2954_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:64.8-64.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.spike_i": {
          "hide_name": 0,
          "bits": [ 3646, 3647 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:31.17-31.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.thermo_i": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc thermo_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:32.17-32.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc.thermo_o": {
          "hide_name": 0,
          "bits": [ 4867, 4868, 4869, 4957, "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:33.17-33.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n1_spike_2_tc_thermo_o": {
          "hide_name": 0,
          "bits": [ 4867, 4868, 4869, 4957, "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n1_spike_2_tc_thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:700.14-700.51"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.n2929_o": {
          "hide_name": 0,
          "bits": [ 5196 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc n2929_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:39.8-39.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.n2931_o": {
          "hide_name": 0,
          "bits": [ 5192 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc n2931_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:41.8-41.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.n2932_o": {
          "hide_name": 0,
          "bits": [ 5198 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc n2932_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:42.8-42.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.n2934_o": {
          "hide_name": 0,
          "bits": [ 5193 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc n2934_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:44.8-44.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.n2936_o": {
          "hide_name": 0,
          "bits": [ 5194 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc n2936_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:46.8-46.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.n2937_o": {
          "hide_name": 0,
          "bits": [ 5199 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc n2937_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:47.8-47.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.n2939_o": {
          "hide_name": 0,
          "bits": [ 5195 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc n2939_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:49.8-49.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.n2941_o": {
          "hide_name": 0,
          "bits": [ 5189 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc n2941_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:51.8-51.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.n2942_o": {
          "hide_name": 0,
          "bits": [ 5197 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc n2942_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:52.8-52.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.n2944_o": {
          "hide_name": 0,
          "bits": [ 5190 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc n2944_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:54.8-54.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.n2946_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc n2946_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:56.8-56.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.n2947_o": {
          "hide_name": 0,
          "bits": [ 5190 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc n2947_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:57.8-57.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.n2949_o": {
          "hide_name": 0,
          "bits": [ 5191 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc n2949_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:59.8-59.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.n2951_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc n2951_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:61.8-61.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.n2952_o": {
          "hide_name": 0,
          "bits": [ 5191 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc n2952_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:62.8-62.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.n2954_o": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc n2954_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:64.8-64.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.spike_i": {
          "hide_name": 0,
          "bits": [ 3651, 3652 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:31.17-31.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.thermo_i": {
          "hide_name": 0,
          "bits": [ 4867, 4868, 4869, 4957, "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc thermo_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:32.17-32.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc.thermo_o": {
          "hide_name": 0,
          "bits": [ 4873, 4874, 4875, 4958, 4959, 4960 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:33.17-33.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n2_spike_2_tc_thermo_o": {
          "hide_name": 0,
          "bits": [ 4873, 4874, 4875, 4958, 4959, 4960 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n2_spike_2_tc_thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:703.14-703.51"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.n2929_o": {
          "hide_name": 0,
          "bits": [ 5210 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc n2929_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:39.8-39.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.n2931_o": {
          "hide_name": 0,
          "bits": [ 5206 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc n2931_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:41.8-41.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.n2932_o": {
          "hide_name": 0,
          "bits": [ 5214 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc n2932_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:42.8-42.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.n2934_o": {
          "hide_name": 0,
          "bits": [ 5207 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc n2934_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:44.8-44.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.n2936_o": {
          "hide_name": 0,
          "bits": [ 5208 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc n2936_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:46.8-46.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.n2937_o": {
          "hide_name": 0,
          "bits": [ 5215 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc n2937_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:47.8-47.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.n2939_o": {
          "hide_name": 0,
          "bits": [ 5209 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc n2939_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:49.8-49.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.n2941_o": {
          "hide_name": 0,
          "bits": [ 5200 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc n2941_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:51.8-51.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.n2942_o": {
          "hide_name": 0,
          "bits": [ 5211 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc n2942_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:52.8-52.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.n2944_o": {
          "hide_name": 0,
          "bits": [ 5201 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc n2944_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:54.8-54.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.n2946_o": {
          "hide_name": 0,
          "bits": [ 5202 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc n2946_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:56.8-56.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.n2947_o": {
          "hide_name": 0,
          "bits": [ 5212 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc n2947_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:57.8-57.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.n2949_o": {
          "hide_name": 0,
          "bits": [ 5203 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc n2949_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:59.8-59.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.n2951_o": {
          "hide_name": 0,
          "bits": [ 5204 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc n2951_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:61.8-61.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.n2952_o": {
          "hide_name": 0,
          "bits": [ 5213 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc n2952_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:62.8-62.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.n2954_o": {
          "hide_name": 0,
          "bits": [ 5205 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc n2954_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:64.8-64.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.spike_i": {
          "hide_name": 0,
          "bits": [ 3656, 3657 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:31.17-31.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.thermo_i": {
          "hide_name": 0,
          "bits": [ 4873, 4874, 4875, 4958, 4959, 4960 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc thermo_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:32.17-32.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc.thermo_o": {
          "hide_name": 0,
          "bits": [ 4879, 4880, 4881, 4967, 4968, 4969 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:33.17-33.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n3_spike_2_tc_thermo_o": {
          "hide_name": 0,
          "bits": [ 4879, 4880, 4881, 4967, 4968, 4969 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n3_spike_2_tc_thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:706.14-706.51"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.n2929_o": {
          "hide_name": 0,
          "bits": [ 5226 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc n2929_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:39.8-39.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.n2931_o": {
          "hide_name": 0,
          "bits": [ 5222 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc n2931_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:41.8-41.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.n2932_o": {
          "hide_name": 0,
          "bits": [ 5230 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc n2932_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:42.8-42.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.n2934_o": {
          "hide_name": 0,
          "bits": [ 5223 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc n2934_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:44.8-44.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.n2936_o": {
          "hide_name": 0,
          "bits": [ 5224 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc n2936_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:46.8-46.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.n2937_o": {
          "hide_name": 0,
          "bits": [ 5231 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc n2937_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:47.8-47.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.n2939_o": {
          "hide_name": 0,
          "bits": [ 5225 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc n2939_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:49.8-49.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.n2941_o": {
          "hide_name": 0,
          "bits": [ 5216 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc n2941_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:51.8-51.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.n2942_o": {
          "hide_name": 0,
          "bits": [ 5227 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc n2942_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:52.8-52.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.n2944_o": {
          "hide_name": 0,
          "bits": [ 5217 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc n2944_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:54.8-54.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.n2946_o": {
          "hide_name": 0,
          "bits": [ 5218 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc n2946_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:56.8-56.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.n2947_o": {
          "hide_name": 0,
          "bits": [ 5228 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc n2947_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:57.8-57.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.n2949_o": {
          "hide_name": 0,
          "bits": [ 5219 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc n2949_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:59.8-59.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.n2951_o": {
          "hide_name": 0,
          "bits": [ 5220 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc n2951_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:61.8-61.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.n2952_o": {
          "hide_name": 0,
          "bits": [ 5229 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc n2952_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:62.8-62.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.n2954_o": {
          "hide_name": 0,
          "bits": [ 5221 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc n2954_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:64.8-64.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.spike_i": {
          "hide_name": 0,
          "bits": [ 3661, 3662 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:31.17-31.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.thermo_i": {
          "hide_name": 0,
          "bits": [ 4879, 4880, 4881, 4967, 4968, 4969 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc thermo_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:32.17-32.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc.thermo_o": {
          "hide_name": 0,
          "bits": [ 4885, 4886, 4887, 4976, 4977, 4978 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:33.17-33.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n4_spike_2_tc_thermo_o": {
          "hide_name": 0,
          "bits": [ 4885, 4886, 4887, 4976, 4977, 4978 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n4_spike_2_tc_thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:709.14-709.51"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.n2929_o": {
          "hide_name": 0,
          "bits": [ 5242 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc n2929_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:39.8-39.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.n2931_o": {
          "hide_name": 0,
          "bits": [ 5238 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc n2931_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:41.8-41.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.n2932_o": {
          "hide_name": 0,
          "bits": [ 5246 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc n2932_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:42.8-42.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.n2934_o": {
          "hide_name": 0,
          "bits": [ 5239 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc n2934_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:44.8-44.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.n2936_o": {
          "hide_name": 0,
          "bits": [ 5240 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc n2936_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:46.8-46.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.n2937_o": {
          "hide_name": 0,
          "bits": [ 5247 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc n2937_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:47.8-47.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.n2939_o": {
          "hide_name": 0,
          "bits": [ 5241 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc n2939_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:49.8-49.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.n2941_o": {
          "hide_name": 0,
          "bits": [ 5232 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc n2941_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:51.8-51.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.n2942_o": {
          "hide_name": 0,
          "bits": [ 5243 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc n2942_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:52.8-52.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.n2944_o": {
          "hide_name": 0,
          "bits": [ 5233 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc n2944_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:54.8-54.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.n2946_o": {
          "hide_name": 0,
          "bits": [ 5234 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc n2946_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:56.8-56.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.n2947_o": {
          "hide_name": 0,
          "bits": [ 5244 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc n2947_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:57.8-57.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.n2949_o": {
          "hide_name": 0,
          "bits": [ 5235 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc n2949_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:59.8-59.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.n2951_o": {
          "hide_name": 0,
          "bits": [ 5236 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc n2951_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:61.8-61.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.n2952_o": {
          "hide_name": 0,
          "bits": [ 5245 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc n2952_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:62.8-62.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.n2954_o": {
          "hide_name": 0,
          "bits": [ 5237 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc n2954_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:64.8-64.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.spike_i": {
          "hide_name": 0,
          "bits": [ 3666, 3667 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:31.17-31.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.thermo_i": {
          "hide_name": 0,
          "bits": [ 4885, 4886, 4887, 4976, 4977, 4978 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc thermo_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:32.17-32.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc.thermo_o": {
          "hide_name": 0,
          "bits": [ 4891, 4892, 4893, 4985, 4986, 4987 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:33.17-33.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n5_spike_2_tc_thermo_o": {
          "hide_name": 0,
          "bits": [ 4891, 4892, 4893, 4985, 4986, 4987 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n5_spike_2_tc_thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:712.14-712.51"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.n2929_o": {
          "hide_name": 0,
          "bits": [ 5258 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc n2929_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:39.8-39.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.n2931_o": {
          "hide_name": 0,
          "bits": [ 5254 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc n2931_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:41.8-41.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.n2932_o": {
          "hide_name": 0,
          "bits": [ 5262 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc n2932_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:42.8-42.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.n2934_o": {
          "hide_name": 0,
          "bits": [ 5255 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc n2934_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:44.8-44.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.n2936_o": {
          "hide_name": 0,
          "bits": [ 5256 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc n2936_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:46.8-46.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.n2937_o": {
          "hide_name": 0,
          "bits": [ 5263 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc n2937_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:47.8-47.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.n2939_o": {
          "hide_name": 0,
          "bits": [ 5257 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc n2939_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:49.8-49.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.n2941_o": {
          "hide_name": 0,
          "bits": [ 5248 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc n2941_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:51.8-51.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.n2942_o": {
          "hide_name": 0,
          "bits": [ 5259 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc n2942_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:52.8-52.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.n2944_o": {
          "hide_name": 0,
          "bits": [ 5249 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc n2944_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:54.8-54.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.n2946_o": {
          "hide_name": 0,
          "bits": [ 5250 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc n2946_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:56.8-56.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.n2947_o": {
          "hide_name": 0,
          "bits": [ 5260 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc n2947_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:57.8-57.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.n2949_o": {
          "hide_name": 0,
          "bits": [ 5251 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc n2949_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:59.8-59.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.n2951_o": {
          "hide_name": 0,
          "bits": [ 5252 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc n2951_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:61.8-61.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.n2952_o": {
          "hide_name": 0,
          "bits": [ 5261 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc n2952_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:62.8-62.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.n2954_o": {
          "hide_name": 0,
          "bits": [ 5253 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc n2954_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:64.8-64.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.spike_i": {
          "hide_name": 0,
          "bits": [ 3671, 3672 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:31.17-31.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.thermo_i": {
          "hide_name": 0,
          "bits": [ 4891, 4892, 4893, 4985, 4986, 4987 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc thermo_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:32.17-32.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc.thermo_o": {
          "hide_name": 0,
          "bits": [ 4897, 4898, 4899, 4994, 4995, 4996 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:33.17-33.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n6_spike_2_tc_thermo_o": {
          "hide_name": 0,
          "bits": [ 4897, 4898, 4899, 4994, 4995, 4996 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n6_spike_2_tc_thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:715.14-715.51"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.n2929_o": {
          "hide_name": 0,
          "bits": [ 5274 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc n2929_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:39.8-39.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.n2931_o": {
          "hide_name": 0,
          "bits": [ 5270 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc n2931_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:41.8-41.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.n2932_o": {
          "hide_name": 0,
          "bits": [ 5278 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc n2932_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:42.8-42.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.n2934_o": {
          "hide_name": 0,
          "bits": [ 5271 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc n2934_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:44.8-44.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.n2936_o": {
          "hide_name": 0,
          "bits": [ 5272 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc n2936_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:46.8-46.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.n2937_o": {
          "hide_name": 0,
          "bits": [ 5279 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc n2937_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:47.8-47.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.n2939_o": {
          "hide_name": 0,
          "bits": [ 5273 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc n2939_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:49.8-49.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.n2941_o": {
          "hide_name": 0,
          "bits": [ 5264 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc n2941_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:51.8-51.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.n2942_o": {
          "hide_name": 0,
          "bits": [ 5275 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc n2942_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:52.8-52.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.n2944_o": {
          "hide_name": 0,
          "bits": [ 5265 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc n2944_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:54.8-54.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.n2946_o": {
          "hide_name": 0,
          "bits": [ 5266 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc n2946_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:56.8-56.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.n2947_o": {
          "hide_name": 0,
          "bits": [ 5276 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc n2947_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:57.8-57.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.n2949_o": {
          "hide_name": 0,
          "bits": [ 5267 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc n2949_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:59.8-59.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.n2951_o": {
          "hide_name": 0,
          "bits": [ 5268 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc n2951_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:61.8-61.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.n2952_o": {
          "hide_name": 0,
          "bits": [ 5277 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc n2952_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:62.8-62.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.n2954_o": {
          "hide_name": 0,
          "bits": [ 5269 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc n2954_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:64.8-64.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.spike_i": {
          "hide_name": 0,
          "bits": [ 3676, 3677 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:31.17-31.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.thermo_i": {
          "hide_name": 0,
          "bits": [ 4897, 4898, 4899, 4994, 4995, 4996 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc thermo_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:32.17-32.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc.thermo_o": {
          "hide_name": 0,
          "bits": [ 4903, 4904, 4905, 5003, 5004, 5005 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:33.17-33.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n7_spike_2_tc_thermo_o": {
          "hide_name": 0,
          "bits": [ 4903, 4904, 4905, 5003, 5004, 5005 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n7_spike_2_tc_thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:718.14-718.51"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.n2929_o": {
          "hide_name": 0,
          "bits": [ 5290 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc n2929_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:39.8-39.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.n2931_o": {
          "hide_name": 0,
          "bits": [ 5286 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc n2931_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:41.8-41.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.n2932_o": {
          "hide_name": 0,
          "bits": [ 5294 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc n2932_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:42.8-42.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.n2934_o": {
          "hide_name": 0,
          "bits": [ 5287 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc n2934_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:44.8-44.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.n2936_o": {
          "hide_name": 0,
          "bits": [ 5288 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc n2936_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:46.8-46.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.n2937_o": {
          "hide_name": 0,
          "bits": [ 5295 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc n2937_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:47.8-47.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.n2939_o": {
          "hide_name": 0,
          "bits": [ 5289 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc n2939_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:49.8-49.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.n2941_o": {
          "hide_name": 0,
          "bits": [ 5280 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc n2941_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:51.8-51.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.n2942_o": {
          "hide_name": 0,
          "bits": [ 5291 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc n2942_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:52.8-52.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.n2944_o": {
          "hide_name": 0,
          "bits": [ 5281 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc n2944_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:54.8-54.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.n2946_o": {
          "hide_name": 0,
          "bits": [ 5282 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc n2946_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:56.8-56.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.n2947_o": {
          "hide_name": 0,
          "bits": [ 5292 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc n2947_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:57.8-57.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.n2949_o": {
          "hide_name": 0,
          "bits": [ 5283 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc n2949_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:59.8-59.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.n2951_o": {
          "hide_name": 0,
          "bits": [ 5284 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc n2951_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:61.8-61.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.n2952_o": {
          "hide_name": 0,
          "bits": [ 5293 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc n2952_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:62.8-62.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.n2954_o": {
          "hide_name": 0,
          "bits": [ 5285 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc n2954_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:64.8-64.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.spike_i": {
          "hide_name": 0,
          "bits": [ 3681, 3682 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:31.17-31.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.thermo_i": {
          "hide_name": 0,
          "bits": [ 4903, 4904, 4905, 5003, 5004, 5005 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc thermo_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:32.17-32.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc.thermo_o": {
          "hide_name": 0,
          "bits": [ 5085, 5086, 5087, 5088, 5089, 5090 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:33.17-33.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n8_spike_2_tc_thermo_o": {
          "hide_name": 0,
          "bits": [ 5085, 5086, 5087, 5088, 5089, 5090 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n8_spike_2_tc_thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:721.14-721.51"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.n2929_o": {
          "hide_name": 0,
          "bits": [ 5306 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc n2929_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:39.8-39.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.n2931_o": {
          "hide_name": 0,
          "bits": [ 5302 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc n2931_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:41.8-41.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.n2932_o": {
          "hide_name": 0,
          "bits": [ 5310 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc n2932_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:42.8-42.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.n2934_o": {
          "hide_name": 0,
          "bits": [ 5303 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc n2934_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:44.8-44.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.n2936_o": {
          "hide_name": 0,
          "bits": [ 5304 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc n2936_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:46.8-46.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.n2937_o": {
          "hide_name": 0,
          "bits": [ 5311 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc n2937_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:47.8-47.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.n2939_o": {
          "hide_name": 0,
          "bits": [ 5305 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc n2939_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:49.8-49.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.n2941_o": {
          "hide_name": 0,
          "bits": [ 5296 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc n2941_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:51.8-51.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.n2942_o": {
          "hide_name": 0,
          "bits": [ 5307 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc n2942_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:52.8-52.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.n2944_o": {
          "hide_name": 0,
          "bits": [ 5297 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc n2944_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:54.8-54.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.n2946_o": {
          "hide_name": 0,
          "bits": [ 5298 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc n2946_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:56.8-56.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.n2947_o": {
          "hide_name": 0,
          "bits": [ 5308 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc n2947_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:57.8-57.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.n2949_o": {
          "hide_name": 0,
          "bits": [ 5299 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc n2949_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:59.8-59.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.n2951_o": {
          "hide_name": 0,
          "bits": [ 5300 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc n2951_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:61.8-61.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.n2952_o": {
          "hide_name": 0,
          "bits": [ 5309 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc n2952_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:62.8-62.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.n2954_o": {
          "hide_name": 0,
          "bits": [ 5301 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc n2954_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:64.8-64.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.spike_i": {
          "hide_name": 0,
          "bits": [ 3686, 3687 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:31.17-31.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.thermo_i": {
          "hide_name": 0,
          "bits": [ 4909, 4910, 4911, 5012, 5013, 5014 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc thermo_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:32.17-32.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc.thermo_o": {
          "hide_name": 0,
          "bits": [ 4915, 4916, 4917, 5021, 5022, 5023 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:33.17-33.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.gen_spike_2_tc_n9_spike_2_tc_thermo_o": {
          "hide_name": 0,
          "bits": [ 4915, 4916, 4917, 5021, 5022, 5023 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 gen_spike_2_tc_n9_spike_2_tc_thermo_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:724.14-724.51"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2468_o": {
          "hide_name": 0,
          "bits": [ 5084 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2468_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:698.8-698.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2470_o": {
          "hide_name": 0,
          "bits": [ 4674, 5084 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2470_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:699.14-699.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2481_o": {
          "hide_name": 0,
          "bits": [ 3646, 3647 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2481_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:701.14-701.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2482_o": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2482_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:702.14-702.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2484_o": {
          "hide_name": 0,
          "bits": [ 3651, 3652 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2484_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:704.14-704.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2485_o": {
          "hide_name": 0,
          "bits": [ 4867, 4868, 4869, 4957, "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2485_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:705.14-705.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2487_o": {
          "hide_name": 0,
          "bits": [ 3656, 3657 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2487_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:707.14-707.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2488_o": {
          "hide_name": 0,
          "bits": [ 4873, 4874, 4875, 4958, 4959, 4960 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2488_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:708.14-708.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2490_o": {
          "hide_name": 0,
          "bits": [ 3661, 3662 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2490_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:710.14-710.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2491_o": {
          "hide_name": 0,
          "bits": [ 4879, 4880, 4881, 4967, 4968, 4969 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2491_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:711.14-711.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2493_o": {
          "hide_name": 0,
          "bits": [ 3666, 3667 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2493_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:713.14-713.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2494_o": {
          "hide_name": 0,
          "bits": [ 4885, 4886, 4887, 4976, 4977, 4978 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2494_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:714.14-714.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2496_o": {
          "hide_name": 0,
          "bits": [ 3671, 3672 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2496_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:716.14-716.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2497_o": {
          "hide_name": 0,
          "bits": [ 4891, 4892, 4893, 4985, 4986, 4987 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2497_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:717.14-717.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2499_o": {
          "hide_name": 0,
          "bits": [ 3676, 3677 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2499_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:719.14-719.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2500_o": {
          "hide_name": 0,
          "bits": [ 4897, 4898, 4899, 4994, 4995, 4996 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2500_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:720.14-720.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2502_o": {
          "hide_name": 0,
          "bits": [ 3681, 3682 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2502_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:722.14-722.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2503_o": {
          "hide_name": 0,
          "bits": [ 4903, 4904, 4905, 5003, 5004, 5005 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2503_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:723.14-723.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2505_o": {
          "hide_name": 0,
          "bits": [ 3686, 3687 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2505_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:725.14-725.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2506_o": {
          "hide_name": 0,
          "bits": [ 4909, 4910, 4911, 5012, 5013, 5014 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2506_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:726.14-726.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2508_o": {
          "hide_name": 0,
          "bits": [ 3691, 3692 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2508_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:728.14-728.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2509_o": {
          "hide_name": 0,
          "bits": [ 4915, 4916, 4917, 5021, 5022, 5023 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2509_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:729.14-729.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2511_o": {
          "hide_name": 0,
          "bits": [ 3696, 3697 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2511_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:731.14-731.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2512_o": {
          "hide_name": 0,
          "bits": [ 4921, 4922, 4923, 5030, 5031, 5032 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2512_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:732.14-732.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2514_o": {
          "hide_name": 0,
          "bits": [ 3701, 3702 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2514_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:734.14-734.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2515_o": {
          "hide_name": 0,
          "bits": [ 4927, 4928, 4929, 5039, 5040, 5041 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2515_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:735.14-735.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2517_o": {
          "hide_name": 0,
          "bits": [ 3706, 3707 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2517_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:737.14-737.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2518_o": {
          "hide_name": 0,
          "bits": [ 4933, 4934, 4935, 5048, 5049, 5050 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2518_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:738.14-738.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2520_o": {
          "hide_name": 0,
          "bits": [ 3711, 3712 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2520_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:740.14-740.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2521_o": {
          "hide_name": 0,
          "bits": [ 4939, 4940, 4941, 5057, 5058, 5059 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2521_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:741.14-741.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2523_o": {
          "hide_name": 0,
          "bits": [ 3716, 3717 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2523_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:743.14-743.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2524_o": {
          "hide_name": 0,
          "bits": [ 4945, 4946, 4947, 5066, 5067, 5068 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2524_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:744.14-744.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2527_o": {
          "hide_name": 0,
          "bits": [ 5085, 5086, 5087, 5088, 5089, 5090 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2527_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:745.14-745.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2528_o": {
          "hide_name": 0,
          "bits": [ 4915, 4916, 4917, 5021, 5022, 5023, 4921, 4922, 4923, 5030, 5031, 5032, 4927, 4928, 4929, 5039, 5040, 5041, 4933, 4934, 4935, 5048, 5049, 5050, 4939, 4940, 4941, 5057, 5058, 5059, 4945, 4946, 4947, 5066, 5067, 5068, 4951, 4952, 4953, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2528_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:746.15-746.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2529_o": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "0", 4867, 4868, 4869, 4957, "0", "0", 4873, 4874, 4875, 4958, 4959, 4960, 4879, 4880, 4881, 4967, 4968, 4969, 4885, 4886, 4887, 4976, 4977, 4978, 4891, 4892, 4893, 4985, 4986, 4987, 4897, 4898, 4899, 4994, 4995, 4996, 4903, 4904, 4905, 5003, 5004, 5005 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2529_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:747.15-747.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2533_o": {
          "hide_name": 0,
          "bits": [ "1", "1", "1" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2533_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:749.14-749.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2534_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2534_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:750.14-750.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2535_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2535_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:751.14-751.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2536_o": {
          "hide_name": 0,
          "bits": [ 4870, 4871, 4872, 4957, "0", "0", 4876, 4877, 4878, 4958, 4959, 4960, 4882, 4883, 4884, 4967, 4968, 4969, 4888, 4889, 4890, 4976, 4977, 4978, 4894, 4895, 4896, 4985, 4986, 4987, 4900, 4901, 4902, 4994, 4995, 4996, 4906, 4907, 4908, 5003, 5004, 5005, 4912, 4913, 4914, 5012, 5013, 5014, 4918, 4919, 4920, 5021, 5022, 5023, 4924, 4925, 4926, 5030, 5031, 5032, 4930, 4931, 4932, 5039, 5040, 5041, 4936, 4937, 4938, 5048, 5049, 5050, 4942, 4943, 4944, 5057, 5058, 5059, 4948, 4949, 4950, 5066, 5067, 5068, 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2536_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:752.15-752.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2537_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 4870, 4871, 4872, 4957, "0", "0", 4876, 4877, 4878, 4958, 4959, 4960, 4882, 4883, 4884, 4967, 4968, 4969, 4888, 4889, 4890, 4976, 4977, 4978, 4894, 4895, 4896, 4985, 4986, 4987, 4900, 4901, 4902, 4994, 4995, 4996, 4906, 4907, 4908, 5003, 5004, 5005, 4912, 4913, 4914, 5012, 5013, 5014, 4918, 4919, 4920, 5021, 5022, 5023, 4924, 4925, 4926, 5030, 5031, 5032, 4930, 4931, 4932, 5039, 5040, 5041, 4936, 4937, 4938, 5048, 5049, 5050, 4942, 4943, 4944, 5057, 5058, 5059, 4948, 4949, 4950, 5066, 5067, 5068, 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2537_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:753.15-753.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2538_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2538_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:754.14-754.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2539_o": {
          "hide_name": 0,
          "bits": [ 4867, 4868, 4869 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2539_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:755.14-755.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2540_o": {
          "hide_name": 0,
          "bits": [ 4870, 4871, 4872 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2540_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:756.14-756.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2541_o": {
          "hide_name": 0,
          "bits": [ 4957, "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2541_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:757.14-757.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2542_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2542_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:758.14-758.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2543_o": {
          "hide_name": 0,
          "bits": [ 4876, 4877, 4878, 4958, 4959, 4960, 4882, 4883, 4884, 4967, 4968, 4969, 4888, 4889, 4890, 4976, 4977, 4978, 4894, 4895, 4896, 4985, 4986, 4987, 4900, 4901, 4902, 4994, 4995, 4996, 4906, 4907, 4908, 5003, 5004, 5005, 4912, 4913, 4914, 5012, 5013, 5014, 4918, 4919, 4920, 5021, 5022, 5023, 4924, 4925, 4926, 5030, 5031, 5032, 4930, 4931, 4932, 5039, 5040, 5041, 4936, 4937, 4938, 5048, 5049, 5050, 4942, 4943, 4944, 5057, 5058, 5059, 4948, 4949, 4950, 5066, 5067, 5068, 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2543_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:759.15-759.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2544_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 4870, 4871, 4872, 4957, "0", "0", 4876, 4877, 4878, 4958, 4959, 4960, 4882, 4883, 4884, 4967, 4968, 4969, 4888, 4889, 4890, 4976, 4977, 4978, 4894, 4895, 4896, 4985, 4986, 4987, 4900, 4901, 4902, 4994, 4995, 4996, 4906, 4907, 4908, 5003, 5004, 5005, 4912, 4913, 4914, 5012, 5013, 5014, 4918, 4919, 4920, 5021, 5022, 5023, 4924, 4925, 4926, 5030, 5031, 5032, 4930, 4931, 4932, 5039, 5040, 5041, 4936, 4937, 4938, 5048, 5049, 5050, 4942, 4943, 4944, 5057, 5058, 5059, 4948, 4949, 4950, 5066, 5067, 5068, 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2544_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:760.15-760.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2545_o": {
          "hide_name": 0,
          "bits": [ 4870, 4871, 4872, 4957, "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2545_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:761.14-761.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2546_o": {
          "hide_name": 0,
          "bits": [ 4870, 4871, 4872, 4957, "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2546_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:762.14-762.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2547_o": {
          "hide_name": 0,
          "bits": [ 4873, 4874, 4875 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2547_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:763.14-763.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2548_o": {
          "hide_name": 0,
          "bits": [ 4876, 4877, 4878 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2548_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:764.14-764.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2549_o": {
          "hide_name": 0,
          "bits": [ 4958, 4959, 4960 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2549_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:765.14-765.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2550_o": {
          "hide_name": 0,
          "bits": [ 4870, 4871, 4872, 4957, "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2550_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:766.14-766.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2551_o": {
          "hide_name": 0,
          "bits": [ 4882, 4883, 4884, 4967, 4968, 4969, 4888, 4889, 4890, 4976, 4977, 4978, 4894, 4895, 4896, 4985, 4986, 4987, 4900, 4901, 4902, 4994, 4995, 4996, 4906, 4907, 4908, 5003, 5004, 5005, 4912, 4913, 4914, 5012, 5013, 5014, 4918, 4919, 4920, 5021, 5022, 5023, 4924, 4925, 4926, 5030, 5031, 5032, 4930, 4931, 4932, 5039, 5040, 5041, 4936, 4937, 4938, 5048, 5049, 5050, 4942, 4943, 4944, 5057, 5058, 5059, 4948, 4949, 4950, 5066, 5067, 5068, 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2551_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:767.15-767.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2552_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 4870, 4871, 4872, 4957, "0", "0", 4876, 4877, 4878, 4958, 4959, 4960, 4882, 4883, 4884, 4967, 4968, 4969, 4888, 4889, 4890, 4976, 4977, 4978, 4894, 4895, 4896, 4985, 4986, 4987, 4900, 4901, 4902, 4994, 4995, 4996, 4906, 4907, 4908, 5003, 5004, 5005, 4912, 4913, 4914, 5012, 5013, 5014, 4918, 4919, 4920, 5021, 5022, 5023, 4924, 4925, 4926, 5030, 5031, 5032, 4930, 4931, 4932, 5039, 5040, 5041, 4936, 4937, 4938, 5048, 5049, 5050, 4942, 4943, 4944, 5057, 5058, 5059, 4948, 4949, 4950, 5066, 5067, 5068, 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2552_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:768.15-768.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2553_o": {
          "hide_name": 0,
          "bits": [ 4876, 4877, 4878, 4958, 4959, 4960 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2553_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:769.14-769.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2554_o": {
          "hide_name": 0,
          "bits": [ 4961, 4962, 4963, 4964, 4965, 4966 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2554_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:770.14-770.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2555_o": {
          "hide_name": 0,
          "bits": [ 4879, 4880, 4881 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2555_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:771.14-771.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2556_o": {
          "hide_name": 0,
          "bits": [ 4882, 4883, 4884 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2556_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:772.14-772.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2557_o": {
          "hide_name": 0,
          "bits": [ 4967, 4968, 4969 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2557_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:773.14-773.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2558_o": {
          "hide_name": 0,
          "bits": [ 4961, 4962, 4963, 4964, 4965, 4966 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2558_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:774.14-774.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2559_o": {
          "hide_name": 0,
          "bits": [ 4888, 4889, 4890, 4976, 4977, 4978, 4894, 4895, 4896, 4985, 4986, 4987, 4900, 4901, 4902, 4994, 4995, 4996, 4906, 4907, 4908, 5003, 5004, 5005, 4912, 4913, 4914, 5012, 5013, 5014, 4918, 4919, 4920, 5021, 5022, 5023, 4924, 4925, 4926, 5030, 5031, 5032, 4930, 4931, 4932, 5039, 5040, 5041, 4936, 4937, 4938, 5048, 5049, 5050, 4942, 4943, 4944, 5057, 5058, 5059, 4948, 4949, 4950, 5066, 5067, 5068, 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2559_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:775.15-775.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2560_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 4870, 4871, 4872, 4957, "0", "0", 4876, 4877, 4878, 4958, 4959, 4960, 4882, 4883, 4884, 4967, 4968, 4969, 4888, 4889, 4890, 4976, 4977, 4978, 4894, 4895, 4896, 4985, 4986, 4987, 4900, 4901, 4902, 4994, 4995, 4996, 4906, 4907, 4908, 5003, 5004, 5005, 4912, 4913, 4914, 5012, 5013, 5014, 4918, 4919, 4920, 5021, 5022, 5023, 4924, 4925, 4926, 5030, 5031, 5032, 4930, 4931, 4932, 5039, 5040, 5041, 4936, 4937, 4938, 5048, 5049, 5050, 4942, 4943, 4944, 5057, 5058, 5059, 4948, 4949, 4950, 5066, 5067, 5068, 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2560_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:776.15-776.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2561_o": {
          "hide_name": 0,
          "bits": [ 4882, 4883, 4884, 4967, 4968, 4969 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2561_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:777.14-777.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2562_o": {
          "hide_name": 0,
          "bits": [ 4970, 4971, 4972, 4973, 4974, 4975 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2562_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:778.14-778.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2563_o": {
          "hide_name": 0,
          "bits": [ 4885, 4886, 4887 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2563_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:779.14-779.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2564_o": {
          "hide_name": 0,
          "bits": [ 4888, 4889, 4890 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2564_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:780.14-780.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2565_o": {
          "hide_name": 0,
          "bits": [ 4976, 4977, 4978 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2565_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:781.14-781.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2566_o": {
          "hide_name": 0,
          "bits": [ 4970, 4971, 4972, 4973, 4974, 4975 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2566_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:782.14-782.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2567_o": {
          "hide_name": 0,
          "bits": [ 4894, 4895, 4896, 4985, 4986, 4987, 4900, 4901, 4902, 4994, 4995, 4996, 4906, 4907, 4908, 5003, 5004, 5005, 4912, 4913, 4914, 5012, 5013, 5014, 4918, 4919, 4920, 5021, 5022, 5023, 4924, 4925, 4926, 5030, 5031, 5032, 4930, 4931, 4932, 5039, 5040, 5041, 4936, 4937, 4938, 5048, 5049, 5050, 4942, 4943, 4944, 5057, 5058, 5059, 4948, 4949, 4950, 5066, 5067, 5068, 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2567_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:783.15-783.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2568_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 4870, 4871, 4872, 4957, "0", "0", 4876, 4877, 4878, 4958, 4959, 4960, 4882, 4883, 4884, 4967, 4968, 4969, 4888, 4889, 4890, 4976, 4977, 4978, 4894, 4895, 4896, 4985, 4986, 4987, 4900, 4901, 4902, 4994, 4995, 4996, 4906, 4907, 4908, 5003, 5004, 5005, 4912, 4913, 4914, 5012, 5013, 5014, 4918, 4919, 4920, 5021, 5022, 5023, 4924, 4925, 4926, 5030, 5031, 5032, 4930, 4931, 4932, 5039, 5040, 5041, 4936, 4937, 4938, 5048, 5049, 5050, 4942, 4943, 4944, 5057, 5058, 5059, 4948, 4949, 4950, 5066, 5067, 5068, 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2568_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:784.15-784.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2569_o": {
          "hide_name": 0,
          "bits": [ 4888, 4889, 4890, 4976, 4977, 4978 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2569_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:785.14-785.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2570_o": {
          "hide_name": 0,
          "bits": [ 4979, 4980, 4981, 4982, 4983, 4984 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2570_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:786.14-786.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2571_o": {
          "hide_name": 0,
          "bits": [ 4891, 4892, 4893 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2571_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:787.14-787.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2572_o": {
          "hide_name": 0,
          "bits": [ 4894, 4895, 4896 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2572_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:788.14-788.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2573_o": {
          "hide_name": 0,
          "bits": [ 4985, 4986, 4987 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2573_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:789.14-789.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2574_o": {
          "hide_name": 0,
          "bits": [ 4979, 4980, 4981, 4982, 4983, 4984 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2574_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:790.14-790.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2575_o": {
          "hide_name": 0,
          "bits": [ 4900, 4901, 4902, 4994, 4995, 4996, 4906, 4907, 4908, 5003, 5004, 5005, 4912, 4913, 4914, 5012, 5013, 5014, 4918, 4919, 4920, 5021, 5022, 5023, 4924, 4925, 4926, 5030, 5031, 5032, 4930, 4931, 4932, 5039, 5040, 5041, 4936, 4937, 4938, 5048, 5049, 5050, 4942, 4943, 4944, 5057, 5058, 5059, 4948, 4949, 4950, 5066, 5067, 5068, 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2575_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:791.15-791.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2576_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 4870, 4871, 4872, 4957, "0", "0", 4876, 4877, 4878, 4958, 4959, 4960, 4882, 4883, 4884, 4967, 4968, 4969, 4888, 4889, 4890, 4976, 4977, 4978, 4894, 4895, 4896, 4985, 4986, 4987, 4900, 4901, 4902, 4994, 4995, 4996, 4906, 4907, 4908, 5003, 5004, 5005, 4912, 4913, 4914, 5012, 5013, 5014, 4918, 4919, 4920, 5021, 5022, 5023, 4924, 4925, 4926, 5030, 5031, 5032, 4930, 4931, 4932, 5039, 5040, 5041, 4936, 4937, 4938, 5048, 5049, 5050, 4942, 4943, 4944, 5057, 5058, 5059, 4948, 4949, 4950, 5066, 5067, 5068, 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2576_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:792.15-792.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2577_o": {
          "hide_name": 0,
          "bits": [ 4894, 4895, 4896, 4985, 4986, 4987 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2577_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:793.14-793.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2578_o": {
          "hide_name": 0,
          "bits": [ 4988, 4989, 4990, 4991, 4992, 4993 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2578_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:794.14-794.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2579_o": {
          "hide_name": 0,
          "bits": [ 4897, 4898, 4899 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2579_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:795.14-795.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2580_o": {
          "hide_name": 0,
          "bits": [ 4900, 4901, 4902 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2580_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:796.14-796.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2581_o": {
          "hide_name": 0,
          "bits": [ 4994, 4995, 4996 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2581_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:797.14-797.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2582_o": {
          "hide_name": 0,
          "bits": [ 4988, 4989, 4990, 4991, 4992, 4993 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2582_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:798.14-798.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2583_o": {
          "hide_name": 0,
          "bits": [ 4906, 4907, 4908, 5003, 5004, 5005, 4912, 4913, 4914, 5012, 5013, 5014, 4918, 4919, 4920, 5021, 5022, 5023, 4924, 4925, 4926, 5030, 5031, 5032, 4930, 4931, 4932, 5039, 5040, 5041, 4936, 4937, 4938, 5048, 5049, 5050, 4942, 4943, 4944, 5057, 5058, 5059, 4948, 4949, 4950, 5066, 5067, 5068, 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2583_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:799.15-799.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2584_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 4870, 4871, 4872, 4957, "0", "0", 4876, 4877, 4878, 4958, 4959, 4960, 4882, 4883, 4884, 4967, 4968, 4969, 4888, 4889, 4890, 4976, 4977, 4978, 4894, 4895, 4896, 4985, 4986, 4987, 4900, 4901, 4902, 4994, 4995, 4996, 4906, 4907, 4908, 5003, 5004, 5005, 4912, 4913, 4914, 5012, 5013, 5014, 4918, 4919, 4920, 5021, 5022, 5023, 4924, 4925, 4926, 5030, 5031, 5032, 4930, 4931, 4932, 5039, 5040, 5041, 4936, 4937, 4938, 5048, 5049, 5050, 4942, 4943, 4944, 5057, 5058, 5059, 4948, 4949, 4950, 5066, 5067, 5068, 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2584_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:800.15-800.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2585_o": {
          "hide_name": 0,
          "bits": [ 4900, 4901, 4902, 4994, 4995, 4996 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2585_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:801.14-801.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2586_o": {
          "hide_name": 0,
          "bits": [ 4997, 4998, 4999, 5000, 5001, 5002 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2586_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:802.14-802.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2587_o": {
          "hide_name": 0,
          "bits": [ 4903, 4904, 4905 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2587_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:803.14-803.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2588_o": {
          "hide_name": 0,
          "bits": [ 4906, 4907, 4908 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2588_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:804.14-804.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2589_o": {
          "hide_name": 0,
          "bits": [ 5003, 5004, 5005 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2589_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:805.14-805.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2590_o": {
          "hide_name": 0,
          "bits": [ 4997, 4998, 4999, 5000, 5001, 5002 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2590_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:806.14-806.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2591_o": {
          "hide_name": 0,
          "bits": [ 4912, 4913, 4914, 5012, 5013, 5014, 4918, 4919, 4920, 5021, 5022, 5023, 4924, 4925, 4926, 5030, 5031, 5032, 4930, 4931, 4932, 5039, 5040, 5041, 4936, 4937, 4938, 5048, 5049, 5050, 4942, 4943, 4944, 5057, 5058, 5059, 4948, 4949, 4950, 5066, 5067, 5068, 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2591_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:807.15-807.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2592_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 4870, 4871, 4872, 4957, "0", "0", 4876, 4877, 4878, 4958, 4959, 4960, 4882, 4883, 4884, 4967, 4968, 4969, 4888, 4889, 4890, 4976, 4977, 4978, 4894, 4895, 4896, 4985, 4986, 4987, 4900, 4901, 4902, 4994, 4995, 4996, 4906, 4907, 4908, 5003, 5004, 5005, 4912, 4913, 4914, 5012, 5013, 5014, 4918, 4919, 4920, 5021, 5022, 5023, 4924, 4925, 4926, 5030, 5031, 5032, 4930, 4931, 4932, 5039, 5040, 5041, 4936, 4937, 4938, 5048, 5049, 5050, 4942, 4943, 4944, 5057, 5058, 5059, 4948, 4949, 4950, 5066, 5067, 5068, 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2592_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:808.15-808.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2593_o": {
          "hide_name": 0,
          "bits": [ 4906, 4907, 4908, 5003, 5004, 5005 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2593_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:809.14-809.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2594_o": {
          "hide_name": 0,
          "bits": [ 5006, 5007, 5008, 5009, 5010, 5011 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2594_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:810.14-810.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2595_o": {
          "hide_name": 0,
          "bits": [ 4909, 4910, 4911 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2595_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:811.14-811.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2596_o": {
          "hide_name": 0,
          "bits": [ 4912, 4913, 4914 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2596_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:812.14-812.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2597_o": {
          "hide_name": 0,
          "bits": [ 5012, 5013, 5014 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2597_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:813.14-813.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2598_o": {
          "hide_name": 0,
          "bits": [ 5006, 5007, 5008, 5009, 5010, 5011 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2598_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:814.14-814.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2599_o": {
          "hide_name": 0,
          "bits": [ 4918, 4919, 4920, 5021, 5022, 5023, 4924, 4925, 4926, 5030, 5031, 5032, 4930, 4931, 4932, 5039, 5040, 5041, 4936, 4937, 4938, 5048, 5049, 5050, 4942, 4943, 4944, 5057, 5058, 5059, 4948, 4949, 4950, 5066, 5067, 5068, 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2599_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:815.15-815.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2600_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 4870, 4871, 4872, 4957, "0", "0", 4876, 4877, 4878, 4958, 4959, 4960, 4882, 4883, 4884, 4967, 4968, 4969, 4888, 4889, 4890, 4976, 4977, 4978, 4894, 4895, 4896, 4985, 4986, 4987, 4900, 4901, 4902, 4994, 4995, 4996, 4906, 4907, 4908, 5003, 5004, 5005, 4912, 4913, 4914, 5012, 5013, 5014, 4918, 4919, 4920, 5021, 5022, 5023, 4924, 4925, 4926, 5030, 5031, 5032, 4930, 4931, 4932, 5039, 5040, 5041, 4936, 4937, 4938, 5048, 5049, 5050, 4942, 4943, 4944, 5057, 5058, 5059, 4948, 4949, 4950, 5066, 5067, 5068, 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2600_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:816.15-816.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2601_o": {
          "hide_name": 0,
          "bits": [ 4912, 4913, 4914, 5012, 5013, 5014 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2601_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:817.14-817.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2602_o": {
          "hide_name": 0,
          "bits": [ 5015, 5016, 5017, 5018, 5019, 5020 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2602_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:818.14-818.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2603_o": {
          "hide_name": 0,
          "bits": [ 4915, 4916, 4917 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2603_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:819.14-819.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2604_o": {
          "hide_name": 0,
          "bits": [ 4918, 4919, 4920 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2604_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:820.14-820.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2605_o": {
          "hide_name": 0,
          "bits": [ 5021, 5022, 5023 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2605_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:821.14-821.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2606_o": {
          "hide_name": 0,
          "bits": [ 5015, 5016, 5017, 5018, 5019, 5020 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2606_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:822.14-822.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2607_o": {
          "hide_name": 0,
          "bits": [ 4924, 4925, 4926, 5030, 5031, 5032, 4930, 4931, 4932, 5039, 5040, 5041, 4936, 4937, 4938, 5048, 5049, 5050, 4942, 4943, 4944, 5057, 5058, 5059, 4948, 4949, 4950, 5066, 5067, 5068, 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2607_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:823.15-823.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2608_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 4870, 4871, 4872, 4957, "0", "0", 4876, 4877, 4878, 4958, 4959, 4960, 4882, 4883, 4884, 4967, 4968, 4969, 4888, 4889, 4890, 4976, 4977, 4978, 4894, 4895, 4896, 4985, 4986, 4987, 4900, 4901, 4902, 4994, 4995, 4996, 4906, 4907, 4908, 5003, 5004, 5005, 4912, 4913, 4914, 5012, 5013, 5014, 4918, 4919, 4920, 5021, 5022, 5023, 4924, 4925, 4926, 5030, 5031, 5032, 4930, 4931, 4932, 5039, 5040, 5041, 4936, 4937, 4938, 5048, 5049, 5050, 4942, 4943, 4944, 5057, 5058, 5059, 4948, 4949, 4950, 5066, 5067, 5068, 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2608_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:824.15-824.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2609_o": {
          "hide_name": 0,
          "bits": [ 4918, 4919, 4920, 5021, 5022, 5023 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2609_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:825.14-825.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2610_o": {
          "hide_name": 0,
          "bits": [ 5024, 5025, 5026, 5027, 5028, 5029 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2610_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:826.14-826.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2611_o": {
          "hide_name": 0,
          "bits": [ 4921, 4922, 4923 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2611_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:827.14-827.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2612_o": {
          "hide_name": 0,
          "bits": [ 4924, 4925, 4926 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2612_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:828.14-828.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2613_o": {
          "hide_name": 0,
          "bits": [ 5030, 5031, 5032 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2613_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:829.14-829.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2614_o": {
          "hide_name": 0,
          "bits": [ 5024, 5025, 5026, 5027, 5028, 5029 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2614_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:830.14-830.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2615_o": {
          "hide_name": 0,
          "bits": [ 4930, 4931, 4932, 5039, 5040, 5041, 4936, 4937, 4938, 5048, 5049, 5050, 4942, 4943, 4944, 5057, 5058, 5059, 4948, 4949, 4950, 5066, 5067, 5068, 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2615_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:831.15-831.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2616_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 4870, 4871, 4872, 4957, "0", "0", 4876, 4877, 4878, 4958, 4959, 4960, 4882, 4883, 4884, 4967, 4968, 4969, 4888, 4889, 4890, 4976, 4977, 4978, 4894, 4895, 4896, 4985, 4986, 4987, 4900, 4901, 4902, 4994, 4995, 4996, 4906, 4907, 4908, 5003, 5004, 5005, 4912, 4913, 4914, 5012, 5013, 5014, 4918, 4919, 4920, 5021, 5022, 5023, 4924, 4925, 4926, 5030, 5031, 5032, 4930, 4931, 4932, 5039, 5040, 5041, 4936, 4937, 4938, 5048, 5049, 5050, 4942, 4943, 4944, 5057, 5058, 5059, 4948, 4949, 4950, 5066, 5067, 5068, 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2616_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:832.15-832.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2617_o": {
          "hide_name": 0,
          "bits": [ 4924, 4925, 4926, 5030, 5031, 5032 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2617_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:833.14-833.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2618_o": {
          "hide_name": 0,
          "bits": [ 5033, 5034, 5035, 5036, 5037, 5038 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2618_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:834.14-834.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2619_o": {
          "hide_name": 0,
          "bits": [ 4927, 4928, 4929 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2619_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:835.14-835.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2620_o": {
          "hide_name": 0,
          "bits": [ 4930, 4931, 4932 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2620_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:836.14-836.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2621_o": {
          "hide_name": 0,
          "bits": [ 5039, 5040, 5041 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2621_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:837.14-837.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2622_o": {
          "hide_name": 0,
          "bits": [ 5033, 5034, 5035, 5036, 5037, 5038 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2622_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:838.14-838.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2623_o": {
          "hide_name": 0,
          "bits": [ 4936, 4937, 4938, 5048, 5049, 5050, 4942, 4943, 4944, 5057, 5058, 5059, 4948, 4949, 4950, 5066, 5067, 5068, 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2623_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:839.15-839.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2624_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 4870, 4871, 4872, 4957, "0", "0", 4876, 4877, 4878, 4958, 4959, 4960, 4882, 4883, 4884, 4967, 4968, 4969, 4888, 4889, 4890, 4976, 4977, 4978, 4894, 4895, 4896, 4985, 4986, 4987, 4900, 4901, 4902, 4994, 4995, 4996, 4906, 4907, 4908, 5003, 5004, 5005, 4912, 4913, 4914, 5012, 5013, 5014, 4918, 4919, 4920, 5021, 5022, 5023, 4924, 4925, 4926, 5030, 5031, 5032, 4930, 4931, 4932, 5039, 5040, 5041, 4936, 4937, 4938, 5048, 5049, 5050, 4942, 4943, 4944, 5057, 5058, 5059, 4948, 4949, 4950, 5066, 5067, 5068, 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2624_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:840.15-840.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2625_o": {
          "hide_name": 0,
          "bits": [ 4930, 4931, 4932, 5039, 5040, 5041 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2625_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:841.14-841.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2626_o": {
          "hide_name": 0,
          "bits": [ 5042, 5043, 5044, 5045, 5046, 5047 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2626_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:842.14-842.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2627_o": {
          "hide_name": 0,
          "bits": [ 4933, 4934, 4935 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2627_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:843.14-843.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2628_o": {
          "hide_name": 0,
          "bits": [ 4936, 4937, 4938 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2628_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:844.14-844.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2629_o": {
          "hide_name": 0,
          "bits": [ 5048, 5049, 5050 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2629_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:845.14-845.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2630_o": {
          "hide_name": 0,
          "bits": [ 5042, 5043, 5044, 5045, 5046, 5047 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2630_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:846.14-846.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2631_o": {
          "hide_name": 0,
          "bits": [ 4942, 4943, 4944, 5057, 5058, 5059, 4948, 4949, 4950, 5066, 5067, 5068, 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2631_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:847.15-847.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2632_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 4870, 4871, 4872, 4957, "0", "0", 4876, 4877, 4878, 4958, 4959, 4960, 4882, 4883, 4884, 4967, 4968, 4969, 4888, 4889, 4890, 4976, 4977, 4978, 4894, 4895, 4896, 4985, 4986, 4987, 4900, 4901, 4902, 4994, 4995, 4996, 4906, 4907, 4908, 5003, 5004, 5005, 4912, 4913, 4914, 5012, 5013, 5014, 4918, 4919, 4920, 5021, 5022, 5023, 4924, 4925, 4926, 5030, 5031, 5032, 4930, 4931, 4932, 5039, 5040, 5041, 4936, 4937, 4938, 5048, 5049, 5050, 4942, 4943, 4944, 5057, 5058, 5059, 4948, 4949, 4950, 5066, 5067, 5068, 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2632_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:848.15-848.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2633_o": {
          "hide_name": 0,
          "bits": [ 4936, 4937, 4938, 5048, 5049, 5050 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2633_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:849.14-849.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2634_o": {
          "hide_name": 0,
          "bits": [ 5051, 5052, 5053, 5054, 5055, 5056 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2634_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:850.14-850.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2635_o": {
          "hide_name": 0,
          "bits": [ 4939, 4940, 4941 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2635_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:851.14-851.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2636_o": {
          "hide_name": 0,
          "bits": [ 4942, 4943, 4944 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2636_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:852.14-852.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2637_o": {
          "hide_name": 0,
          "bits": [ 5057, 5058, 5059 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2637_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:853.14-853.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2638_o": {
          "hide_name": 0,
          "bits": [ 5051, 5052, 5053, 5054, 5055, 5056 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2638_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:854.14-854.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2639_o": {
          "hide_name": 0,
          "bits": [ 4948, 4949, 4950, 5066, 5067, 5068, 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2639_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:855.15-855.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2640_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 4870, 4871, 4872, 4957, "0", "0", 4876, 4877, 4878, 4958, 4959, 4960, 4882, 4883, 4884, 4967, 4968, 4969, 4888, 4889, 4890, 4976, 4977, 4978, 4894, 4895, 4896, 4985, 4986, 4987, 4900, 4901, 4902, 4994, 4995, 4996, 4906, 4907, 4908, 5003, 5004, 5005, 4912, 4913, 4914, 5012, 5013, 5014, 4918, 4919, 4920, 5021, 5022, 5023, 4924, 4925, 4926, 5030, 5031, 5032, 4930, 4931, 4932, 5039, 5040, 5041, 4936, 4937, 4938, 5048, 5049, 5050, 4942, 4943, 4944, 5057, 5058, 5059, 4948, 4949, 4950, 5066, 5067, 5068, 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2640_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:856.15-856.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2641_o": {
          "hide_name": 0,
          "bits": [ 4942, 4943, 4944, 5057, 5058, 5059 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2641_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:857.14-857.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2642_o": {
          "hide_name": 0,
          "bits": [ 5060, 5061, 5062, 5063, 5064, 5065 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2642_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:858.14-858.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2643_o": {
          "hide_name": 0,
          "bits": [ 4945, 4946, 4947 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2643_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:859.14-859.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2644_o": {
          "hide_name": 0,
          "bits": [ 4948, 4949, 4950 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2644_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:860.14-860.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2645_o": {
          "hide_name": 0,
          "bits": [ 5066, 5067, 5068 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2645_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:861.14-861.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2646_o": {
          "hide_name": 0,
          "bits": [ 5060, 5061, 5062, 5063, 5064, 5065 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2646_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:862.14-862.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2647_o": {
          "hide_name": 0,
          "bits": [ 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2647_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:863.14-863.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2648_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 4870, 4871, 4872, 4957, "0", "0", 4876, 4877, 4878, 4958, 4959, 4960, 4882, 4883, 4884, 4967, 4968, 4969, 4888, 4889, 4890, 4976, 4977, 4978, 4894, 4895, 4896, 4985, 4986, 4987, 4900, 4901, 4902, 4994, 4995, 4996, 4906, 4907, 4908, 5003, 5004, 5005, 4912, 4913, 4914, 5012, 5013, 5014, 4918, 4919, 4920, 5021, 5022, 5023, 4924, 4925, 4926, 5030, 5031, 5032, 4930, 4931, 4932, 5039, 5040, 5041, 4936, 4937, 4938, 5048, 5049, 5050, 4942, 4943, 4944, 5057, 5058, 5059, 4948, 4949, 4950, 5066, 5067, 5068, 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2648_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:864.15-864.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2649_o": {
          "hide_name": 0,
          "bits": [ 4948, 4949, 4950, 5066, 5067, 5068 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2649_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:865.14-865.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2650_o": {
          "hide_name": 0,
          "bits": [ 5069, 5070, 5071, 5072, 5073, 5074 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2650_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:866.14-866.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2651_o": {
          "hide_name": 0,
          "bits": [ 4951, 4952, 4953 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2651_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:867.14-867.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2652_o": {
          "hide_name": 0,
          "bits": [ 4954, 4955, 4956 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2652_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:868.14-868.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2653_o": {
          "hide_name": 0,
          "bits": [ 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2653_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:869.14-869.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2654_o": {
          "hide_name": 0,
          "bits": [ 5069, 5070, 5071, 5072, 5073, 5074 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2654_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:870.14-870.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2655_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 4870, 4871, 4872, 4957, "0", "0", 4876, 4877, 4878, 4958, 4959, 4960, 4882, 4883, 4884, 4967, 4968, 4969, 4888, 4889, 4890, 4976, 4977, 4978, 4894, 4895, 4896, 4985, 4986, 4987, 4900, 4901, 4902, 4994, 4995, 4996, 4906, 4907, 4908, 5003, 5004, 5005, 4912, 4913, 4914, 5012, 5013, 5014, 4918, 4919, 4920, 5021, 5022, 5023, 4924, 4925, 4926, 5030, 5031, 5032, 4930, 4931, 4932, 5039, 5040, 5041, 4936, 4937, 4938, 5048, 5049, 5050, 4942, 4943, 4944, 5057, 5058, 5059, 4948, 4949, 4950, 5066, 5067, 5068, 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2655_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:871.15-871.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2656_o": {
          "hide_name": 0,
          "bits": [ 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2656_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:872.14-872.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2657_o": {
          "hide_name": 0,
          "bits": [ 5078, 5079, 5080, 5081, 5082, 5083 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2657_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:873.14-873.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2658_o": {
          "hide_name": 0,
          "bits": [ 5078, 5079, 5080, 5081, 5082, 5083 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2658_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:874.14-874.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2660_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 4870, 4871, 4872, 4957, "0", "0", 4876, 4877, 4878, 4958, 4959, 4960, 4882, 4883, 4884, 4967, 4968, 4969, 4888, 4889, 4890, 4976, 4977, 4978, 4894, 4895, 4896, 4985, 4986, 4987, 4900, 4901, 4902, 4994, 4995, 4996, 4906, 4907, 4908, 5003, 5004, 5005, 4912, 4913, 4914, 5012, 5013, 5014, 4918, 4919, 4920, 5021, 5022, 5023, 4924, 4925, 4926, 5030, 5031, 5032, 4930, 4931, 4932, 5039, 5040, 5041, 4936, 4937, 4938, 5048, 5049, 5050, 4942, 4943, 4944, 5057, 5058, 5059, 4948, 4949, 4950, 5066, 5067, 5068, 4954, 4955, 4956, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2660_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:875.15-875.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2662_o": {
          "hide_name": 0,
          "bits": [ 5078 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2662_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:876.8-876.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2663_o": {
          "hide_name": 0,
          "bits": [ 5079 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2663_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:877.8-877.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2664_o": {
          "hide_name": 0,
          "bits": [ 5080 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2664_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:878.8-878.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2667_o": {
          "hide_name": 0,
          "bits": [ 5081, 5082, 5083 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2667_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:881.14-881.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2669_o": {
          "hide_name": 0,
          "bits": [ 2699, 2700, 2701 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2669_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:882.14-882.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2670_o": {
          "hide_name": 0,
          "bits": [ 4057 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2670_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:883.8-883.15"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2671_q": {
          "hide_name": 0,
          "bits": [ 4909, 4910, 4911, 5012, 5013, 5014 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2671_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:884.13-884.20"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2672_q": {
          "hide_name": 0,
          "bits": [ 5084, 4057 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2672_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:885.13-885.20"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2673_o": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "0", 4867, 4868, 4869, 4957, "0", "0", 4873, 4874, 4875, 4958, 4959, 4960, 4879, 4880, 4881, 4967, 4968, 4969, 4885, 4886, 4887, 4976, 4977, 4978, 4891, 4892, 4893, 4985, 4986, 4987, 4897, 4898, 4899, 4994, 4995, 4996, 4903, 4904, 4905, 5003, 5004, 5005, 4909, 4910, 4911, 5012, 5013, 5014, 4915, 4916, 4917, 5021, 5022, 5023, 4921, 4922, 4923, 5030, 5031, 5032, 4927, 4928, 4929, 5039, 5040, 5041, 4933, 4934, 4935, 5048, 5049, 5050, 4939, 4940, 4941, 5057, 5058, 5059, 4945, 4946, 4947, 5066, 5067, 5068, 4951, 4952, 4953, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2673_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:886.15-886.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2674_o": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "0", 4867, 4868, 4869, 4957, "0", "0", 4873, 4874, 4875, 4958, 4959, 4960, 4879, 4880, 4881, 4967, 4968, 4969, 4885, 4886, 4887, 4976, 4977, 4978, 4891, 4892, 4893, 4985, 4986, 4987, 4897, 4898, 4899, 4994, 4995, 4996, 4903, 4904, 4905, 5003, 5004, 5005, 5085, 5086, 5087, 5088, 5089, 5090, 4915, 4916, 4917, 5021, 5022, 5023, 4921, 4922, 4923, 5030, 5031, 5032, 4927, 4928, 4929, 5039, 5040, 5041, 4933, 4934, 4935, 5048, 5049, 5050, 4939, 4940, 4941, 5057, 5058, 5059, 4945, 4946, 4947, 5066, 5067, 5068, 4951, 4952, 4953, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2674_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:887.15-887.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2675_o": {
          "hide_name": 0,
          "bits": [ 5080, 5079, 5078 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2675_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:888.14-888.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2676_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 4870, 4871, 4872, 4957, "0", "0", 4961, 4962, 4963, 4964, 4965, 4966, 4970, 4971, 4972, 4973, 4974, 4975, 4979, 4980, 4981, 4982, 4983, 4984, 4988, 4989, 4990, 4991, 4992, 4993, 4997, 4998, 4999, 5000, 5001, 5002, 5006, 5007, 5008, 5009, 5010, 5011, 5015, 5016, 5017, 5018, 5019, 5020, 5024, 5025, 5026, 5027, 5028, 5029, 5033, 5034, 5035, 5036, 5037, 5038, 5042, 5043, 5044, 5045, 5046, 5047, 5051, 5052, 5053, 5054, 5055, 5056, 5060, 5061, 5062, 5063, 5064, 5065, 5069, 5070, 5071, 5072, 5073, 5074, 5078, 5079, 5080, 5081, 5082, 5083 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2676_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:889.15-889.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.n2677_q": {
          "hide_name": 0,
          "bits": [ 1509, 1510, 1511 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 n2677_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:890.13-890.20"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.neg_orresult": {
          "hide_name": 0,
          "bits": [ 5080, 5079, 5078 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 neg_orresult",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:692.14-692.26"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.next_buf_reg": {
          "hide_name": 0,
          "bits": [ 5085, 5086, 5087, 5088, 5089, 5090 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 next_buf_reg",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:686.14-686.26"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.next_weylsd": {
          "hide_name": 0,
          "bits": [ 2699, 2700, 2701 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 next_weylsd",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:695.14-695.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.next_weylsd_strb": {
          "hide_name": 0,
          "bits": [ 4674 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 next_weylsd_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:688.8-688.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.orresult": {
          "hide_name": 0,
          "bits": [ 5078, 5079, 5080, 5081, 5082, 5083 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 orresult",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:691.14-691.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.priority_encoder_0.bin_o": {
          "hide_name": 0,
          "bits": [ 2687, 2688, 2689 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 priority_encoder_0 bin_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5.17-5.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.priority_encoder_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 priority_encoder_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2.11-2.18"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.priority_encoder_0.code_i": {
          "hide_name": 0,
          "bits": [ 5080, 5079, 5078 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 priority_encoder_0 code_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4.17-4.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.priority_encoder_0.n2963_o": {
          "hide_name": 0,
          "bits": [ 5312, "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 priority_encoder_0 n2963_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:8.14-8.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.priority_encoder_0.n2967_o": {
          "hide_name": 0,
          "bits": [ 5313, 5314, 5315 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 priority_encoder_0 n2967_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:10.14-10.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.priority_encoder_0.reset_i": {
          "hide_name": 0,
          "bits": [ 3334 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 priority_encoder_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3.11-3.18"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.priority_encoder_0_bin_o": {
          "hide_name": 0,
          "bits": [ 2687, 2688, 2689 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 priority_encoder_0_bin_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:879.14-879.38"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.priority_encoder_1.bin_o": {
          "hide_name": 0,
          "bits": [ 2690, 2691, 2692 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 priority_encoder_1 bin_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5.17-5.22"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.priority_encoder_1.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 priority_encoder_1 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2.11-2.18"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.priority_encoder_1.code_i": {
          "hide_name": 0,
          "bits": [ 5081, 5082, 5083 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 priority_encoder_1 code_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4.17-4.23"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.priority_encoder_1.n2963_o": {
          "hide_name": 0,
          "bits": [ 5316, "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 priority_encoder_1 n2963_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:8.14-8.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.priority_encoder_1.n2967_o": {
          "hide_name": 0,
          "bits": [ 5317, 5318, 5319 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 priority_encoder_1 n2967_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:10.14-10.21"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.priority_encoder_1.reset_i": {
          "hide_name": 0,
          "bits": [ 3334 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 priority_encoder_1 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3.11-3.18"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.priority_encoder_1_bin_o": {
          "hide_name": 0,
          "bits": [ 2690, 2691, 2692 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 priority_encoder_1_bin_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:880.14-880.38"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.reset_i": {
          "hide_name": 0,
          "bits": [ 3334 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:680.11-680.18"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.spikes_i": {
          "hide_name": 0,
          "bits": [ 3716, 3717, 3711, 3712, 3706, 3707, 3701, 3702, 3696, 3697, 3691, 3692, 3686, 3687, 3681, 3682, 3676, 3677, 3671, 3672, 3666, 3667, 3661, 3662, 3656, 3657, 3651, 3652, 3646, 3647 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 spikes_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:681.18-681.26"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.spikes_strb_i": {
          "hide_name": 0,
          "bits": [ 4674 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 spikes_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:682.11-682.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.sync_weylsd_strb": {
          "hide_name": 0,
          "bits": [ 5084, 4057 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 sync_weylsd_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:687.14-687.30"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.temp_orresult": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", 4870, 4871, 4872, 4957, "0", "0", 4961, 4962, 4963, 4964, 4965, 4966, 4970, 4971, 4972, 4973, 4974, 4975, 4979, 4980, 4981, 4982, 4983, 4984, 4988, 4989, 4990, 4991, 4992, 4993, 4997, 4998, 4999, 5000, 5001, 5002, 5006, 5007, 5008, 5009, 5010, 5011, 5015, 5016, 5017, 5018, 5019, 5020, 5024, 5025, 5026, 5027, 5028, 5029, 5033, 5034, 5035, 5036, 5037, 5038, 5042, 5043, 5044, 5045, 5046, 5047, 5051, 5052, 5053, 5054, 5055, 5056, 5060, 5061, 5062, 5063, 5064, 5065, 5069, 5070, 5071, 5072, 5073, 5074, 5078, 5079, 5080, 5081, 5082, 5083 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 temp_orresult",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:693.15-693.28"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.thermocodes": {
          "hide_name": 0,
          "bits": [ "1", "1", "1", "0", "0", "0", 4867, 4868, 4869, 4957, "0", "0", 4873, 4874, 4875, 4958, 4959, 4960, 4879, 4880, 4881, 4967, 4968, 4969, 4885, 4886, 4887, 4976, 4977, 4978, 4891, 4892, 4893, 4985, 4986, 4987, 4897, 4898, 4899, 4994, 4995, 4996, 4903, 4904, 4905, 5003, 5004, 5005, 4909, 4910, 4911, 5012, 5013, 5014, 4915, 4916, 4917, 5021, 5022, 5023, 4921, 4922, 4923, 5030, 5031, 5032, 4927, 4928, 4929, 5039, 5040, 5041, 4933, 4934, 4935, 5048, 5049, 5050, 4939, 4940, 4941, 5057, 5058, 5059, 4945, 4946, 4947, 5066, 5067, 5068, 4951, 4952, 4953, 5075, 5076, 5077 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 thermocodes",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:689.15-689.26"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.weylsd": {
          "hide_name": 0,
          "bits": [ 1509, 1510, 1511 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 weylsd",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:694.14-694.20"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.weylsd_neg": {
          "hide_name": 0,
          "bits": [ 2687, 2688, 2689 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 weylsd_neg",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:696.14-696.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.weylsd_o": {
          "hide_name": 0,
          "bits": [ 1509, 1510, 1511 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 weylsd_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:683.17-683.25"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.weylsd_pos": {
          "hide_name": 0,
          "bits": [ 2690, 2691, 2692 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 weylsd_pos",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:697.14-697.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0.weylsd_strb_o": {
          "hide_name": 0,
          "bits": [ 4057 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0 weylsd_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:684.11-684.24"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0_weylsd_o": {
          "hide_name": 0,
          "bits": [ 1509, 1510, 1511 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0_weylsd_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3775.14-3775.42"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weyls_discrepancy_0_weylsd_strb_o": {
          "hide_name": 0,
          "bits": [ 4057 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weyls_discrepancy_0_weylsd_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3776.8-3776.41"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weylsd": {
          "hide_name": 0,
          "bits": [ 1509, 1510, 1511 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weylsd",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3764.14-3764.20"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.weylsd_strb": {
          "hide_name": 0,
          "bits": [ 4057 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 weylsd_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3741.8-3741.19"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.widen_threshold_strb": {
          "hide_name": 0,
          "bits": [ 4662 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 widen_threshold_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3750.8-3750.28"
          }
        },
        "atbs_core_0.adaptive_ctrl_0.win_length_i": {
          "hide_name": 0,
          "bits": [ 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0 win_length_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3728.18-3728.30"
          }
        },
        "atbs_core_0.adaptive_ctrl_0_adapt_on_overflow_strb_o": {
          "hide_name": 0,
          "bits": [ 4052 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0_adapt_on_overflow_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4850.8-4850.48"
          }
        },
        "atbs_core_0.adaptive_ctrl_0_decreasing_en_o": {
          "hide_name": 0,
          "bits": [ 4286 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0_decreasing_en_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4843.8-4843.39"
          }
        },
        "atbs_core_0.adaptive_ctrl_0_delta_steps_lower_o": {
          "hide_name": 0,
          "bits": [ 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0_delta_steps_lower_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4849.14-4849.49"
          }
        },
        "atbs_core_0.adaptive_ctrl_0_delta_steps_lower_strb_o": {
          "hide_name": 0,
          "bits": [ 4061 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0_delta_steps_lower_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4847.8-4847.48"
          }
        },
        "atbs_core_0.adaptive_ctrl_0_delta_steps_upper_o": {
          "hide_name": 0,
          "bits": [ 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0_delta_steps_upper_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4848.14-4848.49"
          }
        },
        "atbs_core_0.adaptive_ctrl_0_delta_steps_upper_strb_o": {
          "hide_name": 0,
          "bits": [ 4060 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0_delta_steps_upper_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4846.8-4846.48"
          }
        },
        "atbs_core_0.adaptive_ctrl_0_direction_lower_o": {
          "hide_name": 0,
          "bits": [ 4281 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0_direction_lower_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4845.8-4845.41"
          }
        },
        "atbs_core_0.adaptive_ctrl_0_direction_upper_o": {
          "hide_name": 0,
          "bits": [ 4279 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0_direction_upper_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4844.8-4844.41"
          }
        },
        "atbs_core_0.adaptive_ctrl_0_increasing_en_o": {
          "hide_name": 0,
          "bits": [ 4284 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_ctrl_0_increasing_en_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4842.8-4842.39"
          }
        },
        "atbs_core_0.adaptive_mode": {
          "hide_name": 0,
          "bits": [ 4277 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_mode",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4776.8-4776.21"
          }
        },
        "atbs_core_0.adaptive_mode_d": {
          "hide_name": 0,
          "bits": [ 4150 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_mode_d",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4638.8-4638.23"
          }
        },
        "atbs_core_0.adaptive_mode_debounced": {
          "hide_name": 0,
          "bits": [ 3580 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_mode_debounced",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4633.8-4633.31"
          }
        },
        "atbs_core_0.adaptive_mode_edge_f": {
          "hide_name": 0,
          "bits": [ 4152 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_mode_edge_f",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4644.8-4644.28"
          }
        },
        "atbs_core_0.adaptive_mode_edge_r": {
          "hide_name": 0,
          "bits": [ 4154 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_mode_edge_r",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4645.8-4645.28"
          }
        },
        "atbs_core_0.adaptive_mode_i": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_mode_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4606.11-4606.26"
          }
        },
        "atbs_core_0.adaptive_mode_uart": {
          "hide_name": 0,
          "bits": [ 3886 ],
          "attributes": {
            "hdlname": "atbs_core_0 adaptive_mode_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4777.8-4777.26"
          }
        },
        "atbs_core_0.amp_sdn_o": {
          "hide_name": 0,
          "bits": [ 4082 ],
          "attributes": {
            "hdlname": "atbs_core_0 amp_sdn_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4614.11-4614.20"
          }
        },
        "atbs_core_0.analog_trigger_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 analog_trigger_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3027.11-3027.18"
          }
        },
        "atbs_core_0.analog_trigger_0.enable_i": {
          "hide_name": 0,
          "bits": [ 4082 ],
          "attributes": {
            "hdlname": "atbs_core_0 analog_trigger_0 enable_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3029.11-3029.19"
          }
        },
        "atbs_core_0.analog_trigger_0.reset_i": {
          "hide_name": 0,
          "bits": [ 3334 ],
          "attributes": {
            "hdlname": "atbs_core_0 analog_trigger_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3028.11-3028.18"
          }
        },
        "atbs_core_0.analog_trigger_uart": {
          "hide_name": 0,
          "bits": [ 3803 ],
          "attributes": {
            "hdlname": "atbs_core_0 analog_trigger_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4725.8-4725.27"
          }
        },
        "atbs_core_0.atbs_decreasing_en": {
          "hide_name": 0,
          "bits": [ 4286 ],
          "attributes": {
            "hdlname": "atbs_core_0 atbs_decreasing_en",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4672.8-4672.26"
          }
        },
        "atbs_core_0.atbs_delta_steps_lower": {
          "hide_name": 0,
          "bits": [ 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696 ],
          "attributes": {
            "hdlname": "atbs_core_0 atbs_delta_steps_lower",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4681.14-4681.36"
          }
        },
        "atbs_core_0.atbs_delta_steps_lower_strb": {
          "hide_name": 0,
          "bits": [ 4061 ],
          "attributes": {
            "hdlname": "atbs_core_0 atbs_delta_steps_lower_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4679.8-4679.35"
          }
        },
        "atbs_core_0.atbs_delta_steps_upper": {
          "hide_name": 0,
          "bits": [ 1724, 1725, 1726, 1727, 1728, 1729, 1730, 1731 ],
          "attributes": {
            "hdlname": "atbs_core_0 atbs_delta_steps_upper",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4680.14-4680.36"
          }
        },
        "atbs_core_0.atbs_delta_steps_upper_strb": {
          "hide_name": 0,
          "bits": [ 4060 ],
          "attributes": {
            "hdlname": "atbs_core_0 atbs_delta_steps_upper_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4678.8-4678.35"
          }
        },
        "atbs_core_0.atbs_direction_lower": {
          "hide_name": 0,
          "bits": [ 4281 ],
          "attributes": {
            "hdlname": "atbs_core_0 atbs_direction_lower",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4677.8-4677.28"
          }
        },
        "atbs_core_0.atbs_direction_upper": {
          "hide_name": 0,
          "bits": [ 4279 ],
          "attributes": {
            "hdlname": "atbs_core_0 atbs_direction_upper",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4676.8-4676.28"
          }
        },
        "atbs_core_0.atbs_increasing_en": {
          "hide_name": 0,
          "bits": [ 4284 ],
          "attributes": {
            "hdlname": "atbs_core_0 atbs_increasing_en",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4671.8-4671.26"
          }
        },
        "atbs_core_0.atbs_max_delta_steps_adj_uart": {
          "hide_name": 0,
          "bits": [ 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460 ],
          "attributes": {
            "hdlname": "atbs_core_0 atbs_max_delta_steps_adj_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4753.14-4753.43"
          }
        },
        "atbs_core_0.atbs_max_delta_steps_uart": {
          "hide_name": 0,
          "bits": [ 3865 ],
          "attributes": {
            "hdlname": "atbs_core_0 atbs_max_delta_steps_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4751.8-4751.33"
          }
        },
        "atbs_core_0.atbs_win_length_adj_uart": {
          "hide_name": 0,
          "bits": [ 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849 ],
          "attributes": {
            "hdlname": "atbs_core_0 atbs_win_length_adj_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4749.15-4749.39"
          }
        },
        "atbs_core_0.atbs_win_length_uart": {
          "hide_name": 0,
          "bits": [ 3842 ],
          "attributes": {
            "hdlname": "atbs_core_0 atbs_win_length_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4747.8-4747.28"
          }
        },
        "atbs_core_0.b_data": {
          "hide_name": 0,
          "bits": [ 3488, 3489, 3490, 3491, 3492, 3493, 3494, 3495, 5628, 5629, 5630, 5631, 5632, 5633, 5634, 5635, 5625, 5626, 5627 ],
          "attributes": {
            "hdlname": "atbs_core_0 b_data",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4715.15-4715.21"
          }
        },
        "atbs_core_0.baudrate_adj_uart": {
          "hide_name": 0,
          "bits": [ 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "hdlname": "atbs_core_0 baudrate_adj_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4741.14-4741.31"
          }
        },
        "atbs_core_0.baudrate_uart": {
          "hide_name": 0,
          "bits": [ 3809 ],
          "attributes": {
            "hdlname": "atbs_core_0 baudrate_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4739.8-4739.21"
          }
        },
        "atbs_core_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4600.11-4600.18"
          }
        },
        "atbs_core_0.comp_lower_i": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "hdlname": "atbs_core_0 comp_lower_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4603.11-4603.23"
          }
        },
        "atbs_core_0.comp_lower_sync": {
          "hide_name": 0,
          "bits": [ 5644 ],
          "attributes": {
            "hdlname": "atbs_core_0 comp_lower_sync",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4660.8-4660.23"
          }
        },
        "atbs_core_0.comp_upper_i": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "hdlname": "atbs_core_0 comp_upper_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4602.11-4602.23"
          }
        },
        "atbs_core_0.comp_upper_sync": {
          "hide_name": 0,
          "bits": [ 5638 ],
          "attributes": {
            "hdlname": "atbs_core_0 comp_upper_sync",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4659.8-4659.23"
          }
        },
        "atbs_core_0.control_mode_d": {
          "hide_name": 0,
          "bits": [ 4155 ],
          "attributes": {
            "hdlname": "atbs_core_0 control_mode_d",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4639.8-4639.22"
          }
        },
        "atbs_core_0.control_mode_debounced": {
          "hide_name": 0,
          "bits": [ 3572 ],
          "attributes": {
            "hdlname": "atbs_core_0 control_mode_debounced",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4634.8-4634.30"
          }
        },
        "atbs_core_0.control_mode_edge_f": {
          "hide_name": 0,
          "bits": [ 4157 ],
          "attributes": {
            "hdlname": "atbs_core_0 control_mode_edge_f",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4646.8-4646.27"
          }
        },
        "atbs_core_0.control_mode_edge_r": {
          "hide_name": 0,
          "bits": [ 4159 ],
          "attributes": {
            "hdlname": "atbs_core_0 control_mode_edge_r",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4647.8-4647.27"
          }
        },
        "atbs_core_0.control_mode_i": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "atbs_core_0 control_mode_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4607.11-4607.25"
          }
        },
        "atbs_core_0.curr_time": {
          "hide_name": 0,
          "bits": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232 ],
          "attributes": {
            "hdlname": "atbs_core_0 curr_time",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4708.15-4708.24"
          }
        },
        "atbs_core_0.dac_control_0.adaptive_mode_i": {
          "hide_name": 0,
          "bits": [ 4277 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 adaptive_mode_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3399.11-3399.26"
          }
        },
        "atbs_core_0.dac_control_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3395.11-3395.18"
          }
        },
        "atbs_core_0.dac_control_0.dac_change_in_progress": {
          "hide_name": 0,
          "bits": [ 3641 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 dac_change_in_progress",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3421.8-3421.30"
          }
        },
        "atbs_core_0.dac_control_0.dac_counter_strb": {
          "hide_name": 0,
          "bits": [ 4049 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 dac_counter_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3419.8-3419.24"
          }
        },
        "atbs_core_0.dac_control_0.dac_counter_value": {
          "hide_name": 0,
          "bits": [ 2737, 2738, 2739, 2740, 2741, 2742, 2743, 2744, 2745 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 dac_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3416.14-3416.31"
          }
        },
        "atbs_core_0.dac_control_0.dac_counter_value_o": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17, 18, 19, 20, 21 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 dac_counter_value_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3404.17-3404.36"
          }
        },
        "atbs_core_0.dac_control_0.dac_counter_value_out": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17, 18, 19, 20, 21, 5833 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 dac_counter_value_out",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3418.14-3418.35",
            "unused_bits": "8"
          }
        },
        "atbs_core_0.dac_control_0.dac_finished_strb": {
          "hide_name": 0,
          "bits": [ 3988 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 dac_finished_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3425.8-3425.25"
          }
        },
        "atbs_core_0.dac_control_0.dac_finished_strb_o": {
          "hide_name": 0,
          "bits": [ 3988 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 dac_finished_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3405.11-3405.30"
          }
        },
        "atbs_core_0.dac_control_0.dac_init_value": {
          "hide_name": 0,
          "bits": [ 3619, 3620, 3621, 3622, 3623, 3624, 3625, 3626, 3627 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 dac_init_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3414.14-3414.28"
          }
        },
        "atbs_core_0.dac_control_0.dac_o": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17, 18, 19, 20, 21 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 dac_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3409.17-3409.22"
          }
        },
        "atbs_core_0.dac_control_0.dac_pd_o": {
          "hide_name": 0,
          "bits": [ 4082 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 dac_pd_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3406.11-3406.19"
          }
        },
        "atbs_core_0.dac_control_0.dac_wr_o": {
          "hide_name": 0,
          "bits": [ 3638 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 dac_wr_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3407.11-3407.19"
          }
        },
        "atbs_core_0.dac_control_0.delayed_dac_counter_strb": {
          "hide_name": 0,
          "bits": [ 3638 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 delayed_dac_counter_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3420.8-3420.32"
          }
        },
        "atbs_core_0.dac_control_0.delta_steps_i": {
          "hide_name": 0,
          "bits": [ 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2736 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 delta_steps_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3403.17-3403.30"
          }
        },
        "atbs_core_0.dac_control_0.direction_i": {
          "hide_name": 0,
          "bits": [ 4280 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 direction_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3401.11-3401.22"
          }
        },
        "atbs_core_0.dac_control_0.enable_dac_i": {
          "hide_name": 0,
          "bits": [ 4082 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 enable_dac_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3397.11-3397.23"
          }
        },
        "atbs_core_0.dac_control_0.n1479_o": {
          "hide_name": 0,
          "bits": [ "0", 2702, 2703, 2704, 2705, 2706, 2707, 2708 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1479_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3426.14-3426.21"
          }
        },
        "atbs_core_0.dac_control_0.n1481_o": {
          "hide_name": 0,
          "bits": [ "0", 2702, 2703, 2704, 2705, 2706, 2707, 2708, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1481_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3427.14-3427.21"
          }
        },
        "atbs_core_0.dac_control_0.n1482_o": {
          "hide_name": 0,
          "bits": [ 2727, 2728, 2729, 2730, 2731, 2732, 2733, 2734, 2735 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1482_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3428.14-3428.21"
          }
        },
        "atbs_core_0.dac_control_0.n1484_o": {
          "hide_name": 0,
          "bits": [ 5334, 5335, 5336, 5337, 5338, 5339, 5340, 5341, 5342 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1484_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3429.14-3429.21"
          }
        },
        "atbs_core_0.dac_control_0.n1486_o": {
          "hide_name": 0,
          "bits": [ 3609, 3610, 3611, 3612, 3613, 3614, 3615, 3616, 3617 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1486_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3430.14-3430.21"
          }
        },
        "atbs_core_0.dac_control_0.n1488_o": {
          "hide_name": 0,
          "bits": [ 5332 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1488_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3431.8-3431.15"
          }
        },
        "atbs_core_0.dac_control_0.n1490_o": {
          "hide_name": 0,
          "bits": [ 5322 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1490_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3432.8-3432.15"
          }
        },
        "atbs_core_0.dac_control_0.n1493_o": {
          "hide_name": 0,
          "bits": [ 5333 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1493_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3434.8-3434.15"
          }
        },
        "atbs_core_0.dac_control_0.n1495_o": {
          "hide_name": 0,
          "bits": [ 5327 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1495_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3435.8-3435.15"
          }
        },
        "atbs_core_0.dac_control_0.n1496_o": {
          "hide_name": 0,
          "bits": [ 5322, 5327 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1496_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3436.14-3436.21"
          }
        },
        "atbs_core_0.dac_control_0.n1498_o": {
          "hide_name": 0,
          "bits": [ 5321 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1498_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3437.7-3437.14"
          }
        },
        "atbs_core_0.dac_control_0.n1501_o": {
          "hide_name": 0,
          "bits": [ 3606 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1501_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3438.7-3438.14"
          }
        },
        "atbs_core_0.dac_control_0.n1505_o": {
          "hide_name": 0,
          "bits": [ 4044 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1505_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3440.8-3440.15"
          }
        },
        "atbs_core_0.dac_control_0.n1506_o": {
          "hide_name": 0,
          "bits": [ 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2736, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1506_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3441.14-3441.21"
          }
        },
        "atbs_core_0.dac_control_0.n1507_o": {
          "hide_name": 0,
          "bits": [ 179, 180, 181, 182, 183, 184, 185, 186, 187 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1507_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3442.14-3442.21"
          }
        },
        "atbs_core_0.dac_control_0.n1509_o": {
          "hide_name": 0,
          "bits": [ 3294 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1509_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3443.8-3443.15"
          }
        },
        "atbs_core_0.dac_control_0.n1510_o": {
          "hide_name": 0,
          "bits": [ 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2736, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1510_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3444.14-3444.21"
          }
        },
        "atbs_core_0.dac_control_0.n1511_o": {
          "hide_name": 0,
          "bits": [ 179, 180, 181, 182, 183, 184, 185, 186, 187 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1511_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3445.14-3445.21"
          }
        },
        "atbs_core_0.dac_control_0.n1513_o": {
          "hide_name": 0,
          "bits": [ 3297 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1513_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3446.8-3446.15"
          }
        },
        "atbs_core_0.dac_control_0.n1514_o": {
          "hide_name": 0,
          "bits": [ 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2736, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1514_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3447.14-3447.21"
          }
        },
        "atbs_core_0.dac_control_0.n1515_o": {
          "hide_name": 0,
          "bits": [ 179, 180, 181, 182, 183, 184, 185, 186, 187 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1515_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3448.14-3448.21"
          }
        },
        "atbs_core_0.dac_control_0.n1516_o": {
          "hide_name": 0,
          "bits": [ 5343, 5344, 5345, 5346, 5347, 5348, 5349, 5350, 5351 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1516_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3449.14-3449.21"
          }
        },
        "atbs_core_0.dac_control_0.n1518_o": {
          "hide_name": 0,
          "bits": [ 5352, 5353, 5354, 5355, 5356, 5357, 5358, 5359, 5360 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1518_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3450.14-3450.21"
          }
        },
        "atbs_core_0.dac_control_0.n1519_o": {
          "hide_name": 0,
          "bits": [ 5320 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1519_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3451.8-3451.15"
          }
        },
        "atbs_core_0.dac_control_0.n1520_o": {
          "hide_name": 0,
          "bits": [ 4045 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1520_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3452.8-3452.15"
          }
        },
        "atbs_core_0.dac_control_0.n1521_o": {
          "hide_name": 0,
          "bits": [ 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2736, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1521_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3453.14-3453.21"
          }
        },
        "atbs_core_0.dac_control_0.n1522_o": {
          "hide_name": 0,
          "bits": [ 3238 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1522_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3454.8-3454.15"
          }
        },
        "atbs_core_0.dac_control_0.n1523_o": {
          "hide_name": 0,
          "bits": [ 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2736, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1523_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3455.14-3455.21"
          }
        },
        "atbs_core_0.dac_control_0.n1524_o": {
          "hide_name": 0,
          "bits": [ 3288 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1524_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3456.8-3456.15"
          }
        },
        "atbs_core_0.dac_control_0.n1525_o": {
          "hide_name": 0,
          "bits": [ 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2736, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1525_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3457.14-3457.21"
          }
        },
        "atbs_core_0.dac_control_0.n1526_o": {
          "hide_name": 0,
          "bits": [ 2794, 2795, 2796, 2797, 2798, 2799, 2800, 2801, 2802 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1526_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3458.14-3458.21"
          }
        },
        "atbs_core_0.dac_control_0.n1527_o": {
          "hide_name": 0,
          "bits": [ 5361, 5362, 5363, 5364, 5365, 5366, 5367, 5368, 5369 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1527_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3459.14-3459.21"
          }
        },
        "atbs_core_0.dac_control_0.n1529_o": {
          "hide_name": 0,
          "bits": [ 5370, 5371, 5372, 5373, 5374, 5375, 5376, 5377, 5378 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1529_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3460.14-3460.21"
          }
        },
        "atbs_core_0.dac_control_0.n1530_o": {
          "hide_name": 0,
          "bits": [ 5379, 5380, 5381, 5382, 5383, 5384, 5385, 5386, 5387 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1530_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3461.14-3461.21"
          }
        },
        "atbs_core_0.dac_control_0.n1533_o": {
          "hide_name": 0,
          "bits": [ 5388 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1533_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3462.8-3462.15"
          }
        },
        "atbs_core_0.dac_control_0.n1534_o": {
          "hide_name": 0,
          "bits": [ 5389, 5390, 5391, 5392, 5393, 5394, 5395, 5396, 5397 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1534_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3463.14-3463.21"
          }
        },
        "atbs_core_0.dac_control_0.n1536_o": {
          "hide_name": 0,
          "bits": [ 5398 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1536_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3464.8-3464.15"
          }
        },
        "atbs_core_0.dac_control_0.n1538_o": {
          "hide_name": 0,
          "bits": [ 5322 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1538_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3465.8-3465.15"
          }
        },
        "atbs_core_0.dac_control_0.n1540_o": {
          "hide_name": 0,
          "bits": [ 5321 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1540_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3466.8-3466.15"
          }
        },
        "atbs_core_0.dac_control_0.n1541_o": {
          "hide_name": 0,
          "bits": [ 5323 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1541_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3467.8-3467.15"
          }
        },
        "atbs_core_0.dac_control_0.n1544_o": {
          "hide_name": 0,
          "bits": [ 5399 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1544_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3468.8-3468.15"
          }
        },
        "atbs_core_0.dac_control_0.n1545_o": {
          "hide_name": 0,
          "bits": [ 3628, 3629, 3630, 3631, 3632, 3633, 3634, 3635, 3636 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1545_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3469.14-3469.21"
          }
        },
        "atbs_core_0.dac_control_0.n1546_o": {
          "hide_name": 0,
          "bits": [ 4049 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1546_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3470.8-3470.15"
          }
        },
        "atbs_core_0.dac_control_0.n1551_o": {
          "hide_name": 0,
          "bits": [ 5325 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1551_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3471.8-3471.15"
          }
        },
        "atbs_core_0.dac_control_0.n1552_o": {
          "hide_name": 0,
          "bits": [ 5324 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1552_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3472.8-3472.15"
          }
        },
        "atbs_core_0.dac_control_0.n1553_o": {
          "hide_name": 0,
          "bits": [ 4050 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1553_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3473.8-3473.15"
          }
        },
        "atbs_core_0.dac_control_0.n1555_o": {
          "hide_name": 0,
          "bits": [ 5400 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1555_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3474.8-3474.15"
          }
        },
        "atbs_core_0.dac_control_0.n1557_o": {
          "hide_name": 0,
          "bits": [ 3639 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1557_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3475.8-3475.15"
          }
        },
        "atbs_core_0.dac_control_0.n1561_o": {
          "hide_name": 0,
          "bits": [ 5325 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1561_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3476.8-3476.15"
          }
        },
        "atbs_core_0.dac_control_0.n1562_o": {
          "hide_name": 0,
          "bits": [ 5328 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1562_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3477.8-3477.15"
          }
        },
        "atbs_core_0.dac_control_0.n1564_o": {
          "hide_name": 0,
          "bits": [ 2773, 2774, 2775 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1564_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3478.14-3478.21"
          }
        },
        "atbs_core_0.dac_control_0.n1566_o": {
          "hide_name": 0,
          "bits": [ 5329, 5330, 5331 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1566_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3479.14-3479.21"
          }
        },
        "atbs_core_0.dac_control_0.n1570_o": {
          "hide_name": 0,
          "bits": [ 5325 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1570_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3480.8-3480.15"
          }
        },
        "atbs_core_0.dac_control_0.n1571_o": {
          "hide_name": 0,
          "bits": [ 5326 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1571_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3481.8-3481.15"
          }
        },
        "atbs_core_0.dac_control_0.n1572_o": {
          "hide_name": 0,
          "bits": [ 3988 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1572_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3482.8-3482.15"
          }
        },
        "atbs_core_0.dac_control_0.n1575_o": {
          "hide_name": 0,
          "bits": [ 3638 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1575_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3484.8-3484.15"
          }
        },
        "atbs_core_0.dac_control_0.n1583_o": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17, 18, 19, 20, 21 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1583_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3485.14-3485.21"
          }
        },
        "atbs_core_0.dac_control_0.n1584_o": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17, 18, 19, 20, 21 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1584_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3486.14-3486.21"
          }
        },
        "atbs_core_0.dac_control_0.n1585_q": {
          "hide_name": 0,
          "bits": [ 5327 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1585_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3487.7-3487.14"
          }
        },
        "atbs_core_0.dac_control_0.n1586_q": {
          "hide_name": 0,
          "bits": [ 3608 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1586_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3488.7-3488.14"
          }
        },
        "atbs_core_0.dac_control_0.n1587_q": {
          "hide_name": 0,
          "bits": [ 3619, 3620, 3621, 3622, 3623, 3624, 3625, 3626, 3627 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1587_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3489.13-3489.20"
          }
        },
        "atbs_core_0.dac_control_0.n1588_q": {
          "hide_name": 0,
          "bits": [ 2737, 2738, 2739, 2740, 2741, 2742, 2743, 2744, 2745 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1588_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3490.13-3490.20"
          }
        },
        "atbs_core_0.dac_control_0.n1590_q": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17, 18, 19, 20, 21, 5833 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1590_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3492.13-3492.20",
            "unused_bits": "8"
          }
        },
        "atbs_core_0.dac_control_0.n1591_q": {
          "hide_name": 0,
          "bits": [ 3641 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1591_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3493.7-3493.14"
          }
        },
        "atbs_core_0.dac_control_0.n1592_q": {
          "hide_name": 0,
          "bits": [ 2764, 2765, 2766 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 n1592_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3494.13-3494.20"
          }
        },
        "atbs_core_0.dac_control_0.next_dac_change_in_progress": {
          "hide_name": 0,
          "bits": [ 3639 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 next_dac_change_in_progress",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3422.8-3422.35"
          }
        },
        "atbs_core_0.dac_control_0.next_dac_counter_value": {
          "hide_name": 0,
          "bits": [ 3628, 3629, 3630, 3631, 3632, 3633, 3634, 3635, 3636 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 next_dac_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3417.14-3417.36"
          }
        },
        "atbs_core_0.dac_control_0.next_select_dac_value": {
          "hide_name": 0,
          "bits": [ 3606 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 next_select_dac_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3413.8-3413.29"
          }
        },
        "atbs_core_0.dac_control_0.next_settling_counter_value": {
          "hide_name": 0,
          "bits": [ 5329, 5330, 5331 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 next_settling_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3424.14-3424.41"
          }
        },
        "atbs_core_0.dac_control_0.next_state": {
          "hide_name": 0,
          "bits": [ 5321 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 next_state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3411.8-3411.18"
          }
        },
        "atbs_core_0.dac_control_0.reset_i": {
          "hide_name": 0,
          "bits": [ 3334 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3396.11-3396.18"
          }
        },
        "atbs_core_0.dac_control_0.select_dac_value": {
          "hide_name": 0,
          "bits": [ 3608 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 select_dac_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3412.8-3412.24"
          }
        },
        "atbs_core_0.dac_control_0.select_tbs_delta_steps_i": {
          "hide_name": 0,
          "bits": [ 4276 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 select_tbs_delta_steps_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3400.11-3400.35"
          }
        },
        "atbs_core_0.dac_control_0.settling_counter_value": {
          "hide_name": 0,
          "bits": [ 2764, 2765, 2766 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 settling_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3423.14-3423.36"
          }
        },
        "atbs_core_0.dac_control_0.state": {
          "hide_name": 0,
          "bits": [ 5327 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3410.8-3410.13"
          }
        },
        "atbs_core_0.dac_control_0.sync_chain_0.async_i": {
          "hide_name": 0,
          "bits": [ 4049 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 sync_chain_0 async_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4572.11-4572.18"
          }
        },
        "atbs_core_0.dac_control_0.sync_chain_0.buf": {
          "hide_name": 0,
          "bits": [ 5401, 3638 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 sync_chain_0 buf",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4574.14-4574.18"
          }
        },
        "atbs_core_0.dac_control_0.sync_chain_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 sync_chain_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4570.11-4570.18"
          }
        },
        "atbs_core_0.dac_control_0.sync_chain_0.n1088_o": {
          "hide_name": 0,
          "bits": [ 5401 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 sync_chain_0 n1088_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4575.8-4575.15"
          }
        },
        "atbs_core_0.dac_control_0.sync_chain_0.n1089_o": {
          "hide_name": 0,
          "bits": [ 4049, 5401 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 sync_chain_0 n1089_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4576.14-4576.21"
          }
        },
        "atbs_core_0.dac_control_0.sync_chain_0.n1091_o": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 sync_chain_0 n1091_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4577.14-4577.21"
          }
        },
        "atbs_core_0.dac_control_0.sync_chain_0.n1094_o": {
          "hide_name": 0,
          "bits": [ 3638 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 sync_chain_0 n1094_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4578.8-4578.15"
          }
        },
        "atbs_core_0.dac_control_0.sync_chain_0.n1095_q": {
          "hide_name": 0,
          "bits": [ 5401, 3638 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 sync_chain_0 n1095_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4579.13-4579.20"
          }
        },
        "atbs_core_0.dac_control_0.sync_chain_0.reset_i": {
          "hide_name": 0,
          "bits": [ 3334 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 sync_chain_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4571.11-4571.18"
          }
        },
        "atbs_core_0.dac_control_0.sync_chain_0.sync_o": {
          "hide_name": 0,
          "bits": [ 3638 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 sync_chain_0 sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4573.11-4573.17"
          }
        },
        "atbs_core_0.dac_control_0.sync_chain_0_sync_o": {
          "hide_name": 0,
          "bits": [ 3638 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 sync_chain_0_sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3483.8-3483.27"
          }
        },
        "atbs_core_0.dac_control_0.update_dac_strb_i": {
          "hide_name": 0,
          "bits": [ 4215 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0 update_dac_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3402.11-3402.28"
          }
        },
        "atbs_core_0.dac_control_0_dac_counter_value_o": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17, 18, 19, 20, 21 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0_dac_counter_value_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4853.14-4853.47"
          }
        },
        "atbs_core_0.dac_control_0_dac_finished_strb_o": {
          "hide_name": 0,
          "bits": [ 3988 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0_dac_finished_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4854.8-4854.41"
          }
        },
        "atbs_core_0.dac_control_0_dac_o": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17, 18, 19, 20, 21 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0_dac_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4858.14-4858.33"
          }
        },
        "atbs_core_0.dac_control_0_dac_pd_o": {
          "hide_name": 0,
          "bits": [ 4082 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0_dac_pd_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4855.8-4855.30"
          }
        },
        "atbs_core_0.dac_control_0_dac_wr_o": {
          "hide_name": 0,
          "bits": [ 3638 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_0_dac_wr_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4856.8-4856.30"
          }
        },
        "atbs_core_0.dac_control_1.adaptive_mode_i": {
          "hide_name": 0,
          "bits": [ 4277 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 adaptive_mode_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3090.11-3090.26"
          }
        },
        "atbs_core_0.dac_control_1.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3086.11-3086.18"
          }
        },
        "atbs_core_0.dac_control_1.dac_change_in_progress": {
          "hide_name": 0,
          "bits": [ 3605 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 dac_change_in_progress",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3112.8-3112.30"
          }
        },
        "atbs_core_0.dac_control_1.dac_counter_strb": {
          "hide_name": 0,
          "bits": [ 4041 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 dac_counter_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3110.8-3110.24"
          }
        },
        "atbs_core_0.dac_control_1.dac_counter_value": {
          "hide_name": 0,
          "bits": [ 2811, 2812, 2813, 2814, 2815, 2816, 2817, 2818, 2819 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 dac_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3107.14-3107.31"
          }
        },
        "atbs_core_0.dac_control_1.dac_counter_value_o": {
          "hide_name": 0,
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 dac_counter_value_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3095.17-3095.36"
          }
        },
        "atbs_core_0.dac_control_1.dac_counter_value_out": {
          "hide_name": 0,
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29, 5834 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 dac_counter_value_out",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3109.14-3109.35",
            "unused_bits": "8"
          }
        },
        "atbs_core_0.dac_control_1.dac_finished_strb": {
          "hide_name": 0,
          "bits": [ 3990 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 dac_finished_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3116.8-3116.25"
          }
        },
        "atbs_core_0.dac_control_1.dac_finished_strb_o": {
          "hide_name": 0,
          "bits": [ 3990 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 dac_finished_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3096.11-3096.30"
          }
        },
        "atbs_core_0.dac_control_1.dac_init_value": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", 3894, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 dac_init_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3105.14-3105.28"
          }
        },
        "atbs_core_0.dac_control_1.dac_o": {
          "hide_name": 0,
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 dac_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3100.17-3100.22"
          }
        },
        "atbs_core_0.dac_control_1.dac_pd_o": {
          "hide_name": 0,
          "bits": [ 4082 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 dac_pd_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3097.11-3097.19"
          }
        },
        "atbs_core_0.dac_control_1.dac_wr_o": {
          "hide_name": 0,
          "bits": [ 3602 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 dac_wr_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3098.11-3098.19"
          }
        },
        "atbs_core_0.dac_control_1.delayed_dac_counter_strb": {
          "hide_name": 0,
          "bits": [ 3602 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 delayed_dac_counter_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3111.8-3111.32"
          }
        },
        "atbs_core_0.dac_control_1.delta_steps_i": {
          "hide_name": 0,
          "bits": [ 2803, 2804, 2805, 2806, 2807, 2808, 2809, 2810 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 delta_steps_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3094.17-3094.30"
          }
        },
        "atbs_core_0.dac_control_1.direction_i": {
          "hide_name": 0,
          "bits": [ 4282 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 direction_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3092.11-3092.22"
          }
        },
        "atbs_core_0.dac_control_1.enable_dac_i": {
          "hide_name": 0,
          "bits": [ 4082 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 enable_dac_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3088.11-3088.23"
          }
        },
        "atbs_core_0.dac_control_1.n1622_o": {
          "hide_name": 0,
          "bits": [ 5414 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1622_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3117.8-3117.15"
          }
        },
        "atbs_core_0.dac_control_1.n1624_o": {
          "hide_name": 0,
          "bits": [ 5404 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1624_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3118.8-3118.15"
          }
        },
        "atbs_core_0.dac_control_1.n1627_o": {
          "hide_name": 0,
          "bits": [ 5415 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1627_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3120.8-3120.15"
          }
        },
        "atbs_core_0.dac_control_1.n1629_o": {
          "hide_name": 0,
          "bits": [ 5409 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1629_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3121.8-3121.15"
          }
        },
        "atbs_core_0.dac_control_1.n1630_o": {
          "hide_name": 0,
          "bits": [ 5404, 5409 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1630_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3122.14-3122.21"
          }
        },
        "atbs_core_0.dac_control_1.n1632_o": {
          "hide_name": 0,
          "bits": [ 5403 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1632_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3123.7-3123.14"
          }
        },
        "atbs_core_0.dac_control_1.n1635_o": {
          "hide_name": 0,
          "bits": [ 3589 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1635_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3124.7-3124.14"
          }
        },
        "atbs_core_0.dac_control_1.n1640_o": {
          "hide_name": 0,
          "bits": [ 4036 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1640_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3126.8-3126.15"
          }
        },
        "atbs_core_0.dac_control_1.n1641_o": {
          "hide_name": 0,
          "bits": [ 2803, 2804, 2805, 2806, 2807, 2808, 2809, 2810, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1641_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3127.14-3127.21"
          }
        },
        "atbs_core_0.dac_control_1.n1642_o": {
          "hide_name": 0,
          "bits": [ 143, 144, 145, 146, 147, 148, 149, 150, 151 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1642_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3128.14-3128.21"
          }
        },
        "atbs_core_0.dac_control_1.n1644_o": {
          "hide_name": 0,
          "bits": [ 3293 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1644_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3129.8-3129.15"
          }
        },
        "atbs_core_0.dac_control_1.n1645_o": {
          "hide_name": 0,
          "bits": [ 2803, 2804, 2805, 2806, 2807, 2808, 2809, 2810, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1645_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3130.14-3130.21"
          }
        },
        "atbs_core_0.dac_control_1.n1646_o": {
          "hide_name": 0,
          "bits": [ 143, 144, 145, 146, 147, 148, 149, 150, 151 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1646_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3131.14-3131.21"
          }
        },
        "atbs_core_0.dac_control_1.n1648_o": {
          "hide_name": 0,
          "bits": [ 3296 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1648_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3132.8-3132.15"
          }
        },
        "atbs_core_0.dac_control_1.n1649_o": {
          "hide_name": 0,
          "bits": [ 2803, 2804, 2805, 2806, 2807, 2808, 2809, 2810, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1649_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3133.14-3133.21"
          }
        },
        "atbs_core_0.dac_control_1.n1650_o": {
          "hide_name": 0,
          "bits": [ 143, 144, 145, 146, 147, 148, 149, 150, 151 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1650_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3134.14-3134.21"
          }
        },
        "atbs_core_0.dac_control_1.n1651_o": {
          "hide_name": 0,
          "bits": [ 5416, 5417, 5418, 5419, 5420, 5421, 5422, 5423, 5424 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1651_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3135.14-3135.21"
          }
        },
        "atbs_core_0.dac_control_1.n1653_o": {
          "hide_name": 0,
          "bits": [ 5425, 5426, 5427, 5428, 5429, 5430, 5431, 5432, 5433 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1653_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3136.14-3136.21"
          }
        },
        "atbs_core_0.dac_control_1.n1654_o": {
          "hide_name": 0,
          "bits": [ 5402 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1654_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3137.8-3137.15"
          }
        },
        "atbs_core_0.dac_control_1.n1655_o": {
          "hide_name": 0,
          "bits": [ 4037 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1655_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3138.8-3138.15"
          }
        },
        "atbs_core_0.dac_control_1.n1656_o": {
          "hide_name": 0,
          "bits": [ 2803, 2804, 2805, 2806, 2807, 2808, 2809, 2810, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1656_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3139.14-3139.21"
          }
        },
        "atbs_core_0.dac_control_1.n1657_o": {
          "hide_name": 0,
          "bits": [ 3241 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1657_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3140.8-3140.15"
          }
        },
        "atbs_core_0.dac_control_1.n1658_o": {
          "hide_name": 0,
          "bits": [ 2803, 2804, 2805, 2806, 2807, 2808, 2809, 2810, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1658_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3141.14-3141.21"
          }
        },
        "atbs_core_0.dac_control_1.n1659_o": {
          "hide_name": 0,
          "bits": [ 3289 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1659_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3142.8-3142.15"
          }
        },
        "atbs_core_0.dac_control_1.n1660_o": {
          "hide_name": 0,
          "bits": [ 2803, 2804, 2805, 2806, 2807, 2808, 2809, 2810, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1660_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3143.14-3143.21"
          }
        },
        "atbs_core_0.dac_control_1.n1661_o": {
          "hide_name": 0,
          "bits": [ 2868, 2869, 2870, 2871, 2872, 2873, 2874, 2875, 2876 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1661_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3144.14-3144.21"
          }
        },
        "atbs_core_0.dac_control_1.n1662_o": {
          "hide_name": 0,
          "bits": [ 5434, 5435, 5436, 5437, 5438, 5439, 5440, 5441, 5442 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1662_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3145.14-3145.21"
          }
        },
        "atbs_core_0.dac_control_1.n1664_o": {
          "hide_name": 0,
          "bits": [ 5443, 5444, 5445, 5446, 5447, 5448, 5449, 5450, 5451 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1664_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3146.14-3146.21"
          }
        },
        "atbs_core_0.dac_control_1.n1665_o": {
          "hide_name": 0,
          "bits": [ 5452, 5453, 5454, 5455, 5456, 5457, 5458, 5459, 5460 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1665_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3147.14-3147.21"
          }
        },
        "atbs_core_0.dac_control_1.n1668_o": {
          "hide_name": 0,
          "bits": [ 5461 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1668_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3148.8-3148.15"
          }
        },
        "atbs_core_0.dac_control_1.n1669_o": {
          "hide_name": 0,
          "bits": [ 5462, 5463, 5464, 5465, 5466, 5467, 5468, 5469, 5470 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1669_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3149.14-3149.21"
          }
        },
        "atbs_core_0.dac_control_1.n1671_o": {
          "hide_name": 0,
          "bits": [ 5471 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1671_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3150.8-3150.15"
          }
        },
        "atbs_core_0.dac_control_1.n1673_o": {
          "hide_name": 0,
          "bits": [ 5404 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1673_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3151.8-3151.15"
          }
        },
        "atbs_core_0.dac_control_1.n1675_o": {
          "hide_name": 0,
          "bits": [ 5403 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1675_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3152.8-3152.15"
          }
        },
        "atbs_core_0.dac_control_1.n1676_o": {
          "hide_name": 0,
          "bits": [ 5405 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1676_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3153.8-3153.15"
          }
        },
        "atbs_core_0.dac_control_1.n1679_o": {
          "hide_name": 0,
          "bits": [ 5472 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1679_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3154.8-3154.15"
          }
        },
        "atbs_core_0.dac_control_1.n1680_o": {
          "hide_name": 0,
          "bits": [ 3592, 3593, 3594, 3595, 3596, 3597, 3598, 3599, 3600 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1680_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3155.14-3155.21"
          }
        },
        "atbs_core_0.dac_control_1.n1681_o": {
          "hide_name": 0,
          "bits": [ 4041 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1681_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3156.8-3156.15"
          }
        },
        "atbs_core_0.dac_control_1.n1686_o": {
          "hide_name": 0,
          "bits": [ 5407 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1686_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3157.8-3157.15"
          }
        },
        "atbs_core_0.dac_control_1.n1687_o": {
          "hide_name": 0,
          "bits": [ 5406 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1687_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3158.8-3158.15"
          }
        },
        "atbs_core_0.dac_control_1.n1688_o": {
          "hide_name": 0,
          "bits": [ 4042 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1688_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3159.8-3159.15"
          }
        },
        "atbs_core_0.dac_control_1.n1690_o": {
          "hide_name": 0,
          "bits": [ 5473 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1690_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3160.8-3160.15"
          }
        },
        "atbs_core_0.dac_control_1.n1692_o": {
          "hide_name": 0,
          "bits": [ 3603 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1692_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3161.8-3161.15"
          }
        },
        "atbs_core_0.dac_control_1.n1696_o": {
          "hide_name": 0,
          "bits": [ 5407 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1696_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3162.8-3162.15"
          }
        },
        "atbs_core_0.dac_control_1.n1697_o": {
          "hide_name": 0,
          "bits": [ 5410 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1697_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3163.8-3163.15"
          }
        },
        "atbs_core_0.dac_control_1.n1699_o": {
          "hide_name": 0,
          "bits": [ 2847, 2848, 2849 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1699_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3164.14-3164.21"
          }
        },
        "atbs_core_0.dac_control_1.n1701_o": {
          "hide_name": 0,
          "bits": [ 5411, 5412, 5413 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1701_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3165.14-3165.21"
          }
        },
        "atbs_core_0.dac_control_1.n1705_o": {
          "hide_name": 0,
          "bits": [ 5407 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1705_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3166.8-3166.15"
          }
        },
        "atbs_core_0.dac_control_1.n1706_o": {
          "hide_name": 0,
          "bits": [ 5408 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1706_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3167.8-3167.15"
          }
        },
        "atbs_core_0.dac_control_1.n1707_o": {
          "hide_name": 0,
          "bits": [ 3990 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1707_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3168.8-3168.15"
          }
        },
        "atbs_core_0.dac_control_1.n1710_o": {
          "hide_name": 0,
          "bits": [ 3602 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1710_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3170.8-3170.15"
          }
        },
        "atbs_core_0.dac_control_1.n1718_o": {
          "hide_name": 0,
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1718_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3171.14-3171.21"
          }
        },
        "atbs_core_0.dac_control_1.n1719_o": {
          "hide_name": 0,
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1719_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3172.14-3172.21"
          }
        },
        "atbs_core_0.dac_control_1.n1720_q": {
          "hide_name": 0,
          "bits": [ 5409 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1720_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3173.7-3173.14"
          }
        },
        "atbs_core_0.dac_control_1.n1721_q": {
          "hide_name": 0,
          "bits": [ 3591 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1721_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3174.7-3174.14"
          }
        },
        "atbs_core_0.dac_control_1.n1722_q": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", 3894, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1722_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3175.13-3175.20"
          }
        },
        "atbs_core_0.dac_control_1.n1723_q": {
          "hide_name": 0,
          "bits": [ 2811, 2812, 2813, 2814, 2815, 2816, 2817, 2818, 2819 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1723_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3176.13-3176.20"
          }
        },
        "atbs_core_0.dac_control_1.n1725_q": {
          "hide_name": 0,
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29, 5834 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1725_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3178.13-3178.20",
            "unused_bits": "8"
          }
        },
        "atbs_core_0.dac_control_1.n1726_q": {
          "hide_name": 0,
          "bits": [ 3605 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1726_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3179.7-3179.14"
          }
        },
        "atbs_core_0.dac_control_1.n1727_q": {
          "hide_name": 0,
          "bits": [ 2838, 2839, 2840 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 n1727_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3180.13-3180.20"
          }
        },
        "atbs_core_0.dac_control_1.next_dac_change_in_progress": {
          "hide_name": 0,
          "bits": [ 3603 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 next_dac_change_in_progress",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3113.8-3113.35"
          }
        },
        "atbs_core_0.dac_control_1.next_dac_counter_value": {
          "hide_name": 0,
          "bits": [ 3592, 3593, 3594, 3595, 3596, 3597, 3598, 3599, 3600 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 next_dac_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3108.14-3108.36"
          }
        },
        "atbs_core_0.dac_control_1.next_select_dac_value": {
          "hide_name": 0,
          "bits": [ 3589 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 next_select_dac_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3104.8-3104.29"
          }
        },
        "atbs_core_0.dac_control_1.next_settling_counter_value": {
          "hide_name": 0,
          "bits": [ 5411, 5412, 5413 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 next_settling_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3115.14-3115.41"
          }
        },
        "atbs_core_0.dac_control_1.next_state": {
          "hide_name": 0,
          "bits": [ 5403 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 next_state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3102.8-3102.18"
          }
        },
        "atbs_core_0.dac_control_1.reset_i": {
          "hide_name": 0,
          "bits": [ 3334 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3087.11-3087.18"
          }
        },
        "atbs_core_0.dac_control_1.select_dac_value": {
          "hide_name": 0,
          "bits": [ 3591 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 select_dac_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3103.8-3103.24"
          }
        },
        "atbs_core_0.dac_control_1.select_tbs_delta_steps_i": {
          "hide_name": 0,
          "bits": [ 4276 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 select_tbs_delta_steps_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3091.11-3091.35"
          }
        },
        "atbs_core_0.dac_control_1.settling_counter_value": {
          "hide_name": 0,
          "bits": [ 2838, 2839, 2840 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 settling_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3114.14-3114.36"
          }
        },
        "atbs_core_0.dac_control_1.state": {
          "hide_name": 0,
          "bits": [ 5409 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3101.8-3101.13"
          }
        },
        "atbs_core_0.dac_control_1.sync_chain_0.async_i": {
          "hide_name": 0,
          "bits": [ 4041 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 sync_chain_0 async_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4572.11-4572.18"
          }
        },
        "atbs_core_0.dac_control_1.sync_chain_0.buf": {
          "hide_name": 0,
          "bits": [ 5474, 3602 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 sync_chain_0 buf",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4574.14-4574.18"
          }
        },
        "atbs_core_0.dac_control_1.sync_chain_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 sync_chain_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4570.11-4570.18"
          }
        },
        "atbs_core_0.dac_control_1.sync_chain_0.n1088_o": {
          "hide_name": 0,
          "bits": [ 5474 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 sync_chain_0 n1088_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4575.8-4575.15"
          }
        },
        "atbs_core_0.dac_control_1.sync_chain_0.n1089_o": {
          "hide_name": 0,
          "bits": [ 4041, 5474 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 sync_chain_0 n1089_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4576.14-4576.21"
          }
        },
        "atbs_core_0.dac_control_1.sync_chain_0.n1091_o": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 sync_chain_0 n1091_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4577.14-4577.21"
          }
        },
        "atbs_core_0.dac_control_1.sync_chain_0.n1094_o": {
          "hide_name": 0,
          "bits": [ 3602 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 sync_chain_0 n1094_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4578.8-4578.15"
          }
        },
        "atbs_core_0.dac_control_1.sync_chain_0.n1095_q": {
          "hide_name": 0,
          "bits": [ 5474, 3602 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 sync_chain_0 n1095_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4579.13-4579.20"
          }
        },
        "atbs_core_0.dac_control_1.sync_chain_0.reset_i": {
          "hide_name": 0,
          "bits": [ 3334 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 sync_chain_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4571.11-4571.18"
          }
        },
        "atbs_core_0.dac_control_1.sync_chain_0.sync_o": {
          "hide_name": 0,
          "bits": [ 3602 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 sync_chain_0 sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4573.11-4573.17"
          }
        },
        "atbs_core_0.dac_control_1.sync_chain_0_sync_o": {
          "hide_name": 0,
          "bits": [ 3602 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 sync_chain_0_sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3169.8-3169.27"
          }
        },
        "atbs_core_0.dac_control_1.update_dac_strb_i": {
          "hide_name": 0,
          "bits": [ 4216 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1 update_dac_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:3093.11-3093.28"
          }
        },
        "atbs_core_0.dac_control_1_dac_counter_value_o": {
          "hide_name": 0,
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1_dac_counter_value_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4860.14-4860.47"
          }
        },
        "atbs_core_0.dac_control_1_dac_finished_strb_o": {
          "hide_name": 0,
          "bits": [ 3990 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1_dac_finished_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4861.8-4861.41"
          }
        },
        "atbs_core_0.dac_control_1_dac_o": {
          "hide_name": 0,
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1_dac_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4865.14-4865.33"
          }
        },
        "atbs_core_0.dac_control_1_dac_pd_o": {
          "hide_name": 0,
          "bits": [ 4082 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1_dac_pd_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4862.8-4862.30"
          }
        },
        "atbs_core_0.dac_control_1_dac_wr_o": {
          "hide_name": 0,
          "bits": [ 3602 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_control_1_dac_wr_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4863.8-4863.30"
          }
        },
        "atbs_core_0.dac_counter_value_lower": {
          "hide_name": 0,
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_counter_value_lower",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4695.14-4695.37"
          }
        },
        "atbs_core_0.dac_counter_value_upper": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17, 18, 19, 20, 21 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_counter_value_upper",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4687.14-4687.37"
          }
        },
        "atbs_core_0.dac_finished_lower_strb": {
          "hide_name": 0,
          "bits": [ 3990 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_finished_lower_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4696.8-4696.31"
          }
        },
        "atbs_core_0.dac_finished_upper_strb": {
          "hide_name": 0,
          "bits": [ 3988 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_finished_upper_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4688.8-4688.31"
          }
        },
        "atbs_core_0.dac_init_strb": {
          "hide_name": 0,
          "bits": [ 4214 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_init_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4684.8-4684.21"
          }
        },
        "atbs_core_0.dac_lower": {
          "hide_name": 0,
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_lower",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4700.14-4700.23"
          }
        },
        "atbs_core_0.dac_lower_o": {
          "hide_name": 0,
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_lower_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4620.17-4620.28"
          }
        },
        "atbs_core_0.dac_pd_lower": {
          "hide_name": 0,
          "bits": [ 4082 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_pd_lower",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4697.8-4697.20"
          }
        },
        "atbs_core_0.dac_pd_o": {
          "hide_name": 0,
          "bits": [ 4082 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_pd_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4615.11-4615.19"
          }
        },
        "atbs_core_0.dac_pd_upper": {
          "hide_name": 0,
          "bits": [ 4082 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_pd_upper",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4689.8-4689.20"
          }
        },
        "atbs_core_0.dac_upper": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17, 18, 19, 20, 21 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_upper",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4692.14-4692.23"
          }
        },
        "atbs_core_0.dac_upper_o": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17, 18, 19, 20, 21 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_upper_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4619.17-4619.28"
          }
        },
        "atbs_core_0.dac_wr_lower": {
          "hide_name": 0,
          "bits": [ 3602 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_wr_lower",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4698.8-4698.20"
          }
        },
        "atbs_core_0.dac_wr_lower_o": {
          "hide_name": 0,
          "bits": [ 3602 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_wr_lower_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4618.11-4618.25"
          }
        },
        "atbs_core_0.dac_wr_upper": {
          "hide_name": 0,
          "bits": [ 3638 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_wr_upper",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4690.8-4690.20"
          }
        },
        "atbs_core_0.dac_wr_upper_o": {
          "hide_name": 0,
          "bits": [ 3638 ],
          "attributes": {
            "hdlname": "atbs_core_0 dac_wr_upper_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4617.11-4617.25"
          }
        },
        "atbs_core_0.debouncer_0.bouncing_edge_f": {
          "hide_name": 0,
          "bits": [ 4031 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 bouncing_edge_f",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4396.8-4396.23"
          }
        },
        "atbs_core_0.debouncer_0.bouncing_edge_r": {
          "hide_name": 0,
          "bits": [ 4032 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 bouncing_edge_r",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4395.8-4395.23"
          }
        },
        "atbs_core_0.debouncer_0.bouncing_i": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 bouncing_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4391.11-4391.21"
          }
        },
        "atbs_core_0.debouncer_0.bouncing_sync": {
          "hide_name": 0,
          "bits": [ 5476 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 bouncing_sync",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4393.8-4393.21"
          }
        },
        "atbs_core_0.debouncer_0.bouncing_sync_d": {
          "hide_name": 0,
          "bits": [ 5477 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 bouncing_sync_d",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4394.8-4394.23"
          }
        },
        "atbs_core_0.debouncer_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4389.11-4389.18"
          }
        },
        "atbs_core_0.debouncer_0.counter_value": {
          "hide_name": 0,
          "bits": [ 2877, 2878, 2879, 2880 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4398.14-4398.27"
          }
        },
        "atbs_core_0.debouncer_0.debounced": {
          "hide_name": 0,
          "bits": [ 3588 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 debounced",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4402.8-4402.17"
          }
        },
        "atbs_core_0.debouncer_0.debounced_o": {
          "hide_name": 0,
          "bits": [ 3588 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 debounced_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4392.11-4392.22"
          }
        },
        "atbs_core_0.debouncer_0.n1098_o": {
          "hide_name": 0,
          "bits": [ 5476 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1098_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4405.8-4405.15"
          }
        },
        "atbs_core_0.debouncer_0.n1105_o": {
          "hide_name": 0,
          "bits": [ 5475 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1105_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4406.8-4406.15"
          }
        },
        "atbs_core_0.debouncer_0.n1106_o": {
          "hide_name": 0,
          "bits": [ 4032 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1106_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4407.8-4407.15"
          }
        },
        "atbs_core_0.debouncer_0.n1107_o": {
          "hide_name": 0,
          "bits": [ 5478 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1107_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4408.8-4408.15"
          }
        },
        "atbs_core_0.debouncer_0.n1108_o": {
          "hide_name": 0,
          "bits": [ 4031 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1108_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4409.8-4409.15"
          }
        },
        "atbs_core_0.debouncer_0.n1123_o": {
          "hide_name": 0,
          "bits": [ 4029 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1123_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4410.8-4410.15"
          }
        },
        "atbs_core_0.debouncer_0.n1124_o": {
          "hide_name": 0,
          "bits": [ 5483 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1124_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4411.8-4411.15"
          }
        },
        "atbs_core_0.debouncer_0.n1126_o": {
          "hide_name": 0,
          "bits": [ 2889, 2890, 2891, 2892 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1126_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4412.14-4412.21"
          }
        },
        "atbs_core_0.debouncer_0.n1128_o": {
          "hide_name": 0,
          "bits": [ 5484, 5485, 5486, 5487 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1128_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4413.14-4413.21"
          }
        },
        "atbs_core_0.debouncer_0.n1133_o": {
          "hide_name": 0,
          "bits": [ 5493 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1133_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4414.8-4414.15"
          }
        },
        "atbs_core_0.debouncer_0.n1135_o": {
          "hide_name": 0,
          "bits": [ 5494, 5495 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1135_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4415.14-4415.21"
          }
        },
        "atbs_core_0.debouncer_0.n1137_o": {
          "hide_name": 0,
          "bits": [ 5492 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1137_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4416.8-4416.15"
          }
        },
        "atbs_core_0.debouncer_0.n1139_o": {
          "hide_name": 0,
          "bits": [ 5488, 5489 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1139_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4417.14-4417.21"
          }
        },
        "atbs_core_0.debouncer_0.n1141_o": {
          "hide_name": 0,
          "bits": [ 5479 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1141_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4418.8-4418.15"
          }
        },
        "atbs_core_0.debouncer_0.n1143_o": {
          "hide_name": 0,
          "bits": [ 4029 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1143_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4419.8-4419.15"
          }
        },
        "atbs_core_0.debouncer_0.n1146_o": {
          "hide_name": 0,
          "bits": [ 3586 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1146_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4420.8-4420.15"
          }
        },
        "atbs_core_0.debouncer_0.n1148_o": {
          "hide_name": 0,
          "bits": [ 5490, 5491 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1148_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4421.14-4421.21"
          }
        },
        "atbs_core_0.debouncer_0.n1151_o": {
          "hide_name": 0,
          "bits": [ 5480 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1151_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4423.8-4423.15"
          }
        },
        "atbs_core_0.debouncer_0.n1153_o": {
          "hide_name": 0,
          "bits": [ 4029 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1153_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4424.8-4424.15"
          }
        },
        "atbs_core_0.debouncer_0.n1157_o": {
          "hide_name": 0,
          "bits": [ 3586 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1157_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4426.8-4426.15"
          }
        },
        "atbs_core_0.debouncer_0.n1159_o": {
          "hide_name": 0,
          "bits": [ 5490, 5491 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1159_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4427.14-4427.21"
          }
        },
        "atbs_core_0.debouncer_0.n1162_o": {
          "hide_name": 0,
          "bits": [ 5481 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1162_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4429.8-4429.15"
          }
        },
        "atbs_core_0.debouncer_0.n1163_o": {
          "hide_name": 0,
          "bits": [ 5479, 5480, 5481 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1163_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4430.14-4430.21"
          }
        },
        "atbs_core_0.debouncer_0.n1165_o": {
          "hide_name": 0,
          "bits": [ 5482 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1165_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4431.7-4431.14"
          }
        },
        "atbs_core_0.debouncer_0.n1168_o": {
          "hide_name": 0,
          "bits": [ 3581, 3582 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1168_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4432.13-4432.20"
          }
        },
        "atbs_core_0.debouncer_0.n1171_q": {
          "hide_name": 0,
          "bits": [ 5477 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1171_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4434.7-4434.14"
          }
        },
        "atbs_core_0.debouncer_0.n1172_q": {
          "hide_name": 0,
          "bits": [ 2877, 2878, 2879, 2880 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1172_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4435.13-4435.20"
          }
        },
        "atbs_core_0.debouncer_0.n1173_q": {
          "hide_name": 0,
          "bits": [ 3584, 3585 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1173_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4436.13-4436.20"
          }
        },
        "atbs_core_0.debouncer_0.n1174_q": {
          "hide_name": 0,
          "bits": [ 3588 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 n1174_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4437.7-4437.14"
          }
        },
        "atbs_core_0.debouncer_0.next_counter_value": {
          "hide_name": 0,
          "bits": [ 5484, 5485, 5486, 5487 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 next_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4399.14-4399.32"
          }
        },
        "atbs_core_0.debouncer_0.next_state": {
          "hide_name": 0,
          "bits": [ 3581, 3582 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 next_state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4401.14-4401.24"
          }
        },
        "atbs_core_0.debouncer_0.reset_counter_strb": {
          "hide_name": 0,
          "bits": [ 5482 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 reset_counter_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4397.8-4397.26"
          }
        },
        "atbs_core_0.debouncer_0.reset_i": {
          "hide_name": 0,
          "bits": [ 3301 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4390.11-4390.18"
          }
        },
        "atbs_core_0.debouncer_0.state": {
          "hide_name": 0,
          "bits": [ 3584, 3585 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4400.14-4400.19"
          }
        },
        "atbs_core_0.debouncer_0.sync_chain_0.async_i": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 sync_chain_0 async_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4572.11-4572.18"
          }
        },
        "atbs_core_0.debouncer_0.sync_chain_0.buf": {
          "hide_name": 0,
          "bits": [ 5496, 5476 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 sync_chain_0 buf",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4574.14-4574.18"
          }
        },
        "atbs_core_0.debouncer_0.sync_chain_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 sync_chain_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4570.11-4570.18"
          }
        },
        "atbs_core_0.debouncer_0.sync_chain_0.n1088_o": {
          "hide_name": 0,
          "bits": [ 5496 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 sync_chain_0 n1088_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4575.8-4575.15"
          }
        },
        "atbs_core_0.debouncer_0.sync_chain_0.n1089_o": {
          "hide_name": 0,
          "bits": [ 7, 5496 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 sync_chain_0 n1089_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4576.14-4576.21"
          }
        },
        "atbs_core_0.debouncer_0.sync_chain_0.n1091_o": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 sync_chain_0 n1091_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4577.14-4577.21"
          }
        },
        "atbs_core_0.debouncer_0.sync_chain_0.n1094_o": {
          "hide_name": 0,
          "bits": [ 5476 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 sync_chain_0 n1094_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4578.8-4578.15"
          }
        },
        "atbs_core_0.debouncer_0.sync_chain_0.n1095_q": {
          "hide_name": 0,
          "bits": [ 5496, 5476 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 sync_chain_0 n1095_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4579.13-4579.20"
          }
        },
        "atbs_core_0.debouncer_0.sync_chain_0.reset_i": {
          "hide_name": 0,
          "bits": [ 3301 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 sync_chain_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4571.11-4571.18"
          }
        },
        "atbs_core_0.debouncer_0.sync_chain_0.sync_o": {
          "hide_name": 0,
          "bits": [ 5476 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 sync_chain_0 sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4573.11-4573.17"
          }
        },
        "atbs_core_0.debouncer_0.sync_chain_0_sync_o": {
          "hide_name": 0,
          "bits": [ 5476 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0 sync_chain_0_sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4404.8-4404.27"
          }
        },
        "atbs_core_0.debouncer_0_debounced_o": {
          "hide_name": 0,
          "bits": [ 3588 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_0_debounced_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4798.8-4798.31"
          }
        },
        "atbs_core_0.debouncer_1.bouncing_edge_f": {
          "hide_name": 0,
          "bits": [ 4021 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 bouncing_edge_f",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4396.8-4396.23"
          }
        },
        "atbs_core_0.debouncer_1.bouncing_edge_r": {
          "hide_name": 0,
          "bits": [ 4022 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 bouncing_edge_r",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4395.8-4395.23"
          }
        },
        "atbs_core_0.debouncer_1.bouncing_i": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 bouncing_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4391.11-4391.21"
          }
        },
        "atbs_core_0.debouncer_1.bouncing_sync": {
          "hide_name": 0,
          "bits": [ 5498 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 bouncing_sync",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4393.8-4393.21"
          }
        },
        "atbs_core_0.debouncer_1.bouncing_sync_d": {
          "hide_name": 0,
          "bits": [ 5499 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 bouncing_sync_d",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4394.8-4394.23"
          }
        },
        "atbs_core_0.debouncer_1.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4389.11-4389.18"
          }
        },
        "atbs_core_0.debouncer_1.counter_value": {
          "hide_name": 0,
          "bits": [ 2893, 2894, 2895, 2896 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4398.14-4398.27"
          }
        },
        "atbs_core_0.debouncer_1.debounced": {
          "hide_name": 0,
          "bits": [ 3580 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 debounced",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4402.8-4402.17"
          }
        },
        "atbs_core_0.debouncer_1.debounced_o": {
          "hide_name": 0,
          "bits": [ 3580 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 debounced_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4392.11-4392.22"
          }
        },
        "atbs_core_0.debouncer_1.n1098_o": {
          "hide_name": 0,
          "bits": [ 5498 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1098_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4405.8-4405.15"
          }
        },
        "atbs_core_0.debouncer_1.n1105_o": {
          "hide_name": 0,
          "bits": [ 5497 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1105_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4406.8-4406.15"
          }
        },
        "atbs_core_0.debouncer_1.n1106_o": {
          "hide_name": 0,
          "bits": [ 4022 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1106_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4407.8-4407.15"
          }
        },
        "atbs_core_0.debouncer_1.n1107_o": {
          "hide_name": 0,
          "bits": [ 5500 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1107_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4408.8-4408.15"
          }
        },
        "atbs_core_0.debouncer_1.n1108_o": {
          "hide_name": 0,
          "bits": [ 4021 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1108_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4409.8-4409.15"
          }
        },
        "atbs_core_0.debouncer_1.n1123_o": {
          "hide_name": 0,
          "bits": [ 4025 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1123_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4410.8-4410.15"
          }
        },
        "atbs_core_0.debouncer_1.n1124_o": {
          "hide_name": 0,
          "bits": [ 5505 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1124_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4411.8-4411.15"
          }
        },
        "atbs_core_0.debouncer_1.n1126_o": {
          "hide_name": 0,
          "bits": [ 2905, 2906, 2907, 2908 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1126_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4412.14-4412.21"
          }
        },
        "atbs_core_0.debouncer_1.n1128_o": {
          "hide_name": 0,
          "bits": [ 5506, 5507, 5508, 5509 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1128_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4413.14-4413.21"
          }
        },
        "atbs_core_0.debouncer_1.n1133_o": {
          "hide_name": 0,
          "bits": [ 5515 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1133_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4414.8-4414.15"
          }
        },
        "atbs_core_0.debouncer_1.n1135_o": {
          "hide_name": 0,
          "bits": [ 5516, 5517 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1135_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4415.14-4415.21"
          }
        },
        "atbs_core_0.debouncer_1.n1137_o": {
          "hide_name": 0,
          "bits": [ 5514 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1137_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4416.8-4416.15"
          }
        },
        "atbs_core_0.debouncer_1.n1139_o": {
          "hide_name": 0,
          "bits": [ 5510, 5511 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1139_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4417.14-4417.21"
          }
        },
        "atbs_core_0.debouncer_1.n1141_o": {
          "hide_name": 0,
          "bits": [ 5501 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1141_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4418.8-4418.15"
          }
        },
        "atbs_core_0.debouncer_1.n1143_o": {
          "hide_name": 0,
          "bits": [ 4025 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1143_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4419.8-4419.15"
          }
        },
        "atbs_core_0.debouncer_1.n1146_o": {
          "hide_name": 0,
          "bits": [ 3578 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1146_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4420.8-4420.15"
          }
        },
        "atbs_core_0.debouncer_1.n1148_o": {
          "hide_name": 0,
          "bits": [ 5512, 5513 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1148_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4421.14-4421.21"
          }
        },
        "atbs_core_0.debouncer_1.n1151_o": {
          "hide_name": 0,
          "bits": [ 5502 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1151_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4423.8-4423.15"
          }
        },
        "atbs_core_0.debouncer_1.n1153_o": {
          "hide_name": 0,
          "bits": [ 4025 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1153_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4424.8-4424.15"
          }
        },
        "atbs_core_0.debouncer_1.n1157_o": {
          "hide_name": 0,
          "bits": [ 3578 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1157_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4426.8-4426.15"
          }
        },
        "atbs_core_0.debouncer_1.n1159_o": {
          "hide_name": 0,
          "bits": [ 5512, 5513 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1159_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4427.14-4427.21"
          }
        },
        "atbs_core_0.debouncer_1.n1162_o": {
          "hide_name": 0,
          "bits": [ 5503 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1162_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4429.8-4429.15"
          }
        },
        "atbs_core_0.debouncer_1.n1163_o": {
          "hide_name": 0,
          "bits": [ 5501, 5502, 5503 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1163_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4430.14-4430.21"
          }
        },
        "atbs_core_0.debouncer_1.n1165_o": {
          "hide_name": 0,
          "bits": [ 5504 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1165_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4431.7-4431.14"
          }
        },
        "atbs_core_0.debouncer_1.n1168_o": {
          "hide_name": 0,
          "bits": [ 3573, 3574 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1168_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4432.13-4432.20"
          }
        },
        "atbs_core_0.debouncer_1.n1171_q": {
          "hide_name": 0,
          "bits": [ 5499 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1171_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4434.7-4434.14"
          }
        },
        "atbs_core_0.debouncer_1.n1172_q": {
          "hide_name": 0,
          "bits": [ 2893, 2894, 2895, 2896 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1172_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4435.13-4435.20"
          }
        },
        "atbs_core_0.debouncer_1.n1173_q": {
          "hide_name": 0,
          "bits": [ 3576, 3577 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1173_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4436.13-4436.20"
          }
        },
        "atbs_core_0.debouncer_1.n1174_q": {
          "hide_name": 0,
          "bits": [ 3580 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 n1174_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4437.7-4437.14"
          }
        },
        "atbs_core_0.debouncer_1.next_counter_value": {
          "hide_name": 0,
          "bits": [ 5506, 5507, 5508, 5509 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 next_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4399.14-4399.32"
          }
        },
        "atbs_core_0.debouncer_1.next_state": {
          "hide_name": 0,
          "bits": [ 3573, 3574 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 next_state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4401.14-4401.24"
          }
        },
        "atbs_core_0.debouncer_1.reset_counter_strb": {
          "hide_name": 0,
          "bits": [ 5504 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 reset_counter_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4397.8-4397.26"
          }
        },
        "atbs_core_0.debouncer_1.reset_i": {
          "hide_name": 0,
          "bits": [ 3301 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4390.11-4390.18"
          }
        },
        "atbs_core_0.debouncer_1.state": {
          "hide_name": 0,
          "bits": [ 3576, 3577 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4400.14-4400.19"
          }
        },
        "atbs_core_0.debouncer_1.sync_chain_0.async_i": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 sync_chain_0 async_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4572.11-4572.18"
          }
        },
        "atbs_core_0.debouncer_1.sync_chain_0.buf": {
          "hide_name": 0,
          "bits": [ 5518, 5498 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 sync_chain_0 buf",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4574.14-4574.18"
          }
        },
        "atbs_core_0.debouncer_1.sync_chain_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 sync_chain_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4570.11-4570.18"
          }
        },
        "atbs_core_0.debouncer_1.sync_chain_0.n1088_o": {
          "hide_name": 0,
          "bits": [ 5518 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 sync_chain_0 n1088_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4575.8-4575.15"
          }
        },
        "atbs_core_0.debouncer_1.sync_chain_0.n1089_o": {
          "hide_name": 0,
          "bits": [ 8, 5518 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 sync_chain_0 n1089_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4576.14-4576.21"
          }
        },
        "atbs_core_0.debouncer_1.sync_chain_0.n1091_o": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 sync_chain_0 n1091_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4577.14-4577.21"
          }
        },
        "atbs_core_0.debouncer_1.sync_chain_0.n1094_o": {
          "hide_name": 0,
          "bits": [ 5498 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 sync_chain_0 n1094_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4578.8-4578.15"
          }
        },
        "atbs_core_0.debouncer_1.sync_chain_0.n1095_q": {
          "hide_name": 0,
          "bits": [ 5518, 5498 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 sync_chain_0 n1095_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4579.13-4579.20"
          }
        },
        "atbs_core_0.debouncer_1.sync_chain_0.reset_i": {
          "hide_name": 0,
          "bits": [ 3301 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 sync_chain_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4571.11-4571.18"
          }
        },
        "atbs_core_0.debouncer_1.sync_chain_0.sync_o": {
          "hide_name": 0,
          "bits": [ 5498 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 sync_chain_0 sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4573.11-4573.17"
          }
        },
        "atbs_core_0.debouncer_1.sync_chain_0_sync_o": {
          "hide_name": 0,
          "bits": [ 5498 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1 sync_chain_0_sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4404.8-4404.27"
          }
        },
        "atbs_core_0.debouncer_1_debounced_o": {
          "hide_name": 0,
          "bits": [ 3580 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_1_debounced_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4799.8-4799.31"
          }
        },
        "atbs_core_0.debouncer_2.bouncing_edge_f": {
          "hide_name": 0,
          "bits": [ 4014 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 bouncing_edge_f",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4396.8-4396.23"
          }
        },
        "atbs_core_0.debouncer_2.bouncing_edge_r": {
          "hide_name": 0,
          "bits": [ 4015 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 bouncing_edge_r",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4395.8-4395.23"
          }
        },
        "atbs_core_0.debouncer_2.bouncing_i": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 bouncing_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4391.11-4391.21"
          }
        },
        "atbs_core_0.debouncer_2.bouncing_sync": {
          "hide_name": 0,
          "bits": [ 5520 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 bouncing_sync",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4393.8-4393.21"
          }
        },
        "atbs_core_0.debouncer_2.bouncing_sync_d": {
          "hide_name": 0,
          "bits": [ 5521 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 bouncing_sync_d",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4394.8-4394.23"
          }
        },
        "atbs_core_0.debouncer_2.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4389.11-4389.18"
          }
        },
        "atbs_core_0.debouncer_2.counter_value": {
          "hide_name": 0,
          "bits": [ 2909, 2910, 2911, 2912 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4398.14-4398.27"
          }
        },
        "atbs_core_0.debouncer_2.debounced": {
          "hide_name": 0,
          "bits": [ 3572 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 debounced",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4402.8-4402.17"
          }
        },
        "atbs_core_0.debouncer_2.debounced_o": {
          "hide_name": 0,
          "bits": [ 3572 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 debounced_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4392.11-4392.22"
          }
        },
        "atbs_core_0.debouncer_2.n1098_o": {
          "hide_name": 0,
          "bits": [ 5520 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1098_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4405.8-4405.15"
          }
        },
        "atbs_core_0.debouncer_2.n1105_o": {
          "hide_name": 0,
          "bits": [ 5519 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1105_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4406.8-4406.15"
          }
        },
        "atbs_core_0.debouncer_2.n1106_o": {
          "hide_name": 0,
          "bits": [ 4015 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1106_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4407.8-4407.15"
          }
        },
        "atbs_core_0.debouncer_2.n1107_o": {
          "hide_name": 0,
          "bits": [ 5522 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1107_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4408.8-4408.15"
          }
        },
        "atbs_core_0.debouncer_2.n1108_o": {
          "hide_name": 0,
          "bits": [ 4014 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1108_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4409.8-4409.15"
          }
        },
        "atbs_core_0.debouncer_2.n1123_o": {
          "hide_name": 0,
          "bits": [ 4018 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1123_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4410.8-4410.15"
          }
        },
        "atbs_core_0.debouncer_2.n1124_o": {
          "hide_name": 0,
          "bits": [ 5527 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1124_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4411.8-4411.15"
          }
        },
        "atbs_core_0.debouncer_2.n1126_o": {
          "hide_name": 0,
          "bits": [ 2921, 2922, 2923, 2924 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1126_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4412.14-4412.21"
          }
        },
        "atbs_core_0.debouncer_2.n1128_o": {
          "hide_name": 0,
          "bits": [ 5528, 5529, 5530, 5531 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1128_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4413.14-4413.21"
          }
        },
        "atbs_core_0.debouncer_2.n1133_o": {
          "hide_name": 0,
          "bits": [ 5537 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1133_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4414.8-4414.15"
          }
        },
        "atbs_core_0.debouncer_2.n1135_o": {
          "hide_name": 0,
          "bits": [ 5538, 5539 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1135_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4415.14-4415.21"
          }
        },
        "atbs_core_0.debouncer_2.n1137_o": {
          "hide_name": 0,
          "bits": [ 5536 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1137_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4416.8-4416.15"
          }
        },
        "atbs_core_0.debouncer_2.n1139_o": {
          "hide_name": 0,
          "bits": [ 5532, 5533 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1139_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4417.14-4417.21"
          }
        },
        "atbs_core_0.debouncer_2.n1141_o": {
          "hide_name": 0,
          "bits": [ 5523 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1141_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4418.8-4418.15"
          }
        },
        "atbs_core_0.debouncer_2.n1143_o": {
          "hide_name": 0,
          "bits": [ 4018 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1143_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4419.8-4419.15"
          }
        },
        "atbs_core_0.debouncer_2.n1146_o": {
          "hide_name": 0,
          "bits": [ 3570 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1146_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4420.8-4420.15"
          }
        },
        "atbs_core_0.debouncer_2.n1148_o": {
          "hide_name": 0,
          "bits": [ 5534, 5535 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1148_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4421.14-4421.21"
          }
        },
        "atbs_core_0.debouncer_2.n1151_o": {
          "hide_name": 0,
          "bits": [ 5524 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1151_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4423.8-4423.15"
          }
        },
        "atbs_core_0.debouncer_2.n1153_o": {
          "hide_name": 0,
          "bits": [ 4018 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1153_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4424.8-4424.15"
          }
        },
        "atbs_core_0.debouncer_2.n1157_o": {
          "hide_name": 0,
          "bits": [ 3570 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1157_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4426.8-4426.15"
          }
        },
        "atbs_core_0.debouncer_2.n1159_o": {
          "hide_name": 0,
          "bits": [ 5534, 5535 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1159_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4427.14-4427.21"
          }
        },
        "atbs_core_0.debouncer_2.n1162_o": {
          "hide_name": 0,
          "bits": [ 5525 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1162_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4429.8-4429.15"
          }
        },
        "atbs_core_0.debouncer_2.n1163_o": {
          "hide_name": 0,
          "bits": [ 5523, 5524, 5525 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1163_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4430.14-4430.21"
          }
        },
        "atbs_core_0.debouncer_2.n1165_o": {
          "hide_name": 0,
          "bits": [ 5526 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1165_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4431.7-4431.14"
          }
        },
        "atbs_core_0.debouncer_2.n1168_o": {
          "hide_name": 0,
          "bits": [ 3565, 3566 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1168_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4432.13-4432.20"
          }
        },
        "atbs_core_0.debouncer_2.n1171_q": {
          "hide_name": 0,
          "bits": [ 5521 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1171_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4434.7-4434.14"
          }
        },
        "atbs_core_0.debouncer_2.n1172_q": {
          "hide_name": 0,
          "bits": [ 2909, 2910, 2911, 2912 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1172_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4435.13-4435.20"
          }
        },
        "atbs_core_0.debouncer_2.n1173_q": {
          "hide_name": 0,
          "bits": [ 3568, 3569 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1173_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4436.13-4436.20"
          }
        },
        "atbs_core_0.debouncer_2.n1174_q": {
          "hide_name": 0,
          "bits": [ 3572 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 n1174_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4437.7-4437.14"
          }
        },
        "atbs_core_0.debouncer_2.next_counter_value": {
          "hide_name": 0,
          "bits": [ 5528, 5529, 5530, 5531 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 next_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4399.14-4399.32"
          }
        },
        "atbs_core_0.debouncer_2.next_state": {
          "hide_name": 0,
          "bits": [ 3565, 3566 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 next_state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4401.14-4401.24"
          }
        },
        "atbs_core_0.debouncer_2.reset_counter_strb": {
          "hide_name": 0,
          "bits": [ 5526 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 reset_counter_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4397.8-4397.26"
          }
        },
        "atbs_core_0.debouncer_2.reset_i": {
          "hide_name": 0,
          "bits": [ 3301 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4390.11-4390.18"
          }
        },
        "atbs_core_0.debouncer_2.state": {
          "hide_name": 0,
          "bits": [ 3568, 3569 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4400.14-4400.19"
          }
        },
        "atbs_core_0.debouncer_2.sync_chain_0.async_i": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 sync_chain_0 async_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4572.11-4572.18"
          }
        },
        "atbs_core_0.debouncer_2.sync_chain_0.buf": {
          "hide_name": 0,
          "bits": [ 5540, 5520 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 sync_chain_0 buf",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4574.14-4574.18"
          }
        },
        "atbs_core_0.debouncer_2.sync_chain_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 sync_chain_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4570.11-4570.18"
          }
        },
        "atbs_core_0.debouncer_2.sync_chain_0.n1088_o": {
          "hide_name": 0,
          "bits": [ 5540 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 sync_chain_0 n1088_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4575.8-4575.15"
          }
        },
        "atbs_core_0.debouncer_2.sync_chain_0.n1089_o": {
          "hide_name": 0,
          "bits": [ 9, 5540 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 sync_chain_0 n1089_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4576.14-4576.21"
          }
        },
        "atbs_core_0.debouncer_2.sync_chain_0.n1091_o": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 sync_chain_0 n1091_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4577.14-4577.21"
          }
        },
        "atbs_core_0.debouncer_2.sync_chain_0.n1094_o": {
          "hide_name": 0,
          "bits": [ 5520 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 sync_chain_0 n1094_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4578.8-4578.15"
          }
        },
        "atbs_core_0.debouncer_2.sync_chain_0.n1095_q": {
          "hide_name": 0,
          "bits": [ 5540, 5520 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 sync_chain_0 n1095_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4579.13-4579.20"
          }
        },
        "atbs_core_0.debouncer_2.sync_chain_0.reset_i": {
          "hide_name": 0,
          "bits": [ 3301 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 sync_chain_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4571.11-4571.18"
          }
        },
        "atbs_core_0.debouncer_2.sync_chain_0.sync_o": {
          "hide_name": 0,
          "bits": [ 5520 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 sync_chain_0 sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4573.11-4573.17"
          }
        },
        "atbs_core_0.debouncer_2.sync_chain_0_sync_o": {
          "hide_name": 0,
          "bits": [ 5520 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2 sync_chain_0_sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4404.8-4404.27"
          }
        },
        "atbs_core_0.debouncer_2_debounced_o": {
          "hide_name": 0,
          "bits": [ 3572 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_2_debounced_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4800.8-4800.31"
          }
        },
        "atbs_core_0.debouncer_3.bouncing_edge_f": {
          "hide_name": 0,
          "bits": [ 4007 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 bouncing_edge_f",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4396.8-4396.23"
          }
        },
        "atbs_core_0.debouncer_3.bouncing_edge_r": {
          "hide_name": 0,
          "bits": [ 4008 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 bouncing_edge_r",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4395.8-4395.23"
          }
        },
        "atbs_core_0.debouncer_3.bouncing_i": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 bouncing_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4391.11-4391.21"
          }
        },
        "atbs_core_0.debouncer_3.bouncing_sync": {
          "hide_name": 0,
          "bits": [ 5542 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 bouncing_sync",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4393.8-4393.21"
          }
        },
        "atbs_core_0.debouncer_3.bouncing_sync_d": {
          "hide_name": 0,
          "bits": [ 5543 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 bouncing_sync_d",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4394.8-4394.23"
          }
        },
        "atbs_core_0.debouncer_3.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4389.11-4389.18"
          }
        },
        "atbs_core_0.debouncer_3.counter_value": {
          "hide_name": 0,
          "bits": [ 2925, 2926, 2927, 2928 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4398.14-4398.27"
          }
        },
        "atbs_core_0.debouncer_3.debounced": {
          "hide_name": 0,
          "bits": [ 3564 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 debounced",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4402.8-4402.17"
          }
        },
        "atbs_core_0.debouncer_3.debounced_o": {
          "hide_name": 0,
          "bits": [ 3564 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 debounced_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4392.11-4392.22"
          }
        },
        "atbs_core_0.debouncer_3.n1098_o": {
          "hide_name": 0,
          "bits": [ 5542 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1098_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4405.8-4405.15"
          }
        },
        "atbs_core_0.debouncer_3.n1105_o": {
          "hide_name": 0,
          "bits": [ 5541 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1105_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4406.8-4406.15"
          }
        },
        "atbs_core_0.debouncer_3.n1106_o": {
          "hide_name": 0,
          "bits": [ 4008 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1106_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4407.8-4407.15"
          }
        },
        "atbs_core_0.debouncer_3.n1107_o": {
          "hide_name": 0,
          "bits": [ 5544 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1107_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4408.8-4408.15"
          }
        },
        "atbs_core_0.debouncer_3.n1108_o": {
          "hide_name": 0,
          "bits": [ 4007 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1108_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4409.8-4409.15"
          }
        },
        "atbs_core_0.debouncer_3.n1123_o": {
          "hide_name": 0,
          "bits": [ 4011 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1123_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4410.8-4410.15"
          }
        },
        "atbs_core_0.debouncer_3.n1124_o": {
          "hide_name": 0,
          "bits": [ 5549 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1124_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4411.8-4411.15"
          }
        },
        "atbs_core_0.debouncer_3.n1126_o": {
          "hide_name": 0,
          "bits": [ 2937, 2938, 2939, 2940 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1126_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4412.14-4412.21"
          }
        },
        "atbs_core_0.debouncer_3.n1128_o": {
          "hide_name": 0,
          "bits": [ 5550, 5551, 5552, 5553 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1128_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4413.14-4413.21"
          }
        },
        "atbs_core_0.debouncer_3.n1133_o": {
          "hide_name": 0,
          "bits": [ 5559 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1133_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4414.8-4414.15"
          }
        },
        "atbs_core_0.debouncer_3.n1135_o": {
          "hide_name": 0,
          "bits": [ 5560, 5561 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1135_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4415.14-4415.21"
          }
        },
        "atbs_core_0.debouncer_3.n1137_o": {
          "hide_name": 0,
          "bits": [ 5558 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1137_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4416.8-4416.15"
          }
        },
        "atbs_core_0.debouncer_3.n1139_o": {
          "hide_name": 0,
          "bits": [ 5554, 5555 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1139_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4417.14-4417.21"
          }
        },
        "atbs_core_0.debouncer_3.n1141_o": {
          "hide_name": 0,
          "bits": [ 5545 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1141_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4418.8-4418.15"
          }
        },
        "atbs_core_0.debouncer_3.n1143_o": {
          "hide_name": 0,
          "bits": [ 4011 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1143_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4419.8-4419.15"
          }
        },
        "atbs_core_0.debouncer_3.n1146_o": {
          "hide_name": 0,
          "bits": [ 3562 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1146_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4420.8-4420.15"
          }
        },
        "atbs_core_0.debouncer_3.n1148_o": {
          "hide_name": 0,
          "bits": [ 5556, 5557 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1148_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4421.14-4421.21"
          }
        },
        "atbs_core_0.debouncer_3.n1151_o": {
          "hide_name": 0,
          "bits": [ 5546 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1151_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4423.8-4423.15"
          }
        },
        "atbs_core_0.debouncer_3.n1153_o": {
          "hide_name": 0,
          "bits": [ 4011 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1153_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4424.8-4424.15"
          }
        },
        "atbs_core_0.debouncer_3.n1157_o": {
          "hide_name": 0,
          "bits": [ 3562 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1157_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4426.8-4426.15"
          }
        },
        "atbs_core_0.debouncer_3.n1159_o": {
          "hide_name": 0,
          "bits": [ 5556, 5557 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1159_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4427.14-4427.21"
          }
        },
        "atbs_core_0.debouncer_3.n1162_o": {
          "hide_name": 0,
          "bits": [ 5547 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1162_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4429.8-4429.15"
          }
        },
        "atbs_core_0.debouncer_3.n1163_o": {
          "hide_name": 0,
          "bits": [ 5545, 5546, 5547 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1163_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4430.14-4430.21"
          }
        },
        "atbs_core_0.debouncer_3.n1165_o": {
          "hide_name": 0,
          "bits": [ 5548 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1165_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4431.7-4431.14"
          }
        },
        "atbs_core_0.debouncer_3.n1168_o": {
          "hide_name": 0,
          "bits": [ 3557, 3558 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1168_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4432.13-4432.20"
          }
        },
        "atbs_core_0.debouncer_3.n1171_q": {
          "hide_name": 0,
          "bits": [ 5543 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1171_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4434.7-4434.14"
          }
        },
        "atbs_core_0.debouncer_3.n1172_q": {
          "hide_name": 0,
          "bits": [ 2925, 2926, 2927, 2928 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1172_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4435.13-4435.20"
          }
        },
        "atbs_core_0.debouncer_3.n1173_q": {
          "hide_name": 0,
          "bits": [ 3560, 3561 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1173_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4436.13-4436.20"
          }
        },
        "atbs_core_0.debouncer_3.n1174_q": {
          "hide_name": 0,
          "bits": [ 3564 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 n1174_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4437.7-4437.14"
          }
        },
        "atbs_core_0.debouncer_3.next_counter_value": {
          "hide_name": 0,
          "bits": [ 5550, 5551, 5552, 5553 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 next_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4399.14-4399.32"
          }
        },
        "atbs_core_0.debouncer_3.next_state": {
          "hide_name": 0,
          "bits": [ 3557, 3558 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 next_state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4401.14-4401.24"
          }
        },
        "atbs_core_0.debouncer_3.reset_counter_strb": {
          "hide_name": 0,
          "bits": [ 5548 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 reset_counter_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4397.8-4397.26"
          }
        },
        "atbs_core_0.debouncer_3.reset_i": {
          "hide_name": 0,
          "bits": [ 3301 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4390.11-4390.18"
          }
        },
        "atbs_core_0.debouncer_3.state": {
          "hide_name": 0,
          "bits": [ 3560, 3561 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4400.14-4400.19"
          }
        },
        "atbs_core_0.debouncer_3.sync_chain_0.async_i": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 sync_chain_0 async_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4572.11-4572.18"
          }
        },
        "atbs_core_0.debouncer_3.sync_chain_0.buf": {
          "hide_name": 0,
          "bits": [ 5562, 5542 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 sync_chain_0 buf",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4574.14-4574.18"
          }
        },
        "atbs_core_0.debouncer_3.sync_chain_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 sync_chain_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4570.11-4570.18"
          }
        },
        "atbs_core_0.debouncer_3.sync_chain_0.n1088_o": {
          "hide_name": 0,
          "bits": [ 5562 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 sync_chain_0 n1088_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4575.8-4575.15"
          }
        },
        "atbs_core_0.debouncer_3.sync_chain_0.n1089_o": {
          "hide_name": 0,
          "bits": [ 10, 5562 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 sync_chain_0 n1089_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4576.14-4576.21"
          }
        },
        "atbs_core_0.debouncer_3.sync_chain_0.n1091_o": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 sync_chain_0 n1091_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4577.14-4577.21"
          }
        },
        "atbs_core_0.debouncer_3.sync_chain_0.n1094_o": {
          "hide_name": 0,
          "bits": [ 5542 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 sync_chain_0 n1094_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4578.8-4578.15"
          }
        },
        "atbs_core_0.debouncer_3.sync_chain_0.n1095_q": {
          "hide_name": 0,
          "bits": [ 5562, 5542 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 sync_chain_0 n1095_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4579.13-4579.20"
          }
        },
        "atbs_core_0.debouncer_3.sync_chain_0.reset_i": {
          "hide_name": 0,
          "bits": [ 3301 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 sync_chain_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4571.11-4571.18"
          }
        },
        "atbs_core_0.debouncer_3.sync_chain_0.sync_o": {
          "hide_name": 0,
          "bits": [ 5542 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 sync_chain_0 sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4573.11-4573.17"
          }
        },
        "atbs_core_0.debouncer_3.sync_chain_0_sync_o": {
          "hide_name": 0,
          "bits": [ 5542 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3 sync_chain_0_sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4404.8-4404.27"
          }
        },
        "atbs_core_0.debouncer_3_debounced_o": {
          "hide_name": 0,
          "bits": [ 3564 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_3_debounced_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4801.8-4801.31"
          }
        },
        "atbs_core_0.debouncer_4.bouncing_edge_f": {
          "hide_name": 0,
          "bits": [ 4000 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 bouncing_edge_f",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4396.8-4396.23"
          }
        },
        "atbs_core_0.debouncer_4.bouncing_edge_r": {
          "hide_name": 0,
          "bits": [ 4001 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 bouncing_edge_r",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4395.8-4395.23"
          }
        },
        "atbs_core_0.debouncer_4.bouncing_i": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 bouncing_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4391.11-4391.21"
          }
        },
        "atbs_core_0.debouncer_4.bouncing_sync": {
          "hide_name": 0,
          "bits": [ 5564 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 bouncing_sync",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4393.8-4393.21"
          }
        },
        "atbs_core_0.debouncer_4.bouncing_sync_d": {
          "hide_name": 0,
          "bits": [ 5565 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 bouncing_sync_d",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4394.8-4394.23"
          }
        },
        "atbs_core_0.debouncer_4.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4389.11-4389.18"
          }
        },
        "atbs_core_0.debouncer_4.counter_value": {
          "hide_name": 0,
          "bits": [ 2941, 2942, 2943, 2944 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4398.14-4398.27"
          }
        },
        "atbs_core_0.debouncer_4.debounced": {
          "hide_name": 0,
          "bits": [ 3556 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 debounced",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4402.8-4402.17"
          }
        },
        "atbs_core_0.debouncer_4.debounced_o": {
          "hide_name": 0,
          "bits": [ 3556 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 debounced_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4392.11-4392.22"
          }
        },
        "atbs_core_0.debouncer_4.n1098_o": {
          "hide_name": 0,
          "bits": [ 5564 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1098_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4405.8-4405.15"
          }
        },
        "atbs_core_0.debouncer_4.n1105_o": {
          "hide_name": 0,
          "bits": [ 5563 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1105_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4406.8-4406.15"
          }
        },
        "atbs_core_0.debouncer_4.n1106_o": {
          "hide_name": 0,
          "bits": [ 4001 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1106_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4407.8-4407.15"
          }
        },
        "atbs_core_0.debouncer_4.n1107_o": {
          "hide_name": 0,
          "bits": [ 5566 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1107_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4408.8-4408.15"
          }
        },
        "atbs_core_0.debouncer_4.n1108_o": {
          "hide_name": 0,
          "bits": [ 4000 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1108_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4409.8-4409.15"
          }
        },
        "atbs_core_0.debouncer_4.n1123_o": {
          "hide_name": 0,
          "bits": [ 4004 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1123_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4410.8-4410.15"
          }
        },
        "atbs_core_0.debouncer_4.n1124_o": {
          "hide_name": 0,
          "bits": [ 5571 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1124_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4411.8-4411.15"
          }
        },
        "atbs_core_0.debouncer_4.n1126_o": {
          "hide_name": 0,
          "bits": [ 2953, 2954, 2955, 2956 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1126_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4412.14-4412.21"
          }
        },
        "atbs_core_0.debouncer_4.n1128_o": {
          "hide_name": 0,
          "bits": [ 5572, 5573, 5574, 5575 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1128_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4413.14-4413.21"
          }
        },
        "atbs_core_0.debouncer_4.n1133_o": {
          "hide_name": 0,
          "bits": [ 5581 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1133_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4414.8-4414.15"
          }
        },
        "atbs_core_0.debouncer_4.n1135_o": {
          "hide_name": 0,
          "bits": [ 5582, 5583 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1135_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4415.14-4415.21"
          }
        },
        "atbs_core_0.debouncer_4.n1137_o": {
          "hide_name": 0,
          "bits": [ 5580 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1137_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4416.8-4416.15"
          }
        },
        "atbs_core_0.debouncer_4.n1139_o": {
          "hide_name": 0,
          "bits": [ 5576, 5577 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1139_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4417.14-4417.21"
          }
        },
        "atbs_core_0.debouncer_4.n1141_o": {
          "hide_name": 0,
          "bits": [ 5567 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1141_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4418.8-4418.15"
          }
        },
        "atbs_core_0.debouncer_4.n1143_o": {
          "hide_name": 0,
          "bits": [ 4004 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1143_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4419.8-4419.15"
          }
        },
        "atbs_core_0.debouncer_4.n1146_o": {
          "hide_name": 0,
          "bits": [ 3554 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1146_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4420.8-4420.15"
          }
        },
        "atbs_core_0.debouncer_4.n1148_o": {
          "hide_name": 0,
          "bits": [ 5578, 5579 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1148_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4421.14-4421.21"
          }
        },
        "atbs_core_0.debouncer_4.n1151_o": {
          "hide_name": 0,
          "bits": [ 5568 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1151_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4423.8-4423.15"
          }
        },
        "atbs_core_0.debouncer_4.n1153_o": {
          "hide_name": 0,
          "bits": [ 4004 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1153_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4424.8-4424.15"
          }
        },
        "atbs_core_0.debouncer_4.n1157_o": {
          "hide_name": 0,
          "bits": [ 3554 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1157_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4426.8-4426.15"
          }
        },
        "atbs_core_0.debouncer_4.n1159_o": {
          "hide_name": 0,
          "bits": [ 5578, 5579 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1159_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4427.14-4427.21"
          }
        },
        "atbs_core_0.debouncer_4.n1162_o": {
          "hide_name": 0,
          "bits": [ 5569 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1162_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4429.8-4429.15"
          }
        },
        "atbs_core_0.debouncer_4.n1163_o": {
          "hide_name": 0,
          "bits": [ 5567, 5568, 5569 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1163_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4430.14-4430.21"
          }
        },
        "atbs_core_0.debouncer_4.n1165_o": {
          "hide_name": 0,
          "bits": [ 5570 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1165_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4431.7-4431.14"
          }
        },
        "atbs_core_0.debouncer_4.n1168_o": {
          "hide_name": 0,
          "bits": [ 3549, 3550 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1168_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4432.13-4432.20"
          }
        },
        "atbs_core_0.debouncer_4.n1171_q": {
          "hide_name": 0,
          "bits": [ 5565 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1171_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4434.7-4434.14"
          }
        },
        "atbs_core_0.debouncer_4.n1172_q": {
          "hide_name": 0,
          "bits": [ 2941, 2942, 2943, 2944 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1172_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4435.13-4435.20"
          }
        },
        "atbs_core_0.debouncer_4.n1173_q": {
          "hide_name": 0,
          "bits": [ 3552, 3553 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1173_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4436.13-4436.20"
          }
        },
        "atbs_core_0.debouncer_4.n1174_q": {
          "hide_name": 0,
          "bits": [ 3556 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 n1174_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4437.7-4437.14"
          }
        },
        "atbs_core_0.debouncer_4.next_counter_value": {
          "hide_name": 0,
          "bits": [ 5572, 5573, 5574, 5575 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 next_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4399.14-4399.32"
          }
        },
        "atbs_core_0.debouncer_4.next_state": {
          "hide_name": 0,
          "bits": [ 3549, 3550 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 next_state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4401.14-4401.24"
          }
        },
        "atbs_core_0.debouncer_4.reset_counter_strb": {
          "hide_name": 0,
          "bits": [ 5570 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 reset_counter_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4397.8-4397.26"
          }
        },
        "atbs_core_0.debouncer_4.reset_i": {
          "hide_name": 0,
          "bits": [ 3301 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4390.11-4390.18"
          }
        },
        "atbs_core_0.debouncer_4.state": {
          "hide_name": 0,
          "bits": [ 3552, 3553 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4400.14-4400.19"
          }
        },
        "atbs_core_0.debouncer_4.sync_chain_0.async_i": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 sync_chain_0 async_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4572.11-4572.18"
          }
        },
        "atbs_core_0.debouncer_4.sync_chain_0.buf": {
          "hide_name": 0,
          "bits": [ 5584, 5564 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 sync_chain_0 buf",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4574.14-4574.18"
          }
        },
        "atbs_core_0.debouncer_4.sync_chain_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 sync_chain_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4570.11-4570.18"
          }
        },
        "atbs_core_0.debouncer_4.sync_chain_0.n1088_o": {
          "hide_name": 0,
          "bits": [ 5584 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 sync_chain_0 n1088_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4575.8-4575.15"
          }
        },
        "atbs_core_0.debouncer_4.sync_chain_0.n1089_o": {
          "hide_name": 0,
          "bits": [ 11, 5584 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 sync_chain_0 n1089_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4576.14-4576.21"
          }
        },
        "atbs_core_0.debouncer_4.sync_chain_0.n1091_o": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 sync_chain_0 n1091_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4577.14-4577.21"
          }
        },
        "atbs_core_0.debouncer_4.sync_chain_0.n1094_o": {
          "hide_name": 0,
          "bits": [ 5564 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 sync_chain_0 n1094_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4578.8-4578.15"
          }
        },
        "atbs_core_0.debouncer_4.sync_chain_0.n1095_q": {
          "hide_name": 0,
          "bits": [ 5584, 5564 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 sync_chain_0 n1095_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4579.13-4579.20"
          }
        },
        "atbs_core_0.debouncer_4.sync_chain_0.reset_i": {
          "hide_name": 0,
          "bits": [ 3301 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 sync_chain_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4571.11-4571.18"
          }
        },
        "atbs_core_0.debouncer_4.sync_chain_0.sync_o": {
          "hide_name": 0,
          "bits": [ 5564 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 sync_chain_0 sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4573.11-4573.17"
          }
        },
        "atbs_core_0.debouncer_4.sync_chain_0_sync_o": {
          "hide_name": 0,
          "bits": [ 5564 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4 sync_chain_0_sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4404.8-4404.27"
          }
        },
        "atbs_core_0.debouncer_4_debounced_o": {
          "hide_name": 0,
          "bits": [ 3556 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_4_debounced_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4802.8-4802.31"
          }
        },
        "atbs_core_0.debouncer_5.bouncing_edge_f": {
          "hide_name": 0,
          "bits": [ 3993 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 bouncing_edge_f",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4396.8-4396.23"
          }
        },
        "atbs_core_0.debouncer_5.bouncing_edge_r": {
          "hide_name": 0,
          "bits": [ 3994 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 bouncing_edge_r",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4395.8-4395.23"
          }
        },
        "atbs_core_0.debouncer_5.bouncing_i": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 bouncing_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4391.11-4391.21"
          }
        },
        "atbs_core_0.debouncer_5.bouncing_sync": {
          "hide_name": 0,
          "bits": [ 5586 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 bouncing_sync",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4393.8-4393.21"
          }
        },
        "atbs_core_0.debouncer_5.bouncing_sync_d": {
          "hide_name": 0,
          "bits": [ 5587 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 bouncing_sync_d",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4394.8-4394.23"
          }
        },
        "atbs_core_0.debouncer_5.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4389.11-4389.18"
          }
        },
        "atbs_core_0.debouncer_5.counter_value": {
          "hide_name": 0,
          "bits": [ 2957, 2958, 2959, 2960 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4398.14-4398.27"
          }
        },
        "atbs_core_0.debouncer_5.debounced": {
          "hide_name": 0,
          "bits": [ 3548 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 debounced",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4402.8-4402.17"
          }
        },
        "atbs_core_0.debouncer_5.debounced_o": {
          "hide_name": 0,
          "bits": [ 3548 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 debounced_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4392.11-4392.22"
          }
        },
        "atbs_core_0.debouncer_5.n1098_o": {
          "hide_name": 0,
          "bits": [ 5586 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1098_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4405.8-4405.15"
          }
        },
        "atbs_core_0.debouncer_5.n1105_o": {
          "hide_name": 0,
          "bits": [ 5585 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1105_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4406.8-4406.15"
          }
        },
        "atbs_core_0.debouncer_5.n1106_o": {
          "hide_name": 0,
          "bits": [ 3994 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1106_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4407.8-4407.15"
          }
        },
        "atbs_core_0.debouncer_5.n1107_o": {
          "hide_name": 0,
          "bits": [ 5588 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1107_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4408.8-4408.15"
          }
        },
        "atbs_core_0.debouncer_5.n1108_o": {
          "hide_name": 0,
          "bits": [ 3993 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1108_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4409.8-4409.15"
          }
        },
        "atbs_core_0.debouncer_5.n1123_o": {
          "hide_name": 0,
          "bits": [ 3997 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1123_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4410.8-4410.15"
          }
        },
        "atbs_core_0.debouncer_5.n1124_o": {
          "hide_name": 0,
          "bits": [ 5593 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1124_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4411.8-4411.15"
          }
        },
        "atbs_core_0.debouncer_5.n1126_o": {
          "hide_name": 0,
          "bits": [ 2969, 2970, 2971, 2972 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1126_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4412.14-4412.21"
          }
        },
        "atbs_core_0.debouncer_5.n1128_o": {
          "hide_name": 0,
          "bits": [ 5594, 5595, 5596, 5597 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1128_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4413.14-4413.21"
          }
        },
        "atbs_core_0.debouncer_5.n1133_o": {
          "hide_name": 0,
          "bits": [ 5603 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1133_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4414.8-4414.15"
          }
        },
        "atbs_core_0.debouncer_5.n1135_o": {
          "hide_name": 0,
          "bits": [ 5604, 5605 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1135_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4415.14-4415.21"
          }
        },
        "atbs_core_0.debouncer_5.n1137_o": {
          "hide_name": 0,
          "bits": [ 5602 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1137_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4416.8-4416.15"
          }
        },
        "atbs_core_0.debouncer_5.n1139_o": {
          "hide_name": 0,
          "bits": [ 5598, 5599 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1139_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4417.14-4417.21"
          }
        },
        "atbs_core_0.debouncer_5.n1141_o": {
          "hide_name": 0,
          "bits": [ 5589 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1141_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4418.8-4418.15"
          }
        },
        "atbs_core_0.debouncer_5.n1143_o": {
          "hide_name": 0,
          "bits": [ 3997 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1143_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4419.8-4419.15"
          }
        },
        "atbs_core_0.debouncer_5.n1146_o": {
          "hide_name": 0,
          "bits": [ 3546 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1146_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4420.8-4420.15"
          }
        },
        "atbs_core_0.debouncer_5.n1148_o": {
          "hide_name": 0,
          "bits": [ 5600, 5601 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1148_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4421.14-4421.21"
          }
        },
        "atbs_core_0.debouncer_5.n1151_o": {
          "hide_name": 0,
          "bits": [ 5590 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1151_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4423.8-4423.15"
          }
        },
        "atbs_core_0.debouncer_5.n1153_o": {
          "hide_name": 0,
          "bits": [ 3997 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1153_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4424.8-4424.15"
          }
        },
        "atbs_core_0.debouncer_5.n1157_o": {
          "hide_name": 0,
          "bits": [ 3546 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1157_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4426.8-4426.15"
          }
        },
        "atbs_core_0.debouncer_5.n1159_o": {
          "hide_name": 0,
          "bits": [ 5600, 5601 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1159_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4427.14-4427.21"
          }
        },
        "atbs_core_0.debouncer_5.n1162_o": {
          "hide_name": 0,
          "bits": [ 5591 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1162_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4429.8-4429.15"
          }
        },
        "atbs_core_0.debouncer_5.n1163_o": {
          "hide_name": 0,
          "bits": [ 5589, 5590, 5591 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1163_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4430.14-4430.21"
          }
        },
        "atbs_core_0.debouncer_5.n1165_o": {
          "hide_name": 0,
          "bits": [ 5592 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1165_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4431.7-4431.14"
          }
        },
        "atbs_core_0.debouncer_5.n1168_o": {
          "hide_name": 0,
          "bits": [ 3541, 3542 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1168_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4432.13-4432.20"
          }
        },
        "atbs_core_0.debouncer_5.n1171_q": {
          "hide_name": 0,
          "bits": [ 5587 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1171_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4434.7-4434.14"
          }
        },
        "atbs_core_0.debouncer_5.n1172_q": {
          "hide_name": 0,
          "bits": [ 2957, 2958, 2959, 2960 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1172_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4435.13-4435.20"
          }
        },
        "atbs_core_0.debouncer_5.n1173_q": {
          "hide_name": 0,
          "bits": [ 3544, 3545 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1173_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4436.13-4436.20"
          }
        },
        "atbs_core_0.debouncer_5.n1174_q": {
          "hide_name": 0,
          "bits": [ 3548 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 n1174_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4437.7-4437.14"
          }
        },
        "atbs_core_0.debouncer_5.next_counter_value": {
          "hide_name": 0,
          "bits": [ 5594, 5595, 5596, 5597 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 next_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4399.14-4399.32"
          }
        },
        "atbs_core_0.debouncer_5.next_state": {
          "hide_name": 0,
          "bits": [ 3541, 3542 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 next_state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4401.14-4401.24"
          }
        },
        "atbs_core_0.debouncer_5.reset_counter_strb": {
          "hide_name": 0,
          "bits": [ 5592 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 reset_counter_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4397.8-4397.26"
          }
        },
        "atbs_core_0.debouncer_5.reset_i": {
          "hide_name": 0,
          "bits": [ 3301 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4390.11-4390.18"
          }
        },
        "atbs_core_0.debouncer_5.state": {
          "hide_name": 0,
          "bits": [ 3544, 3545 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4400.14-4400.19"
          }
        },
        "atbs_core_0.debouncer_5.sync_chain_0.async_i": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 sync_chain_0 async_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4572.11-4572.18"
          }
        },
        "atbs_core_0.debouncer_5.sync_chain_0.buf": {
          "hide_name": 0,
          "bits": [ 5606, 5586 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 sync_chain_0 buf",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4574.14-4574.18"
          }
        },
        "atbs_core_0.debouncer_5.sync_chain_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 sync_chain_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4570.11-4570.18"
          }
        },
        "atbs_core_0.debouncer_5.sync_chain_0.n1088_o": {
          "hide_name": 0,
          "bits": [ 5606 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 sync_chain_0 n1088_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4575.8-4575.15"
          }
        },
        "atbs_core_0.debouncer_5.sync_chain_0.n1089_o": {
          "hide_name": 0,
          "bits": [ 12, 5606 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 sync_chain_0 n1089_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4576.14-4576.21"
          }
        },
        "atbs_core_0.debouncer_5.sync_chain_0.n1091_o": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 sync_chain_0 n1091_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4577.14-4577.21"
          }
        },
        "atbs_core_0.debouncer_5.sync_chain_0.n1094_o": {
          "hide_name": 0,
          "bits": [ 5586 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 sync_chain_0 n1094_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4578.8-4578.15"
          }
        },
        "atbs_core_0.debouncer_5.sync_chain_0.n1095_q": {
          "hide_name": 0,
          "bits": [ 5606, 5586 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 sync_chain_0 n1095_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4579.13-4579.20"
          }
        },
        "atbs_core_0.debouncer_5.sync_chain_0.reset_i": {
          "hide_name": 0,
          "bits": [ 3301 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 sync_chain_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4571.11-4571.18"
          }
        },
        "atbs_core_0.debouncer_5.sync_chain_0.sync_o": {
          "hide_name": 0,
          "bits": [ 5586 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 sync_chain_0 sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4573.11-4573.17"
          }
        },
        "atbs_core_0.debouncer_5.sync_chain_0_sync_o": {
          "hide_name": 0,
          "bits": [ 5586 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5 sync_chain_0_sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4404.8-4404.27"
          }
        },
        "atbs_core_0.debouncer_5_debounced_o": {
          "hide_name": 0,
          "bits": [ 3548 ],
          "attributes": {
            "hdlname": "atbs_core_0 debouncer_5_debounced_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4803.8-4803.31"
          }
        },
        "atbs_core_0.decreasing_en": {
          "hide_name": 0,
          "bits": [ 4287 ],
          "attributes": {
            "hdlname": "atbs_core_0 decreasing_en",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4666.8-4666.21"
          }
        },
        "atbs_core_0.delta_steps_lower": {
          "hide_name": 0,
          "bits": [ 2803, 2804, 2805, 2806, 2807, 2808, 2809, 2810 ],
          "attributes": {
            "hdlname": "atbs_core_0 delta_steps_lower",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4704.14-4704.31"
          }
        },
        "atbs_core_0.delta_steps_lower_strb": {
          "hide_name": 0,
          "bits": [ 3991 ],
          "attributes": {
            "hdlname": "atbs_core_0 delta_steps_lower_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4702.8-4702.30"
          }
        },
        "atbs_core_0.delta_steps_upper": {
          "hide_name": 0,
          "bits": [ 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2736 ],
          "attributes": {
            "hdlname": "atbs_core_0 delta_steps_upper",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4703.14-4703.31"
          }
        },
        "atbs_core_0.delta_steps_upper_strb": {
          "hide_name": 0,
          "bits": [ 3989 ],
          "attributes": {
            "hdlname": "atbs_core_0 delta_steps_upper_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4701.8-4701.30"
          }
        },
        "atbs_core_0.detection_en": {
          "hide_name": 0,
          "bits": [ 3794 ],
          "attributes": {
            "hdlname": "atbs_core_0 detection_en",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4663.8-4663.20"
          }
        },
        "atbs_core_0.direction_lower": {
          "hide_name": 0,
          "bits": [ 4282 ],
          "attributes": {
            "hdlname": "atbs_core_0 direction_lower",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4693.8-4693.23"
          }
        },
        "atbs_core_0.direction_upper": {
          "hide_name": 0,
          "bits": [ 4280 ],
          "attributes": {
            "hdlname": "atbs_core_0 direction_upper",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4685.8-4685.23"
          }
        },
        "atbs_core_0.enable_analog": {
          "hide_name": 0,
          "bits": [ 4082 ],
          "attributes": {
            "hdlname": "atbs_core_0 enable_analog",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4782.8-4782.21"
          }
        },
        "atbs_core_0.enable_analog_uart": {
          "hide_name": 0,
          "bits": [ 3889 ],
          "attributes": {
            "hdlname": "atbs_core_0 enable_analog_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4783.8-4783.26"
          }
        },
        "atbs_core_0.enable_debounced": {
          "hide_name": 0,
          "bits": [ 3556 ],
          "attributes": {
            "hdlname": "atbs_core_0 enable_debounced",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4636.8-4636.24"
          }
        },
        "atbs_core_0.enable_i": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "atbs_core_0 enable_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4609.11-4609.19"
          }
        },
        "atbs_core_0.enable_read": {
          "hide_name": 0,
          "bits": [ 3800 ],
          "attributes": {
            "hdlname": "atbs_core_0 enable_read",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4713.8-4713.19"
          }
        },
        "atbs_core_0.enable_write_mux": {
          "hide_name": 0,
          "bits": [ 4289 ],
          "attributes": {
            "hdlname": "atbs_core_0 enable_write_mux",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4712.8-4712.24"
          }
        },
        "atbs_core_0.encoded_spike": {
          "hide_name": 0,
          "bits": [ 3433, 3434, 3435, 3436, 3437, 3438, 3439, 3440, 3441, 3442, 3443, 3444, 3445, 3446, 3447, 3448, 3449, 3450, 3451 ],
          "attributes": {
            "hdlname": "atbs_core_0 encoded_spike",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4709.15-4709.28"
          }
        },
        "atbs_core_0.encoded_spike_strb": {
          "hide_name": 0,
          "bits": [ 4288 ],
          "attributes": {
            "hdlname": "atbs_core_0 encoded_spike_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4710.8-4710.26"
          }
        },
        "atbs_core_0.fifo_empty": {
          "hide_name": 0,
          "bits": [ 4071 ],
          "attributes": {
            "hdlname": "atbs_core_0 fifo_empty",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4717.8-4717.18"
          }
        },
        "atbs_core_0.fifo_full": {
          "hide_name": 0,
          "bits": [ 4092 ],
          "attributes": {
            "hdlname": "atbs_core_0 fifo_full",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4716.8-4716.17"
          }
        },
        "atbs_core_0.idle_led": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "atbs_core_0 idle_led",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4767.8-4767.16"
          }
        },
        "atbs_core_0.idle_led_o": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "atbs_core_0 idle_led_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4621.11-4621.21"
          }
        },
        "atbs_core_0.increasing_en": {
          "hide_name": 0,
          "bits": [ 4285 ],
          "attributes": {
            "hdlname": "atbs_core_0 increasing_en",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4665.8-4665.21"
          }
        },
        "atbs_core_0.input_changed_reset_strb": {
          "hide_name": 0,
          "bits": [ 4203 ],
          "attributes": {
            "hdlname": "atbs_core_0 input_changed_reset_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4656.8-4656.32"
          }
        },
        "atbs_core_0.input_changed_strb": {
          "hide_name": 0,
          "bits": [ 4221 ],
          "attributes": {
            "hdlname": "atbs_core_0 input_changed_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4655.8-4655.26"
          }
        },
        "atbs_core_0.main_counter_value": {
          "hide_name": 0,
          "bits": [ 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572 ],
          "attributes": {
            "hdlname": "atbs_core_0 main_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4755.15-4755.33"
          }
        },
        "atbs_core_0.memory2uart_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2406.11-2406.18"
          }
        },
        "atbs_core_0.memory2uart_0.counter": {
          "hide_name": 0,
          "bits": [ 135, 136 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 counter",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2417.14-2417.21"
          }
        },
        "atbs_core_0.memory2uart_0.data": {
          "hide_name": 0,
          "bits": [ 3488, 3489, 3490, 3491, 3492, 3493, 3494, 3495, 5628, 5629, 5630, 5631, 5632, 5633, 5634, 5635, 5625, 5626, 5627, 5627, 5627, 5627, 5627, 5627 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 data",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2419.15-2419.19"
          }
        },
        "atbs_core_0.memory2uart_0.memory_data_i": {
          "hide_name": 0,
          "bits": [ 3488, 3489, 3490, 3491, 3492, 3493, 3494, 3495, 5628, 5629, 5630, 5631, 5632, 5633, 5634, 5635, 5625, 5626, 5627 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 memory_data_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2410.18-2410.31"
          }
        },
        "atbs_core_0.memory2uart_0.n1988_o": {
          "hide_name": 0,
          "bits": [ 3488, 3489, 3490, 3491, 3492, 3493, 3494, 3495, 5628, 5629, 5630, 5631, 5632, 5633, 5634, 5635, 5625, 5626, 5627, 5627, 5627, 5627, 5627, 5627 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n1988_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2420.15-2420.22"
          }
        },
        "atbs_core_0.memory2uart_0.n2003_o": {
          "hide_name": 0,
          "bits": [ 3488, 3489, 3490, 3491, 3492, 3493, 3494, 3495 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2003_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2421.14-2421.21"
          }
        },
        "atbs_core_0.memory2uart_0.n2004_o": {
          "hide_name": 0,
          "bits": [ 5628, 5629, 5630, 5631, 5632, 5633, 5634, 5635 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2004_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2422.14-2422.21"
          }
        },
        "atbs_core_0.memory2uart_0.n2005_o": {
          "hide_name": 0,
          "bits": [ 5625, 5626, 5627, 5627, 5627, 5627, 5627, 5627 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2005_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2423.14-2423.21"
          }
        },
        "atbs_core_0.memory2uart_0.n2007_o": {
          "hide_name": 0,
          "bits": [ 3295 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2007_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2424.8-2424.15"
          }
        },
        "atbs_core_0.memory2uart_0.n2008_o": {
          "hide_name": 0,
          "bits": [ 3992 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2008_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2425.8-2425.15"
          }
        },
        "atbs_core_0.memory2uart_0.n2009_o": {
          "hide_name": 0,
          "bits": [ 3530, 3531, 3532, 3533, 3534, 3535, 3536, 3537, 3497, 3498, 3499, 3500, 3501, 3502, 3503, 3504 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2009_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2426.15-2426.22"
          }
        },
        "atbs_core_0.memory2uart_0.n2010_o": {
          "hide_name": 0,
          "bits": [ 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529, 3530, 3531, 3532, 3533, 3534, 3535, 3536, 3537 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2010_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2427.15-2427.22"
          }
        },
        "atbs_core_0.memory2uart_0.n2011_o": {
          "hide_name": 0,
          "bits": [ 5608, 5609, 5610, 5611, 5612, 5613, 5614, 5615, 5616, 5617, 5618, 5619, 5620, 5621, 5622, 5623 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2011_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2428.15-2428.22"
          }
        },
        "atbs_core_0.memory2uart_0.n2014_o": {
          "hide_name": 0,
          "bits": [ 5624 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2014_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2429.8-2429.15"
          }
        },
        "atbs_core_0.memory2uart_0.n2015_o": {
          "hide_name": 0,
          "bits": [ 5625, 5626, 5627, 5627, 5627, 5627, 5627, 5627, 5628, 5629, 5630, 5631, 5632, 5633, 5634, 5635, 3488, 3489, 3490, 3491, 3492, 3493, 3494, 3495 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2015_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2430.15-2430.22"
          }
        },
        "atbs_core_0.memory2uart_0.n2016_o": {
          "hide_name": 0,
          "bits": [ 5625, 5626, 5627, 5627, 5627, 5627, 5627, 5627, 5628, 5629, 5630, 5631, 5632, 5633, 5634, 5635 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2016_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2431.15-2431.22"
          }
        },
        "atbs_core_0.memory2uart_0.n2017_o": {
          "hide_name": 0,
          "bits": [ 3505, 3506, 3507, 3508, 3509, 3510, 3511, 3512, 3513, 3514, 3515, 3516, 3517, 3518, 3519, 3520 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2017_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2432.15-2432.22"
          }
        },
        "atbs_core_0.memory2uart_0.n2018_o": {
          "hide_name": 0,
          "bits": [ 3488, 3489, 3490, 3491, 3492, 3493, 3494, 3495 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2018_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2433.14-2433.21"
          }
        },
        "atbs_core_0.memory2uart_0.n2019_o": {
          "hide_name": 0,
          "bits": [ 3497, 3498, 3499, 3500, 3501, 3502, 3503, 3504 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2019_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2434.14-2434.21"
          }
        },
        "atbs_core_0.memory2uart_0.n2023_o": {
          "hide_name": 0,
          "bits": [ 5607 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2023_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2436.8-2436.15"
          }
        },
        "atbs_core_0.memory2uart_0.n2030_o": {
          "hide_name": 0,
          "bits": [ 3292 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2030_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2437.8-2437.15"
          }
        },
        "atbs_core_0.memory2uart_0.n2032_o": {
          "hide_name": 0,
          "bits": [ 2977, 2978 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2032_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2438.14-2438.21"
          }
        },
        "atbs_core_0.memory2uart_0.n2034_o": {
          "hide_name": 0,
          "bits": [ 3538, 3539 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2034_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2439.14-2439.21"
          }
        },
        "atbs_core_0.memory2uart_0.n2037_o": {
          "hide_name": 0,
          "bits": [ 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2037_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2441.14-2441.21"
          }
        },
        "atbs_core_0.memory2uart_0.n2038_q": {
          "hide_name": 0,
          "bits": [ 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529, 3530, 3531, 3532, 3533, 3534, 3535, 3536, 3537, 3497, 3498, 3499, 3500, 3501, 3502, 3503, 3504 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2038_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2442.14-2442.21"
          }
        },
        "atbs_core_0.memory2uart_0.n2039_o": {
          "hide_name": 0,
          "bits": [ 3505, 3506, 3507, 3508, 3509, 3510, 3511, 3512, 3513, 3514, 3515, 3516, 3517, 3518, 3519, 3520, 5835, 5836, 5837, 5838, 5839, 5840, 5841, 5842 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2039_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2443.15-2443.22",
            "unused_bits": "16 17 18 19 20 21 22 23"
          }
        },
        "atbs_core_0.memory2uart_0.n2040_q": {
          "hide_name": 0,
          "bits": [ 3963 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2040_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2444.7-2444.14"
          }
        },
        "atbs_core_0.memory2uart_0.n2041_q": {
          "hide_name": 0,
          "bits": [ 135, 136 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 n2041_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2445.13-2445.20"
          }
        },
        "atbs_core_0.memory2uart_0.next_shift_reg_out": {
          "hide_name": 0,
          "bits": [ 3505, 3506, 3507, 3508, 3509, 3510, 3511, 3512, 3513, 3514, 3515, 3516, 3517, 3518, 3519, 3520, 5843, 5844, 5845, 5846, 5847, 5848, 5849, 5850 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 next_shift_reg_out",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2414.15-2414.33",
            "unused_bits": "16 17 18 19 20 21 22 23"
          }
        },
        "atbs_core_0.memory2uart_0.next_tx_start_strb": {
          "hide_name": 0,
          "bits": [ 5607 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 next_tx_start_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2416.8-2416.26"
          }
        },
        "atbs_core_0.memory2uart_0.read_strb_i": {
          "hide_name": 0,
          "bits": [ 3496 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 read_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2408.11-2408.22"
          }
        },
        "atbs_core_0.memory2uart_0.reset_i": {
          "hide_name": 0,
          "bits": [ 3334 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2407.11-2407.18"
          }
        },
        "atbs_core_0.memory2uart_0.shift_reg_out": {
          "hide_name": 0,
          "bits": [ 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529, 3530, 3531, 3532, 3533, 3534, 3535, 3536, 3537, 3497, 3498, 3499, 3500, 3501, 3502, 3503, 3504 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 shift_reg_out",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2413.15-2413.28"
          }
        },
        "atbs_core_0.memory2uart_0.tx_start_strb": {
          "hide_name": 0,
          "bits": [ 3963 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 tx_start_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2415.8-2415.21"
          }
        },
        "atbs_core_0.memory2uart_0.tx_start_strb_o": {
          "hide_name": 0,
          "bits": [ 3963 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 tx_start_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2412.11-2412.26"
          }
        },
        "atbs_core_0.memory2uart_0.tx_strb_i": {
          "hide_name": 0,
          "bits": [ 3540 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 tx_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2409.11-2409.20"
          }
        },
        "atbs_core_0.memory2uart_0.uart_data_o": {
          "hide_name": 0,
          "bits": [ 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0 uart_data_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2411.17-2411.28"
          }
        },
        "atbs_core_0.memory2uart_0_tx_start_strb_o": {
          "hide_name": 0,
          "bits": [ 3963 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0_tx_start_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4901.8-4901.37"
          }
        },
        "atbs_core_0.memory2uart_0_uart_data_o": {
          "hide_name": 0,
          "bits": [ 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529 ],
          "attributes": {
            "hdlname": "atbs_core_0 memory2uart_0_uart_data_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4900.14-4900.39"
          }
        },
        "atbs_core_0.n1002_o": {
          "hide_name": 0,
          "bits": [ 4657 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1002_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5351.8-5351.15"
          }
        },
        "atbs_core_0.n1004_o": {
          "hide_name": 0,
          "bits": [ 4222 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1004_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5352.8-5352.15"
          }
        },
        "atbs_core_0.n1007_o": {
          "hide_name": 0,
          "bits": [ 4202 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1007_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5353.8-5353.15"
          }
        },
        "atbs_core_0.n101_o": {
          "hide_name": 0,
          "bits": [ 5638 ],
          "attributes": {
            "hdlname": "atbs_core_0 n101_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4838.8-4838.14"
          }
        },
        "atbs_core_0.n102_o": {
          "hide_name": 0,
          "bits": [ 5644 ],
          "attributes": {
            "hdlname": "atbs_core_0 n102_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4839.8-4839.14"
          }
        },
        "atbs_core_0.n1030_o": {
          "hide_name": 0,
          "bits": [ 4224 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1030_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5374.8-5374.15"
          }
        },
        "atbs_core_0.n1034_o": {
          "hide_name": 0,
          "bits": [ 4170 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1034_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5376.8-5376.15"
          }
        },
        "atbs_core_0.n1036_o": {
          "hide_name": 0,
          "bits": [ 4277 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1036_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5378.8-5378.15"
          }
        },
        "atbs_core_0.n1040_o": {
          "hide_name": 0,
          "bits": [ 4082 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1040_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5382.8-5382.15"
          }
        },
        "atbs_core_0.n1042_o": {
          "hide_name": 0,
          "bits": [ 4276 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1042_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5384.8-5384.15"
          }
        },
        "atbs_core_0.n1044_o": {
          "hide_name": 0,
          "bits": [ 4082 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1044_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5386.8-5386.15"
          }
        },
        "atbs_core_0.n1046_q": {
          "hide_name": 0,
          "bits": [ 4150 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1046_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5388.7-5388.14"
          }
        },
        "atbs_core_0.n1047_q": {
          "hide_name": 0,
          "bits": [ 4155 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1047_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5389.7-5389.14"
          }
        },
        "atbs_core_0.n1048_q": {
          "hide_name": 0,
          "bits": [ 4160 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1048_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5390.7-5390.14"
          }
        },
        "atbs_core_0.n1049_q": {
          "hide_name": 0,
          "bits": [ 4165 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1049_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5391.7-5391.14"
          }
        },
        "atbs_core_0.n1050_q": {
          "hide_name": 0,
          "bits": [ 4145 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1050_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5392.7-5392.14"
          }
        },
        "atbs_core_0.n1051_q": {
          "hide_name": 0,
          "bits": [ 4200 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1051_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5393.7-5393.14"
          }
        },
        "atbs_core_0.n1052_q": {
          "hide_name": 0,
          "bits": [ 3794 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1052_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5394.7-5394.14"
          }
        },
        "atbs_core_0.n1053_q": {
          "hide_name": 0,
          "bits": [ 4251 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1053_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5395.7-5395.14"
          }
        },
        "atbs_core_0.n1054_q": {
          "hide_name": 0,
          "bits": [ 4249 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1054_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5396.7-5396.14"
          }
        },
        "atbs_core_0.n1056_q": {
          "hide_name": 0,
          "bits": [ 3797 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1056_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5398.7-5398.14"
          }
        },
        "atbs_core_0.n1057_q": {
          "hide_name": 0,
          "bits": [ 3800 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1057_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5399.7-5399.14"
          }
        },
        "atbs_core_0.n1058_q": {
          "hide_name": 0,
          "bits": [ 3803 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1058_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5400.7-5400.14"
          }
        },
        "atbs_core_0.n1061_q": {
          "hide_name": 0,
          "bits": [ 3806 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1061_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5403.7-5403.14"
          }
        },
        "atbs_core_0.n1065_q": {
          "hide_name": 0,
          "bits": [ 3809 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1065_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5407.7-5407.14"
          }
        },
        "atbs_core_0.n1066_q": {
          "hide_name": 0,
          "bits": [ 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1066_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5408.13-5408.20"
          }
        },
        "atbs_core_0.n1067_q": {
          "hide_name": 0,
          "bits": [ 3822 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1067_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5409.7-5409.14"
          }
        },
        "atbs_core_0.n1068_q": {
          "hide_name": 0,
          "bits": [ 3832, 3833, 3834, 3835, 3836, 3837, 3838, 3839 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1068_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5410.13-5410.20"
          }
        },
        "atbs_core_0.n1069_q": {
          "hide_name": 0,
          "bits": [ 3842 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1069_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5411.7-5411.14"
          }
        },
        "atbs_core_0.n1070_q": {
          "hide_name": 0,
          "bits": [ 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1070_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5412.14-5412.21"
          }
        },
        "atbs_core_0.n1071_q": {
          "hide_name": 0,
          "bits": [ 3865 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1071_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5413.7-5413.14"
          }
        },
        "atbs_core_0.n1072_q": {
          "hide_name": 0,
          "bits": [ 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1072_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5414.13-5414.20"
          }
        },
        "atbs_core_0.n1073_q": {
          "hide_name": 0,
          "bits": [ 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568, 1569, 1570, 1571, 1572 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1073_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5415.14-5415.21"
          }
        },
        "atbs_core_0.n1074_q": {
          "hide_name": 0,
          "bits": [ 4175, 4176, 4177 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1074_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5416.13-5416.20"
          }
        },
        "atbs_core_0.n1075_q": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1075_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5417.7-5417.14"
          }
        },
        "atbs_core_0.n1076_q": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1076_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5418.7-5418.14"
          }
        },
        "atbs_core_0.n1077_q": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1077_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5419.7-5419.14"
          }
        },
        "atbs_core_0.n1078_q": {
          "hide_name": 0,
          "bits": [ 3883 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1078_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5420.7-5420.14"
          }
        },
        "atbs_core_0.n1079_q": {
          "hide_name": 0,
          "bits": [ 3886 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1079_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5421.7-5421.14"
          }
        },
        "atbs_core_0.n1081_q": {
          "hide_name": 0,
          "bits": [ 3889 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1081_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5423.7-5423.14"
          }
        },
        "atbs_core_0.n1082_q": {
          "hide_name": 0,
          "bits": [ 3892 ],
          "attributes": {
            "hdlname": "atbs_core_0 n1082_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5424.7-5424.14"
          }
        },
        "atbs_core_0.n122_o": {
          "hide_name": 0,
          "bits": [ 4215 ],
          "attributes": {
            "hdlname": "atbs_core_0 n122_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4859.8-4859.14"
          }
        },
        "atbs_core_0.n129_o": {
          "hide_name": 0,
          "bits": [ 4216 ],
          "attributes": {
            "hdlname": "atbs_core_0 n129_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4866.8-4866.14"
          }
        },
        "atbs_core_0.n141_o": {
          "hide_name": 0,
          "bits": [ 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528 ],
          "attributes": {
            "hdlname": "atbs_core_0 n141_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4867.14-4867.20"
          }
        },
        "atbs_core_0.n142_o": {
          "hide_name": 0,
          "bits": [ 3287 ],
          "attributes": {
            "hdlname": "atbs_core_0 n142_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4868.8-4868.14"
          }
        },
        "atbs_core_0.n144_o": {
          "hide_name": 0,
          "bits": [ 4172 ],
          "attributes": {
            "hdlname": "atbs_core_0 n144_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4869.8-4869.14"
          }
        },
        "atbs_core_0.n145_o": {
          "hide_name": 0,
          "bits": [ 4217 ],
          "attributes": {
            "hdlname": "atbs_core_0 n145_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4870.8-4870.14"
          }
        },
        "atbs_core_0.n148_o": {
          "hide_name": 0,
          "bits": [ 4250 ],
          "attributes": {
            "hdlname": "atbs_core_0 n148_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4871.8-4871.14"
          }
        },
        "atbs_core_0.n151_o": {
          "hide_name": 0,
          "bits": [ 4173 ],
          "attributes": {
            "hdlname": "atbs_core_0 n151_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4872.8-4872.14"
          }
        },
        "atbs_core_0.n153_o": {
          "hide_name": 0,
          "bits": [ 4173 ],
          "attributes": {
            "hdlname": "atbs_core_0 n153_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4873.8-4873.14"
          }
        },
        "atbs_core_0.n156_o": {
          "hide_name": 0,
          "bits": [ 4248 ],
          "attributes": {
            "hdlname": "atbs_core_0 n156_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4874.8-4874.14"
          }
        },
        "atbs_core_0.n158_o": {
          "hide_name": 0,
          "bits": [ 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640 ],
          "attributes": {
            "hdlname": "atbs_core_0 n158_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4875.14-4875.20"
          }
        },
        "atbs_core_0.n160_o": {
          "hide_name": 0,
          "bits": [ 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640 ],
          "attributes": {
            "hdlname": "atbs_core_0 n160_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4876.14-4876.20"
          }
        },
        "atbs_core_0.n162_o": {
          "hide_name": 0,
          "bits": [ 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2736 ],
          "attributes": {
            "hdlname": "atbs_core_0 n162_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4877.14-4877.20"
          }
        },
        "atbs_core_0.n163_o": {
          "hide_name": 0,
          "bits": [ 2803, 2804, 2805, 2806, 2807, 2808, 2809, 2810 ],
          "attributes": {
            "hdlname": "atbs_core_0 n163_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4878.14-4878.20"
          }
        },
        "atbs_core_0.n164_o": {
          "hide_name": 0,
          "bits": [ 3989 ],
          "attributes": {
            "hdlname": "atbs_core_0 n164_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4879.8-4879.14"
          }
        },
        "atbs_core_0.n165_o": {
          "hide_name": 0,
          "bits": [ 3991 ],
          "attributes": {
            "hdlname": "atbs_core_0 n165_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4880.8-4880.14"
          }
        },
        "atbs_core_0.n166_o": {
          "hide_name": 0,
          "bits": [ 4280 ],
          "attributes": {
            "hdlname": "atbs_core_0 n166_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4881.8-4881.14"
          }
        },
        "atbs_core_0.n167_o": {
          "hide_name": 0,
          "bits": [ 4282 ],
          "attributes": {
            "hdlname": "atbs_core_0 n167_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4882.8-4882.14"
          }
        },
        "atbs_core_0.n168_o": {
          "hide_name": 0,
          "bits": [ 4283 ],
          "attributes": {
            "hdlname": "atbs_core_0 n168_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4883.8-4883.14"
          }
        },
        "atbs_core_0.n170_o": {
          "hide_name": 0,
          "bits": [ 4285 ],
          "attributes": {
            "hdlname": "atbs_core_0 n170_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4884.8-4884.14"
          }
        },
        "atbs_core_0.n171_o": {
          "hide_name": 0,
          "bits": [ 4287 ],
          "attributes": {
            "hdlname": "atbs_core_0 n171_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4885.8-4885.14"
          }
        },
        "atbs_core_0.n175_o": {
          "hide_name": 0,
          "bits": [ 4171 ],
          "attributes": {
            "hdlname": "atbs_core_0 n175_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4889.8-4889.14"
          }
        },
        "atbs_core_0.n176_o": {
          "hide_name": 0,
          "bits": [ 4218 ],
          "attributes": {
            "hdlname": "atbs_core_0 n176_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4890.8-4890.14"
          }
        },
        "atbs_core_0.n181_o": {
          "hide_name": 0,
          "bits": [ 4289 ],
          "attributes": {
            "hdlname": "atbs_core_0 n181_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4895.8-4895.14"
          }
        },
        "atbs_core_0.n201_o": {
          "hide_name": 0,
          "bits": [ 4174 ],
          "attributes": {
            "hdlname": "atbs_core_0 n201_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4906.8-4906.14"
          }
        },
        "atbs_core_0.n202_o": {
          "hide_name": 0,
          "bits": [ 4220 ],
          "attributes": {
            "hdlname": "atbs_core_0 n202_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4907.8-4907.14"
          }
        },
        "atbs_core_0.n204_o": {
          "hide_name": 0,
          "bits": [ 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632 ],
          "attributes": {
            "hdlname": "atbs_core_0 n204_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4908.15-4908.21"
          }
        },
        "atbs_core_0.n206_o": {
          "hide_name": 0,
          "bits": [ 4228, 4229, 4230, 4231, 4232, 4233, 4234, 4235, 4236, 4237, 4238, 4239, 4240, 4241, 4242, 4243, 4244, 4245, 4246, 4247 ],
          "attributes": {
            "hdlname": "atbs_core_0 n206_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4909.15-4909.21"
          }
        },
        "atbs_core_0.n237_o": {
          "hide_name": 0,
          "bits": [ 4253 ],
          "attributes": {
            "hdlname": "atbs_core_0 n237_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4910.8-4910.14"
          }
        },
        "atbs_core_0.n240_o": {
          "hide_name": 0,
          "bits": [ 4260, "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 n240_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4911.14-4911.20"
          }
        },
        "atbs_core_0.n242_o": {
          "hide_name": 0,
          "bits": [ 4258 ],
          "attributes": {
            "hdlname": "atbs_core_0 n242_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4912.8-4912.14"
          }
        },
        "atbs_core_0.n244_o": {
          "hide_name": 0,
          "bits": [ 4178 ],
          "attributes": {
            "hdlname": "atbs_core_0 n244_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4913.8-4913.14"
          }
        },
        "atbs_core_0.n246_o": {
          "hide_name": 0,
          "bits": [ 4179 ],
          "attributes": {
            "hdlname": "atbs_core_0 n246_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4914.8-4914.14"
          }
        },
        "atbs_core_0.n248_o": {
          "hide_name": 0,
          "bits": [ 4253 ],
          "attributes": {
            "hdlname": "atbs_core_0 n248_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4915.8-4915.14"
          }
        },
        "atbs_core_0.n250_o": {
          "hide_name": 0,
          "bits": [ 4180 ],
          "attributes": {
            "hdlname": "atbs_core_0 n250_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4916.8-4916.14"
          }
        },
        "atbs_core_0.n253_o": {
          "hide_name": 0,
          "bits": [ 4261 ],
          "attributes": {
            "hdlname": "atbs_core_0 n253_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4917.8-4917.14"
          }
        },
        "atbs_core_0.n256_o": {
          "hide_name": 0,
          "bits": [ 4261 ],
          "attributes": {
            "hdlname": "atbs_core_0 n256_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4918.8-4918.14"
          }
        },
        "atbs_core_0.n259_o": {
          "hide_name": 0,
          "bits": [ 4261, "1", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 n259_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4919.14-4919.20"
          }
        },
        "atbs_core_0.n263_o": {
          "hide_name": 0,
          "bits": [ 4181 ],
          "attributes": {
            "hdlname": "atbs_core_0 n263_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4921.8-4921.14"
          }
        },
        "atbs_core_0.n265_o": {
          "hide_name": 0,
          "bits": [ 4253 ],
          "attributes": {
            "hdlname": "atbs_core_0 n265_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4922.8-4922.14"
          }
        },
        "atbs_core_0.n267_o": {
          "hide_name": 0,
          "bits": [ 4182 ],
          "attributes": {
            "hdlname": "atbs_core_0 n267_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4923.8-4923.14"
          }
        },
        "atbs_core_0.n270_o": {
          "hide_name": 0,
          "bits": [ 4262, 4263, 4264 ],
          "attributes": {
            "hdlname": "atbs_core_0 n270_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4924.14-4924.20"
          }
        },
        "atbs_core_0.n272_o": {
          "hide_name": 0,
          "bits": [ 4183 ],
          "attributes": {
            "hdlname": "atbs_core_0 n272_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4925.8-4925.14"
          }
        },
        "atbs_core_0.n274_o": {
          "hide_name": 0,
          "bits": [ 4253 ],
          "attributes": {
            "hdlname": "atbs_core_0 n274_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4926.8-4926.14"
          }
        },
        "atbs_core_0.n275_o": {
          "hide_name": 0,
          "bits": [ 4085 ],
          "attributes": {
            "hdlname": "atbs_core_0 n275_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4927.8-4927.14"
          }
        },
        "atbs_core_0.n277_o": {
          "hide_name": 0,
          "bits": [ 4201 ],
          "attributes": {
            "hdlname": "atbs_core_0 n277_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4929.8-4929.14"
          }
        },
        "atbs_core_0.n278_o": {
          "hide_name": 0,
          "bits": [ 4223 ],
          "attributes": {
            "hdlname": "atbs_core_0 n278_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4930.8-4930.14"
          }
        },
        "atbs_core_0.n279_o": {
          "hide_name": 0,
          "bits": [ 4065 ],
          "attributes": {
            "hdlname": "atbs_core_0 n279_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4931.8-4931.14"
          }
        },
        "atbs_core_0.n282_o": {
          "hide_name": 0,
          "bits": [ 4270 ],
          "attributes": {
            "hdlname": "atbs_core_0 n282_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4932.8-4932.14"
          }
        },
        "atbs_core_0.n285_o": {
          "hide_name": 0,
          "bits": [ 4270, "0", "1" ],
          "attributes": {
            "hdlname": "atbs_core_0 n285_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4933.14-4933.20"
          }
        },
        "atbs_core_0.n287_o": {
          "hide_name": 0,
          "bits": [ 4290 ],
          "attributes": {
            "hdlname": "atbs_core_0 n287_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4934.8-4934.14"
          }
        },
        "atbs_core_0.n289_o": {
          "hide_name": 0,
          "bits": [ 4291, 4292, 4293 ],
          "attributes": {
            "hdlname": "atbs_core_0 n289_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4935.14-4935.20"
          }
        },
        "atbs_core_0.n291_o": {
          "hide_name": 0,
          "bits": [ 4294 ],
          "attributes": {
            "hdlname": "atbs_core_0 n291_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4936.8-4936.14"
          }
        },
        "atbs_core_0.n294_o": {
          "hide_name": 0,
          "bits": [ 4275 ],
          "attributes": {
            "hdlname": "atbs_core_0 n294_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4937.8-4937.14"
          }
        },
        "atbs_core_0.n297_o": {
          "hide_name": 0,
          "bits": [ 4275 ],
          "attributes": {
            "hdlname": "atbs_core_0 n297_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4938.8-4938.14"
          }
        },
        "atbs_core_0.n299_o": {
          "hide_name": 0,
          "bits": [ 4274 ],
          "attributes": {
            "hdlname": "atbs_core_0 n299_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4939.8-4939.14"
          }
        },
        "atbs_core_0.n301_o": {
          "hide_name": 0,
          "bits": [ 4265, 4266, 4267 ],
          "attributes": {
            "hdlname": "atbs_core_0 n301_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4940.14-4940.20"
          }
        },
        "atbs_core_0.n302_o": {
          "hide_name": 0,
          "bits": [ 4259 ],
          "attributes": {
            "hdlname": "atbs_core_0 n302_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4941.8-4941.14"
          }
        },
        "atbs_core_0.n304_o": {
          "hide_name": 0,
          "bits": [ 4184 ],
          "attributes": {
            "hdlname": "atbs_core_0 n304_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4942.8-4942.14"
          }
        },
        "atbs_core_0.n306_o": {
          "hide_name": 0,
          "bits": [ 4253 ],
          "attributes": {
            "hdlname": "atbs_core_0 n306_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4943.8-4943.14"
          }
        },
        "atbs_core_0.n308_o": {
          "hide_name": 0,
          "bits": [ 4185 ],
          "attributes": {
            "hdlname": "atbs_core_0 n308_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4944.8-4944.14"
          }
        },
        "atbs_core_0.n311_o": {
          "hide_name": 0,
          "bits": [ 4268, 4269, "1" ],
          "attributes": {
            "hdlname": "atbs_core_0 n311_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4945.14-4945.20"
          }
        },
        "atbs_core_0.n313_o": {
          "hide_name": 0,
          "bits": [ 4186 ],
          "attributes": {
            "hdlname": "atbs_core_0 n313_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4946.8-4946.14"
          }
        },
        "atbs_core_0.n315_o": {
          "hide_name": 0,
          "bits": [ 4253 ],
          "attributes": {
            "hdlname": "atbs_core_0 n315_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4947.8-4947.14"
          }
        },
        "atbs_core_0.n316_o": {
          "hide_name": 0,
          "bits": [ 4201 ],
          "attributes": {
            "hdlname": "atbs_core_0 n316_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4948.8-4948.14"
          }
        },
        "atbs_core_0.n317_o": {
          "hide_name": 0,
          "bits": [ 4223 ],
          "attributes": {
            "hdlname": "atbs_core_0 n317_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4949.8-4949.14"
          }
        },
        "atbs_core_0.n318_o": {
          "hide_name": 0,
          "bits": [ 4065 ],
          "attributes": {
            "hdlname": "atbs_core_0 n318_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4950.8-4950.14"
          }
        },
        "atbs_core_0.n31_o": {
          "hide_name": 0,
          "bits": [ 4198 ],
          "attributes": {
            "hdlname": "atbs_core_0 n31_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4791.8-4791.13"
          }
        },
        "atbs_core_0.n321_o": {
          "hide_name": 0,
          "bits": [ 4270 ],
          "attributes": {
            "hdlname": "atbs_core_0 n321_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4951.8-4951.14"
          }
        },
        "atbs_core_0.n324_o": {
          "hide_name": 0,
          "bits": [ 4270 ],
          "attributes": {
            "hdlname": "atbs_core_0 n324_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4952.8-4952.14"
          }
        },
        "atbs_core_0.n327_o": {
          "hide_name": 0,
          "bits": [ 4270 ],
          "attributes": {
            "hdlname": "atbs_core_0 n327_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4953.8-4953.14"
          }
        },
        "atbs_core_0.n32_o": {
          "hide_name": 0,
          "bits": [ 4199 ],
          "attributes": {
            "hdlname": "atbs_core_0 n32_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4792.8-4792.13"
          }
        },
        "atbs_core_0.n330_o": {
          "hide_name": 0,
          "bits": [ 4270, "1", "1" ],
          "attributes": {
            "hdlname": "atbs_core_0 n330_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4954.14-4954.20"
          }
        },
        "atbs_core_0.n332_o": {
          "hide_name": 0,
          "bits": [ 4252 ],
          "attributes": {
            "hdlname": "atbs_core_0 n332_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4955.8-4955.14"
          }
        },
        "atbs_core_0.n334_o": {
          "hide_name": 0,
          "bits": [ 4252 ],
          "attributes": {
            "hdlname": "atbs_core_0 n334_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4956.8-4956.14"
          }
        },
        "atbs_core_0.n336_o": {
          "hide_name": 0,
          "bits": [ 4187 ],
          "attributes": {
            "hdlname": "atbs_core_0 n336_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4957.8-4957.14"
          }
        },
        "atbs_core_0.n339_o": {
          "hide_name": 0,
          "bits": [ 4295 ],
          "attributes": {
            "hdlname": "atbs_core_0 n339_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4958.8-4958.14"
          }
        },
        "atbs_core_0.n33_o": {
          "hide_name": 0,
          "bits": [ 3301 ],
          "attributes": {
            "hdlname": "atbs_core_0 n33_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4793.8-4793.13"
          }
        },
        "atbs_core_0.n342_o": {
          "hide_name": 0,
          "bits": [ 4296 ],
          "attributes": {
            "hdlname": "atbs_core_0 n342_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4959.8-4959.14"
          }
        },
        "atbs_core_0.n344_o": {
          "hide_name": 0,
          "bits": [ 4257 ],
          "attributes": {
            "hdlname": "atbs_core_0 n344_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4960.8-4960.14"
          }
        },
        "atbs_core_0.n345_o": {
          "hide_name": 0,
          "bits": [ 4256 ],
          "attributes": {
            "hdlname": "atbs_core_0 n345_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4961.8-4961.14"
          }
        },
        "atbs_core_0.n348_o": {
          "hide_name": 0,
          "bits": [ 4255 ],
          "attributes": {
            "hdlname": "atbs_core_0 n348_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4962.8-4962.14"
          }
        },
        "atbs_core_0.n34_o": {
          "hide_name": 0,
          "bits": [ 4204 ],
          "attributes": {
            "hdlname": "atbs_core_0 n34_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4794.8-4794.13"
          }
        },
        "atbs_core_0.n350_o": {
          "hide_name": 0,
          "bits": [ 4254 ],
          "attributes": {
            "hdlname": "atbs_core_0 n350_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4963.8-4963.14"
          }
        },
        "atbs_core_0.n351_o": {
          "hide_name": 0,
          "bits": [ 4085 ],
          "attributes": {
            "hdlname": "atbs_core_0 n351_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4964.8-4964.14"
          }
        },
        "atbs_core_0.n355_o": {
          "hide_name": 0,
          "bits": [ 4297, 4298, 4299 ],
          "attributes": {
            "hdlname": "atbs_core_0 n355_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4966.14-4966.20"
          }
        },
        "atbs_core_0.n357_o": {
          "hide_name": 0,
          "bits": [ 4294 ],
          "attributes": {
            "hdlname": "atbs_core_0 n357_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4967.8-4967.14"
          }
        },
        "atbs_core_0.n35_o": {
          "hide_name": 0,
          "bits": [ 3334 ],
          "attributes": {
            "hdlname": "atbs_core_0 n35_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4795.8-4795.13"
          }
        },
        "atbs_core_0.n360_o": {
          "hide_name": 0,
          "bits": [ 4275 ],
          "attributes": {
            "hdlname": "atbs_core_0 n360_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4968.8-4968.14"
          }
        },
        "atbs_core_0.n363_o": {
          "hide_name": 0,
          "bits": [ 4275 ],
          "attributes": {
            "hdlname": "atbs_core_0 n363_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4969.8-4969.14"
          }
        },
        "atbs_core_0.n365_o": {
          "hide_name": 0,
          "bits": [ 4271, 4272, 4273 ],
          "attributes": {
            "hdlname": "atbs_core_0 n365_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4970.14-4970.20"
          }
        },
        "atbs_core_0.n366_o": {
          "hide_name": 0,
          "bits": [ 4259 ],
          "attributes": {
            "hdlname": "atbs_core_0 n366_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4971.8-4971.14"
          }
        },
        "atbs_core_0.n368_o": {
          "hide_name": 0,
          "bits": [ 4188 ],
          "attributes": {
            "hdlname": "atbs_core_0 n368_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4972.8-4972.14"
          }
        },
        "atbs_core_0.n369_o": {
          "hide_name": 0,
          "bits": [ 4178, 4179, 4181, 4183, 4184, 4186, 4187, 4188 ],
          "attributes": {
            "hdlname": "atbs_core_0 n369_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4973.14-4973.20"
          }
        },
        "atbs_core_0.n371_o": {
          "hide_name": 0,
          "bits": [ 4203 ],
          "attributes": {
            "hdlname": "atbs_core_0 n371_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4974.7-4974.13"
          }
        },
        "atbs_core_0.n374_o": {
          "hide_name": 0,
          "bits": [ 4203 ],
          "attributes": {
            "hdlname": "atbs_core_0 n374_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4975.7-4975.13"
          }
        },
        "atbs_core_0.n377_o": {
          "hide_name": 0,
          "bits": [ 4056 ],
          "attributes": {
            "hdlname": "atbs_core_0 n377_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4976.7-4976.13"
          }
        },
        "atbs_core_0.n37_o": {
          "hide_name": 0,
          "bits": [ 4143 ],
          "attributes": {
            "hdlname": "atbs_core_0 n37_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4797.8-4797.13"
          }
        },
        "atbs_core_0.n380_o": {
          "hide_name": 0,
          "bits": [ 4214 ],
          "attributes": {
            "hdlname": "atbs_core_0 n380_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4977.7-4977.13"
          }
        },
        "atbs_core_0.n383_o": {
          "hide_name": 0,
          "bits": [ 4056 ],
          "attributes": {
            "hdlname": "atbs_core_0 n383_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4978.7-4978.13"
          }
        },
        "atbs_core_0.n387_o": {
          "hide_name": 0,
          "bits": [ 4219 ],
          "attributes": {
            "hdlname": "atbs_core_0 n387_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4979.7-4979.13"
          }
        },
        "atbs_core_0.n391_o": {
          "hide_name": 0,
          "bits": [ 4225, 4226, 4227 ],
          "attributes": {
            "hdlname": "atbs_core_0 n391_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4980.13-4980.19"
          }
        },
        "atbs_core_0.n392_o": {
          "hide_name": 0,
          "bits": [ 3875 ],
          "attributes": {
            "hdlname": "atbs_core_0 n392_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4981.7-4981.13"
          }
        },
        "atbs_core_0.n394_o": {
          "hide_name": 0,
          "bits": [ 3877 ],
          "attributes": {
            "hdlname": "atbs_core_0 n394_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4982.7-4982.13"
          }
        },
        "atbs_core_0.n396_o": {
          "hide_name": 0,
          "bits": [ 3879 ],
          "attributes": {
            "hdlname": "atbs_core_0 n396_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4983.7-4983.13"
          }
        },
        "atbs_core_0.n399_o": {
          "hide_name": 0,
          "bits": [ 3795 ],
          "attributes": {
            "hdlname": "atbs_core_0 n399_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4984.7-4984.13"
          }
        },
        "atbs_core_0.n400_o": {
          "hide_name": 0,
          "bits": [ 3798 ],
          "attributes": {
            "hdlname": "atbs_core_0 n400_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4985.7-4985.13"
          }
        },
        "atbs_core_0.n403_o": {
          "hide_name": 0,
          "bits": [ 3792 ],
          "attributes": {
            "hdlname": "atbs_core_0 n403_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4986.7-4986.13"
          }
        },
        "atbs_core_0.n532_o": {
          "hide_name": 0,
          "bits": [ 4076 ],
          "attributes": {
            "hdlname": "atbs_core_0 n532_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5018.8-5018.14"
          }
        },
        "atbs_core_0.n534_o": {
          "hide_name": 0,
          "bits": [ 4075 ],
          "attributes": {
            "hdlname": "atbs_core_0 n534_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5019.8-5019.14"
          }
        },
        "atbs_core_0.n536_o": {
          "hide_name": 0,
          "bits": [ 4074 ],
          "attributes": {
            "hdlname": "atbs_core_0 n536_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5020.8-5020.14"
          }
        },
        "atbs_core_0.n538_o": {
          "hide_name": 0,
          "bits": [ 4073 ],
          "attributes": {
            "hdlname": "atbs_core_0 n538_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5021.8-5021.14"
          }
        },
        "atbs_core_0.n540_o": {
          "hide_name": 0,
          "bits": [ 4300, 4301, 4302, 4303, 4304, 4305, 4306, 4307, 4308 ],
          "attributes": {
            "hdlname": "atbs_core_0 n540_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5022.14-5022.20"
          }
        },
        "atbs_core_0.n542_o": {
          "hide_name": 0,
          "bits": [ 4309, 4310, 4311, 4312, 4313, 4314, 4315, 4316, 4317 ],
          "attributes": {
            "hdlname": "atbs_core_0 n542_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5023.14-5023.20"
          }
        },
        "atbs_core_0.n544_o": {
          "hide_name": 0,
          "bits": [ 4318, 4319, 4320, 4321, 4322, 4323, 4324, 4325, 4326 ],
          "attributes": {
            "hdlname": "atbs_core_0 n544_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5024.14-5024.20"
          }
        },
        "atbs_core_0.n546_o": {
          "hide_name": 0,
          "bits": [ 3810, 3811, 3812, 3813, 3814, 3815, 3816, 3817, 3818 ],
          "attributes": {
            "hdlname": "atbs_core_0 n546_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5025.14-5025.20"
          }
        },
        "atbs_core_0.n548_o": {
          "hide_name": 0,
          "bits": [ 4076 ],
          "attributes": {
            "hdlname": "atbs_core_0 n548_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5026.8-5026.14"
          }
        },
        "atbs_core_0.n550_o": {
          "hide_name": 0,
          "bits": [ 4075 ],
          "attributes": {
            "hdlname": "atbs_core_0 n550_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5027.8-5027.14"
          }
        },
        "atbs_core_0.n552_o": {
          "hide_name": 0,
          "bits": [ 4074 ],
          "attributes": {
            "hdlname": "atbs_core_0 n552_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5028.8-5028.14"
          }
        },
        "atbs_core_0.n554_o": {
          "hide_name": 0,
          "bits": [ 4073 ],
          "attributes": {
            "hdlname": "atbs_core_0 n554_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5029.8-5029.14"
          }
        },
        "atbs_core_0.n556_o": {
          "hide_name": 0,
          "bits": [ 4078 ],
          "attributes": {
            "hdlname": "atbs_core_0 n556_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5030.8-5030.14"
          }
        },
        "atbs_core_0.n558_o": {
          "hide_name": 0,
          "bits": [ 4327, 4328, 4329, 4330, 4331, 4332, 4333, 4334 ],
          "attributes": {
            "hdlname": "atbs_core_0 n558_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5031.14-5031.20"
          }
        },
        "atbs_core_0.n560_o": {
          "hide_name": 0,
          "bits": [ 4335, 4336, 4337, 4338, 4339, 4340, 4341, 4342 ],
          "attributes": {
            "hdlname": "atbs_core_0 n560_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5032.14-5032.20"
          }
        },
        "atbs_core_0.n562_o": {
          "hide_name": 0,
          "bits": [ 4343, 4344, 4345, 4346, 4347, 4348, 4349, 4350 ],
          "attributes": {
            "hdlname": "atbs_core_0 n562_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5033.14-5033.20"
          }
        },
        "atbs_core_0.n564_o": {
          "hide_name": 0,
          "bits": [ 4351, 4352, 4353, 4354, 4355, 4356, 4357, 4358 ],
          "attributes": {
            "hdlname": "atbs_core_0 n564_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5034.14-5034.20"
          }
        },
        "atbs_core_0.n566_o": {
          "hide_name": 0,
          "bits": [ 3823, 3824, 3825, 3826, 3827, 3828, 3829, 3830 ],
          "attributes": {
            "hdlname": "atbs_core_0 n566_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5035.14-5035.20"
          }
        },
        "atbs_core_0.n568_o": {
          "hide_name": 0,
          "bits": [ 4076 ],
          "attributes": {
            "hdlname": "atbs_core_0 n568_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5036.8-5036.14"
          }
        },
        "atbs_core_0.n570_o": {
          "hide_name": 0,
          "bits": [ 4075 ],
          "attributes": {
            "hdlname": "atbs_core_0 n570_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5037.8-5037.14"
          }
        },
        "atbs_core_0.n572_o": {
          "hide_name": 0,
          "bits": [ 4074 ],
          "attributes": {
            "hdlname": "atbs_core_0 n572_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5038.8-5038.14"
          }
        },
        "atbs_core_0.n574_o": {
          "hide_name": 0,
          "bits": [ 4073 ],
          "attributes": {
            "hdlname": "atbs_core_0 n574_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5039.8-5039.14"
          }
        },
        "atbs_core_0.n576_o": {
          "hide_name": 0,
          "bits": [ 4078 ],
          "attributes": {
            "hdlname": "atbs_core_0 n576_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5040.8-5040.14"
          }
        },
        "atbs_core_0.n578_o": {
          "hide_name": 0,
          "bits": [ 4080 ],
          "attributes": {
            "hdlname": "atbs_core_0 n578_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5041.8-5041.14"
          }
        },
        "atbs_core_0.n580_o": {
          "hide_name": 0,
          "bits": [ 4359, 4360, 4361, 4362, 4363, 4364, 4365, 4366, 4367, 4368, 4369, 4370, 4371, 4372, 4373, 4374, 4375, 4376, 4377 ],
          "attributes": {
            "hdlname": "atbs_core_0 n580_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5042.15-5042.21"
          }
        },
        "atbs_core_0.n582_o": {
          "hide_name": 0,
          "bits": [ 4378, 4379, 4380, 4381, 4382, 4383, 4384, 4385, 4386, 4387, 4388, 4389, 4390, 4391, 4392, 4393, 4394, 4395, 4396 ],
          "attributes": {
            "hdlname": "atbs_core_0 n582_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5043.15-5043.21"
          }
        },
        "atbs_core_0.n584_o": {
          "hide_name": 0,
          "bits": [ 4397, 4398, 4399, 4400, 4401, 4402, 4403, 4404, 4405, 4406, 4407, 4408, 4409, 4410, 4411, 4412, 4413, 4414, 4415 ],
          "attributes": {
            "hdlname": "atbs_core_0 n584_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5044.15-5044.21"
          }
        },
        "atbs_core_0.n586_o": {
          "hide_name": 0,
          "bits": [ 4416, 4417, 4418, 4419, 4420, 4421, 4422, 4423, 4424, 4425, 4426, 4427, 4428, 4429, 4430, 4431, 4432, 4433, 4434 ],
          "attributes": {
            "hdlname": "atbs_core_0 n586_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5045.15-5045.21"
          }
        },
        "atbs_core_0.n588_o": {
          "hide_name": 0,
          "bits": [ 4435, 4436, 4437, 4438, 4439, 4440, 4441, 4442, 4443, 4444, 4445, 4446, 4447, 4448, 4449, 4450, 4451, 4452, 4453 ],
          "attributes": {
            "hdlname": "atbs_core_0 n588_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5046.15-5046.21"
          }
        },
        "atbs_core_0.n590_o": {
          "hide_name": 0,
          "bits": [ 3843, 3844, 3845, 3846, 3847, 3848, 3849, 3850, 3851, 3852, 3853, 3854, 3855, 3856, 3857, 3858, 3859, 3860, 3861 ],
          "attributes": {
            "hdlname": "atbs_core_0 n590_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5047.15-5047.21"
          }
        },
        "atbs_core_0.n592_o": {
          "hide_name": 0,
          "bits": [ 4076 ],
          "attributes": {
            "hdlname": "atbs_core_0 n592_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5048.8-5048.14"
          }
        },
        "atbs_core_0.n594_o": {
          "hide_name": 0,
          "bits": [ 4075 ],
          "attributes": {
            "hdlname": "atbs_core_0 n594_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5049.8-5049.14"
          }
        },
        "atbs_core_0.n596_o": {
          "hide_name": 0,
          "bits": [ 4074 ],
          "attributes": {
            "hdlname": "atbs_core_0 n596_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5050.8-5050.14"
          }
        },
        "atbs_core_0.n598_o": {
          "hide_name": 0,
          "bits": [ 4073 ],
          "attributes": {
            "hdlname": "atbs_core_0 n598_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5051.8-5051.14"
          }
        },
        "atbs_core_0.n600_o": {
          "hide_name": 0,
          "bits": [ 4078 ],
          "attributes": {
            "hdlname": "atbs_core_0 n600_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5052.8-5052.14"
          }
        },
        "atbs_core_0.n602_o": {
          "hide_name": 0,
          "bits": [ 4454, 4455, 4456, 4457, 4458, 4459, 4460, 4461 ],
          "attributes": {
            "hdlname": "atbs_core_0 n602_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5053.14-5053.20"
          }
        },
        "atbs_core_0.n604_o": {
          "hide_name": 0,
          "bits": [ 4462, 4463, 4464, 4465, 4466, 4467, 4468, 4469 ],
          "attributes": {
            "hdlname": "atbs_core_0 n604_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5054.14-5054.20"
          }
        },
        "atbs_core_0.n606_o": {
          "hide_name": 0,
          "bits": [ 4470, 4471, 4472, 4473, 4474, 4475, 4476, 4477 ],
          "attributes": {
            "hdlname": "atbs_core_0 n606_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5055.14-5055.20"
          }
        },
        "atbs_core_0.n608_o": {
          "hide_name": 0,
          "bits": [ 4478, 4479, 4480, 4481, 4482, 4483, 4484, 4485 ],
          "attributes": {
            "hdlname": "atbs_core_0 n608_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5056.14-5056.20"
          }
        },
        "atbs_core_0.n610_o": {
          "hide_name": 0,
          "bits": [ 3866, 3867, 3868, 3869, 3870, 3871, 3872, 3873 ],
          "attributes": {
            "hdlname": "atbs_core_0 n610_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5057.14-5057.20"
          }
        },
        "atbs_core_0.n612_o": {
          "hide_name": 0,
          "bits": [ 4096 ],
          "attributes": {
            "hdlname": "atbs_core_0 n612_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5058.8-5058.14"
          }
        },
        "atbs_core_0.n614_o": {
          "hide_name": 0,
          "bits": [ 4095 ],
          "attributes": {
            "hdlname": "atbs_core_0 n614_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5059.8-5059.14"
          }
        },
        "atbs_core_0.n616_o": {
          "hide_name": 0,
          "bits": [ 4099 ],
          "attributes": {
            "hdlname": "atbs_core_0 n616_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5060.8-5060.14"
          }
        },
        "atbs_core_0.n618_o": {
          "hide_name": 0,
          "bits": [ 4098 ],
          "attributes": {
            "hdlname": "atbs_core_0 n618_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5061.8-5061.14"
          }
        },
        "atbs_core_0.n620_o": {
          "hide_name": 0,
          "bits": [ 4117 ],
          "attributes": {
            "hdlname": "atbs_core_0 n620_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5062.8-5062.14"
          }
        },
        "atbs_core_0.n622_o": {
          "hide_name": 0,
          "bits": [ 4115 ],
          "attributes": {
            "hdlname": "atbs_core_0 n622_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5063.8-5063.14"
          }
        },
        "atbs_core_0.n624_o": {
          "hide_name": 0,
          "bits": [ 4102 ],
          "attributes": {
            "hdlname": "atbs_core_0 n624_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5064.8-5064.14"
          }
        },
        "atbs_core_0.n626_o": {
          "hide_name": 0,
          "bits": [ 4101 ],
          "attributes": {
            "hdlname": "atbs_core_0 n626_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5065.8-5065.14"
          }
        },
        "atbs_core_0.n628_o": {
          "hide_name": 0,
          "bits": [ 4105 ],
          "attributes": {
            "hdlname": "atbs_core_0 n628_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5066.8-5066.14"
          }
        },
        "atbs_core_0.n630_o": {
          "hide_name": 0,
          "bits": [ 4104 ],
          "attributes": {
            "hdlname": "atbs_core_0 n630_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5067.8-5067.14"
          }
        },
        "atbs_core_0.n632_o": {
          "hide_name": 0,
          "bits": [ 4189 ],
          "attributes": {
            "hdlname": "atbs_core_0 n632_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5068.8-5068.14"
          }
        },
        "atbs_core_0.n634_o": {
          "hide_name": 0,
          "bits": [ 4190 ],
          "attributes": {
            "hdlname": "atbs_core_0 n634_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5069.8-5069.14"
          }
        },
        "atbs_core_0.n636_o": {
          "hide_name": 0,
          "bits": [ 4191 ],
          "attributes": {
            "hdlname": "atbs_core_0 n636_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5070.8-5070.14"
          }
        },
        "atbs_core_0.n638_o": {
          "hide_name": 0,
          "bits": [ 4192 ],
          "attributes": {
            "hdlname": "atbs_core_0 n638_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5071.8-5071.14"
          }
        },
        "atbs_core_0.n640_o": {
          "hide_name": 0,
          "bits": [ 4193 ],
          "attributes": {
            "hdlname": "atbs_core_0 n640_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5072.8-5072.14"
          }
        },
        "atbs_core_0.n642_o": {
          "hide_name": 0,
          "bits": [ 4194 ],
          "attributes": {
            "hdlname": "atbs_core_0 n642_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5073.8-5073.14"
          }
        },
        "atbs_core_0.n644_o": {
          "hide_name": 0,
          "bits": [ 4195 ],
          "attributes": {
            "hdlname": "atbs_core_0 n644_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5074.8-5074.14"
          }
        },
        "atbs_core_0.n646_o": {
          "hide_name": 0,
          "bits": [ 4196 ],
          "attributes": {
            "hdlname": "atbs_core_0 n646_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5075.8-5075.14"
          }
        },
        "atbs_core_0.n648_o": {
          "hide_name": 0,
          "bits": [ 4197 ],
          "attributes": {
            "hdlname": "atbs_core_0 n648_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5076.8-5076.14"
          }
        },
        "atbs_core_0.n650_o": {
          "hide_name": 0,
          "bits": [ 4486 ],
          "attributes": {
            "hdlname": "atbs_core_0 n650_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5077.8-5077.14"
          }
        },
        "atbs_core_0.n652_o": {
          "hide_name": 0,
          "bits": [ 4487 ],
          "attributes": {
            "hdlname": "atbs_core_0 n652_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5078.8-5078.14"
          }
        },
        "atbs_core_0.n653_o": {
          "hide_name": 0,
          "bits": [ 4488 ],
          "attributes": {
            "hdlname": "atbs_core_0 n653_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5079.8-5079.14"
          }
        },
        "atbs_core_0.n655_o": {
          "hide_name": 0,
          "bits": [ 4489 ],
          "attributes": {
            "hdlname": "atbs_core_0 n655_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5080.8-5080.14"
          }
        },
        "atbs_core_0.n656_o": {
          "hide_name": 0,
          "bits": [ 4490 ],
          "attributes": {
            "hdlname": "atbs_core_0 n656_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5081.8-5081.14"
          }
        },
        "atbs_core_0.n657_o": {
          "hide_name": 0,
          "bits": [ 4491 ],
          "attributes": {
            "hdlname": "atbs_core_0 n657_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5082.8-5082.14"
          }
        },
        "atbs_core_0.n659_o": {
          "hide_name": 0,
          "bits": [ 4492 ],
          "attributes": {
            "hdlname": "atbs_core_0 n659_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5083.8-5083.14"
          }
        },
        "atbs_core_0.n65_o": {
          "hide_name": 0,
          "bits": [ 4142 ],
          "attributes": {
            "hdlname": "atbs_core_0 n65_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4804.8-4804.13"
          }
        },
        "atbs_core_0.n660_o": {
          "hide_name": 0,
          "bits": [ 4493 ],
          "attributes": {
            "hdlname": "atbs_core_0 n660_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5084.8-5084.14"
          }
        },
        "atbs_core_0.n661_o": {
          "hide_name": 0,
          "bits": [ 4494 ],
          "attributes": {
            "hdlname": "atbs_core_0 n661_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5085.8-5085.14"
          }
        },
        "atbs_core_0.n662_o": {
          "hide_name": 0,
          "bits": [ 4495 ],
          "attributes": {
            "hdlname": "atbs_core_0 n662_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5086.8-5086.14"
          }
        },
        "atbs_core_0.n664_o": {
          "hide_name": 0,
          "bits": [ 4496 ],
          "attributes": {
            "hdlname": "atbs_core_0 n664_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5087.8-5087.14"
          }
        },
        "atbs_core_0.n665_o": {
          "hide_name": 0,
          "bits": [ 4497 ],
          "attributes": {
            "hdlname": "atbs_core_0 n665_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5088.8-5088.14"
          }
        },
        "atbs_core_0.n666_o": {
          "hide_name": 0,
          "bits": [ 4498 ],
          "attributes": {
            "hdlname": "atbs_core_0 n666_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5089.8-5089.14"
          }
        },
        "atbs_core_0.n667_o": {
          "hide_name": 0,
          "bits": [ 4499 ],
          "attributes": {
            "hdlname": "atbs_core_0 n667_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5090.8-5090.14"
          }
        },
        "atbs_core_0.n668_o": {
          "hide_name": 0,
          "bits": [ 4500 ],
          "attributes": {
            "hdlname": "atbs_core_0 n668_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5091.8-5091.14"
          }
        },
        "atbs_core_0.n66_o": {
          "hide_name": 0,
          "bits": [ 4144 ],
          "attributes": {
            "hdlname": "atbs_core_0 n66_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4805.8-4805.13"
          }
        },
        "atbs_core_0.n670_o": {
          "hide_name": 0,
          "bits": [ 4501 ],
          "attributes": {
            "hdlname": "atbs_core_0 n670_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5092.8-5092.14"
          }
        },
        "atbs_core_0.n671_o": {
          "hide_name": 0,
          "bits": [ 4502 ],
          "attributes": {
            "hdlname": "atbs_core_0 n671_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5093.8-5093.14"
          }
        },
        "atbs_core_0.n672_o": {
          "hide_name": 0,
          "bits": [ 4503 ],
          "attributes": {
            "hdlname": "atbs_core_0 n672_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5094.8-5094.14"
          }
        },
        "atbs_core_0.n673_o": {
          "hide_name": 0,
          "bits": [ 4504 ],
          "attributes": {
            "hdlname": "atbs_core_0 n673_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5095.8-5095.14"
          }
        },
        "atbs_core_0.n674_o": {
          "hide_name": 0,
          "bits": [ 4505 ],
          "attributes": {
            "hdlname": "atbs_core_0 n674_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5096.8-5096.14"
          }
        },
        "atbs_core_0.n675_o": {
          "hide_name": 0,
          "bits": [ 4506 ],
          "attributes": {
            "hdlname": "atbs_core_0 n675_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5097.8-5097.14"
          }
        },
        "atbs_core_0.n678_o": {
          "hide_name": 0,
          "bits": [ 4507 ],
          "attributes": {
            "hdlname": "atbs_core_0 n678_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5098.8-5098.14"
          }
        },
        "atbs_core_0.n679_o": {
          "hide_name": 0,
          "bits": [ 4508 ],
          "attributes": {
            "hdlname": "atbs_core_0 n679_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5099.8-5099.14"
          }
        },
        "atbs_core_0.n67_o": {
          "hide_name": 0,
          "bits": [ 4146 ],
          "attributes": {
            "hdlname": "atbs_core_0 n67_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4806.8-4806.13"
          }
        },
        "atbs_core_0.n680_o": {
          "hide_name": 0,
          "bits": [ 4509 ],
          "attributes": {
            "hdlname": "atbs_core_0 n680_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5100.8-5100.14"
          }
        },
        "atbs_core_0.n681_o": {
          "hide_name": 0,
          "bits": [ 4510 ],
          "attributes": {
            "hdlname": "atbs_core_0 n681_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5101.8-5101.14"
          }
        },
        "atbs_core_0.n682_o": {
          "hide_name": 0,
          "bits": [ 4511 ],
          "attributes": {
            "hdlname": "atbs_core_0 n682_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5102.8-5102.14"
          }
        },
        "atbs_core_0.n683_o": {
          "hide_name": 0,
          "bits": [ 4512 ],
          "attributes": {
            "hdlname": "atbs_core_0 n683_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5103.8-5103.14"
          }
        },
        "atbs_core_0.n684_o": {
          "hide_name": 0,
          "bits": [ 4513 ],
          "attributes": {
            "hdlname": "atbs_core_0 n684_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5104.8-5104.14"
          }
        },
        "atbs_core_0.n686_o": {
          "hide_name": 0,
          "bits": [ 4514 ],
          "attributes": {
            "hdlname": "atbs_core_0 n686_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5105.8-5105.14"
          }
        },
        "atbs_core_0.n687_o": {
          "hide_name": 0,
          "bits": [ 4515 ],
          "attributes": {
            "hdlname": "atbs_core_0 n687_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5106.8-5106.14"
          }
        },
        "atbs_core_0.n688_o": {
          "hide_name": 0,
          "bits": [ 4516 ],
          "attributes": {
            "hdlname": "atbs_core_0 n688_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5107.8-5107.14"
          }
        },
        "atbs_core_0.n689_o": {
          "hide_name": 0,
          "bits": [ 4517 ],
          "attributes": {
            "hdlname": "atbs_core_0 n689_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5108.8-5108.14"
          }
        },
        "atbs_core_0.n68_o": {
          "hide_name": 0,
          "bits": [ 4147 ],
          "attributes": {
            "hdlname": "atbs_core_0 n68_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4807.8-4807.13"
          }
        },
        "atbs_core_0.n690_o": {
          "hide_name": 0,
          "bits": [ 4518 ],
          "attributes": {
            "hdlname": "atbs_core_0 n690_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5109.8-5109.14"
          }
        },
        "atbs_core_0.n691_o": {
          "hide_name": 0,
          "bits": [ 4519 ],
          "attributes": {
            "hdlname": "atbs_core_0 n691_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5110.8-5110.14"
          }
        },
        "atbs_core_0.n692_o": {
          "hide_name": 0,
          "bits": [ 4520 ],
          "attributes": {
            "hdlname": "atbs_core_0 n692_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5111.8-5111.14"
          }
        },
        "atbs_core_0.n695_o": {
          "hide_name": 0,
          "bits": [ 4521 ],
          "attributes": {
            "hdlname": "atbs_core_0 n695_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5112.8-5112.14"
          }
        },
        "atbs_core_0.n698_o": {
          "hide_name": 0,
          "bits": [ 4522 ],
          "attributes": {
            "hdlname": "atbs_core_0 n698_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5113.8-5113.14"
          }
        },
        "atbs_core_0.n69_o": {
          "hide_name": 0,
          "bits": [ 4148 ],
          "attributes": {
            "hdlname": "atbs_core_0 n69_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4808.8-4808.13"
          }
        },
        "atbs_core_0.n700_o": {
          "hide_name": 0,
          "bits": [ 4523 ],
          "attributes": {
            "hdlname": "atbs_core_0 n700_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5114.8-5114.14"
          }
        },
        "atbs_core_0.n701_o": {
          "hide_name": 0,
          "bits": [ 4524 ],
          "attributes": {
            "hdlname": "atbs_core_0 n701_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5115.8-5115.14"
          }
        },
        "atbs_core_0.n702_o": {
          "hide_name": 0,
          "bits": [ 4525 ],
          "attributes": {
            "hdlname": "atbs_core_0 n702_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5116.8-5116.14"
          }
        },
        "atbs_core_0.n703_o": {
          "hide_name": 0,
          "bits": [ 4526 ],
          "attributes": {
            "hdlname": "atbs_core_0 n703_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5117.8-5117.14"
          }
        },
        "atbs_core_0.n704_o": {
          "hide_name": 0,
          "bits": [ 4527 ],
          "attributes": {
            "hdlname": "atbs_core_0 n704_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5118.8-5118.14"
          }
        },
        "atbs_core_0.n705_o": {
          "hide_name": 0,
          "bits": [ 4528 ],
          "attributes": {
            "hdlname": "atbs_core_0 n705_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5119.8-5119.14"
          }
        },
        "atbs_core_0.n706_o": {
          "hide_name": 0,
          "bits": [ 4529 ],
          "attributes": {
            "hdlname": "atbs_core_0 n706_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5120.8-5120.14"
          }
        },
        "atbs_core_0.n708_o": {
          "hide_name": 0,
          "bits": [ 4530 ],
          "attributes": {
            "hdlname": "atbs_core_0 n708_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5121.8-5121.14"
          }
        },
        "atbs_core_0.n70_o": {
          "hide_name": 0,
          "bits": [ 4149 ],
          "attributes": {
            "hdlname": "atbs_core_0 n70_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4809.8-4809.13"
          }
        },
        "atbs_core_0.n710_o": {
          "hide_name": 0,
          "bits": [ 4531 ],
          "attributes": {
            "hdlname": "atbs_core_0 n710_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5122.8-5122.14"
          }
        },
        "atbs_core_0.n712_o": {
          "hide_name": 0,
          "bits": [ 4532 ],
          "attributes": {
            "hdlname": "atbs_core_0 n712_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5123.8-5123.14"
          }
        },
        "atbs_core_0.n713_o": {
          "hide_name": 0,
          "bits": [ 4533 ],
          "attributes": {
            "hdlname": "atbs_core_0 n713_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5124.8-5124.14"
          }
        },
        "atbs_core_0.n714_o": {
          "hide_name": 0,
          "bits": [ 4534 ],
          "attributes": {
            "hdlname": "atbs_core_0 n714_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5125.8-5125.14"
          }
        },
        "atbs_core_0.n715_o": {
          "hide_name": 0,
          "bits": [ 4535 ],
          "attributes": {
            "hdlname": "atbs_core_0 n715_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5126.8-5126.14"
          }
        },
        "atbs_core_0.n716_o": {
          "hide_name": 0,
          "bits": [ 4536 ],
          "attributes": {
            "hdlname": "atbs_core_0 n716_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5127.8-5127.14"
          }
        },
        "atbs_core_0.n717_o": {
          "hide_name": 0,
          "bits": [ 4537 ],
          "attributes": {
            "hdlname": "atbs_core_0 n717_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5128.8-5128.14"
          }
        },
        "atbs_core_0.n718_o": {
          "hide_name": 0,
          "bits": [ 4538 ],
          "attributes": {
            "hdlname": "atbs_core_0 n718_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5129.8-5129.14"
          }
        },
        "atbs_core_0.n71_o": {
          "hide_name": 0,
          "bits": [ 4151 ],
          "attributes": {
            "hdlname": "atbs_core_0 n71_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4810.8-4810.13"
          }
        },
        "atbs_core_0.n720_o": {
          "hide_name": 0,
          "bits": [ 4539 ],
          "attributes": {
            "hdlname": "atbs_core_0 n720_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5130.8-5130.14"
          }
        },
        "atbs_core_0.n722_o": {
          "hide_name": 0,
          "bits": [ 4540 ],
          "attributes": {
            "hdlname": "atbs_core_0 n722_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5131.8-5131.14"
          }
        },
        "atbs_core_0.n724_o": {
          "hide_name": 0,
          "bits": [ 4541 ],
          "attributes": {
            "hdlname": "atbs_core_0 n724_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5132.8-5132.14"
          }
        },
        "atbs_core_0.n726_o": {
          "hide_name": 0,
          "bits": [ 4542 ],
          "attributes": {
            "hdlname": "atbs_core_0 n726_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5133.8-5133.14"
          }
        },
        "atbs_core_0.n727_o": {
          "hide_name": 0,
          "bits": [ 4543 ],
          "attributes": {
            "hdlname": "atbs_core_0 n727_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5134.8-5134.14"
          }
        },
        "atbs_core_0.n728_o": {
          "hide_name": 0,
          "bits": [ 4544 ],
          "attributes": {
            "hdlname": "atbs_core_0 n728_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5135.8-5135.14"
          }
        },
        "atbs_core_0.n729_o": {
          "hide_name": 0,
          "bits": [ 4545 ],
          "attributes": {
            "hdlname": "atbs_core_0 n729_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5136.8-5136.14"
          }
        },
        "atbs_core_0.n72_o": {
          "hide_name": 0,
          "bits": [ 4152 ],
          "attributes": {
            "hdlname": "atbs_core_0 n72_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4811.8-4811.13"
          }
        },
        "atbs_core_0.n730_o": {
          "hide_name": 0,
          "bits": [ 4546 ],
          "attributes": {
            "hdlname": "atbs_core_0 n730_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5137.8-5137.14"
          }
        },
        "atbs_core_0.n731_o": {
          "hide_name": 0,
          "bits": [ 4547 ],
          "attributes": {
            "hdlname": "atbs_core_0 n731_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5138.8-5138.14"
          }
        },
        "atbs_core_0.n732_o": {
          "hide_name": 0,
          "bits": [ 4548 ],
          "attributes": {
            "hdlname": "atbs_core_0 n732_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5139.8-5139.14"
          }
        },
        "atbs_core_0.n734_o": {
          "hide_name": 0,
          "bits": [ 3890 ],
          "attributes": {
            "hdlname": "atbs_core_0 n734_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5140.8-5140.14"
          }
        },
        "atbs_core_0.n736_o": {
          "hide_name": 0,
          "bits": [ 4549 ],
          "attributes": {
            "hdlname": "atbs_core_0 n736_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5141.8-5141.14"
          }
        },
        "atbs_core_0.n738_o": {
          "hide_name": 0,
          "bits": [ 4550 ],
          "attributes": {
            "hdlname": "atbs_core_0 n738_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5142.8-5142.14"
          }
        },
        "atbs_core_0.n73_o": {
          "hide_name": 0,
          "bits": [ 4153 ],
          "attributes": {
            "hdlname": "atbs_core_0 n73_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4812.8-4812.13"
          }
        },
        "atbs_core_0.n740_o": {
          "hide_name": 0,
          "bits": [ 4551 ],
          "attributes": {
            "hdlname": "atbs_core_0 n740_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5143.8-5143.14"
          }
        },
        "atbs_core_0.n741_o": {
          "hide_name": 0,
          "bits": [ 4552 ],
          "attributes": {
            "hdlname": "atbs_core_0 n741_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5144.8-5144.14"
          }
        },
        "atbs_core_0.n742_o": {
          "hide_name": 0,
          "bits": [ 4553 ],
          "attributes": {
            "hdlname": "atbs_core_0 n742_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5145.8-5145.14"
          }
        },
        "atbs_core_0.n743_o": {
          "hide_name": 0,
          "bits": [ 4554 ],
          "attributes": {
            "hdlname": "atbs_core_0 n743_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5146.8-5146.14"
          }
        },
        "atbs_core_0.n744_o": {
          "hide_name": 0,
          "bits": [ 4555 ],
          "attributes": {
            "hdlname": "atbs_core_0 n744_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5147.8-5147.14"
          }
        },
        "atbs_core_0.n745_o": {
          "hide_name": 0,
          "bits": [ 4556 ],
          "attributes": {
            "hdlname": "atbs_core_0 n745_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5148.8-5148.14"
          }
        },
        "atbs_core_0.n746_o": {
          "hide_name": 0,
          "bits": [ 4557 ],
          "attributes": {
            "hdlname": "atbs_core_0 n746_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5149.8-5149.14"
          }
        },
        "atbs_core_0.n748_o": {
          "hide_name": 0,
          "bits": [ 4558 ],
          "attributes": {
            "hdlname": "atbs_core_0 n748_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5150.8-5150.14"
          }
        },
        "atbs_core_0.n74_o": {
          "hide_name": 0,
          "bits": [ 4154 ],
          "attributes": {
            "hdlname": "atbs_core_0 n74_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4813.8-4813.13"
          }
        },
        "atbs_core_0.n751_o": {
          "hide_name": 0,
          "bits": [ 4559 ],
          "attributes": {
            "hdlname": "atbs_core_0 n751_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5152.8-5152.14"
          }
        },
        "atbs_core_0.n753_o": {
          "hide_name": 0,
          "bits": [ 4560 ],
          "attributes": {
            "hdlname": "atbs_core_0 n753_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5153.8-5153.14"
          }
        },
        "atbs_core_0.n755_o": {
          "hide_name": 0,
          "bits": [ 4561 ],
          "attributes": {
            "hdlname": "atbs_core_0 n755_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5154.8-5154.14"
          }
        },
        "atbs_core_0.n756_o": {
          "hide_name": 0,
          "bits": [ 4562 ],
          "attributes": {
            "hdlname": "atbs_core_0 n756_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5155.8-5155.14"
          }
        },
        "atbs_core_0.n757_o": {
          "hide_name": 0,
          "bits": [ 4563 ],
          "attributes": {
            "hdlname": "atbs_core_0 n757_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5156.8-5156.14"
          }
        },
        "atbs_core_0.n758_o": {
          "hide_name": 0,
          "bits": [ 4564 ],
          "attributes": {
            "hdlname": "atbs_core_0 n758_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5157.8-5157.14"
          }
        },
        "atbs_core_0.n759_o": {
          "hide_name": 0,
          "bits": [ 4565 ],
          "attributes": {
            "hdlname": "atbs_core_0 n759_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5158.8-5158.14"
          }
        },
        "atbs_core_0.n75_o": {
          "hide_name": 0,
          "bits": [ 4156 ],
          "attributes": {
            "hdlname": "atbs_core_0 n75_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4814.8-4814.13"
          }
        },
        "atbs_core_0.n760_o": {
          "hide_name": 0,
          "bits": [ 4566 ],
          "attributes": {
            "hdlname": "atbs_core_0 n760_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5159.8-5159.14"
          }
        },
        "atbs_core_0.n761_o": {
          "hide_name": 0,
          "bits": [ 4567 ],
          "attributes": {
            "hdlname": "atbs_core_0 n761_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5160.8-5160.14"
          }
        },
        "atbs_core_0.n763_o": {
          "hide_name": 0,
          "bits": [ 3887 ],
          "attributes": {
            "hdlname": "atbs_core_0 n763_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5161.8-5161.14"
          }
        },
        "atbs_core_0.n766_o": {
          "hide_name": 0,
          "bits": [ 4568 ],
          "attributes": {
            "hdlname": "atbs_core_0 n766_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5163.8-5163.14"
          }
        },
        "atbs_core_0.n768_o": {
          "hide_name": 0,
          "bits": [ 4569 ],
          "attributes": {
            "hdlname": "atbs_core_0 n768_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5164.8-5164.14"
          }
        },
        "atbs_core_0.n76_o": {
          "hide_name": 0,
          "bits": [ 4157 ],
          "attributes": {
            "hdlname": "atbs_core_0 n76_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4815.8-4815.13"
          }
        },
        "atbs_core_0.n770_o": {
          "hide_name": 0,
          "bits": [ 4570 ],
          "attributes": {
            "hdlname": "atbs_core_0 n770_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5165.8-5165.14"
          }
        },
        "atbs_core_0.n771_o": {
          "hide_name": 0,
          "bits": [ 4571 ],
          "attributes": {
            "hdlname": "atbs_core_0 n771_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5166.8-5166.14"
          }
        },
        "atbs_core_0.n772_o": {
          "hide_name": 0,
          "bits": [ 4572 ],
          "attributes": {
            "hdlname": "atbs_core_0 n772_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5167.8-5167.14"
          }
        },
        "atbs_core_0.n773_o": {
          "hide_name": 0,
          "bits": [ 4573 ],
          "attributes": {
            "hdlname": "atbs_core_0 n773_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5168.8-5168.14"
          }
        },
        "atbs_core_0.n774_o": {
          "hide_name": 0,
          "bits": [ 4574 ],
          "attributes": {
            "hdlname": "atbs_core_0 n774_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5169.8-5169.14"
          }
        },
        "atbs_core_0.n775_o": {
          "hide_name": 0,
          "bits": [ 4575 ],
          "attributes": {
            "hdlname": "atbs_core_0 n775_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5170.8-5170.14"
          }
        },
        "atbs_core_0.n776_o": {
          "hide_name": 0,
          "bits": [ 4576 ],
          "attributes": {
            "hdlname": "atbs_core_0 n776_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5171.8-5171.14"
          }
        },
        "atbs_core_0.n77_o": {
          "hide_name": 0,
          "bits": [ 4158 ],
          "attributes": {
            "hdlname": "atbs_core_0 n77_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4816.8-4816.13"
          }
        },
        "atbs_core_0.n782_o": {
          "hide_name": 0,
          "bits": [ 4577 ],
          "attributes": {
            "hdlname": "atbs_core_0 n782_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5175.8-5175.14"
          }
        },
        "atbs_core_0.n784_o": {
          "hide_name": 0,
          "bits": [ 4578 ],
          "attributes": {
            "hdlname": "atbs_core_0 n784_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5176.8-5176.14"
          }
        },
        "atbs_core_0.n786_o": {
          "hide_name": 0,
          "bits": [ 4579 ],
          "attributes": {
            "hdlname": "atbs_core_0 n786_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5177.8-5177.14"
          }
        },
        "atbs_core_0.n787_o": {
          "hide_name": 0,
          "bits": [ 4580 ],
          "attributes": {
            "hdlname": "atbs_core_0 n787_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5178.8-5178.14"
          }
        },
        "atbs_core_0.n788_o": {
          "hide_name": 0,
          "bits": [ 4581 ],
          "attributes": {
            "hdlname": "atbs_core_0 n788_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5179.8-5179.14"
          }
        },
        "atbs_core_0.n789_o": {
          "hide_name": 0,
          "bits": [ 4582 ],
          "attributes": {
            "hdlname": "atbs_core_0 n789_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5180.8-5180.14"
          }
        },
        "atbs_core_0.n78_o": {
          "hide_name": 0,
          "bits": [ 4159 ],
          "attributes": {
            "hdlname": "atbs_core_0 n78_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4817.8-4817.13"
          }
        },
        "atbs_core_0.n790_o": {
          "hide_name": 0,
          "bits": [ 4583 ],
          "attributes": {
            "hdlname": "atbs_core_0 n790_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5181.8-5181.14"
          }
        },
        "atbs_core_0.n791_o": {
          "hide_name": 0,
          "bits": [ 4584 ],
          "attributes": {
            "hdlname": "atbs_core_0 n791_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5182.8-5182.14"
          }
        },
        "atbs_core_0.n792_o": {
          "hide_name": 0,
          "bits": [ 4585 ],
          "attributes": {
            "hdlname": "atbs_core_0 n792_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5183.8-5183.14"
          }
        },
        "atbs_core_0.n798_o": {
          "hide_name": 0,
          "bits": [ 4586 ],
          "attributes": {
            "hdlname": "atbs_core_0 n798_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5187.8-5187.14"
          }
        },
        "atbs_core_0.n79_o": {
          "hide_name": 0,
          "bits": [ 4161 ],
          "attributes": {
            "hdlname": "atbs_core_0 n79_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4818.8-4818.13"
          }
        },
        "atbs_core_0.n800_o": {
          "hide_name": 0,
          "bits": [ 4587 ],
          "attributes": {
            "hdlname": "atbs_core_0 n800_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5188.8-5188.14"
          }
        },
        "atbs_core_0.n802_o": {
          "hide_name": 0,
          "bits": [ 4588 ],
          "attributes": {
            "hdlname": "atbs_core_0 n802_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5189.8-5189.14"
          }
        },
        "atbs_core_0.n803_o": {
          "hide_name": 0,
          "bits": [ 4589 ],
          "attributes": {
            "hdlname": "atbs_core_0 n803_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5190.8-5190.14"
          }
        },
        "atbs_core_0.n804_o": {
          "hide_name": 0,
          "bits": [ 4590 ],
          "attributes": {
            "hdlname": "atbs_core_0 n804_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5191.8-5191.14"
          }
        },
        "atbs_core_0.n805_o": {
          "hide_name": 0,
          "bits": [ 4591 ],
          "attributes": {
            "hdlname": "atbs_core_0 n805_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5192.8-5192.14"
          }
        },
        "atbs_core_0.n806_o": {
          "hide_name": 0,
          "bits": [ 4592 ],
          "attributes": {
            "hdlname": "atbs_core_0 n806_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5193.8-5193.14"
          }
        },
        "atbs_core_0.n807_o": {
          "hide_name": 0,
          "bits": [ 4593 ],
          "attributes": {
            "hdlname": "atbs_core_0 n807_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5194.8-5194.14"
          }
        },
        "atbs_core_0.n808_o": {
          "hide_name": 0,
          "bits": [ 4594 ],
          "attributes": {
            "hdlname": "atbs_core_0 n808_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5195.8-5195.14"
          }
        },
        "atbs_core_0.n80_o": {
          "hide_name": 0,
          "bits": [ 4162 ],
          "attributes": {
            "hdlname": "atbs_core_0 n80_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4819.8-4819.13"
          }
        },
        "atbs_core_0.n810_o": {
          "hide_name": 0,
          "bits": [ 4595 ],
          "attributes": {
            "hdlname": "atbs_core_0 n810_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5196.8-5196.14"
          }
        },
        "atbs_core_0.n815_o": {
          "hide_name": 0,
          "bits": [ 4596 ],
          "attributes": {
            "hdlname": "atbs_core_0 n815_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5200.8-5200.14"
          }
        },
        "atbs_core_0.n817_o": {
          "hide_name": 0,
          "bits": [ 4597 ],
          "attributes": {
            "hdlname": "atbs_core_0 n817_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5201.8-5201.14"
          }
        },
        "atbs_core_0.n819_o": {
          "hide_name": 0,
          "bits": [ 4598 ],
          "attributes": {
            "hdlname": "atbs_core_0 n819_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5202.8-5202.14"
          }
        },
        "atbs_core_0.n81_o": {
          "hide_name": 0,
          "bits": [ 4163 ],
          "attributes": {
            "hdlname": "atbs_core_0 n81_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4820.8-4820.13"
          }
        },
        "atbs_core_0.n820_o": {
          "hide_name": 0,
          "bits": [ 4599 ],
          "attributes": {
            "hdlname": "atbs_core_0 n820_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5203.8-5203.14"
          }
        },
        "atbs_core_0.n821_o": {
          "hide_name": 0,
          "bits": [ 4600 ],
          "attributes": {
            "hdlname": "atbs_core_0 n821_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5204.8-5204.14"
          }
        },
        "atbs_core_0.n822_o": {
          "hide_name": 0,
          "bits": [ 4601 ],
          "attributes": {
            "hdlname": "atbs_core_0 n822_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5205.8-5205.14"
          }
        },
        "atbs_core_0.n823_o": {
          "hide_name": 0,
          "bits": [ 4602 ],
          "attributes": {
            "hdlname": "atbs_core_0 n823_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5206.8-5206.14"
          }
        },
        "atbs_core_0.n824_o": {
          "hide_name": 0,
          "bits": [ 4603 ],
          "attributes": {
            "hdlname": "atbs_core_0 n824_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5207.8-5207.14"
          }
        },
        "atbs_core_0.n825_o": {
          "hide_name": 0,
          "bits": [ 4604 ],
          "attributes": {
            "hdlname": "atbs_core_0 n825_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5208.8-5208.14"
          }
        },
        "atbs_core_0.n827_o": {
          "hide_name": 0,
          "bits": [ 3884 ],
          "attributes": {
            "hdlname": "atbs_core_0 n827_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5209.8-5209.14"
          }
        },
        "atbs_core_0.n82_o": {
          "hide_name": 0,
          "bits": [ 4164 ],
          "attributes": {
            "hdlname": "atbs_core_0 n82_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4821.8-4821.13"
          }
        },
        "atbs_core_0.n832_o": {
          "hide_name": 0,
          "bits": [ 4605 ],
          "attributes": {
            "hdlname": "atbs_core_0 n832_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5213.8-5213.14"
          }
        },
        "atbs_core_0.n834_o": {
          "hide_name": 0,
          "bits": [ 4606 ],
          "attributes": {
            "hdlname": "atbs_core_0 n834_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5214.8-5214.14"
          }
        },
        "atbs_core_0.n836_o": {
          "hide_name": 0,
          "bits": [ 4607 ],
          "attributes": {
            "hdlname": "atbs_core_0 n836_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5215.8-5215.14"
          }
        },
        "atbs_core_0.n837_o": {
          "hide_name": 0,
          "bits": [ 4608 ],
          "attributes": {
            "hdlname": "atbs_core_0 n837_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5216.8-5216.14"
          }
        },
        "atbs_core_0.n838_o": {
          "hide_name": 0,
          "bits": [ 4609 ],
          "attributes": {
            "hdlname": "atbs_core_0 n838_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5217.8-5217.14"
          }
        },
        "atbs_core_0.n839_o": {
          "hide_name": 0,
          "bits": [ 4610 ],
          "attributes": {
            "hdlname": "atbs_core_0 n839_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5218.8-5218.14"
          }
        },
        "atbs_core_0.n83_o": {
          "hide_name": 0,
          "bits": [ 4166 ],
          "attributes": {
            "hdlname": "atbs_core_0 n83_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4822.8-4822.13"
          }
        },
        "atbs_core_0.n840_o": {
          "hide_name": 0,
          "bits": [ 4611 ],
          "attributes": {
            "hdlname": "atbs_core_0 n840_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5219.8-5219.14"
          }
        },
        "atbs_core_0.n841_o": {
          "hide_name": 0,
          "bits": [ 4612 ],
          "attributes": {
            "hdlname": "atbs_core_0 n841_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5220.8-5220.14"
          }
        },
        "atbs_core_0.n842_o": {
          "hide_name": 0,
          "bits": [ 4613 ],
          "attributes": {
            "hdlname": "atbs_core_0 n842_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5221.8-5221.14"
          }
        },
        "atbs_core_0.n844_o": {
          "hide_name": 0,
          "bits": [ 4614 ],
          "attributes": {
            "hdlname": "atbs_core_0 n844_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5222.8-5222.14"
          }
        },
        "atbs_core_0.n84_o": {
          "hide_name": 0,
          "bits": [ 4167 ],
          "attributes": {
            "hdlname": "atbs_core_0 n84_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4823.8-4823.13"
          }
        },
        "atbs_core_0.n850_o": {
          "hide_name": 0,
          "bits": [ 4615 ],
          "attributes": {
            "hdlname": "atbs_core_0 n850_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5227.8-5227.14"
          }
        },
        "atbs_core_0.n852_o": {
          "hide_name": 0,
          "bits": [ 4616 ],
          "attributes": {
            "hdlname": "atbs_core_0 n852_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5228.8-5228.14"
          }
        },
        "atbs_core_0.n854_o": {
          "hide_name": 0,
          "bits": [ 4617 ],
          "attributes": {
            "hdlname": "atbs_core_0 n854_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5229.8-5229.14"
          }
        },
        "atbs_core_0.n855_o": {
          "hide_name": 0,
          "bits": [ 4618 ],
          "attributes": {
            "hdlname": "atbs_core_0 n855_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5230.8-5230.14"
          }
        },
        "atbs_core_0.n856_o": {
          "hide_name": 0,
          "bits": [ 4619 ],
          "attributes": {
            "hdlname": "atbs_core_0 n856_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5231.8-5231.14"
          }
        },
        "atbs_core_0.n857_o": {
          "hide_name": 0,
          "bits": [ 4620 ],
          "attributes": {
            "hdlname": "atbs_core_0 n857_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5232.8-5232.14"
          }
        },
        "atbs_core_0.n858_o": {
          "hide_name": 0,
          "bits": [ 4621 ],
          "attributes": {
            "hdlname": "atbs_core_0 n858_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5233.8-5233.14"
          }
        },
        "atbs_core_0.n859_o": {
          "hide_name": 0,
          "bits": [ 4622 ],
          "attributes": {
            "hdlname": "atbs_core_0 n859_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5234.8-5234.14"
          }
        },
        "atbs_core_0.n85_o": {
          "hide_name": 0,
          "bits": [ 4168 ],
          "attributes": {
            "hdlname": "atbs_core_0 n85_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4824.8-4824.13"
          }
        },
        "atbs_core_0.n860_o": {
          "hide_name": 0,
          "bits": [ 4623 ],
          "attributes": {
            "hdlname": "atbs_core_0 n860_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5235.8-5235.14"
          }
        },
        "atbs_core_0.n862_o": {
          "hide_name": 0,
          "bits": [ 3881 ],
          "attributes": {
            "hdlname": "atbs_core_0 n862_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5236.8-5236.14"
          }
        },
        "atbs_core_0.n868_o": {
          "hide_name": 0,
          "bits": [ 4624 ],
          "attributes": {
            "hdlname": "atbs_core_0 n868_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5241.8-5241.14"
          }
        },
        "atbs_core_0.n86_o": {
          "hide_name": 0,
          "bits": [ 4169 ],
          "attributes": {
            "hdlname": "atbs_core_0 n86_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4825.8-4825.13"
          }
        },
        "atbs_core_0.n870_o": {
          "hide_name": 0,
          "bits": [ 4625 ],
          "attributes": {
            "hdlname": "atbs_core_0 n870_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5242.8-5242.14"
          }
        },
        "atbs_core_0.n872_o": {
          "hide_name": 0,
          "bits": [ 4626 ],
          "attributes": {
            "hdlname": "atbs_core_0 n872_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5243.8-5243.14"
          }
        },
        "atbs_core_0.n873_o": {
          "hide_name": 0,
          "bits": [ 4627 ],
          "attributes": {
            "hdlname": "atbs_core_0 n873_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5244.8-5244.14"
          }
        },
        "atbs_core_0.n874_o": {
          "hide_name": 0,
          "bits": [ 4628 ],
          "attributes": {
            "hdlname": "atbs_core_0 n874_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5245.8-5245.14"
          }
        },
        "atbs_core_0.n875_o": {
          "hide_name": 0,
          "bits": [ 4629 ],
          "attributes": {
            "hdlname": "atbs_core_0 n875_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5246.8-5246.14"
          }
        },
        "atbs_core_0.n876_o": {
          "hide_name": 0,
          "bits": [ 4630 ],
          "attributes": {
            "hdlname": "atbs_core_0 n876_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5247.8-5247.14"
          }
        },
        "atbs_core_0.n877_o": {
          "hide_name": 0,
          "bits": [ 4631 ],
          "attributes": {
            "hdlname": "atbs_core_0 n877_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5248.8-5248.14"
          }
        },
        "atbs_core_0.n879_o": {
          "hide_name": 0,
          "bits": [ 3863 ],
          "attributes": {
            "hdlname": "atbs_core_0 n879_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5249.8-5249.14"
          }
        },
        "atbs_core_0.n887_o": {
          "hide_name": 0,
          "bits": [ 4632 ],
          "attributes": {
            "hdlname": "atbs_core_0 n887_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5256.8-5256.14"
          }
        },
        "atbs_core_0.n889_o": {
          "hide_name": 0,
          "bits": [ 4633 ],
          "attributes": {
            "hdlname": "atbs_core_0 n889_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5257.8-5257.14"
          }
        },
        "atbs_core_0.n88_o": {
          "hide_name": 0,
          "bits": [ 4205 ],
          "attributes": {
            "hdlname": "atbs_core_0 n88_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4826.8-4826.13"
          }
        },
        "atbs_core_0.n891_o": {
          "hide_name": 0,
          "bits": [ 4634 ],
          "attributes": {
            "hdlname": "atbs_core_0 n891_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5258.8-5258.14"
          }
        },
        "atbs_core_0.n892_o": {
          "hide_name": 0,
          "bits": [ 4635 ],
          "attributes": {
            "hdlname": "atbs_core_0 n892_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5259.8-5259.14"
          }
        },
        "atbs_core_0.n893_o": {
          "hide_name": 0,
          "bits": [ 4636 ],
          "attributes": {
            "hdlname": "atbs_core_0 n893_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5260.8-5260.14"
          }
        },
        "atbs_core_0.n894_o": {
          "hide_name": 0,
          "bits": [ 4637 ],
          "attributes": {
            "hdlname": "atbs_core_0 n894_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5261.8-5261.14"
          }
        },
        "atbs_core_0.n895_o": {
          "hide_name": 0,
          "bits": [ 4638 ],
          "attributes": {
            "hdlname": "atbs_core_0 n895_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5262.8-5262.14"
          }
        },
        "atbs_core_0.n897_o": {
          "hide_name": 0,
          "bits": [ 3840 ],
          "attributes": {
            "hdlname": "atbs_core_0 n897_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5263.8-5263.14"
          }
        },
        "atbs_core_0.n89_o": {
          "hide_name": 0,
          "bits": [ 4206 ],
          "attributes": {
            "hdlname": "atbs_core_0 n89_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4827.8-4827.13"
          }
        },
        "atbs_core_0.n907_o": {
          "hide_name": 0,
          "bits": [ 4639 ],
          "attributes": {
            "hdlname": "atbs_core_0 n907_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5272.8-5272.14"
          }
        },
        "atbs_core_0.n909_o": {
          "hide_name": 0,
          "bits": [ 4640 ],
          "attributes": {
            "hdlname": "atbs_core_0 n909_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5273.8-5273.14"
          }
        },
        "atbs_core_0.n90_o": {
          "hide_name": 0,
          "bits": [ 4207 ],
          "attributes": {
            "hdlname": "atbs_core_0 n90_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4828.8-4828.13"
          }
        },
        "atbs_core_0.n911_o": {
          "hide_name": 0,
          "bits": [ 4641 ],
          "attributes": {
            "hdlname": "atbs_core_0 n911_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5274.8-5274.14"
          }
        },
        "atbs_core_0.n912_o": {
          "hide_name": 0,
          "bits": [ 4642 ],
          "attributes": {
            "hdlname": "atbs_core_0 n912_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5275.8-5275.14"
          }
        },
        "atbs_core_0.n913_o": {
          "hide_name": 0,
          "bits": [ 4643 ],
          "attributes": {
            "hdlname": "atbs_core_0 n913_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5276.8-5276.14"
          }
        },
        "atbs_core_0.n914_o": {
          "hide_name": 0,
          "bits": [ 4644 ],
          "attributes": {
            "hdlname": "atbs_core_0 n914_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5277.8-5277.14"
          }
        },
        "atbs_core_0.n916_o": {
          "hide_name": 0,
          "bits": [ 3820 ],
          "attributes": {
            "hdlname": "atbs_core_0 n916_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5278.8-5278.14"
          }
        },
        "atbs_core_0.n91_o": {
          "hide_name": 0,
          "bits": [ 4208 ],
          "attributes": {
            "hdlname": "atbs_core_0 n91_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4829.8-4829.13"
          }
        },
        "atbs_core_0.n928_o": {
          "hide_name": 0,
          "bits": [ 4645 ],
          "attributes": {
            "hdlname": "atbs_core_0 n928_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5289.8-5289.14"
          }
        },
        "atbs_core_0.n92_o": {
          "hide_name": 0,
          "bits": [ 4209 ],
          "attributes": {
            "hdlname": "atbs_core_0 n92_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4830.8-4830.13"
          }
        },
        "atbs_core_0.n930_o": {
          "hide_name": 0,
          "bits": [ 4646 ],
          "attributes": {
            "hdlname": "atbs_core_0 n930_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5290.8-5290.14"
          }
        },
        "atbs_core_0.n932_o": {
          "hide_name": 0,
          "bits": [ 4647 ],
          "attributes": {
            "hdlname": "atbs_core_0 n932_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5291.8-5291.14"
          }
        },
        "atbs_core_0.n933_o": {
          "hide_name": 0,
          "bits": [ 4648 ],
          "attributes": {
            "hdlname": "atbs_core_0 n933_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5292.8-5292.14"
          }
        },
        "atbs_core_0.n934_o": {
          "hide_name": 0,
          "bits": [ 4649 ],
          "attributes": {
            "hdlname": "atbs_core_0 n934_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5293.8-5293.14"
          }
        },
        "atbs_core_0.n936_o": {
          "hide_name": 0,
          "bits": [ 3807 ],
          "attributes": {
            "hdlname": "atbs_core_0 n936_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5294.8-5294.14"
          }
        },
        "atbs_core_0.n93_o": {
          "hide_name": 0,
          "bits": [ 4210 ],
          "attributes": {
            "hdlname": "atbs_core_0 n93_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4831.8-4831.13"
          }
        },
        "atbs_core_0.n94_o": {
          "hide_name": 0,
          "bits": [ 4211 ],
          "attributes": {
            "hdlname": "atbs_core_0 n94_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4832.8-4832.13"
          }
        },
        "atbs_core_0.n950_o": {
          "hide_name": 0,
          "bits": [ 4650 ],
          "attributes": {
            "hdlname": "atbs_core_0 n950_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5307.8-5307.14"
          }
        },
        "atbs_core_0.n952_o": {
          "hide_name": 0,
          "bits": [ 4651 ],
          "attributes": {
            "hdlname": "atbs_core_0 n952_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5308.8-5308.14"
          }
        },
        "atbs_core_0.n954_o": {
          "hide_name": 0,
          "bits": [ 4652 ],
          "attributes": {
            "hdlname": "atbs_core_0 n954_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5309.8-5309.14"
          }
        },
        "atbs_core_0.n955_o": {
          "hide_name": 0,
          "bits": [ 4653 ],
          "attributes": {
            "hdlname": "atbs_core_0 n955_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5310.8-5310.14"
          }
        },
        "atbs_core_0.n957_o": {
          "hide_name": 0,
          "bits": [ 3804 ],
          "attributes": {
            "hdlname": "atbs_core_0 n957_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5311.8-5311.14"
          }
        },
        "atbs_core_0.n95_o": {
          "hide_name": 0,
          "bits": [ 4212 ],
          "attributes": {
            "hdlname": "atbs_core_0 n95_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4833.8-4833.13"
          }
        },
        "atbs_core_0.n96_o": {
          "hide_name": 0,
          "bits": [ 4213 ],
          "attributes": {
            "hdlname": "atbs_core_0 n96_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4834.8-4834.13"
          }
        },
        "atbs_core_0.n975_o": {
          "hide_name": 0,
          "bits": [ 4654 ],
          "attributes": {
            "hdlname": "atbs_core_0 n975_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5328.8-5328.14"
          }
        },
        "atbs_core_0.n977_o": {
          "hide_name": 0,
          "bits": [ 4655 ],
          "attributes": {
            "hdlname": "atbs_core_0 n977_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5329.8-5329.14"
          }
        },
        "atbs_core_0.n979_o": {
          "hide_name": 0,
          "bits": [ 4656 ],
          "attributes": {
            "hdlname": "atbs_core_0 n979_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5330.8-5330.14"
          }
        },
        "atbs_core_0.n97_o": {
          "hide_name": 0,
          "bits": [ 4221 ],
          "attributes": {
            "hdlname": "atbs_core_0 n97_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4835.8-4835.13"
          }
        },
        "atbs_core_0.n981_o": {
          "hide_name": 0,
          "bits": [ 3801 ],
          "attributes": {
            "hdlname": "atbs_core_0 n981_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:5331.8-5331.14"
          }
        },
        "atbs_core_0.n99_o": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "attributes": {
            "hdlname": "atbs_core_0 n99_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4837.14-4837.19"
          }
        },
        "atbs_core_0.next_detection_en": {
          "hide_name": 0,
          "bits": [ 3792 ],
          "attributes": {
            "hdlname": "atbs_core_0 next_detection_en",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4765.8-4765.25"
          }
        },
        "atbs_core_0.next_enable_read": {
          "hide_name": 0,
          "bits": [ 3798 ],
          "attributes": {
            "hdlname": "atbs_core_0 next_enable_read",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4764.8-4764.24"
          }
        },
        "atbs_core_0.next_idle_led": {
          "hide_name": 0,
          "bits": [ 3875 ],
          "attributes": {
            "hdlname": "atbs_core_0 next_idle_led",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4760.8-4760.21"
          }
        },
        "atbs_core_0.next_main_counter_value": {
          "hide_name": 0,
          "bits": [ 4228, 4229, 4230, 4231, 4232, 4233, 4234, 4235, 4236, 4237, 4238, 4239, 4240, 4241, 4242, 4243, 4244, 4245, 4246, 4247 ],
          "attributes": {
            "hdlname": "atbs_core_0 next_main_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4756.15-4756.38"
          }
        },
        "atbs_core_0.next_overflow_led": {
          "hide_name": 0,
          "bits": [ 3877 ],
          "attributes": {
            "hdlname": "atbs_core_0 next_overflow_led",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4761.8-4761.25"
          }
        },
        "atbs_core_0.next_select_enable_write": {
          "hide_name": 0,
          "bits": [ 3795 ],
          "attributes": {
            "hdlname": "atbs_core_0 next_select_enable_write",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4763.8-4763.32"
          }
        },
        "atbs_core_0.next_state": {
          "hide_name": 0,
          "bits": [ 4225, 4226, 4227 ],
          "attributes": {
            "hdlname": "atbs_core_0 next_state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4759.14-4759.24"
          }
        },
        "atbs_core_0.next_tbs_decreasing_en": {
          "hide_name": 0,
          "bits": [ 4248 ],
          "attributes": {
            "hdlname": "atbs_core_0 next_tbs_decreasing_en",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4668.8-4668.30"
          }
        },
        "atbs_core_0.next_tbs_increasing_en": {
          "hide_name": 0,
          "bits": [ 4250 ],
          "attributes": {
            "hdlname": "atbs_core_0 next_tbs_increasing_en",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4667.8-4667.30"
          }
        },
        "atbs_core_0.next_underflow_led": {
          "hide_name": 0,
          "bits": [ 3879 ],
          "attributes": {
            "hdlname": "atbs_core_0 next_underflow_led",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4762.8-4762.26"
          }
        },
        "atbs_core_0.overflow_led": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "hdlname": "atbs_core_0 overflow_led",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4768.8-4768.20"
          }
        },
        "atbs_core_0.overflow_led_o": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "hdlname": "atbs_core_0 overflow_led_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4622.11-4622.25"
          }
        },
        "atbs_core_0.overflow_strb": {
          "hide_name": 0,
          "bits": [ 3984 ],
          "attributes": {
            "hdlname": "atbs_core_0 overflow_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4707.8-4707.21"
          }
        },
        "atbs_core_0.pause_detection_strb": {
          "hide_name": 0,
          "bits": [ 4283 ],
          "attributes": {
            "hdlname": "atbs_core_0 pause_detection_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4664.8-4664.28"
          }
        },
        "atbs_core_0.read_strb": {
          "hide_name": 0,
          "bits": [ 3496 ],
          "attributes": {
            "hdlname": "atbs_core_0 read_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4714.8-4714.17"
          }
        },
        "atbs_core_0.reset_delta_steps_strb": {
          "hide_name": 0,
          "bits": [ 4056 ],
          "attributes": {
            "hdlname": "atbs_core_0 reset_delta_steps_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4675.8-4675.30"
          }
        },
        "atbs_core_0.reset_entity": {
          "hide_name": 0,
          "bits": [ 3334 ],
          "attributes": {
            "hdlname": "atbs_core_0 reset_entity",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4630.8-4630.20"
          }
        },
        "atbs_core_0.reset_i": {
          "hide_name": 0,
          "bits": [ 3301 ],
          "attributes": {
            "hdlname": "atbs_core_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4628.8-4628.15"
          }
        },
        "atbs_core_0.reset_main_counter_strb": {
          "hide_name": 0,
          "bits": [ 4219 ],
          "attributes": {
            "hdlname": "atbs_core_0 reset_main_counter_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4757.8-4757.31"
          }
        },
        "atbs_core_0.reset_sync": {
          "hide_name": 0,
          "bits": [ 4198 ],
          "attributes": {
            "hdlname": "atbs_core_0 reset_sync",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4629.8-4629.18"
          }
        },
        "atbs_core_0.reset_time_measurement": {
          "hide_name": 0,
          "bits": [ 4218 ],
          "attributes": {
            "hdlname": "atbs_core_0 reset_time_measurement",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4705.8-4705.30"
          }
        },
        "atbs_core_0.reset_time_measurement_strb": {
          "hide_name": 0,
          "bits": [ 4056 ],
          "attributes": {
            "hdlname": "atbs_core_0 reset_time_measurement_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4706.8-4706.35"
          }
        },
        "atbs_core_0.sc_noc_generator_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2941.11-2941.18"
          }
        },
        "atbs_core_0.sc_noc_generator_0.enable_i": {
          "hide_name": 0,
          "bits": [ 4082 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0 enable_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2943.11-2943.19"
          }
        },
        "atbs_core_0.sc_noc_generator_0.reset_i": {
          "hide_name": 0,
          "bits": [ 3334 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2942.11-2942.18"
          }
        },
        "atbs_core_0.sc_noc_generator_uart": {
          "hide_name": 0,
          "bits": [ 3806 ],
          "attributes": {
            "hdlname": "atbs_core_0 sc_noc_generator_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4731.8-4731.29"
          }
        },
        "atbs_core_0.select_enable_write": {
          "hide_name": 0,
          "bits": [ 3797 ],
          "attributes": {
            "hdlname": "atbs_core_0 select_enable_write",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4711.8-4711.27"
          }
        },
        "atbs_core_0.select_tbs_delta_steps": {
          "hide_name": 0,
          "bits": [ 4276 ],
          "attributes": {
            "hdlname": "atbs_core_0 select_tbs_delta_steps",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4785.8-4785.30"
          }
        },
        "atbs_core_0.select_tbs_delta_steps_d": {
          "hide_name": 0,
          "bits": [ 4165 ],
          "attributes": {
            "hdlname": "atbs_core_0 select_tbs_delta_steps_d",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4641.8-4641.32"
          }
        },
        "atbs_core_0.select_tbs_delta_steps_debounced": {
          "hide_name": 0,
          "bits": [ 3548 ],
          "attributes": {
            "hdlname": "atbs_core_0 select_tbs_delta_steps_debounced",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4637.8-4637.40"
          }
        },
        "atbs_core_0.select_tbs_delta_steps_edge_f": {
          "hide_name": 0,
          "bits": [ 4167 ],
          "attributes": {
            "hdlname": "atbs_core_0 select_tbs_delta_steps_edge_f",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4648.8-4648.37"
          }
        },
        "atbs_core_0.select_tbs_delta_steps_edge_r": {
          "hide_name": 0,
          "bits": [ 4169 ],
          "attributes": {
            "hdlname": "atbs_core_0 select_tbs_delta_steps_edge_r",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4649.8-4649.37"
          }
        },
        "atbs_core_0.select_tbs_delta_steps_i": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "hdlname": "atbs_core_0 select_tbs_delta_steps_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4610.11-4610.35"
          }
        },
        "atbs_core_0.select_tbs_delta_steps_uart": {
          "hide_name": 0,
          "bits": [ 3892 ],
          "attributes": {
            "hdlname": "atbs_core_0 select_tbs_delta_steps_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4786.8-4786.35"
          }
        },
        "atbs_core_0.signal_select_in_d": {
          "hide_name": 0,
          "bits": [ 4160 ],
          "attributes": {
            "hdlname": "atbs_core_0 signal_select_in_d",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4640.8-4640.26"
          }
        },
        "atbs_core_0.signal_select_in_debounced": {
          "hide_name": 0,
          "bits": [ 3564 ],
          "attributes": {
            "hdlname": "atbs_core_0 signal_select_in_debounced",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4635.8-4635.34"
          }
        },
        "atbs_core_0.signal_select_in_edge_f": {
          "hide_name": 0,
          "bits": [ 4162 ],
          "attributes": {
            "hdlname": "atbs_core_0 signal_select_in_edge_f",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4650.8-4650.31"
          }
        },
        "atbs_core_0.signal_select_in_edge_r": {
          "hide_name": 0,
          "bits": [ 4164 ],
          "attributes": {
            "hdlname": "atbs_core_0 signal_select_in_edge_r",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4651.8-4651.31"
          }
        },
        "atbs_core_0.signal_select_in_i": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "atbs_core_0 signal_select_in_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4608.11-4608.29"
          }
        },
        "atbs_core_0.spike": {
          "hide_name": 0,
          "bits": [ 4278 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4661.8-4661.13"
          }
        },
        "atbs_core_0.spike_detector_0.change_lower_strb_i": {
          "hide_name": 0,
          "bits": [ 3991 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 change_lower_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4206.11-4206.30"
          }
        },
        "atbs_core_0.spike_detector_0.change_upper_strb_i": {
          "hide_name": 0,
          "bits": [ 3989 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 change_upper_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4205.11-4205.30"
          }
        },
        "atbs_core_0.spike_detector_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4200.11-4200.18"
          }
        },
        "atbs_core_0.spike_detector_0.comp_lower_i": {
          "hide_name": 0,
          "bits": [ 5644 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 comp_lower_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4204.11-4204.23"
          }
        },
        "atbs_core_0.spike_detector_0.comp_upper_i": {
          "hide_name": 0,
          "bits": [ 5638 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 comp_upper_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4203.11-4203.23"
          }
        },
        "atbs_core_0.spike_detector_0.decreasing_en_i": {
          "hide_name": 0,
          "bits": [ 4287 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 decreasing_en_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4210.11-4210.26"
          }
        },
        "atbs_core_0.spike_detector_0.detection_en_i": {
          "hide_name": 0,
          "bits": [ 3794 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 detection_en_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4202.11-4202.25"
          }
        },
        "atbs_core_0.spike_detector_0.hold_spike": {
          "hide_name": 0,
          "bits": [ 5646 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 hold_spike",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4215.8-4215.18"
          }
        },
        "atbs_core_0.spike_detector_0.increasing_en_i": {
          "hide_name": 0,
          "bits": [ 4285 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 increasing_en_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4209.11-4209.26"
          }
        },
        "atbs_core_0.spike_detector_0.is_changing": {
          "hide_name": 0,
          "bits": [ 5643 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 is_changing",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4223.8-4223.19"
          }
        },
        "atbs_core_0.spike_detector_0.is_changing_f_edge": {
          "hide_name": 0,
          "bits": [ 3986 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 is_changing_f_edge",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4225.8-4225.26"
          }
        },
        "atbs_core_0.spike_detector_0.lock_detection": {
          "hide_name": 0,
          "bits": [ 3481 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 lock_detection",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4217.8-4217.22"
          }
        },
        "atbs_core_0.spike_detector_0.lower_is_changing": {
          "hide_name": 0,
          "bits": [ 3487 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 lower_is_changing",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4221.8-4221.25"
          }
        },
        "atbs_core_0.spike_detector_0.n1198_o": {
          "hide_name": 0,
          "bits": [ 5636 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1198_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4226.8-4226.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1199_o": {
          "hide_name": 0,
          "bits": [ 5637 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1199_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4227.8-4227.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1200_o": {
          "hide_name": 0,
          "bits": [ 5639 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1200_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4228.8-4228.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1201_o": {
          "hide_name": 0,
          "bits": [ 5640 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1201_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4229.8-4229.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1202_o": {
          "hide_name": 0,
          "bits": [ 5641 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1202_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4230.8-4230.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1204_o": {
          "hide_name": 0,
          "bits": [ 5647 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1204_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4231.8-4231.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1207_o": {
          "hide_name": 0,
          "bits": [ 5648 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1207_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4232.8-4232.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1209_o": {
          "hide_name": 0,
          "bits": [ 5649 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1209_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4233.8-4233.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1211_o": {
          "hide_name": 0,
          "bits": [ 5650 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1211_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4234.8-4234.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1212_o": {
          "hide_name": 0,
          "bits": [ 5651 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1212_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4235.8-4235.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1214_o": {
          "hide_name": 0,
          "bits": [ 3642 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1214_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4236.8-4236.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1220_o": {
          "hide_name": 0,
          "bits": [ 3479 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1220_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4237.8-4237.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1236_o": {
          "hide_name": 0,
          "bits": [ 5653 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1236_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4238.8-4238.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1238_o": {
          "hide_name": 0,
          "bits": [ 3482 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1238_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4239.8-4239.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1242_o": {
          "hide_name": 0,
          "bits": [ 5654 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1242_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4240.8-4240.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1244_o": {
          "hide_name": 0,
          "bits": [ 3485 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1244_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4241.8-4241.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1246_o": {
          "hide_name": 0,
          "bits": [ 5645 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1246_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4242.8-4242.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1247_o": {
          "hide_name": 0,
          "bits": [ 5642 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1247_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4243.8-4243.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1248_o": {
          "hide_name": 0,
          "bits": [ 3986 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1248_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4244.8-4244.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1250_o": {
          "hide_name": 0,
          "bits": [ 3987 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1250_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4245.8-4245.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1252_o": {
          "hide_name": 0,
          "bits": [ 5652 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1252_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4246.8-4246.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1254_o": {
          "hide_name": 0,
          "bits": [ 4278 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1254_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4247.8-4247.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1255_o": {
          "hide_name": 0,
          "bits": [ 4278 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1255_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4248.8-4248.15"
          }
        },
        "atbs_core_0.spike_detector_0.n1256_q": {
          "hide_name": 0,
          "bits": [ 5646 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1256_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4249.7-4249.14"
          }
        },
        "atbs_core_0.spike_detector_0.n1257_q": {
          "hide_name": 0,
          "bits": [ 3481 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1257_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4250.7-4250.14"
          }
        },
        "atbs_core_0.spike_detector_0.n1258_q": {
          "hide_name": 0,
          "bits": [ 3484 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1258_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4251.7-4251.14"
          }
        },
        "atbs_core_0.spike_detector_0.n1259_q": {
          "hide_name": 0,
          "bits": [ 3487 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1259_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4252.7-4252.14"
          }
        },
        "atbs_core_0.spike_detector_0.n1260_q": {
          "hide_name": 0,
          "bits": [ 5643 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 n1260_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4253.7-4253.14"
          }
        },
        "atbs_core_0.spike_detector_0.next_is_changing": {
          "hide_name": 0,
          "bits": [ 5645 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 next_is_changing",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4224.8-4224.24"
          }
        },
        "atbs_core_0.spike_detector_0.next_lock_detection": {
          "hide_name": 0,
          "bits": [ 5652 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 next_lock_detection",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4218.8-4218.27"
          }
        },
        "atbs_core_0.spike_detector_0.next_lower_is_changing": {
          "hide_name": 0,
          "bits": [ 3485 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 next_lower_is_changing",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4222.8-4222.30"
          }
        },
        "atbs_core_0.spike_detector_0.next_upper_is_changing": {
          "hide_name": 0,
          "bits": [ 3482 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 next_upper_is_changing",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4220.8-4220.30"
          }
        },
        "atbs_core_0.spike_detector_0.pause_detection_strb_i": {
          "hide_name": 0,
          "bits": [ 4283 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 pause_detection_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4211.11-4211.33"
          }
        },
        "atbs_core_0.spike_detector_0.reset_i": {
          "hide_name": 0,
          "bits": [ 3334 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4201.11-4201.18"
          }
        },
        "atbs_core_0.spike_detector_0.spike": {
          "hide_name": 0,
          "bits": [ 5651 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 spike",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4214.8-4214.13"
          }
        },
        "atbs_core_0.spike_detector_0.spike_o": {
          "hide_name": 0,
          "bits": [ 4278 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 spike_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4212.11-4212.18"
          }
        },
        "atbs_core_0.spike_detector_0.spike_strb": {
          "hide_name": 0,
          "bits": [ 3642 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 spike_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4216.8-4216.18"
          }
        },
        "atbs_core_0.spike_detector_0.spike_strb_o": {
          "hide_name": 0,
          "bits": [ 3642 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 spike_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4213.11-4213.23"
          }
        },
        "atbs_core_0.spike_detector_0.stopped_changing_lower_strb_i": {
          "hide_name": 0,
          "bits": [ 3990 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 stopped_changing_lower_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4208.11-4208.40"
          }
        },
        "atbs_core_0.spike_detector_0.stopped_changing_upper_strb_i": {
          "hide_name": 0,
          "bits": [ 3988 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 stopped_changing_upper_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4207.11-4207.40"
          }
        },
        "atbs_core_0.spike_detector_0.upper_is_changing": {
          "hide_name": 0,
          "bits": [ 3484 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0 upper_is_changing",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4219.8-4219.25"
          }
        },
        "atbs_core_0.spike_detector_0_spike_o": {
          "hide_name": 0,
          "bits": [ 4278 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0_spike_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4840.8-4840.32"
          }
        },
        "atbs_core_0.spike_detector_0_spike_strb_o": {
          "hide_name": 0,
          "bits": [ 3642 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_detector_0_spike_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4841.8-4841.37"
          }
        },
        "atbs_core_0.spike_encoder_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2793.11-2793.18"
          }
        },
        "atbs_core_0.spike_encoder_0.curr_time_i": {
          "hide_name": 0,
          "bits": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 curr_time_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2798.18-2798.29"
          }
        },
        "atbs_core_0.spike_encoder_0.delayed_spike": {
          "hide_name": 0,
          "bits": [ 5657 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 delayed_spike",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2807.8-2807.21"
          }
        },
        "atbs_core_0.spike_encoder_0.delayed_spike_strb": {
          "hide_name": 0,
          "bits": [ 5656 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 delayed_spike_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2805.8-2805.26"
          }
        },
        "atbs_core_0.spike_encoder_0.encoded_spike": {
          "hide_name": 0,
          "bits": [ 3433, 3434, 3435, 3436, 3437, 3438, 3439, 3440, 3441, 3442, 3443, 3444, 3445, 3446, 3447, 3448, 3449, 3450, 3451 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 encoded_spike",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2801.15-2801.28"
          }
        },
        "atbs_core_0.spike_encoder_0.encoded_spike_o": {
          "hide_name": 0,
          "bits": [ 3433, 3434, 3435, 3436, 3437, 3438, 3439, 3440, 3441, 3442, 3443, 3444, 3445, 3446, 3447, 3448, 3449, 3450, 3451 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 encoded_spike_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2799.18-2799.33"
          }
        },
        "atbs_core_0.spike_encoder_0.encoded_spike_strb": {
          "hide_name": 0,
          "bits": [ 4288 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 encoded_spike_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2803.8-2803.26"
          }
        },
        "atbs_core_0.spike_encoder_0.encoded_spike_strb_o": {
          "hide_name": 0,
          "bits": [ 4288 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 encoded_spike_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2800.11-2800.31"
          }
        },
        "atbs_core_0.spike_encoder_0.n1839_o": {
          "hide_name": 0,
          "bits": [ 5655 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 n1839_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2809.8-2809.15"
          }
        },
        "atbs_core_0.spike_encoder_0.n1842_o": {
          "hide_name": 0,
          "bits": [ 5660 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 n1842_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2810.8-2810.15"
          }
        },
        "atbs_core_0.spike_encoder_0.n1845_o": {
          "hide_name": 0,
          "bits": [ 5659 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 n1845_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2811.8-2811.15"
          }
        },
        "atbs_core_0.spike_encoder_0.n1847_o": {
          "hide_name": 0,
          "bits": [ 3985 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 n1847_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2812.8-2812.15"
          }
        },
        "atbs_core_0.spike_encoder_0.n1848_o": {
          "hide_name": 0,
          "bits": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 n1848_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2813.15-2813.22"
          }
        },
        "atbs_core_0.spike_encoder_0.n1849_o": {
          "hide_name": 0,
          "bits": [ 5658 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 n1849_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2814.8-2814.15"
          }
        },
        "atbs_core_0.spike_encoder_0.n1850_o": {
          "hide_name": 0,
          "bits": [ 3017, 3018, 3019, 3020, 3021, 3022, 3023, 3024, 3025, 3026, 3027, 3028, 3029, 3030, 3031, 3032, 3033, 3034, 3035 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 n1850_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2815.15-2815.22"
          }
        },
        "atbs_core_0.spike_encoder_0.n1851_o": {
          "hide_name": 0,
          "bits": [ 5662, 5663, 5664, 5665, 5666, 5667, 5668, 5669, 5670, 5671, 5672, 5673, 5674, 5675, 5676, 5677, 5678, 5679, 5680 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 n1851_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2816.15-2816.22"
          }
        },
        "atbs_core_0.spike_encoder_0.n1852_o": {
          "hide_name": 0,
          "bits": [ 5681, 5682, 5683, 5684, 5685, 5686, 5687, 5688, 5689, 5690, 5691, 5692, 5693, 5694, 5695, 5696, 5697, 5698, 5699 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 n1852_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2817.15-2817.22"
          }
        },
        "atbs_core_0.spike_encoder_0.n1855_o": {
          "hide_name": 0,
          "bits": [ 5700 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 n1855_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2818.8-2818.15"
          }
        },
        "atbs_core_0.spike_encoder_0.n1858_o": {
          "hide_name": 0,
          "bits": [ 3459, 3460, 3461, 3462, 3463, 3464, 3465, 3466, 3467, 3468, 3469, 3470, 3471, 3472, 3473, 3474, 3475, 3476, 3477 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 n1858_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2819.15-2819.22"
          }
        },
        "atbs_core_0.spike_encoder_0.n1860_o": {
          "hide_name": 0,
          "bits": [ 5661 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 n1860_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2820.8-2820.15"
          }
        },
        "atbs_core_0.spike_encoder_0.n1865_q": {
          "hide_name": 0,
          "bits": [ 3433, 3434, 3435, 3436, 3437, 3438, 3439, 3440, 3441, 3442, 3443, 3444, 3445, 3446, 3447, 3448, 3449, 3450, 3451 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 n1865_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2821.14-2821.21"
          }
        },
        "atbs_core_0.spike_encoder_0.n1866_q": {
          "hide_name": 0,
          "bits": [ 4288 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 n1866_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2822.7-2822.14"
          }
        },
        "atbs_core_0.spike_encoder_0.n1867_q": {
          "hide_name": 0,
          "bits": [ 5656 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 n1867_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2823.7-2823.14"
          }
        },
        "atbs_core_0.spike_encoder_0.n1868_q": {
          "hide_name": 0,
          "bits": [ 5657 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 n1868_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2824.7-2824.14"
          }
        },
        "atbs_core_0.spike_encoder_0.next_delayed_spike": {
          "hide_name": 0,
          "bits": [ 5659 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 next_delayed_spike",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2808.8-2808.26"
          }
        },
        "atbs_core_0.spike_encoder_0.next_delayed_spike_strb": {
          "hide_name": 0,
          "bits": [ 5660 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 next_delayed_spike_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2806.8-2806.31"
          }
        },
        "atbs_core_0.spike_encoder_0.next_encoded_spike": {
          "hide_name": 0,
          "bits": [ 3459, 3460, 3461, 3462, 3463, 3464, 3465, 3466, 3467, 3468, 3469, 3470, 3471, 3472, 3473, 3474, 3475, 3476, 3477 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 next_encoded_spike",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2802.15-2802.33"
          }
        },
        "atbs_core_0.spike_encoder_0.next_encoded_spike_strb": {
          "hide_name": 0,
          "bits": [ 5661 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 next_encoded_spike_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2804.8-2804.31"
          }
        },
        "atbs_core_0.spike_encoder_0.overflow_strb_i": {
          "hide_name": 0,
          "bits": [ 3984 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 overflow_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2797.11-2797.26"
          }
        },
        "atbs_core_0.spike_encoder_0.reset_i": {
          "hide_name": 0,
          "bits": [ 3334 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2794.11-2794.18"
          }
        },
        "atbs_core_0.spike_encoder_0.spike_i": {
          "hide_name": 0,
          "bits": [ 4278 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 spike_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2795.11-2795.18"
          }
        },
        "atbs_core_0.spike_encoder_0.spike_strb_i": {
          "hide_name": 0,
          "bits": [ 3642 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0 spike_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2796.11-2796.23"
          }
        },
        "atbs_core_0.spike_encoder_0_encoded_spike_o": {
          "hide_name": 0,
          "bits": [ 3433, 3434, 3435, 3436, 3437, 3438, 3439, 3440, 3441, 3442, 3443, 3444, 3445, 3446, 3447, 3448, 3449, 3450, 3451 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0_encoded_spike_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4893.15-4893.46"
          }
        },
        "atbs_core_0.spike_encoder_0_encoded_spike_strb_o": {
          "hide_name": 0,
          "bits": [ 4288 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_encoder_0_encoded_spike_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4894.8-4894.44"
          }
        },
        "atbs_core_0.spike_memory_0.a_data": {
          "hide_name": 0,
          "bits": [ 3335, 3336, 3337, 3338, 3339, 3340, 3341, 3342, 3343, 3344, 3345, 3346, 3347, 3348, 3349, 3350, 3351, 3352, 3353 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 a_data",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2544.15-2544.21"
          }
        },
        "atbs_core_0.spike_memory_0.a_data_i": {
          "hide_name": 0,
          "bits": [ 3433, 3434, 3435, 3436, 3437, 3438, 3439, 3440, 3441, 3442, 3443, 3444, 3445, 3446, 3447, 3448, 3449, 3450, 3451 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 a_data_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2527.18-2527.26"
          }
        },
        "atbs_core_0.spike_memory_0.b_data": {
          "hide_name": 0,
          "bits": [ 3488, 3489, 3490, 3491, 3492, 3493, 3494, 3495, 5628, 5629, 5630, 5631, 5632, 5633, 5634, 5635, 5625, 5626, 5627 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 b_data",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2546.15-2546.21"
          }
        },
        "atbs_core_0.spike_memory_0.b_data_o": {
          "hide_name": 0,
          "bits": [ 3488, 3489, 3490, 3491, 3492, 3493, 3494, 3495, 5628, 5629, 5630, 5631, 5632, 5633, 5634, 5635, 5625, 5626, 5627 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 b_data_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2531.18-2531.26"
          }
        },
        "atbs_core_0.spike_memory_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2524.11-2524.18"
          }
        },
        "atbs_core_0.spike_memory_0.enable_read_i": {
          "hide_name": 0,
          "bits": [ 3800 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 enable_read_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2528.11-2528.24"
          }
        },
        "atbs_core_0.spike_memory_0.enable_write_i": {
          "hide_name": 0,
          "bits": [ 4289 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 enable_write_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2526.11-2526.25"
          }
        },
        "atbs_core_0.spike_memory_0.fifo_empty": {
          "hide_name": 0,
          "bits": [ 4071 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 fifo_empty",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2548.8-2548.18"
          }
        },
        "atbs_core_0.spike_memory_0.fifo_empty_o": {
          "hide_name": 0,
          "bits": [ 4071 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 fifo_empty_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2533.11-2533.23"
          }
        },
        "atbs_core_0.spike_memory_0.fifo_fill_count": {
          "hide_name": 0,
          "bits": [ 127, 128 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 fifo_fill_count",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2540.14-2540.29"
          }
        },
        "atbs_core_0.spike_memory_0.fifo_full": {
          "hide_name": 0,
          "bits": [ 4092 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 fifo_full",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2549.8-2549.17"
          }
        },
        "atbs_core_0.spike_memory_0.fifo_full_o": {
          "hide_name": 0,
          "bits": [ 4092 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 fifo_full_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2532.11-2532.22"
          }
        },
        "atbs_core_0.spike_memory_0.head": {
          "hide_name": 0,
          "bits": [ 3036, 3037 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 head",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2536.14-2536.18"
          }
        },
        "atbs_core_0.spike_memory_0.n1898_o": {
          "hide_name": 0,
          "bits": [ 5701 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1898_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2554.8-2554.15"
          }
        },
        "atbs_core_0.spike_memory_0.n1899_o": {
          "hide_name": 0,
          "bits": [ 3431 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1899_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2555.8-2555.15"
          }
        },
        "atbs_core_0.spike_memory_0.n1901_o": {
          "hide_name": 0,
          "bits": [ 3042, 3043 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1901_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2556.14-2556.21"
          }
        },
        "atbs_core_0.spike_memory_0.n1905_o": {
          "hide_name": 0,
          "bits": [ 5729 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1905_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2558.8-2558.15"
          }
        },
        "atbs_core_0.spike_memory_0.n1910_o": {
          "hide_name": 0,
          "bits": [ 5702 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1910_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2560.8-2560.15"
          }
        },
        "atbs_core_0.spike_memory_0.n1911_o": {
          "hide_name": 0,
          "bits": [ 5703 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1911_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2561.8-2561.15"
          }
        },
        "atbs_core_0.spike_memory_0.n1912_o": {
          "hide_name": 0,
          "bits": [ 3458 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1912_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2562.8-2562.15"
          }
        },
        "atbs_core_0.spike_memory_0.n1913_o": {
          "hide_name": 0,
          "bits": [ 5704 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1913_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2563.8-2563.15"
          }
        },
        "atbs_core_0.spike_memory_0.n1914_o": {
          "hide_name": 0,
          "bits": [ 3432 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1914_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2564.8-2564.15"
          }
        },
        "atbs_core_0.spike_memory_0.n1916_o": {
          "hide_name": 0,
          "bits": [ 3050, 3051 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1916_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2565.14-2565.21"
          }
        },
        "atbs_core_0.spike_memory_0.n1920_o": {
          "hide_name": 0,
          "bits": [ 5706 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1920_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2567.8-2567.15"
          }
        },
        "atbs_core_0.spike_memory_0.n1923_o": {
          "hide_name": 0,
          "bits": [ 5732, 5733, 5734 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1923_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2568.14-2568.21"
          }
        },
        "atbs_core_0.spike_memory_0.n1925_o": {
          "hide_name": 0,
          "bits": [ 3457 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1925_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2569.8-2569.15"
          }
        },
        "atbs_core_0.spike_memory_0.n1926_o": {
          "hide_name": 0,
          "bits": [ 3456 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1926_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2570.8-2570.15"
          }
        },
        "atbs_core_0.spike_memory_0.n1927_o": {
          "hide_name": 0,
          "bits": [ "0", 3456, 3457 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1927_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2571.14-2571.21"
          }
        },
        "atbs_core_0.spike_memory_0.n1928_o": {
          "hide_name": 0,
          "bits": [ 3452, 3453, 3454 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1928_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2572.14-2572.21"
          }
        },
        "atbs_core_0.spike_memory_0.n1930_o": {
          "hide_name": 0,
          "bits": [ 127, 128 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1930_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2573.14-2573.21"
          }
        },
        "atbs_core_0.spike_memory_0.n1932_o": {
          "hide_name": 0,
          "bits": [ 127, 128 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1932_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2574.14-2574.21"
          }
        },
        "atbs_core_0.spike_memory_0.n1934_o": {
          "hide_name": 0,
          "bits": [ 127, 128 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1934_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2576.14-2576.21"
          }
        },
        "atbs_core_0.spike_memory_0.n1935_o": {
          "hide_name": 0,
          "bits": [ 127, 128 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1935_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2577.14-2577.21"
          }
        },
        "atbs_core_0.spike_memory_0.n1938_o": {
          "hide_name": 0,
          "bits": [ 5705 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1938_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2578.8-2578.15"
          }
        },
        "atbs_core_0.spike_memory_0.n1939_o": {
          "hide_name": 0,
          "bits": [ 4071 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1939_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2579.8-2579.15"
          }
        },
        "atbs_core_0.spike_memory_0.n1943_o": {
          "hide_name": 0,
          "bits": [ 3190 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1943_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2580.8-2580.15"
          }
        },
        "atbs_core_0.spike_memory_0.n1944_o": {
          "hide_name": 0,
          "bits": [ 4092 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1944_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2581.8-2581.15"
          }
        },
        "atbs_core_0.spike_memory_0.n1953_o": {
          "hide_name": 0,
          "bits": [ 3354, 3355, 3356, 3357, 3358, 3359, 3360, 3361, 3362, 3363, 3364, 3365, 3366, 3367, 3368, 3369, 3370, 3371, 3372 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1953_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2582.15-2582.22"
          }
        },
        "atbs_core_0.spike_memory_0.n1954_o": {
          "hide_name": 0,
          "bits": [ 3373, 3374, 3375, 3376, 3377, 3378, 3379, 3380, 3381, 3382, 3383, 3384, 3385, 3386, 3387, 3388, 3389, 3390, 3391 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1954_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2583.15-2583.22"
          }
        },
        "atbs_core_0.spike_memory_0.n1955_o": {
          "hide_name": 0,
          "bits": [ 3392, 3393, 3394, 3395, 3396, 3397, 3398, 3399, 3400, 3401, 3402, 3403, 3404, 3405, 3406, 3407, 3408, 3409, 3410 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1955_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2584.15-2584.22"
          }
        },
        "atbs_core_0.spike_memory_0.n1956_o": {
          "hide_name": 0,
          "bits": [ 3335, 3336, 3337, 3338, 3339, 3340, 3341, 3342, 3343, 3344, 3345, 3346, 3347, 3348, 3349, 3350, 3351, 3352, 3353, 3354, 3355, 3356, 3357, 3358, 3359, 3360, 3361, 3362, 3363, 3364, 3365, 3366, 3367, 3368, 3369, 3370, 3371, 3372, 3373, 3374, 3375, 3376, 3377, 3378, 3379, 3380, 3381, 3382, 3383, 3384, 3385, 3386, 3387, 3388, 3389, 3390, 3391, 3392, 3393, 3394, 3395, 3396, 3397, 3398, 3399, 3400, 3401, 3402, 3403, 3404, 3405, 3406, 3407, 3408, 3409, 3410 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1956_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2585.15-2585.22"
          }
        },
        "atbs_core_0.spike_memory_0.n1964_o": {
          "hide_name": 0,
          "bits": [ 5709 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1964_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2587.8-2587.15"
          }
        },
        "atbs_core_0.spike_memory_0.n1966_o": {
          "hide_name": 0,
          "bits": [ 5708 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1966_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2588.8-2588.15"
          }
        },
        "atbs_core_0.spike_memory_0.n1968_o": {
          "hide_name": 0,
          "bits": [ 5707 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1968_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2589.8-2589.15"
          }
        },
        "atbs_core_0.spike_memory_0.n1970_o": {
          "hide_name": 0,
          "bits": [ 3496 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1970_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2590.8-2590.15"
          }
        },
        "atbs_core_0.spike_memory_0.n1971_q": {
          "hide_name": 0,
          "bits": [ 3354, 3355, 3356, 3357, 3358, 3359, 3360, 3361, 3362, 3363, 3364, 3365, 3366, 3367, 3368, 3369, 3370, 3371, 3372, 3373, 3374, 3375, 3376, 3377, 3378, 3379, 3380, 3381, 3382, 3383, 3384, 3385, 3386, 3387, 3388, 3389, 3390, 3391, 3392, 3393, 3394, 3395, 3396, 3397, 3398, 3399, 3400, 3401, 3402, 3403, 3404, 3405, 3406, 3407, 3408, 3409, 3410, 3412, 3413, 3414, 3415, 3416, 3417, 3418, 3419, 3420, 3421, 3422, 3423, 3424, 3425, 3426, 3427, 3428, 3429, 3430 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1971_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2591.14-2591.21"
          }
        },
        "atbs_core_0.spike_memory_0.n1972_q": {
          "hide_name": 0,
          "bits": [ 3036, 3037 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1972_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2592.13-2592.20"
          }
        },
        "atbs_core_0.spike_memory_0.n1973_q": {
          "hide_name": 0,
          "bits": [ 3044, 3045 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1973_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2593.13-2593.20"
          }
        },
        "atbs_core_0.spike_memory_0.n1974_q": {
          "hide_name": 0,
          "bits": [ 3411 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1974_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2594.7-2594.14"
          }
        },
        "atbs_core_0.spike_memory_0.n1975_q": {
          "hide_name": 0,
          "bits": [ 3335, 3336, 3337, 3338, 3339, 3340, 3341, 3342, 3343, 3344, 3345, 3346, 3347, 3348, 3349, 3350, 3351, 3352, 3353 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1975_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2595.14-2595.21"
          }
        },
        "atbs_core_0.spike_memory_0.n1976_q": {
          "hide_name": 0,
          "bits": [ 3488, 3489, 3490, 3491, 3492, 3493, 3494, 3495, 5628, 5629, 5630, 5631, 5632, 5633, 5634, 5635, 5625, 5626, 5627 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1976_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2596.14-2596.21"
          }
        },
        "atbs_core_0.spike_memory_0.n1977_q": {
          "hide_name": 0,
          "bits": [ 5707, 5708, 5709, 3496 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1977_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2597.13-2597.20"
          }
        },
        "atbs_core_0.spike_memory_0.n1978_o": {
          "hide_name": 0,
          "bits": [ 5706, 5707, 5708, 5709 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1978_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2598.14-2598.21"
          }
        },
        "atbs_core_0.spike_memory_0.n1979_q": {
          "hide_name": 0,
          "bits": [ 3456, 3457, 3458 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1979_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2599.13-2599.20"
          }
        },
        "atbs_core_0.spike_memory_0.n1980_o": {
          "hide_name": 0,
          "bits": [ 3354, 3355, 3356, 3357, 3358, 3359, 3360, 3361, 3362, 3363, 3364, 3365, 3366, 3367, 3368, 3369, 3370, 3371, 3372 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1980_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2600.15-2600.22"
          }
        },
        "atbs_core_0.spike_memory_0.n1981_o": {
          "hide_name": 0,
          "bits": [ 3373, 3374, 3375, 3376, 3377, 3378, 3379, 3380, 3381, 3382, 3383, 3384, 3385, 3386, 3387, 3388, 3389, 3390, 3391 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1981_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2601.15-2601.22"
          }
        },
        "atbs_core_0.spike_memory_0.n1982_o": {
          "hide_name": 0,
          "bits": [ 3392, 3393, 3394, 3395, 3396, 3397, 3398, 3399, 3400, 3401, 3402, 3403, 3404, 3405, 3406, 3407, 3408, 3409, 3410 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1982_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2602.15-2602.22"
          }
        },
        "atbs_core_0.spike_memory_0.n1983_o": {
          "hide_name": 0,
          "bits": [ 3412, 3413, 3414, 3415, 3416, 3417, 3418, 3419, 3420, 3421, 3422, 3423, 3424, 3425, 3426, 3427, 3428, 3429, 3430 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1983_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2603.15-2603.22"
          }
        },
        "atbs_core_0.spike_memory_0.n1984_o": {
          "hide_name": 0,
          "bits": [ 127, 128 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1984_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2604.14-2604.21"
          }
        },
        "atbs_core_0.spike_memory_0.n1985_o": {
          "hide_name": 0,
          "bits": [ 5710, 5711, 5712, 5713, 5714, 5715, 5716, 5717, 5718, 5719, 5720, 5721, 5722, 5723, 5724, 5725, 5726, 5727, 5728 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 n1985_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2605.14-2605.21"
          }
        },
        "atbs_core_0.spike_memory_0.next_b_data": {
          "hide_name": 0,
          "bits": [ 5710, 5711, 5712, 5713, 5714, 5715, 5716, 5717, 5718, 5719, 5720, 5721, 5722, 5723, 5724, 5725, 5726, 5727, 5728 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 next_b_data",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2547.15-2547.26"
          }
        },
        "atbs_core_0.spike_memory_0.next_sync_read_strb": {
          "hide_name": 0,
          "bits": [ 5706, 5707, 5708, 5709 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 next_sync_read_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2551.14-2551.33"
          }
        },
        "atbs_core_0.spike_memory_0.next_tx_active": {
          "hide_name": 0,
          "bits": [ 3452, 3453, 3454 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 next_tx_active",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2553.14-2553.28"
          }
        },
        "atbs_core_0.spike_memory_0.read_strb": {
          "hide_name": 0,
          "bits": [ 5706 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 read_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2543.8-2543.17"
          }
        },
        "atbs_core_0.spike_memory_0.read_strb_o": {
          "hide_name": 0,
          "bits": [ 3496 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 read_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2530.11-2530.22"
          }
        },
        "atbs_core_0.spike_memory_0.reset_i": {
          "hide_name": 0,
          "bits": [ 3334 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2525.11-2525.18"
          }
        },
        "atbs_core_0.spike_memory_0.srg": {
          "hide_name": 0,
          "bits": [ 3354, 3355, 3356, 3357, 3358, 3359, 3360, 3361, 3362, 3363, 3364, 3365, 3366, 3367, 3368, 3369, 3370, 3371, 3372, 3373, 3374, 3375, 3376, 3377, 3378, 3379, 3380, 3381, 3382, 3383, 3384, 3385, 3386, 3387, 3388, 3389, 3390, 3391, 3392, 3393, 3394, 3395, 3396, 3397, 3398, 3399, 3400, 3401, 3402, 3403, 3404, 3405, 3406, 3407, 3408, 3409, 3410, 3412, 3413, 3414, 3415, 3416, 3417, 3418, 3419, 3420, 3421, 3422, 3423, 3424, 3425, 3426, 3427, 3428, 3429, 3430 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 srg",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2534.15-2534.18"
          }
        },
        "atbs_core_0.spike_memory_0.sync_read_strb": {
          "hide_name": 0,
          "bits": [ 5707, 5708, 5709, 3496 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 sync_read_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2550.14-2550.28"
          }
        },
        "atbs_core_0.spike_memory_0.tail": {
          "hide_name": 0,
          "bits": [ 3044, 3045 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 tail",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2538.14-2538.18"
          }
        },
        "atbs_core_0.spike_memory_0.tx_active": {
          "hide_name": 0,
          "bits": [ 3456, 3457, 3458 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 tx_active",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2552.14-2552.23"
          }
        },
        "atbs_core_0.spike_memory_0.tx_strb_i": {
          "hide_name": 0,
          "bits": [ 3540 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 tx_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2529.11-2529.20"
          }
        },
        "atbs_core_0.spike_memory_0.write_delayed_strb": {
          "hide_name": 0,
          "bits": [ 3411 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 write_delayed_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2542.8-2542.26"
          }
        },
        "atbs_core_0.spike_memory_0.write_strb": {
          "hide_name": 0,
          "bits": [ 5729 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0 write_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2541.8-2541.18"
          }
        },
        "atbs_core_0.spike_memory_0_b_data_o": {
          "hide_name": 0,
          "bits": [ 3488, 3489, 3490, 3491, 3492, 3493, 3494, 3495, 5628, 5629, 5630, 5631, 5632, 5633, 5634, 5635, 5625, 5626, 5627 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0_b_data_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4897.15-4897.38"
          }
        },
        "atbs_core_0.spike_memory_0_fifo_empty_o": {
          "hide_name": 0,
          "bits": [ 4071 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0_fifo_empty_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4899.8-4899.35"
          }
        },
        "atbs_core_0.spike_memory_0_fifo_full_o": {
          "hide_name": 0,
          "bits": [ 4092 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0_fifo_full_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4898.8-4898.34"
          }
        },
        "atbs_core_0.spike_memory_0_read_strb_o": {
          "hide_name": 0,
          "bits": [ 3496 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_memory_0_read_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4896.8-4896.34"
          }
        },
        "atbs_core_0.spike_strb": {
          "hide_name": 0,
          "bits": [ 3642 ],
          "attributes": {
            "hdlname": "atbs_core_0 spike_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4662.8-4662.18"
          }
        },
        "atbs_core_0.state": {
          "hide_name": 0,
          "bits": [ 4175, 4176, 4177 ],
          "attributes": {
            "hdlname": "atbs_core_0 state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4758.14-4758.19"
          }
        },
        "atbs_core_0.sync_chain_0.async_i": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_0 async_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4572.11-4572.18"
          }
        },
        "atbs_core_0.sync_chain_0.buf": {
          "hide_name": 0,
          "bits": [ 5735, 4198 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_0 buf",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4574.14-4574.18"
          }
        },
        "atbs_core_0.sync_chain_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4570.11-4570.18"
          }
        },
        "atbs_core_0.sync_chain_0.n1088_o": {
          "hide_name": 0,
          "bits": [ 5735 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_0 n1088_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4575.8-4575.15"
          }
        },
        "atbs_core_0.sync_chain_0.n1089_o": {
          "hide_name": 0,
          "bits": [ "1", 5735 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_0 n1089_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4576.14-4576.21"
          }
        },
        "atbs_core_0.sync_chain_0.n1091_o": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_0 n1091_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4577.14-4577.21"
          }
        },
        "atbs_core_0.sync_chain_0.n1094_o": {
          "hide_name": 0,
          "bits": [ 4198 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_0 n1094_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4578.8-4578.15"
          }
        },
        "atbs_core_0.sync_chain_0.n1095_q": {
          "hide_name": 0,
          "bits": [ 5735, 4198 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_0 n1095_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4579.13-4579.20"
          }
        },
        "atbs_core_0.sync_chain_0.sync_o": {
          "hide_name": 0,
          "bits": [ 4198 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_0 sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4573.11-4573.17"
          }
        },
        "atbs_core_0.sync_chain_0_sync_o": {
          "hide_name": 0,
          "bits": [ 4198 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_0_sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4789.8-4789.27"
          }
        },
        "atbs_core_0.sync_chain_1.async_i": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_1 async_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4361.17-4361.24"
          }
        },
        "atbs_core_0.sync_chain_1.buf": {
          "hide_name": 0,
          "bits": [ 5736, 5737, 5638, 5644 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_1 buf",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4363.14-4363.18"
          }
        },
        "atbs_core_0.sync_chain_1.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_1 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4359.11-4359.18"
          }
        },
        "atbs_core_0.sync_chain_1.n1180_o": {
          "hide_name": 0,
          "bits": [ 5736, 5737 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_1 n1180_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4364.14-4364.21"
          }
        },
        "atbs_core_0.sync_chain_1.n1181_o": {
          "hide_name": 0,
          "bits": [ 4, 5, 5736, 5737 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_1 n1181_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4365.14-4365.21"
          }
        },
        "atbs_core_0.sync_chain_1.n1183_o": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_1 n1183_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4366.14-4366.21"
          }
        },
        "atbs_core_0.sync_chain_1.n1186_o": {
          "hide_name": 0,
          "bits": [ 5638, 5644 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_1 n1186_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4367.14-4367.21"
          }
        },
        "atbs_core_0.sync_chain_1.n1187_q": {
          "hide_name": 0,
          "bits": [ 5736, 5737, 5638, 5644 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_1 n1187_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4368.13-4368.20"
          }
        },
        "atbs_core_0.sync_chain_1.reset_i": {
          "hide_name": 0,
          "bits": [ 3301 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_1 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4360.11-4360.18"
          }
        },
        "atbs_core_0.sync_chain_1.sync_o": {
          "hide_name": 0,
          "bits": [ 5638, 5644 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_1 sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4362.17-4362.23"
          }
        },
        "atbs_core_0.sync_chain_1_sync_o": {
          "hide_name": 0,
          "bits": [ 5638, 5644 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_1_sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4836.14-4836.33"
          }
        },
        "atbs_core_0.sync_chain_2.async_i": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_2 async_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4572.11-4572.18"
          }
        },
        "atbs_core_0.sync_chain_2.buf": {
          "hide_name": 0,
          "bits": [ 5738, 4143 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_2 buf",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4574.14-4574.18"
          }
        },
        "atbs_core_0.sync_chain_2.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_2 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4570.11-4570.18"
          }
        },
        "atbs_core_0.sync_chain_2.n1088_o": {
          "hide_name": 0,
          "bits": [ 5738 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_2 n1088_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4575.8-4575.15"
          }
        },
        "atbs_core_0.sync_chain_2.n1089_o": {
          "hide_name": 0,
          "bits": [ 6, 5738 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_2 n1089_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4576.14-4576.21"
          }
        },
        "atbs_core_0.sync_chain_2.n1091_o": {
          "hide_name": 0,
          "bits": [ "0", "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_2 n1091_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4577.14-4577.21"
          }
        },
        "atbs_core_0.sync_chain_2.n1094_o": {
          "hide_name": 0,
          "bits": [ 4143 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_2 n1094_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4578.8-4578.15"
          }
        },
        "atbs_core_0.sync_chain_2.n1095_q": {
          "hide_name": 0,
          "bits": [ 5738, 4143 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_2 n1095_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4579.13-4579.20"
          }
        },
        "atbs_core_0.sync_chain_2.reset_i": {
          "hide_name": 0,
          "bits": [ 3301 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_2 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4571.11-4571.18"
          }
        },
        "atbs_core_0.sync_chain_2.sync_o": {
          "hide_name": 0,
          "bits": [ 4143 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_2 sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4573.11-4573.17"
          }
        },
        "atbs_core_0.sync_chain_2_sync_o": {
          "hide_name": 0,
          "bits": [ 4143 ],
          "attributes": {
            "hdlname": "atbs_core_0 sync_chain_2_sync_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4796.8-4796.27"
          }
        },
        "atbs_core_0.tbs_decreasing_en": {
          "hide_name": 0,
          "bits": [ 4249 ],
          "attributes": {
            "hdlname": "atbs_core_0 tbs_decreasing_en",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4670.8-4670.25"
          }
        },
        "atbs_core_0.tbs_delta_steps_lower": {
          "hide_name": 0,
          "bits": [ 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640 ],
          "attributes": {
            "hdlname": "atbs_core_0 tbs_delta_steps_lower",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4674.14-4674.35"
          }
        },
        "atbs_core_0.tbs_delta_steps_upper": {
          "hide_name": 0,
          "bits": [ 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640 ],
          "attributes": {
            "hdlname": "atbs_core_0 tbs_delta_steps_upper",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4673.14-4673.35"
          }
        },
        "atbs_core_0.tbs_increasing_en": {
          "hide_name": 0,
          "bits": [ 4251 ],
          "attributes": {
            "hdlname": "atbs_core_0 tbs_increasing_en",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4669.8-4669.25"
          }
        },
        "atbs_core_0.tbs_virtual_delta_steps_adj_uart": {
          "hide_name": 0,
          "bits": [ 3832, 3833, 3834, 3835, 3836, 3837, 3838, 3839 ],
          "attributes": {
            "hdlname": "atbs_core_0 tbs_virtual_delta_steps_adj_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4746.14-4746.46"
          }
        },
        "atbs_core_0.tbs_virtual_delta_steps_uart": {
          "hide_name": 0,
          "bits": [ 3822 ],
          "attributes": {
            "hdlname": "atbs_core_0 tbs_virtual_delta_steps_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4743.8-4743.36"
          }
        },
        "atbs_core_0.time_measurement_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 time_measurement_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2894.11-2894.18"
          }
        },
        "atbs_core_0.time_measurement_0.counter_value": {
          "hide_name": 0,
          "bits": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232 ],
          "attributes": {
            "hdlname": "atbs_core_0 time_measurement_0 counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2898.15-2898.28"
          }
        },
        "atbs_core_0.time_measurement_0.curr_time_o": {
          "hide_name": 0,
          "bits": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232 ],
          "attributes": {
            "hdlname": "atbs_core_0 time_measurement_0 curr_time_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2897.18-2897.29"
          }
        },
        "atbs_core_0.time_measurement_0.n1809_o": {
          "hide_name": 0,
          "bits": [ 5739 ],
          "attributes": {
            "hdlname": "atbs_core_0 time_measurement_0 n1809_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2902.8-2902.15"
          }
        },
        "atbs_core_0.time_measurement_0.n1811_o": {
          "hide_name": 0,
          "bits": [ 3092, 3093, 3094, 3095, 3096, 3097, 3098, 3099, 3100, 3101, 3102, 3103, 3104, 3105, 3106, 3107, 3108, 3109 ],
          "attributes": {
            "hdlname": "atbs_core_0 time_measurement_0 n1811_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2903.15-2903.22"
          }
        },
        "atbs_core_0.time_measurement_0.n1813_o": {
          "hide_name": 0,
          "bits": [ 5741, 5742, 5743, 5744, 5745, 5746, 5747, 5748, 5749, 5750, 5751, 5752, 5753, 5754, 5755, 5756, 5757, 5758 ],
          "attributes": {
            "hdlname": "atbs_core_0 time_measurement_0 n1813_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2904.15-2904.22"
          }
        },
        "atbs_core_0.time_measurement_0.n1816_o": {
          "hide_name": 0,
          "bits": [ 5740 ],
          "attributes": {
            "hdlname": "atbs_core_0 time_measurement_0 n1816_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2905.8-2905.15"
          }
        },
        "atbs_core_0.time_measurement_0.n1818_q": {
          "hide_name": 0,
          "bits": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232 ],
          "attributes": {
            "hdlname": "atbs_core_0 time_measurement_0 n1818_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2906.14-2906.21"
          }
        },
        "atbs_core_0.time_measurement_0.n1819_q": {
          "hide_name": 0,
          "bits": [ 3984 ],
          "attributes": {
            "hdlname": "atbs_core_0 time_measurement_0 n1819_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2907.7-2907.14"
          }
        },
        "atbs_core_0.time_measurement_0.next_counter_value": {
          "hide_name": 0,
          "bits": [ 5741, 5742, 5743, 5744, 5745, 5746, 5747, 5748, 5749, 5750, 5751, 5752, 5753, 5754, 5755, 5756, 5757, 5758 ],
          "attributes": {
            "hdlname": "atbs_core_0 time_measurement_0 next_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2899.15-2899.33"
          }
        },
        "atbs_core_0.time_measurement_0.next_overflow_strb": {
          "hide_name": 0,
          "bits": [ 5740 ],
          "attributes": {
            "hdlname": "atbs_core_0 time_measurement_0 next_overflow_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2901.8-2901.26"
          }
        },
        "atbs_core_0.time_measurement_0.overflow_strb": {
          "hide_name": 0,
          "bits": [ 3984 ],
          "attributes": {
            "hdlname": "atbs_core_0 time_measurement_0 overflow_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2900.8-2900.21"
          }
        },
        "atbs_core_0.time_measurement_0.overflow_strb_o": {
          "hide_name": 0,
          "bits": [ 3984 ],
          "attributes": {
            "hdlname": "atbs_core_0 time_measurement_0 overflow_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2896.11-2896.26"
          }
        },
        "atbs_core_0.time_measurement_0.reset_i": {
          "hide_name": 0,
          "bits": [ 4218 ],
          "attributes": {
            "hdlname": "atbs_core_0 time_measurement_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2895.11-2895.18"
          }
        },
        "atbs_core_0.time_measurement_0_curr_time_o": {
          "hide_name": 0,
          "bits": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232 ],
          "attributes": {
            "hdlname": "atbs_core_0 time_measurement_0_curr_time_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4892.15-4892.45"
          }
        },
        "atbs_core_0.time_measurement_0_overflow_strb_o": {
          "hide_name": 0,
          "bits": [ 3984 ],
          "attributes": {
            "hdlname": "atbs_core_0 time_measurement_0_overflow_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4891.8-4891.42"
          }
        },
        "atbs_core_0.trigger_start_mode": {
          "hide_name": 0,
          "bits": [ 4170 ],
          "attributes": {
            "hdlname": "atbs_core_0 trigger_start_mode",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4773.8-4773.26"
          }
        },
        "atbs_core_0.trigger_start_mode_d": {
          "hide_name": 0,
          "bits": [ 4145 ],
          "attributes": {
            "hdlname": "atbs_core_0 trigger_start_mode_d",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4642.8-4642.28"
          }
        },
        "atbs_core_0.trigger_start_mode_debounced": {
          "hide_name": 0,
          "bits": [ 3588 ],
          "attributes": {
            "hdlname": "atbs_core_0 trigger_start_mode_debounced",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4632.8-4632.36"
          }
        },
        "atbs_core_0.trigger_start_mode_edge_f": {
          "hide_name": 0,
          "bits": [ 4147 ],
          "attributes": {
            "hdlname": "atbs_core_0 trigger_start_mode_edge_f",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4652.8-4652.33"
          }
        },
        "atbs_core_0.trigger_start_mode_edge_r": {
          "hide_name": 0,
          "bits": [ 4149 ],
          "attributes": {
            "hdlname": "atbs_core_0 trigger_start_mode_edge_r",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4653.8-4653.33"
          }
        },
        "atbs_core_0.trigger_start_mode_i": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "atbs_core_0 trigger_start_mode_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4605.11-4605.31"
          }
        },
        "atbs_core_0.trigger_start_mode_uart": {
          "hide_name": 0,
          "bits": [ 3883 ],
          "attributes": {
            "hdlname": "atbs_core_0 trigger_start_mode_uart",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4774.8-4774.31"
          }
        },
        "atbs_core_0.trigger_start_sampling_d": {
          "hide_name": 0,
          "bits": [ 4200 ],
          "attributes": {
            "hdlname": "atbs_core_0 trigger_start_sampling_d",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4643.8-4643.32"
          }
        },
        "atbs_core_0.trigger_start_sampling_edge_r": {
          "hide_name": 0,
          "bits": [ 4144 ],
          "attributes": {
            "hdlname": "atbs_core_0 trigger_start_sampling_edge_r",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4654.8-4654.37"
          }
        },
        "atbs_core_0.trigger_start_sampling_i": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "hdlname": "atbs_core_0 trigger_start_sampling_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4604.11-4604.35"
          }
        },
        "atbs_core_0.trigger_start_sampling_sync": {
          "hide_name": 0,
          "bits": [ 4143 ],
          "attributes": {
            "hdlname": "atbs_core_0 trigger_start_sampling_sync",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4631.8-4631.35"
          }
        },
        "atbs_core_0.tx_data": {
          "hide_name": 0,
          "bits": [ 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529 ],
          "attributes": {
            "hdlname": "atbs_core_0 tx_data",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4722.14-4722.21"
          }
        },
        "atbs_core_0.tx_start_strb": {
          "hide_name": 0,
          "bits": [ 3963 ],
          "attributes": {
            "hdlname": "atbs_core_0 tx_start_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4719.8-4719.21"
          }
        },
        "atbs_core_0.uart_0.baudrate_adj_i": {
          "hide_name": 0,
          "bits": [ 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 baudrate_adj_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2370.17-2370.31"
          }
        },
        "atbs_core_0.uart_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2368.11-2368.18"
          }
        },
        "atbs_core_0.uart_0.reset_i": {
          "hide_name": 0,
          "bits": [ 3301 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2369.11-2369.18"
          }
        },
        "atbs_core_0.uart_0.rx_data_o": {
          "hide_name": 0,
          "bits": [ 3333, 3330, 3327, 3324, 3321, 3318, 3315, 3312 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 rx_data_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2377.17-2377.26"
          }
        },
        "atbs_core_0.uart_0.rx_data_strb_o": {
          "hide_name": 0,
          "bits": [ 3802 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 rx_data_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2376.11-2376.25"
          }
        },
        "atbs_core_0.uart_0.rx_i": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 rx_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2373.11-2373.15"
          }
        },
        "atbs_core_0.uart_0.tx_data_i": {
          "hide_name": 0,
          "bits": [ 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 tx_data_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2372.17-2372.26"
          }
        },
        "atbs_core_0.uart_0.tx_o": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 tx_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2375.11-2375.15"
          }
        },
        "atbs_core_0.uart_0.tx_start_strb_i": {
          "hide_name": 0,
          "bits": [ 3963 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 tx_start_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2371.11-2371.26"
          }
        },
        "atbs_core_0.uart_0.tx_strb_o": {
          "hide_name": 0,
          "bits": [ 3540 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 tx_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:2374.11-2374.20"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.baud_counter_value": {
          "hide_name": 0,
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 baud_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:144.14-144.32"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.baudrate_adj_i": {
          "hide_name": 0,
          "bits": [ 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 baudrate_adj_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:138.17-138.31"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:136.11-136.18"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.data_o": {
          "hide_name": 0,
          "bits": [ 3333, 3330, 3327, 3324, 3321, 3318, 3315, 3312 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 data_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:140.17-140.23"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.data_valid_strb": {
          "hide_name": 0,
          "bits": [ 3802 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 data_valid_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:148.8-148.23"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.data_valid_strb_o": {
          "hide_name": 0,
          "bits": [ 3802 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 data_valid_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:141.11-141.28"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2819_o": {
          "hide_name": 0,
          "bits": [ 3905 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2819_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:152.8-152.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2820_o": {
          "hide_name": 0,
          "bits": [ 3291 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2820_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:153.8-153.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2822_o": {
          "hide_name": 0,
          "bits": [ 3119, 3120, 3121 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2822_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:154.14-154.21"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2823_o": {
          "hide_name": 0,
          "bits": [ 5786, 5787, 5788 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2823_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:155.14-155.21"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2825_o": {
          "hide_name": 0,
          "bits": [ 3306, 3307, 3308 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2825_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:156.14-156.21"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2830_o": {
          "hide_name": 0,
          "bits": [ 3140, 3141, 3142, 3143, 3144, 3145, 3146, 3147, 3148 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2830_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:158.14-158.21"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2832_o": {
          "hide_name": 0,
          "bits": [ 5789, 5790, 5791, 5792, 5793, 5794, 5795, 5796, 5797 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2832_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:159.14-159.21"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2834_o": {
          "hide_name": 0,
          "bits": [ 3896 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2834_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:160.8-160.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2836_o": {
          "hide_name": 0,
          "bits": [ 5768, 5769, 5770, 5771, 5772, 5773, 5774, 5775, 5776 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2836_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:161.14-161.21"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2843_o": {
          "hide_name": 0,
          "bits": [ 3896 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2843_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:164.8-164.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2844_o": {
          "hide_name": 0,
          "bits": [ 3291 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2844_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:165.8-165.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2848_o": {
          "hide_name": 0,
          "bits": [ 3902 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2848_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:167.8-167.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2850_o": {
          "hide_name": 0,
          "bits": [ 44, 45, 46, 47, 48, 49, 50, 51, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2850_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:168.14-168.21"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2851_o": {
          "hide_name": 0,
          "bits": [ 3898 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2851_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:169.8-169.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2855_o": {
          "hide_name": 0,
          "bits": [ 5778, 5779, 5780, 5781, 5782, 5783, 5784, 5785 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2855_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:170.14-170.21"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2856_o": {
          "hide_name": 0,
          "bits": [ 3291 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2856_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:171.8-171.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2858_o": {
          "hide_name": 0,
          "bits": [ 5759 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2858_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:172.8-172.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2859_o": {
          "hide_name": 0,
          "bits": [ 3958 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2859_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:173.8-173.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2863_o": {
          "hide_name": 0,
          "bits": [ 3905 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2863_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:175.8-175.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2865_o": {
          "hide_name": 0,
          "bits": [ 44, 45, 46, 47, 48, 49, 50, 51, "0" ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2865_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:176.14-176.21"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2866_o": {
          "hide_name": 0,
          "bits": [ 3898 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2866_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:177.8-177.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2871_o": {
          "hide_name": 0,
          "bits": [ 5777 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2871_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:179.8-179.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2873_o": {
          "hide_name": 0,
          "bits": [ 3899 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2873_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:180.8-180.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2874_o": {
          "hide_name": 0,
          "bits": [ 3896, 3902, 3905, 3899 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2874_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:181.14-181.21"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2876_o": {
          "hide_name": 0,
          "bits": [ 3331, 3328, 3325, 3322, 3319, 3316, 3313, 3310 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2876_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:182.13-182.20"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2880_o": {
          "hide_name": 0,
          "bits": [ 5767 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2880_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:184.7-184.14"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2883_q": {
          "hide_name": 0,
          "bits": [ 3110, 3111, 3112 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2883_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:185.13-185.20"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2884_q": {
          "hide_name": 0,
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2884_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:186.13-186.20"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2885_q": {
          "hide_name": 0,
          "bits": [ 3333, 3330, 3327, 3324, 3321, 3318, 3315, 3312 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2885_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:187.13-187.20"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2886_q": {
          "hide_name": 0,
          "bits": [ 3802 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2886_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:188.7-188.14"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2887_q": {
          "hide_name": 0,
          "bits": [ 3896, 3905, 3902, 3899 ],
          "attributes": {
            "onehot": "00000000000000000000000000000001"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2889_o": {
          "hide_name": 0,
          "bits": [ 3112 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2889_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:190.8-190.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2890_o": {
          "hide_name": 0,
          "bits": [ 5760 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2890_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:191.8-191.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2891_o": {
          "hide_name": 0,
          "bits": [ 3111 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2891_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:192.8-192.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2892_o": {
          "hide_name": 0,
          "bits": [ 5761 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2892_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:193.8-193.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2893_o": {
          "hide_name": 0,
          "bits": [ 5762 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2893_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:194.8-194.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2894_o": {
          "hide_name": 0,
          "bits": [ 5763 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2894_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:195.8-195.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2895_o": {
          "hide_name": 0,
          "bits": [ 5764 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2895_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:196.8-196.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2896_o": {
          "hide_name": 0,
          "bits": [ 5765 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2896_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:197.8-197.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2897_o": {
          "hide_name": 0,
          "bits": [ 3110 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2897_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:198.8-198.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2898_o": {
          "hide_name": 0,
          "bits": [ 5766 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2898_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:199.8-199.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2899_o": {
          "hide_name": 0,
          "bits": [ 3982 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2899_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:200.8-200.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2900_o": {
          "hide_name": 0,
          "bits": [ 3980 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2900_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:201.8-201.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2901_o": {
          "hide_name": 0,
          "bits": [ 3978 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2901_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:202.8-202.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2902_o": {
          "hide_name": 0,
          "bits": [ 3976 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2902_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:203.8-203.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2903_o": {
          "hide_name": 0,
          "bits": [ 3974 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2903_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:204.8-204.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2904_o": {
          "hide_name": 0,
          "bits": [ 3972 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2904_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:205.8-205.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2905_o": {
          "hide_name": 0,
          "bits": [ 3970 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2905_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:206.8-206.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2906_o": {
          "hide_name": 0,
          "bits": [ 3965 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2906_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:207.8-207.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2907_o": {
          "hide_name": 0,
          "bits": [ 3333 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2907_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:208.8-208.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2908_o": {
          "hide_name": 0,
          "bits": [ 5798 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2908_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:209.8-209.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2909_o": {
          "hide_name": 0,
          "bits": [ 3330 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2909_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:210.8-210.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2910_o": {
          "hide_name": 0,
          "bits": [ 5799 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2910_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:211.8-211.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2911_o": {
          "hide_name": 0,
          "bits": [ 3327 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2911_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:212.8-212.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2912_o": {
          "hide_name": 0,
          "bits": [ 5800 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2912_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:213.8-213.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2913_o": {
          "hide_name": 0,
          "bits": [ 3324 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2913_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:214.8-214.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2914_o": {
          "hide_name": 0,
          "bits": [ 5801 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2914_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:215.8-215.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2915_o": {
          "hide_name": 0,
          "bits": [ 3321 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2915_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:216.8-216.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2916_o": {
          "hide_name": 0,
          "bits": [ 5802 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2916_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:217.8-217.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2917_o": {
          "hide_name": 0,
          "bits": [ 3318 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2917_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:218.8-218.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2918_o": {
          "hide_name": 0,
          "bits": [ 5803 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2918_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:219.8-219.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2919_o": {
          "hide_name": 0,
          "bits": [ 3315 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2919_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:220.8-220.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2920_o": {
          "hide_name": 0,
          "bits": [ 5804 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2920_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:221.8-221.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2921_o": {
          "hide_name": 0,
          "bits": [ 3312 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2921_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:222.8-222.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2922_o": {
          "hide_name": 0,
          "bits": [ 5805 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2922_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:223.8-223.15"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.n2923_o": {
          "hide_name": 0,
          "bits": [ 5798, 5799, 5800, 5801, 5802, 5803, 5804, 5805 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 n2923_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:224.14-224.21"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.next_baud_counter_value": {
          "hide_name": 0,
          "bits": [ 5768, 5769, 5770, 5771, 5772, 5773, 5774, 5775, 5776 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 next_baud_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:145.14-145.37"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.next_receive_counter_value": {
          "hide_name": 0,
          "bits": [ 3306, 3307, 3308 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 next_receive_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:143.14-143.40"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.next_received_data": {
          "hide_name": 0,
          "bits": [ 3331, 3328, 3325, 3322, 3319, 3316, 3313, 3310 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 next_received_data",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:147.14-147.32"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.next_strobe": {
          "hide_name": 0,
          "bits": [ 5767 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 next_strobe",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:151.8-151.19"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.receive_counter_value": {
          "hide_name": 0,
          "bits": [ 3110, 3111, 3112 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 receive_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:142.14-142.35"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.received_data": {
          "hide_name": 0,
          "bits": [ 3333, 3330, 3327, 3324, 3321, 3318, 3315, 3312 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 received_data",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:146.14-146.27"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.reset_i": {
          "hide_name": 0,
          "bits": [ 3301 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:137.11-137.18"
          }
        },
        "atbs_core_0.uart_0.uart_rx_0.rx_i": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_rx_0 rx_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:139.11-139.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.baud_counter_value": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 baud_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:439.14-439.32"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.baudrate_adj_i": {
          "hide_name": 0,
          "bits": [ 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 baudrate_adj_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:429.17-429.31"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 clock_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:427.11-427.18"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.data_i": {
          "hide_name": 0,
          "bits": [ 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 data_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:431.17-431.23"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2699_o": {
          "hide_name": 0,
          "bits": [ 3936 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2699_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:443.8-443.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2700_o": {
          "hide_name": 0,
          "bits": [ 3290 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2700_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:444.8-444.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2702_o": {
          "hide_name": 0,
          "bits": [ 3155, 3156, 3157 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2702_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:445.14-445.21"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2703_o": {
          "hide_name": 0,
          "bits": [ 5829, 5830, 5831 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2703_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:446.14-446.21"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2705_o": {
          "hide_name": 0,
          "bits": [ 3302, 3303, 3304 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2705_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:447.14-447.21"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2710_o": {
          "hide_name": 0,
          "bits": [ 3176, 3177, 3178, 3179, 3180, 3181, 3182, 3183, 3184 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2710_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:449.14-449.21"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2712_o": {
          "hide_name": 0,
          "bits": [ 5811, 5812, 5813, 5814, 5815, 5816, 5817, 5818, 5819 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2712_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:450.14-450.21"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2715_o": {
          "hide_name": 0,
          "bits": [ 3290 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2715_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:451.8-451.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2721_o": {
          "hide_name": 0,
          "bits": [ 3916 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2721_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:454.8-454.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2722_o": {
          "hide_name": 0,
          "bits": [ 3290 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2722_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:455.8-455.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2725_o": {
          "hide_name": 0,
          "bits": [ 5827 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2725_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:456.8-456.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2730_o": {
          "hide_name": 0,
          "bits": [ 3924 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2730_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:458.8-458.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2731_o": {
          "hide_name": 0,
          "bits": [ 3290 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2731_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:459.8-459.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2735_o": {
          "hide_name": 0,
          "bits": [ 3927 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2735_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:461.8-461.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2737_o": {
          "hide_name": 0,
          "bits": [ 3187 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2737_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:462.8-462.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2742_o": {
          "hide_name": 0,
          "bits": [ 3185 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2742_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:463.8-463.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2743_o": {
          "hide_name": 0,
          "bits": [ 3290 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2743_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:464.8-464.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2744_o": {
          "hide_name": 0,
          "bits": [ 5806 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2744_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:465.8-465.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2748_o": {
          "hide_name": 0,
          "bits": [ 5828 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2748_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:467.8-467.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2749_o": {
          "hide_name": 0,
          "bits": [ 3964 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2749_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:468.8-468.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2751_o": {
          "hide_name": 0,
          "bits": [ 3936 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2751_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:469.8-469.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2752_o": {
          "hide_name": 0,
          "bits": [ 3290 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2752_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:470.8-470.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2758_o": {
          "hide_name": 0,
          "bits": [ 3919 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2758_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:473.8-473.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2759_o": {
          "hide_name": 0,
          "bits": [ 3916, 3924, 3927, 3936, 3919 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2759_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:474.14-474.21"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2764_o": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2764_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:475.7-475.14"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2766_o": {
          "hide_name": 0,
          "bits": [ 3953, 3954, 3949 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2766_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:476.13-476.20"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2770_o": {
          "hide_name": 0,
          "bits": [ 3919 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2770_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:477.8-477.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2772_o": {
          "hide_name": 0,
          "bits": [ 5809 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2772_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:478.8-478.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2774_o": {
          "hide_name": 0,
          "bits": [ 5810 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2774_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:479.8-479.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2775_o": {
          "hide_name": 0,
          "bits": [ 5807 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2775_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:480.8-480.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2776_o": {
          "hide_name": 0,
          "bits": [ 5808 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2776_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:481.8-481.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2777_o": {
          "hide_name": 0,
          "bits": [ 5820 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2777_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:482.8-482.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2779_q": {
          "hide_name": 0,
          "bits": [ 3540 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2779_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:483.7-483.14"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2780_q": {
          "hide_name": 0,
          "bits": [ 79, 80, 81 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2780_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:484.13-484.20"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2781_q": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2781_q",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:485.13-485.20"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2782_q": {
          "hide_name": 0,
          "bits": [ 3916, 3919, 3927, 3924, 3936 ],
          "attributes": {
            "onehot": "00000000000000000000000000000001"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2783_o": {
          "hide_name": 0,
          "bits": [ 3522 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2783_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:487.8-487.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2784_o": {
          "hide_name": 0,
          "bits": [ 3523 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2784_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:488.8-488.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2785_o": {
          "hide_name": 0,
          "bits": [ 3524 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2785_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:489.8-489.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2786_o": {
          "hide_name": 0,
          "bits": [ 3525 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2786_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:490.8-490.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2787_o": {
          "hide_name": 0,
          "bits": [ 3526 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2787_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:491.8-491.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2788_o": {
          "hide_name": 0,
          "bits": [ 3527 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2788_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:492.8-492.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2789_o": {
          "hide_name": 0,
          "bits": [ 3528 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2789_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:493.8-493.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2790_o": {
          "hide_name": 0,
          "bits": [ 3529 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2790_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:494.8-494.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2791_o": {
          "hide_name": 0,
          "bits": [ 79, 80 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2791_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:495.14-495.21"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2792_o": {
          "hide_name": 0,
          "bits": [ 5826 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2792_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:496.7-496.14"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2793_o": {
          "hide_name": 0,
          "bits": [ 79, 80 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2793_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:497.14-497.21"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2794_o": {
          "hide_name": 0,
          "bits": [ 5825 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2794_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:498.7-498.14"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2795_o": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2795_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:499.8-499.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.n2796_o": {
          "hide_name": 0,
          "bits": [ 5832 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 n2796_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:500.8-500.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.next_baud_counter_value": {
          "hide_name": 0,
          "bits": [ 5811, 5812, 5813, 5814, 5815, 5816, 5817, 5818, 5819 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 next_baud_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:440.14-440.37"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.next_transmit_counter_value": {
          "hide_name": 0,
          "bits": [ 3302, 3303, 3304 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 next_transmit_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:438.14-438.41"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.next_tx_state": {
          "hide_name": 0,
          "bits": [ 3953, 3954, 3949 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 next_tx_state",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:442.14-442.27"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.next_tx_strb": {
          "hide_name": 0,
          "bits": [ 5820 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 next_tx_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:436.8-436.20"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.reset_i": {
          "hide_name": 0,
          "bits": [ 3301 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 reset_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:428.11-428.18"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.transmit_counter_value": {
          "hide_name": 0,
          "bits": [ 79, 80, 81 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 transmit_counter_value",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:437.14-437.36"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.tx": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 tx",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:434.8-434.10"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.tx_o": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 tx_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:433.11-433.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.tx_start_strb_i": {
          "hide_name": 0,
          "bits": [ 3963 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 tx_start_strb_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:430.11-430.26"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.tx_strb": {
          "hide_name": 0,
          "bits": [ 3540 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 tx_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:435.8-435.15"
          }
        },
        "atbs_core_0.uart_0.uart_tx_0.tx_strb_o": {
          "hide_name": 0,
          "bits": [ 3540 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0 uart_tx_0 tx_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:432.11-432.20"
          }
        },
        "atbs_core_0.uart_0_rx_data_o": {
          "hide_name": 0,
          "bits": [ 3333, 3330, 3327, 3324, 3321, 3318, 3315, 3312 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0_rx_data_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4905.14-4905.30"
          }
        },
        "atbs_core_0.uart_0_rx_data_strb_o": {
          "hide_name": 0,
          "bits": [ 3802 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0_rx_data_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4904.8-4904.29"
          }
        },
        "atbs_core_0.uart_0_tx_o": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0_tx_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4903.8-4903.19"
          }
        },
        "atbs_core_0.uart_0_tx_strb_o": {
          "hide_name": 0,
          "bits": [ 3540 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_0_tx_strb_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4902.8-4902.24"
          }
        },
        "atbs_core_0.uart_changed_reset_strb": {
          "hide_name": 0,
          "bits": [ 4203 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_changed_reset_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4658.8-4658.31"
          }
        },
        "atbs_core_0.uart_changed_strb": {
          "hide_name": 0,
          "bits": [ 4222 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_changed_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4657.8-4657.25"
          }
        },
        "atbs_core_0.uart_reset": {
          "hide_name": 0,
          "bits": [ 4202 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_reset",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4718.8-4718.18"
          }
        },
        "atbs_core_0.uart_rx_data": {
          "hide_name": 0,
          "bits": [ 3333, 3330, 3327, 3324, 3321, 3318, 3315, 3312 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_rx_data",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4724.14-4724.26"
          }
        },
        "atbs_core_0.uart_rx_data_strb": {
          "hide_name": 0,
          "bits": [ 3802 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_rx_data_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4723.8-4723.25"
          }
        },
        "atbs_core_0.uart_rx_i": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_rx_i",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4611.11-4611.20"
          }
        },
        "atbs_core_0.uart_start_sampling_strb": {
          "hide_name": 0,
          "bits": [ 4224 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_start_sampling_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4788.8-4788.32"
          }
        },
        "atbs_core_0.uart_tx": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_tx",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4721.8-4721.15"
          }
        },
        "atbs_core_0.uart_tx_o": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_tx_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4627.11-4627.20"
          }
        },
        "atbs_core_0.uart_tx_strb": {
          "hide_name": 0,
          "bits": [ 3540 ],
          "attributes": {
            "hdlname": "atbs_core_0 uart_tx_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4720.8-4720.20"
          }
        },
        "atbs_core_0.underflow_led": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "hdlname": "atbs_core_0 underflow_led",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4769.8-4769.21"
          }
        },
        "atbs_core_0.underflow_led_o": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "hdlname": "atbs_core_0 underflow_led_o",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4623.11-4623.26"
          }
        },
        "atbs_core_0.update_dac_lower_strb": {
          "hide_name": 0,
          "bits": [ 4216 ],
          "attributes": {
            "hdlname": "atbs_core_0 update_dac_lower_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4694.8-4694.29"
          }
        },
        "atbs_core_0.update_dac_upper_strb": {
          "hide_name": 0,
          "bits": [ 4215 ],
          "attributes": {
            "hdlname": "atbs_core_0 update_dac_upper_strb",
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:4686.8-4686.29"
          }
        },
        "clock_i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7423.11-7423.18"
          }
        },
        "comp_lower_i": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7426.11-7426.23"
          }
        },
        "comp_upper_i": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7425.11-7425.23"
          }
        },
        "control_mode_i": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7430.11-7430.25"
          }
        },
        "dac_lower_o": {
          "hide_name": 0,
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7436.17-7436.28"
          }
        },
        "dac_upper_o": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17, 18, 19, 20, 21 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7435.17-7435.28"
          }
        },
        "enable_i": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7432.11-7432.19"
          }
        },
        "idle_led_o": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7437.11-7437.21"
          }
        },
        "overflow_led_o": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7438.11-7438.25"
          }
        },
        "reset_n_i": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7424.11-7424.20"
          }
        },
        "select_tbs_delta_steps_i": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7433.11-7433.35"
          }
        },
        "signal_select_in_i": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7431.11-7431.29"
          }
        },
        "trigger_start_mode_i": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7428.11-7428.31"
          }
        },
        "trigger_start_sampling_i": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7427.11-7427.35"
          }
        },
        "uart_rx_i": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7434.11-7434.20"
          }
        },
        "uart_tx_o": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7440.11-7440.20"
          }
        },
        "underflow_led_o": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/foss/designs/SG13G2_ATBS-ADC-main/orfs/flow/../../verilog/atbs_core_floating_window/rtl/atbs_core_floating_window_board.v:7439.11-7439.26"
          }
        }
      }
    }
  }
}
