00 00000000  nop || idle sequence_AU[id=35].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=0].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=1].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=3].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=4].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=6].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=7].enable`trigger || idle registered_const_data_REG[id=24][fuarr=0].enable`trigger || idle registered_const_data_REG[id=24][fuarr=1].enable`trigger || idle registered_const_data_REG[id=24][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=0].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle pix_in_REG[id=29][fuarr=2].enable`trigger || idle pix_use_REG[id=31][fuarr=0].enable`trigger || idle pix_use_REG[id=31][fuarr=1].enable`trigger || idle pix_use_REG[id=31][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle output_@[orgvar]_id_1236_line500.enable`trigger || idle run_on_@[orgvar]_id_1239_line502.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
01 00000000  nop || idle sequence_AU[id=35].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=0].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=1].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=3].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=4].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=6].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=7].enable`trigger || idle registered_const_data_REG[id=24][fuarr=0].enable`trigger || idle registered_const_data_REG[id=24][fuarr=1].enable`trigger || idle registered_const_data_REG[id=24][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=0].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle pix_in_REG[id=29][fuarr=2].enable`trigger || idle pix_use_REG[id=31][fuarr=0].enable`trigger || idle pix_use_REG[id=31][fuarr=1].enable`trigger || idle pix_use_REG[id=31][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle output_@[orgvar]_id_1236_line500.enable`trigger || idle run_on_@[orgvar]_id_1239_line502.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
02 00000000  nop || idle sequence_AU[id=35].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=0].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=1].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=3].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=4].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=6].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=7].enable`trigger || idle registered_const_data_REG[id=24][fuarr=0].enable`trigger || idle registered_const_data_REG[id=24][fuarr=1].enable`trigger || idle registered_const_data_REG[id=24][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=0].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle pix_in_REG[id=29][fuarr=2].enable`trigger || idle pix_use_REG[id=31][fuarr=0].enable`trigger || idle pix_use_REG[id=31][fuarr=1].enable`trigger || idle pix_use_REG[id=31][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle output_@[orgvar]_id_1236_line500.enable`trigger || idle run_on_@[orgvar]_id_1239_line502.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
03 40400000  nop || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 1 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle sequence_AU[id=35].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=0].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=1].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=3].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=4].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=6].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=7].enable`trigger || idle registered_const_data_REG[id=24][fuarr=0].enable`trigger || idle registered_const_data_REG[id=24][fuarr=1].enable`trigger || idle registered_const_data_REG[id=24][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=0].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle pix_in_REG[id=29][fuarr=2].enable`trigger || idle pix_use_REG[id=31][fuarr=0].enable`trigger || idle pix_use_REG[id=31][fuarr=1].enable`trigger || idle pix_use_REG[id=31][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle output_@[orgvar]_id_1236_line500.enable`trigger || idle run_on_@[orgvar]_id_1239_line502.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
04 00200000  nop || mov just_read_non_img_0@[orgvar]_id_1232_line383.d, din.rdata || mov just_read_non_img_0@[orgvar]_id_1232_line383.sclr, @builtin_zero.q || mov just_read_non_img_0@[orgvar]_id_1232_line383.enable, @builtin_one.q || mov just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].data1, @builtin_one.q || set just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].sel, 1 || idle sequence_AU[id=35].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=0].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=1].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=3].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=4].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=6].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=7].enable`trigger || idle registered_const_data_REG[id=24][fuarr=0].enable`trigger || idle registered_const_data_REG[id=24][fuarr=1].enable`trigger || idle registered_const_data_REG[id=24][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=0].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle pix_in_REG[id=29][fuarr=2].enable`trigger || idle pix_use_REG[id=31][fuarr=0].enable`trigger || idle pix_use_REG[id=31][fuarr=1].enable`trigger || idle pix_use_REG[id=31][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle output_@[orgvar]_id_1236_line500.enable`trigger || idle run_on_@[orgvar]_id_1239_line502.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
05 20100000  nop || mov fu_id_2195.a, just_read_non_img_0@[orgvar]_id_1232_line383.q || mov header_type_0@[orgvar]_id_1234_line397.d, fu_id_2195.q || mov header_type_0@[orgvar]_id_1234_line397.sclr, @builtin_zero.q || mov header_type_0@[orgvar]_id_1234_line397.enable, @builtin_one.q || mov header_type_0@[orgvar]_id_1234_line397_enable_trigger@[mux].data1, @builtin_one.q || set header_type_0@[orgvar]_id_1234_line397_enable_trigger@[mux].sel, 1 || mov fu_id_2197.a, just_read_non_img_0@[orgvar]_id_1232_line383.q || mov dout.takeb, dout_takeb@[mux].q || mov dout_takeb@[mux].data0, @builtin_one.q || set dout_takeb@[mux].sel, 0 || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 1 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data0, fu_id_2197.q || set dout_wdata@[mux].sel, 0 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || idle sequence_AU[id=35].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=0].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=1].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=3].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=4].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=6].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=7].enable`trigger || idle registered_const_data_REG[id=24][fuarr=0].enable`trigger || idle registered_const_data_REG[id=24][fuarr=1].enable`trigger || idle registered_const_data_REG[id=24][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=0].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle pix_in_REG[id=29][fuarr=2].enable`trigger || idle pix_use_REG[id=31][fuarr=0].enable`trigger || idle pix_use_REG[id=31][fuarr=1].enable`trigger || idle pix_use_REG[id=31][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle output_@[orgvar]_id_1236_line500.enable`trigger || idle run_on_@[orgvar]_id_1239_line502.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
06 02640000  nop || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data3, fu_id_1644_line405_29.q || set @pc_usenextpc_trigger@[mux].sel, 8 || set @pc_nextpc[consts].index, 58 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_1644_line405_29.a, header_type_0@[orgvar]_id_1234_line397.q || mov fu_id_1644_line405_29.b, @constant_0[w4].q || mov fu_id_1644_line405_29.sign, @builtin_zero.q || mov fu_id_1644_line405_29.equals, @builtin_one.q || mov fu_id_1644_line405_29.less, @builtin_zero.q || mov fu_id_1644_line405_29.invert, @builtin_one.q || idle sequence_AU[id=35].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=0].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=1].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=3].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=4].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=6].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=7].enable`trigger || idle registered_const_data_REG[id=24][fuarr=0].enable`trigger || idle registered_const_data_REG[id=24][fuarr=1].enable`trigger || idle registered_const_data_REG[id=24][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=0].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle pix_in_REG[id=29][fuarr=2].enable`trigger || idle pix_use_REG[id=31][fuarr=0].enable`trigger || idle pix_use_REG[id=31][fuarr=1].enable`trigger || idle pix_use_REG[id=31][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle output_@[orgvar]_id_1236_line500.enable`trigger || idle run_on_@[orgvar]_id_1239_line502.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set header_type_0@[orgvar]_id_1234_line397_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0
07 00000000  nop || idle sequence_AU[id=35].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=0].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=1].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=3].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=4].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=6].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=7].enable`trigger || idle registered_const_data_REG[id=24][fuarr=0].enable`trigger || idle registered_const_data_REG[id=24][fuarr=1].enable`trigger || idle registered_const_data_REG[id=24][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=0].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle pix_in_REG[id=29][fuarr=2].enable`trigger || idle pix_use_REG[id=31][fuarr=0].enable`trigger || idle pix_use_REG[id=31][fuarr=1].enable`trigger || idle pix_use_REG[id=31][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle output_@[orgvar]_id_1236_line500.enable`trigger || idle run_on_@[orgvar]_id_1239_line502.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set header_type_0@[orgvar]_id_1234_line397_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
08 00000000  nop || idle sequence_AU[id=35].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=0].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=1].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=3].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=4].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=6].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=7].enable`trigger || idle registered_const_data_REG[id=24][fuarr=0].enable`trigger || idle registered_const_data_REG[id=24][fuarr=1].enable`trigger || idle registered_const_data_REG[id=24][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=0].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle pix_in_REG[id=29][fuarr=2].enable`trigger || idle pix_use_REG[id=31][fuarr=0].enable`trigger || idle pix_use_REG[id=31][fuarr=1].enable`trigger || idle pix_use_REG[id=31][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle output_@[orgvar]_id_1236_line500.enable`trigger || idle run_on_@[orgvar]_id_1239_line502.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set header_type_0@[orgvar]_id_1234_line397_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
09 02400000  nop || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data3, fu_id_1644_line405_29.q || set @pc_usenextpc_trigger@[mux].sel, 8 || set @pc_nextpc[consts].index, 3 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_1644_line405_29.a, header_type_0@[orgvar]_id_1234_line397.q || mov fu_id_1644_line405_29.b, @constant_0[w4].q || mov fu_id_1644_line405_29.sign, @builtin_zero.q || mov fu_id_1644_line405_29.equals, @builtin_one.q || mov fu_id_1644_line405_29.less, @builtin_zero.q || mov fu_id_1644_line405_29.invert, @builtin_one.q || idle sequence_AU[id=35].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=0].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=1].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=3].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=4].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=6].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=7].enable`trigger || idle registered_const_data_REG[id=24][fuarr=0].enable`trigger || idle registered_const_data_REG[id=24][fuarr=1].enable`trigger || idle registered_const_data_REG[id=24][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=0].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle pix_in_REG[id=29][fuarr=2].enable`trigger || idle pix_use_REG[id=31][fuarr=0].enable`trigger || idle pix_use_REG[id=31][fuarr=1].enable`trigger || idle pix_use_REG[id=31][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle output_@[orgvar]_id_1236_line500.enable`trigger || idle run_on_@[orgvar]_id_1239_line502.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set header_type_0@[orgvar]_id_1234_line397_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0
0a 00000000  nop || idle sequence_AU[id=35].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=0].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=1].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=3].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=4].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=6].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=7].enable`trigger || idle registered_const_data_REG[id=24][fuarr=0].enable`trigger || idle registered_const_data_REG[id=24][fuarr=1].enable`trigger || idle registered_const_data_REG[id=24][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=0].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle pix_in_REG[id=29][fuarr=2].enable`trigger || idle pix_use_REG[id=31][fuarr=0].enable`trigger || idle pix_use_REG[id=31][fuarr=1].enable`trigger || idle pix_use_REG[id=31][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle output_@[orgvar]_id_1236_line500.enable`trigger || idle run_on_@[orgvar]_id_1239_line502.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
0b 00000000  nop || idle sequence_AU[id=35].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=0].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=1].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=3].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=4].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=6].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=7].enable`trigger || idle registered_const_data_REG[id=24][fuarr=0].enable`trigger || idle registered_const_data_REG[id=24][fuarr=1].enable`trigger || idle registered_const_data_REG[id=24][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=0].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle pix_in_REG[id=29][fuarr=2].enable`trigger || idle pix_use_REG[id=31][fuarr=0].enable`trigger || idle pix_use_REG[id=31][fuarr=1].enable`trigger || idle pix_use_REG[id=31][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle output_@[orgvar]_id_1236_line500.enable`trigger || idle run_on_@[orgvar]_id_1239_line502.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
0c 4003f000  nop || mov registered_coeff_data_REG[id=22][fuarr=3].d, registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].data0, @constant_255[w9].q || set registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].sel, 0 || mov registered_coeff_data_REG[id=22][fuarr=3].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=3].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].d, registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].data0, @constant_0[w9].q || set registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].sel, 0 || mov registered_coeff_data_REG[id=22][fuarr=4].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=4].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].d, registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].data0, @constant_412[w9].q || set registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].sel, 0 || mov registered_coeff_data_REG[id=22][fuarr=6].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=6].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].d, registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].data0, @constant_304[w9].q || set registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].sel, 0 || mov registered_coeff_data_REG[id=22][fuarr=7].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=7].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].d, registered_const_data_REG[id=24][fuarr=1]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=1]_d@[mux].data0, @constant_0[w16].q || set registered_const_data_REG[id=24][fuarr=1]_d@[mux].sel, 0 || mov registered_const_data_REG[id=24][fuarr=1].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=1].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].d, registered_const_data_REG[id=24][fuarr=2]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=2]_d@[mux].data0, @constant_65535[w16].q || set registered_const_data_REG[id=24][fuarr=2]_d@[mux].sel, 0 || mov registered_const_data_REG[id=24][fuarr=2].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=2].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].d, registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].data0, @constant_0[w9].q || set registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].sel, 0 || mov registered_coeff_data_REG[id=22][fuarr=0].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=0].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].d, registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].data0, @constant_255[w9].q || set registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].sel, 0 || mov registered_coeff_data_REG[id=22][fuarr=1].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=1].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].d, registered_const_data_REG[id=24][fuarr=0]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=0]_d@[mux].data0, @constant_0[w16].q || set registered_const_data_REG[id=24][fuarr=0]_d@[mux].sel, 0 || mov registered_const_data_REG[id=24][fuarr=0].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=0].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 1 || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 1 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov pix_use_REG[id=31][fuarr=0].d, pix_use_REG[id=31][fuarr=0]_d@[mux].q || mov pix_use_REG[id=31][fuarr=0]_d@[mux].data0, @constant_0[w10].q || set pix_use_REG[id=31][fuarr=0]_d@[mux].sel, 0 || mov pix_use_REG[id=31][fuarr=0].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].enable, pix_use_REG[id=31][fuarr=0]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=0]_enable@[mux].data0, @builtin_one.q || set pix_use_REG[id=31][fuarr=0]_enable@[mux].sel, 0 || mov pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].d, pix_use_REG[id=31][fuarr=1]_d@[mux].q || mov pix_use_REG[id=31][fuarr=1]_d@[mux].data0, @constant_0[w10].q || set pix_use_REG[id=31][fuarr=1]_d@[mux].sel, 0 || mov pix_use_REG[id=31][fuarr=1].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=1].enable, pix_use_REG[id=31][fuarr=1]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=1]_enable@[mux].data0, @builtin_one.q || set pix_use_REG[id=31][fuarr=1]_enable@[mux].sel, 0 || mov pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2].d, pix_in_REG[id=29][fuarr=2]_d@[mux].q || mov pix_in_REG[id=29][fuarr=2]_d@[mux].data0, @constant_0[w10].q || set pix_in_REG[id=29][fuarr=2]_d@[mux].sel, 0 || mov pix_in_REG[id=29][fuarr=2].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].enable, pix_in_REG[id=29][fuarr=2]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=2]_enable@[mux].data0, @builtin_one.q || set pix_in_REG[id=29][fuarr=2]_enable@[mux].sel, 0 || mov pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].d, pix_use_REG[id=31][fuarr=2]_d@[mux].q || mov pix_use_REG[id=31][fuarr=2]_d@[mux].data0, @constant_0[w10].q || set pix_use_REG[id=31][fuarr=2]_d@[mux].sel, 0 || mov pix_use_REG[id=31][fuarr=2].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=2].enable, pix_use_REG[id=31][fuarr=2]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=2]_enable@[mux].data0, @builtin_one.q || set pix_use_REG[id=31][fuarr=2]_enable@[mux].sel, 0 || mov pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 1 || set sequence_AU[id=35]_l[consts].index, 1 || mov sequence_AU[id=35].l, sequence_AU[id=35]_l[consts].q || mov sequence_AU[id=35].enable, @builtin_one.q || mov sequence_AU[id=35]_enable_trigger@[mux].data1, @builtin_one.q || set sequence_AU[id=35]_enable_trigger@[mux].sel, 1 || mov sequence_AU[id=35].sclr, @builtin_zero.q || mov sequence_AU[id=35].sload, sequence_AU[id=35]_sload@[mux].q || mov sequence_AU[id=35]_sload@[mux].data0, @builtin_one.q || set sequence_AU[id=35]_sload@[mux].sel, 0 || mov output_@[orgvar]_id_1236_line500.d, output_@[orgvar]_id_1236_line500_d@[mux].q || mov output_@[orgvar]_id_1236_line500_d@[mux].data0, @constant_0[w8].q || set output_@[orgvar]_id_1236_line500_d@[mux].sel, 0 || mov output_@[orgvar]_id_1236_line500.sclr, @builtin_zero.q || mov output_@[orgvar]_id_1236_line500.enable, @builtin_one.q || mov output_@[orgvar]_id_1236_line500_enable_trigger@[mux].data1, @builtin_one.q || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 1 || mov run_on_@[orgvar]_id_1239_line502.l, @constant_0[w5].q || mov run_on_@[orgvar]_id_1239_line502.enable, @builtin_one.q || mov run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].data1, @builtin_one.q || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 1 || mov run_on_@[orgvar]_id_1239_line502.sclr, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sload, run_on_@[orgvar]_id_1239_line502_sload@[mux].q || mov run_on_@[orgvar]_id_1239_line502_sload@[mux].data1, @builtin_one.q || set run_on_@[orgvar]_id_1239_line502_sload@[mux].sel, 1 || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=0].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
0d 40000800  nop || mov pix_in_REG[id=29][fuarr=0].d, pix_in_REG[id=29][fuarr=0]_d@[mux].q || mov pix_in_REG[id=29][fuarr=0]_d@[mux].data0, din.rdata || set pix_in_REG[id=29][fuarr=0]_d@[mux].sel, 0 || mov pix_in_REG[id=29][fuarr=0].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].enable, pix_in_REG[id=29][fuarr=0]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=0]_enable@[mux].data0, @builtin_one.q || set pix_in_REG[id=29][fuarr=0]_enable@[mux].sel, 0 || mov pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 1 || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 1 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 0 || set sequence_AU[id=35]_enable_trigger@[mux].sel, 0 || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 0 || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
0e 00000400  nop || mov pix_in_REG[id=29][fuarr=1].d, pix_in_REG[id=29][fuarr=1]_d@[mux].q || mov pix_in_REG[id=29][fuarr=1]_d@[mux].data0, din.rdata || set pix_in_REG[id=29][fuarr=1]_d@[mux].sel, 0 || mov pix_in_REG[id=29][fuarr=1].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].enable, pix_in_REG[id=29][fuarr=1]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=1]_enable@[mux].data0, @builtin_one.q || set pix_in_REG[id=29][fuarr=1]_enable@[mux].sel, 0 || mov pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 1 || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 0 || set sequence_AU[id=35]_enable_trigger@[mux].sel, 0 || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 0 || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
0f 40202000  nop || mov fu_id_2215.a, sequence_AU[id=35].q || mov sequence_AU[id=35].a, sequence_AU[id=35].q || mov sequence_AU[id=35].b, @constant_1[w2].q || set sequence_AU[id=35]_l[consts].index, 0 || mov sequence_AU[id=35].l, sequence_AU[id=35]_l[consts].q || mov sequence_AU[id=35].enable, @builtin_one.q || mov sequence_AU[id=35]_enable_trigger@[mux].data1, @builtin_one.q || set sequence_AU[id=35]_enable_trigger@[mux].sel, 1 || mov sequence_AU[id=35].subNadd, @builtin_zero.q || mov sequence_AU[id=35].sclr, @builtin_zero.q || mov sequence_AU[id=35].sload, sequence_AU[id=35]_sload@[mux].q || mov sequence_AU[id=35]_sload@[mux].data1, fu_id_2215.q || set sequence_AU[id=35]_sload@[mux].sel, 1 || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 1 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 0 || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 0 || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
10 40202000  nop || mov fu_id_2215.a, sequence_AU[id=35].q || mov sequence_AU[id=35].a, sequence_AU[id=35].q || mov sequence_AU[id=35].b, @constant_1[w2].q || set sequence_AU[id=35]_l[consts].index, 0 || mov sequence_AU[id=35].l, sequence_AU[id=35]_l[consts].q || mov sequence_AU[id=35].enable, @builtin_one.q || mov sequence_AU[id=35]_enable_trigger@[mux].data1, @builtin_one.q || set sequence_AU[id=35]_enable_trigger@[mux].sel, 1 || mov sequence_AU[id=35].subNadd, @builtin_zero.q || mov sequence_AU[id=35].sclr, @builtin_zero.q || mov sequence_AU[id=35].sload, sequence_AU[id=35]_sload@[mux].q || mov sequence_AU[id=35]_sload@[mux].data1, fu_id_2215.q || set sequence_AU[id=35]_sload@[mux].sel, 1 || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 1 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov sequence_2_stage_1_id_2309.d, sequence_AU[id=35].q || mov sequence_2_stage_1_id_2309.sclr, @builtin_zero.q || mov sequence_2_stage_1_id_2309.enable, @builtin_one.q || mov sequence_2_stage_1_id_2309_enable_trigger@[mux].data1, @builtin_one.q || set sequence_2_stage_1_id_2309_enable_trigger@[mux].sel, 1 || mov sequence_d_0@[orgvar]_id_1242_line422.d, sequence_AU[id=35].q || mov sequence_d_0@[orgvar]_id_1242_line422.sclr, @builtin_zero.q || mov sequence_d_0@[orgvar]_id_1242_line422.enable, @builtin_one.q || mov sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_1_id_2315.d, din.eop || mov din[v=eop]_6_stage_1_id_2315.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_1_id_2315.enable, @builtin_one.q || mov din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].sel, 1 || mov just_read_non_img_0@[orgvar]_id_1232_line383.d, din.rdata || mov just_read_non_img_0@[orgvar]_id_1232_line383.sclr, @builtin_zero.q || mov just_read_non_img_0@[orgvar]_id_1232_line383.enable, @builtin_one.q || mov just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].data1, @builtin_one.q || set just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].sel, 1 || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 0 || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 0 || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
11 4030ac00  nop || mov fu_id_2215.a, sequence_AU[id=35].q || mov sequence_AU[id=35].a, sequence_AU[id=35].q || mov sequence_AU[id=35].b, @constant_1[w2].q || set sequence_AU[id=35]_l[consts].index, 0 || mov sequence_AU[id=35].l, sequence_AU[id=35]_l[consts].q || mov sequence_AU[id=35].enable, @builtin_one.q || mov sequence_AU[id=35]_enable_trigger@[mux].data1, @builtin_one.q || set sequence_AU[id=35]_enable_trigger@[mux].sel, 1 || mov sequence_AU[id=35].subNadd, @builtin_zero.q || mov sequence_AU[id=35].sclr, @builtin_zero.q || mov sequence_AU[id=35].sload, sequence_AU[id=35]_sload@[mux].q || mov sequence_AU[id=35]_sload@[mux].data1, fu_id_2215.q || set sequence_AU[id=35]_sload@[mux].sel, 1 || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 1 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov sequence_2_stage_1_id_2309.d, sequence_AU[id=35].q || mov sequence_2_stage_1_id_2309.sclr, @builtin_zero.q || mov sequence_2_stage_1_id_2309.enable, @builtin_one.q || mov sequence_2_stage_1_id_2309_enable_trigger@[mux].data1, @builtin_one.q || set sequence_2_stage_1_id_2309_enable_trigger@[mux].sel, 1 || mov sequence_d_0@[orgvar]_id_1242_line422.d, sequence_AU[id=35].q || mov sequence_d_0@[orgvar]_id_1242_line422.sclr, @builtin_zero.q || mov sequence_d_0@[orgvar]_id_1242_line422.enable, @builtin_one.q || mov sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_1_id_2315.d, din.eop || mov din[v=eop]_6_stage_1_id_2315.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_1_id_2315.enable, @builtin_one.q || mov din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].sel, 1 || mov just_read_non_img_0@[orgvar]_id_1232_line383.d, din.rdata || mov just_read_non_img_0@[orgvar]_id_1232_line383.sclr, @builtin_zero.q || mov just_read_non_img_0@[orgvar]_id_1232_line383.enable, @builtin_one.q || mov just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].data1, @builtin_one.q || set just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].sel, 1 || mov sequence_d_0_stage_1_id_2312.d, sequence_d_0@[orgvar]_id_1242_line422.q || mov sequence_d_0_stage_1_id_2312.sclr, @builtin_zero.q || mov sequence_d_0_stage_1_id_2312.enable, @builtin_one.q || mov sequence_d_0_stage_1_id_2312_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0_stage_1_id_2312_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_2_id_2318.d, din[v=eop]_6_stage_1_id_2315.q || mov din[v=eop]_6_stage_2_id_2318.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_2_id_2318.enable, @builtin_one.q || mov din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=0].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=0].b, @constant_0[w2].q || mov pix_in_enable_CMP[id=40][fuarr=0].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=0].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].d, pix_in_REG[id=29][fuarr=0]_d@[mux].q || mov pix_in_REG[id=29][fuarr=0]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=0]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].enable, pix_in_REG[id=29][fuarr=0]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=0]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=0].q || set pix_in_REG[id=29][fuarr=0]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=1].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=1].b, @constant_1[w2].q || mov pix_in_enable_CMP[id=40][fuarr=1].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=1].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].d, pix_in_REG[id=29][fuarr=1]_d@[mux].q || mov pix_in_REG[id=29][fuarr=1]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=1]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].enable, pix_in_REG[id=29][fuarr=1]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=1]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=1].q || set pix_in_REG[id=29][fuarr=1]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=2].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=2].b, @constant_2[w2].q || mov pix_in_enable_CMP[id=40][fuarr=2].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=2].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].d, pix_in_REG[id=29][fuarr=2]_d@[mux].q || mov pix_in_REG[id=29][fuarr=2]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=2]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].enable, pix_in_REG[id=29][fuarr=2]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=2]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=2].q || set pix_in_REG[id=29][fuarr=2]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 1 || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 0 || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 0 || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
12 4032ac00  nop || mov fu_id_2215.a, sequence_AU[id=35].q || mov sequence_AU[id=35].a, sequence_AU[id=35].q || mov sequence_AU[id=35].b, @constant_1[w2].q || set sequence_AU[id=35]_l[consts].index, 0 || mov sequence_AU[id=35].l, sequence_AU[id=35]_l[consts].q || mov sequence_AU[id=35].enable, @builtin_one.q || mov sequence_AU[id=35]_enable_trigger@[mux].data1, @builtin_one.q || set sequence_AU[id=35]_enable_trigger@[mux].sel, 1 || mov sequence_AU[id=35].subNadd, @builtin_zero.q || mov sequence_AU[id=35].sclr, @builtin_zero.q || mov sequence_AU[id=35].sload, sequence_AU[id=35]_sload@[mux].q || mov sequence_AU[id=35]_sload@[mux].data1, fu_id_2215.q || set sequence_AU[id=35]_sload@[mux].sel, 1 || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 1 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov sequence_2_stage_1_id_2309.d, sequence_AU[id=35].q || mov sequence_2_stage_1_id_2309.sclr, @builtin_zero.q || mov sequence_2_stage_1_id_2309.enable, @builtin_one.q || mov sequence_2_stage_1_id_2309_enable_trigger@[mux].data1, @builtin_one.q || set sequence_2_stage_1_id_2309_enable_trigger@[mux].sel, 1 || mov sequence_d_0@[orgvar]_id_1242_line422.d, sequence_AU[id=35].q || mov sequence_d_0@[orgvar]_id_1242_line422.sclr, @builtin_zero.q || mov sequence_d_0@[orgvar]_id_1242_line422.enable, @builtin_one.q || mov sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_1_id_2315.d, din.eop || mov din[v=eop]_6_stage_1_id_2315.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_1_id_2315.enable, @builtin_one.q || mov din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].sel, 1 || mov just_read_non_img_0@[orgvar]_id_1232_line383.d, din.rdata || mov just_read_non_img_0@[orgvar]_id_1232_line383.sclr, @builtin_zero.q || mov just_read_non_img_0@[orgvar]_id_1232_line383.enable, @builtin_one.q || mov just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].data1, @builtin_one.q || set just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].sel, 1 || mov sequence_d_0_stage_1_id_2312.d, sequence_d_0@[orgvar]_id_1242_line422.q || mov sequence_d_0_stage_1_id_2312.sclr, @builtin_zero.q || mov sequence_d_0_stage_1_id_2312.enable, @builtin_one.q || mov sequence_d_0_stage_1_id_2312_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0_stage_1_id_2312_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_2_id_2318.d, din[v=eop]_6_stage_1_id_2315.q || mov din[v=eop]_6_stage_2_id_2318.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_2_id_2318.enable, @builtin_one.q || mov din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=0].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=0].b, @constant_0[w2].q || mov pix_in_enable_CMP[id=40][fuarr=0].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=0].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].d, pix_in_REG[id=29][fuarr=0]_d@[mux].q || mov pix_in_REG[id=29][fuarr=0]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=0]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].enable, pix_in_REG[id=29][fuarr=0]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=0]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=0].q || set pix_in_REG[id=29][fuarr=0]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=1].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=1].b, @constant_1[w2].q || mov pix_in_enable_CMP[id=40][fuarr=1].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=1].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].d, pix_in_REG[id=29][fuarr=1]_d@[mux].q || mov pix_in_REG[id=29][fuarr=1]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=1]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].enable, pix_in_REG[id=29][fuarr=1]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=1]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=1].q || set pix_in_REG[id=29][fuarr=1]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=2].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=2].b, @constant_2[w2].q || mov pix_in_enable_CMP[id=40][fuarr=2].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=2].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].d, pix_in_REG[id=29][fuarr=2]_d@[mux].q || mov pix_in_REG[id=29][fuarr=2]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=2]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].enable, pix_in_REG[id=29][fuarr=2]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=2]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=2].q || set pix_in_REG[id=29][fuarr=2]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].d, registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=3].q || set registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=0].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].d, registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=4].q || set registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=1].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=2].d, @constant_255[w9].q || mov registered_coeff_data_REG[id=22][fuarr=2].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=2].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].d, registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=6].q || set registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=3].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].d, registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=7].q || set registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=4].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].d, registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=0].q || set registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=6].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].d, registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=1].q || set registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=7].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_3_id_2321.d, din[v=eop]_6_stage_2_id_2318.q || mov din[v=eop]_6_stage_3_id_2321.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_3_id_2321.enable, @builtin_one.q || mov din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].sel, 1 || mov pix_use_enable_CMP[id=41].a, sequence_d_0_stage_1_id_2312.q || mov pix_use_enable_CMP[id=41].b, @constant_2[w2].q || mov pix_use_enable_CMP[id=41].sign, @builtin_zero.q || mov pix_use_enable_CMP[id=41].equals, @builtin_one.q || mov pix_use_enable_CMP[id=41].less, @builtin_zero.q || mov pix_use_enable_CMP[id=41].invert, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].d, pix_use_REG[id=31][fuarr=0]_d@[mux].q || mov pix_use_REG[id=31][fuarr=0]_d@[mux].data1, pix_in_REG[id=29][fuarr=0].q || set pix_use_REG[id=31][fuarr=0]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].enable, pix_use_REG[id=31][fuarr=0]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=0]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=0]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].d, pix_use_REG[id=31][fuarr=1]_d@[mux].q || mov pix_use_REG[id=31][fuarr=1]_d@[mux].data1, pix_in_REG[id=29][fuarr=1].q || set pix_use_REG[id=31][fuarr=1]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=1].enable, pix_use_REG[id=31][fuarr=1]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=1]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=1]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].d, pix_use_REG[id=31][fuarr=2]_d@[mux].q || mov pix_use_REG[id=31][fuarr=2]_d@[mux].data1, pix_in_REG[id=29][fuarr=2].q || set pix_use_REG[id=31][fuarr=2]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=2].enable, pix_use_REG[id=31][fuarr=2]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=2]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=2]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 1 || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 0 || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 0 || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
13 4032ae00  nop || mov fu_id_2215.a, sequence_AU[id=35].q || mov sequence_AU[id=35].a, sequence_AU[id=35].q || mov sequence_AU[id=35].b, @constant_1[w2].q || set sequence_AU[id=35]_l[consts].index, 0 || mov sequence_AU[id=35].l, sequence_AU[id=35]_l[consts].q || mov sequence_AU[id=35].enable, @builtin_one.q || mov sequence_AU[id=35]_enable_trigger@[mux].data1, @builtin_one.q || set sequence_AU[id=35]_enable_trigger@[mux].sel, 1 || mov sequence_AU[id=35].subNadd, @builtin_zero.q || mov sequence_AU[id=35].sclr, @builtin_zero.q || mov sequence_AU[id=35].sload, sequence_AU[id=35]_sload@[mux].q || mov sequence_AU[id=35]_sload@[mux].data1, fu_id_2215.q || set sequence_AU[id=35]_sload@[mux].sel, 1 || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 1 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov sequence_2_stage_1_id_2309.d, sequence_AU[id=35].q || mov sequence_2_stage_1_id_2309.sclr, @builtin_zero.q || mov sequence_2_stage_1_id_2309.enable, @builtin_one.q || mov sequence_2_stage_1_id_2309_enable_trigger@[mux].data1, @builtin_one.q || set sequence_2_stage_1_id_2309_enable_trigger@[mux].sel, 1 || mov sequence_d_0@[orgvar]_id_1242_line422.d, sequence_AU[id=35].q || mov sequence_d_0@[orgvar]_id_1242_line422.sclr, @builtin_zero.q || mov sequence_d_0@[orgvar]_id_1242_line422.enable, @builtin_one.q || mov sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_1_id_2315.d, din.eop || mov din[v=eop]_6_stage_1_id_2315.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_1_id_2315.enable, @builtin_one.q || mov din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].sel, 1 || mov just_read_non_img_0@[orgvar]_id_1232_line383.d, din.rdata || mov just_read_non_img_0@[orgvar]_id_1232_line383.sclr, @builtin_zero.q || mov just_read_non_img_0@[orgvar]_id_1232_line383.enable, @builtin_one.q || mov just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].data1, @builtin_one.q || set just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].sel, 1 || mov sequence_d_0_stage_1_id_2312.d, sequence_d_0@[orgvar]_id_1242_line422.q || mov sequence_d_0_stage_1_id_2312.sclr, @builtin_zero.q || mov sequence_d_0_stage_1_id_2312.enable, @builtin_one.q || mov sequence_d_0_stage_1_id_2312_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0_stage_1_id_2312_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_2_id_2318.d, din[v=eop]_6_stage_1_id_2315.q || mov din[v=eop]_6_stage_2_id_2318.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_2_id_2318.enable, @builtin_one.q || mov din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=0].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=0].b, @constant_0[w2].q || mov pix_in_enable_CMP[id=40][fuarr=0].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=0].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].d, pix_in_REG[id=29][fuarr=0]_d@[mux].q || mov pix_in_REG[id=29][fuarr=0]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=0]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].enable, pix_in_REG[id=29][fuarr=0]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=0]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=0].q || set pix_in_REG[id=29][fuarr=0]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=1].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=1].b, @constant_1[w2].q || mov pix_in_enable_CMP[id=40][fuarr=1].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=1].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].d, pix_in_REG[id=29][fuarr=1]_d@[mux].q || mov pix_in_REG[id=29][fuarr=1]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=1]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].enable, pix_in_REG[id=29][fuarr=1]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=1]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=1].q || set pix_in_REG[id=29][fuarr=1]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=2].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=2].b, @constant_2[w2].q || mov pix_in_enable_CMP[id=40][fuarr=2].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=2].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].d, pix_in_REG[id=29][fuarr=2]_d@[mux].q || mov pix_in_REG[id=29][fuarr=2]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=2]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].enable, pix_in_REG[id=29][fuarr=2]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=2]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=2].q || set pix_in_REG[id=29][fuarr=2]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].d, registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=3].q || set registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=0].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].d, registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=4].q || set registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=1].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=2].d, @constant_255[w9].q || mov registered_coeff_data_REG[id=22][fuarr=2].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=2].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].d, registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=6].q || set registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=3].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].d, registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=7].q || set registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=4].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].d, registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=0].q || set registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=6].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].d, registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=1].q || set registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=7].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_3_id_2321.d, din[v=eop]_6_stage_2_id_2318.q || mov din[v=eop]_6_stage_3_id_2321.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_3_id_2321.enable, @builtin_one.q || mov din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].sel, 1 || mov pix_use_enable_CMP[id=41].a, sequence_d_0_stage_1_id_2312.q || mov pix_use_enable_CMP[id=41].b, @constant_2[w2].q || mov pix_use_enable_CMP[id=41].sign, @builtin_zero.q || mov pix_use_enable_CMP[id=41].equals, @builtin_one.q || mov pix_use_enable_CMP[id=41].less, @builtin_zero.q || mov pix_use_enable_CMP[id=41].invert, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].d, pix_use_REG[id=31][fuarr=0]_d@[mux].q || mov pix_use_REG[id=31][fuarr=0]_d@[mux].data1, pix_in_REG[id=29][fuarr=0].q || set pix_use_REG[id=31][fuarr=0]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].enable, pix_use_REG[id=31][fuarr=0]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=0]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=0]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].d, pix_use_REG[id=31][fuarr=1]_d@[mux].q || mov pix_use_REG[id=31][fuarr=1]_d@[mux].data1, pix_in_REG[id=29][fuarr=1].q || set pix_use_REG[id=31][fuarr=1]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=1].enable, pix_use_REG[id=31][fuarr=1]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=1]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=1]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].d, pix_use_REG[id=31][fuarr=2]_d@[mux].q || mov pix_use_REG[id=31][fuarr=2]_d@[mux].data1, pix_in_REG[id=29][fuarr=2].q || set pix_use_REG[id=31][fuarr=2]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=2].enable, pix_use_REG[id=31][fuarr=2]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=2]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=2]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_4_id_2324.d, din[v=eop]_6_stage_3_id_2321.q || mov din[v=eop]_6_stage_4_id_2324.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_4_id_2324.enable, @builtin_one.q || mov din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].sel, 1 || mov fu_id_2217.a, registered_coeff_data_REG[id=22][fuarr=0].q || mov fu_id_2219.a, pix_use_REG[id=31][fuarr=0].q || mov fu_id_2221.a, registered_coeff_data_REG[id=22][fuarr=1].q || mov fu_id_2223.a, pix_use_REG[id=31][fuarr=1].q || mov multipliers[id=42][fuarr=0].a, fu_id_2217.q || mov multipliers[id=42][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=0]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=0].b, fu_id_2219.q || mov multipliers[id=42][fuarr=0].signa, @builtin_one.q || mov multipliers[id=42][fuarr=0].signb, @builtin_one.q || mov multipliers[id=42][fuarr=1].a, fu_id_2221.q || mov multipliers[id=42][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=1]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=1].b, fu_id_2223.q || mov multipliers[id=42][fuarr=1].signa, @builtin_one.q || mov multipliers[id=42][fuarr=1].signb, @builtin_one.q || mov fu_id_2229.a, registered_coeff_data_REG[id=22][fuarr=2].q || mov fu_id_2231.a, pix_use_REG[id=31][fuarr=2].q || mov multipliers[id=42][fuarr=2].a, fu_id_2229.q || mov multipliers[id=42][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=2]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=2].b, fu_id_2231.q || mov multipliers[id=42][fuarr=2].signa, @builtin_one.q || mov multipliers[id=42][fuarr=2].signb, @builtin_one.q || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 0 || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 0 || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
14 4032af00  nop || mov fu_id_2215.a, sequence_AU[id=35].q || mov sequence_AU[id=35].a, sequence_AU[id=35].q || mov sequence_AU[id=35].b, @constant_1[w2].q || set sequence_AU[id=35]_l[consts].index, 0 || mov sequence_AU[id=35].l, sequence_AU[id=35]_l[consts].q || mov sequence_AU[id=35].enable, @builtin_one.q || mov sequence_AU[id=35]_enable_trigger@[mux].data1, @builtin_one.q || set sequence_AU[id=35]_enable_trigger@[mux].sel, 1 || mov sequence_AU[id=35].subNadd, @builtin_zero.q || mov sequence_AU[id=35].sclr, @builtin_zero.q || mov sequence_AU[id=35].sload, sequence_AU[id=35]_sload@[mux].q || mov sequence_AU[id=35]_sload@[mux].data1, fu_id_2215.q || set sequence_AU[id=35]_sload@[mux].sel, 1 || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 1 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov sequence_2_stage_1_id_2309.d, sequence_AU[id=35].q || mov sequence_2_stage_1_id_2309.sclr, @builtin_zero.q || mov sequence_2_stage_1_id_2309.enable, @builtin_one.q || mov sequence_2_stage_1_id_2309_enable_trigger@[mux].data1, @builtin_one.q || set sequence_2_stage_1_id_2309_enable_trigger@[mux].sel, 1 || mov sequence_d_0@[orgvar]_id_1242_line422.d, sequence_AU[id=35].q || mov sequence_d_0@[orgvar]_id_1242_line422.sclr, @builtin_zero.q || mov sequence_d_0@[orgvar]_id_1242_line422.enable, @builtin_one.q || mov sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_1_id_2315.d, din.eop || mov din[v=eop]_6_stage_1_id_2315.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_1_id_2315.enable, @builtin_one.q || mov din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].sel, 1 || mov just_read_non_img_0@[orgvar]_id_1232_line383.d, din.rdata || mov just_read_non_img_0@[orgvar]_id_1232_line383.sclr, @builtin_zero.q || mov just_read_non_img_0@[orgvar]_id_1232_line383.enable, @builtin_one.q || mov just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].data1, @builtin_one.q || set just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].sel, 1 || mov sequence_d_0_stage_1_id_2312.d, sequence_d_0@[orgvar]_id_1242_line422.q || mov sequence_d_0_stage_1_id_2312.sclr, @builtin_zero.q || mov sequence_d_0_stage_1_id_2312.enable, @builtin_one.q || mov sequence_d_0_stage_1_id_2312_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0_stage_1_id_2312_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_2_id_2318.d, din[v=eop]_6_stage_1_id_2315.q || mov din[v=eop]_6_stage_2_id_2318.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_2_id_2318.enable, @builtin_one.q || mov din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=0].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=0].b, @constant_0[w2].q || mov pix_in_enable_CMP[id=40][fuarr=0].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=0].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].d, pix_in_REG[id=29][fuarr=0]_d@[mux].q || mov pix_in_REG[id=29][fuarr=0]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=0]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].enable, pix_in_REG[id=29][fuarr=0]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=0]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=0].q || set pix_in_REG[id=29][fuarr=0]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=1].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=1].b, @constant_1[w2].q || mov pix_in_enable_CMP[id=40][fuarr=1].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=1].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].d, pix_in_REG[id=29][fuarr=1]_d@[mux].q || mov pix_in_REG[id=29][fuarr=1]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=1]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].enable, pix_in_REG[id=29][fuarr=1]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=1]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=1].q || set pix_in_REG[id=29][fuarr=1]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=2].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=2].b, @constant_2[w2].q || mov pix_in_enable_CMP[id=40][fuarr=2].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=2].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].d, pix_in_REG[id=29][fuarr=2]_d@[mux].q || mov pix_in_REG[id=29][fuarr=2]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=2]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].enable, pix_in_REG[id=29][fuarr=2]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=2]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=2].q || set pix_in_REG[id=29][fuarr=2]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].d, registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=3].q || set registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=0].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].d, registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=4].q || set registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=1].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=2].d, @constant_255[w9].q || mov registered_coeff_data_REG[id=22][fuarr=2].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=2].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].d, registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=6].q || set registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=3].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].d, registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=7].q || set registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=4].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].d, registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=0].q || set registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=6].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].d, registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=1].q || set registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=7].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_3_id_2321.d, din[v=eop]_6_stage_2_id_2318.q || mov din[v=eop]_6_stage_3_id_2321.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_3_id_2321.enable, @builtin_one.q || mov din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].sel, 1 || mov pix_use_enable_CMP[id=41].a, sequence_d_0_stage_1_id_2312.q || mov pix_use_enable_CMP[id=41].b, @constant_2[w2].q || mov pix_use_enable_CMP[id=41].sign, @builtin_zero.q || mov pix_use_enable_CMP[id=41].equals, @builtin_one.q || mov pix_use_enable_CMP[id=41].less, @builtin_zero.q || mov pix_use_enable_CMP[id=41].invert, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].d, pix_use_REG[id=31][fuarr=0]_d@[mux].q || mov pix_use_REG[id=31][fuarr=0]_d@[mux].data1, pix_in_REG[id=29][fuarr=0].q || set pix_use_REG[id=31][fuarr=0]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].enable, pix_use_REG[id=31][fuarr=0]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=0]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=0]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].d, pix_use_REG[id=31][fuarr=1]_d@[mux].q || mov pix_use_REG[id=31][fuarr=1]_d@[mux].data1, pix_in_REG[id=29][fuarr=1].q || set pix_use_REG[id=31][fuarr=1]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=1].enable, pix_use_REG[id=31][fuarr=1]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=1]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=1]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].d, pix_use_REG[id=31][fuarr=2]_d@[mux].q || mov pix_use_REG[id=31][fuarr=2]_d@[mux].data1, pix_in_REG[id=29][fuarr=2].q || set pix_use_REG[id=31][fuarr=2]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=2].enable, pix_use_REG[id=31][fuarr=2]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=2]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=2]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_4_id_2324.d, din[v=eop]_6_stage_3_id_2321.q || mov din[v=eop]_6_stage_4_id_2324.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_4_id_2324.enable, @builtin_one.q || mov din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].sel, 1 || mov fu_id_2217.a, registered_coeff_data_REG[id=22][fuarr=0].q || mov fu_id_2219.a, pix_use_REG[id=31][fuarr=0].q || mov fu_id_2221.a, registered_coeff_data_REG[id=22][fuarr=1].q || mov fu_id_2223.a, pix_use_REG[id=31][fuarr=1].q || mov multipliers[id=42][fuarr=0].a, fu_id_2217.q || mov multipliers[id=42][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=0]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=0].b, fu_id_2219.q || mov multipliers[id=42][fuarr=0].signa, @builtin_one.q || mov multipliers[id=42][fuarr=0].signb, @builtin_one.q || mov multipliers[id=42][fuarr=1].a, fu_id_2221.q || mov multipliers[id=42][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=1]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=1].b, fu_id_2223.q || mov multipliers[id=42][fuarr=1].signa, @builtin_one.q || mov multipliers[id=42][fuarr=1].signb, @builtin_one.q || mov fu_id_2229.a, registered_coeff_data_REG[id=22][fuarr=2].q || mov fu_id_2231.a, pix_use_REG[id=31][fuarr=2].q || mov multipliers[id=42][fuarr=2].a, fu_id_2229.q || mov multipliers[id=42][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=2]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=2].b, fu_id_2231.q || mov multipliers[id=42][fuarr=2].signa, @builtin_one.q || mov multipliers[id=42][fuarr=2].signb, @builtin_one.q || mov din[v=eop]_6_stage_5_id_2327.d, din[v=eop]_6_stage_4_id_2324.q || mov din[v=eop]_6_stage_5_id_2327.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_5_id_2327.enable, @builtin_one.q || mov din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].sel, 1 || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 0 || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 0 || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
15 4033af00  nop || mov fu_id_2215.a, sequence_AU[id=35].q || mov sequence_AU[id=35].a, sequence_AU[id=35].q || mov sequence_AU[id=35].b, @constant_1[w2].q || set sequence_AU[id=35]_l[consts].index, 0 || mov sequence_AU[id=35].l, sequence_AU[id=35]_l[consts].q || mov sequence_AU[id=35].enable, @builtin_one.q || mov sequence_AU[id=35]_enable_trigger@[mux].data1, @builtin_one.q || set sequence_AU[id=35]_enable_trigger@[mux].sel, 1 || mov sequence_AU[id=35].subNadd, @builtin_zero.q || mov sequence_AU[id=35].sclr, @builtin_zero.q || mov sequence_AU[id=35].sload, sequence_AU[id=35]_sload@[mux].q || mov sequence_AU[id=35]_sload@[mux].data1, fu_id_2215.q || set sequence_AU[id=35]_sload@[mux].sel, 1 || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 1 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov sequence_2_stage_1_id_2309.d, sequence_AU[id=35].q || mov sequence_2_stage_1_id_2309.sclr, @builtin_zero.q || mov sequence_2_stage_1_id_2309.enable, @builtin_one.q || mov sequence_2_stage_1_id_2309_enable_trigger@[mux].data1, @builtin_one.q || set sequence_2_stage_1_id_2309_enable_trigger@[mux].sel, 1 || mov sequence_d_0@[orgvar]_id_1242_line422.d, sequence_AU[id=35].q || mov sequence_d_0@[orgvar]_id_1242_line422.sclr, @builtin_zero.q || mov sequence_d_0@[orgvar]_id_1242_line422.enable, @builtin_one.q || mov sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_1_id_2315.d, din.eop || mov din[v=eop]_6_stage_1_id_2315.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_1_id_2315.enable, @builtin_one.q || mov din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].sel, 1 || mov just_read_non_img_0@[orgvar]_id_1232_line383.d, din.rdata || mov just_read_non_img_0@[orgvar]_id_1232_line383.sclr, @builtin_zero.q || mov just_read_non_img_0@[orgvar]_id_1232_line383.enable, @builtin_one.q || mov just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].data1, @builtin_one.q || set just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].sel, 1 || mov sequence_d_0_stage_1_id_2312.d, sequence_d_0@[orgvar]_id_1242_line422.q || mov sequence_d_0_stage_1_id_2312.sclr, @builtin_zero.q || mov sequence_d_0_stage_1_id_2312.enable, @builtin_one.q || mov sequence_d_0_stage_1_id_2312_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0_stage_1_id_2312_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_2_id_2318.d, din[v=eop]_6_stage_1_id_2315.q || mov din[v=eop]_6_stage_2_id_2318.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_2_id_2318.enable, @builtin_one.q || mov din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=0].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=0].b, @constant_0[w2].q || mov pix_in_enable_CMP[id=40][fuarr=0].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=0].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].d, pix_in_REG[id=29][fuarr=0]_d@[mux].q || mov pix_in_REG[id=29][fuarr=0]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=0]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].enable, pix_in_REG[id=29][fuarr=0]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=0]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=0].q || set pix_in_REG[id=29][fuarr=0]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=1].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=1].b, @constant_1[w2].q || mov pix_in_enable_CMP[id=40][fuarr=1].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=1].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].d, pix_in_REG[id=29][fuarr=1]_d@[mux].q || mov pix_in_REG[id=29][fuarr=1]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=1]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].enable, pix_in_REG[id=29][fuarr=1]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=1]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=1].q || set pix_in_REG[id=29][fuarr=1]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=2].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=2].b, @constant_2[w2].q || mov pix_in_enable_CMP[id=40][fuarr=2].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=2].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].d, pix_in_REG[id=29][fuarr=2]_d@[mux].q || mov pix_in_REG[id=29][fuarr=2]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=2]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].enable, pix_in_REG[id=29][fuarr=2]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=2]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=2].q || set pix_in_REG[id=29][fuarr=2]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].d, registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=3].q || set registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=0].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].d, registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=4].q || set registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=1].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=2].d, @constant_255[w9].q || mov registered_coeff_data_REG[id=22][fuarr=2].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=2].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].d, registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=6].q || set registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=3].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].d, registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=7].q || set registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=4].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].d, registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=0].q || set registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=6].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].d, registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=1].q || set registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=7].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_3_id_2321.d, din[v=eop]_6_stage_2_id_2318.q || mov din[v=eop]_6_stage_3_id_2321.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_3_id_2321.enable, @builtin_one.q || mov din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].sel, 1 || mov pix_use_enable_CMP[id=41].a, sequence_d_0_stage_1_id_2312.q || mov pix_use_enable_CMP[id=41].b, @constant_2[w2].q || mov pix_use_enable_CMP[id=41].sign, @builtin_zero.q || mov pix_use_enable_CMP[id=41].equals, @builtin_one.q || mov pix_use_enable_CMP[id=41].less, @builtin_zero.q || mov pix_use_enable_CMP[id=41].invert, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].d, pix_use_REG[id=31][fuarr=0]_d@[mux].q || mov pix_use_REG[id=31][fuarr=0]_d@[mux].data1, pix_in_REG[id=29][fuarr=0].q || set pix_use_REG[id=31][fuarr=0]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].enable, pix_use_REG[id=31][fuarr=0]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=0]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=0]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].d, pix_use_REG[id=31][fuarr=1]_d@[mux].q || mov pix_use_REG[id=31][fuarr=1]_d@[mux].data1, pix_in_REG[id=29][fuarr=1].q || set pix_use_REG[id=31][fuarr=1]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=1].enable, pix_use_REG[id=31][fuarr=1]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=1]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=1]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].d, pix_use_REG[id=31][fuarr=2]_d@[mux].q || mov pix_use_REG[id=31][fuarr=2]_d@[mux].data1, pix_in_REG[id=29][fuarr=2].q || set pix_use_REG[id=31][fuarr=2]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=2].enable, pix_use_REG[id=31][fuarr=2]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=2]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=2]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_4_id_2324.d, din[v=eop]_6_stage_3_id_2321.q || mov din[v=eop]_6_stage_4_id_2324.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_4_id_2324.enable, @builtin_one.q || mov din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].sel, 1 || mov fu_id_2217.a, registered_coeff_data_REG[id=22][fuarr=0].q || mov fu_id_2219.a, pix_use_REG[id=31][fuarr=0].q || mov fu_id_2221.a, registered_coeff_data_REG[id=22][fuarr=1].q || mov fu_id_2223.a, pix_use_REG[id=31][fuarr=1].q || mov multipliers[id=42][fuarr=0].a, fu_id_2217.q || mov multipliers[id=42][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=0]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=0].b, fu_id_2219.q || mov multipliers[id=42][fuarr=0].signa, @builtin_one.q || mov multipliers[id=42][fuarr=0].signb, @builtin_one.q || mov multipliers[id=42][fuarr=1].a, fu_id_2221.q || mov multipliers[id=42][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=1]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=1].b, fu_id_2223.q || mov multipliers[id=42][fuarr=1].signa, @builtin_one.q || mov multipliers[id=42][fuarr=1].signb, @builtin_one.q || mov fu_id_2229.a, registered_coeff_data_REG[id=22][fuarr=2].q || mov fu_id_2231.a, pix_use_REG[id=31][fuarr=2].q || mov multipliers[id=42][fuarr=2].a, fu_id_2229.q || mov multipliers[id=42][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=2]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=2].b, fu_id_2231.q || mov multipliers[id=42][fuarr=2].signa, @builtin_one.q || mov multipliers[id=42][fuarr=2].signb, @builtin_one.q || mov din[v=eop]_6_stage_5_id_2327.d, din[v=eop]_6_stage_4_id_2324.q || mov din[v=eop]_6_stage_5_id_2327.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_5_id_2327.enable, @builtin_one.q || mov din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].d, registered_const_data_REG[id=24][fuarr=0]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=0]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=1].q || set registered_const_data_REG[id=24][fuarr=0]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=0].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].d, registered_const_data_REG[id=24][fuarr=1]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=1]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=2].q || set registered_const_data_REG[id=24][fuarr=1]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=1].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].d, registered_const_data_REG[id=24][fuarr=2]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=2]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=0].q || set registered_const_data_REG[id=24][fuarr=2]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=2].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_6_id_2330.d, din[v=eop]_6_stage_5_id_2327.q || mov din[v=eop]_6_stage_6_id_2330.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_6_id_2330.enable, @builtin_one.q || mov din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].sel, 1 || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 0 || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
16 4033af80  nop || mov fu_id_2215.a, sequence_AU[id=35].q || mov sequence_AU[id=35].a, sequence_AU[id=35].q || mov sequence_AU[id=35].b, @constant_1[w2].q || set sequence_AU[id=35]_l[consts].index, 0 || mov sequence_AU[id=35].l, sequence_AU[id=35]_l[consts].q || mov sequence_AU[id=35].enable, @builtin_one.q || mov sequence_AU[id=35]_enable_trigger@[mux].data1, @builtin_one.q || set sequence_AU[id=35]_enable_trigger@[mux].sel, 1 || mov sequence_AU[id=35].subNadd, @builtin_zero.q || mov sequence_AU[id=35].sclr, @builtin_zero.q || mov sequence_AU[id=35].sload, sequence_AU[id=35]_sload@[mux].q || mov sequence_AU[id=35]_sload@[mux].data1, fu_id_2215.q || set sequence_AU[id=35]_sload@[mux].sel, 1 || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 1 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov sequence_2_stage_1_id_2309.d, sequence_AU[id=35].q || mov sequence_2_stage_1_id_2309.sclr, @builtin_zero.q || mov sequence_2_stage_1_id_2309.enable, @builtin_one.q || mov sequence_2_stage_1_id_2309_enable_trigger@[mux].data1, @builtin_one.q || set sequence_2_stage_1_id_2309_enable_trigger@[mux].sel, 1 || mov sequence_d_0@[orgvar]_id_1242_line422.d, sequence_AU[id=35].q || mov sequence_d_0@[orgvar]_id_1242_line422.sclr, @builtin_zero.q || mov sequence_d_0@[orgvar]_id_1242_line422.enable, @builtin_one.q || mov sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_1_id_2315.d, din.eop || mov din[v=eop]_6_stage_1_id_2315.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_1_id_2315.enable, @builtin_one.q || mov din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].sel, 1 || mov just_read_non_img_0@[orgvar]_id_1232_line383.d, din.rdata || mov just_read_non_img_0@[orgvar]_id_1232_line383.sclr, @builtin_zero.q || mov just_read_non_img_0@[orgvar]_id_1232_line383.enable, @builtin_one.q || mov just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].data1, @builtin_one.q || set just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].sel, 1 || mov sequence_d_0_stage_1_id_2312.d, sequence_d_0@[orgvar]_id_1242_line422.q || mov sequence_d_0_stage_1_id_2312.sclr, @builtin_zero.q || mov sequence_d_0_stage_1_id_2312.enable, @builtin_one.q || mov sequence_d_0_stage_1_id_2312_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0_stage_1_id_2312_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_2_id_2318.d, din[v=eop]_6_stage_1_id_2315.q || mov din[v=eop]_6_stage_2_id_2318.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_2_id_2318.enable, @builtin_one.q || mov din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=0].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=0].b, @constant_0[w2].q || mov pix_in_enable_CMP[id=40][fuarr=0].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=0].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].d, pix_in_REG[id=29][fuarr=0]_d@[mux].q || mov pix_in_REG[id=29][fuarr=0]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=0]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].enable, pix_in_REG[id=29][fuarr=0]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=0]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=0].q || set pix_in_REG[id=29][fuarr=0]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=1].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=1].b, @constant_1[w2].q || mov pix_in_enable_CMP[id=40][fuarr=1].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=1].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].d, pix_in_REG[id=29][fuarr=1]_d@[mux].q || mov pix_in_REG[id=29][fuarr=1]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=1]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].enable, pix_in_REG[id=29][fuarr=1]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=1]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=1].q || set pix_in_REG[id=29][fuarr=1]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=2].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=2].b, @constant_2[w2].q || mov pix_in_enable_CMP[id=40][fuarr=2].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=2].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].d, pix_in_REG[id=29][fuarr=2]_d@[mux].q || mov pix_in_REG[id=29][fuarr=2]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=2]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].enable, pix_in_REG[id=29][fuarr=2]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=2]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=2].q || set pix_in_REG[id=29][fuarr=2]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].d, registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=3].q || set registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=0].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].d, registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=4].q || set registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=1].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=2].d, @constant_255[w9].q || mov registered_coeff_data_REG[id=22][fuarr=2].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=2].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].d, registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=6].q || set registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=3].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].d, registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=7].q || set registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=4].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].d, registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=0].q || set registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=6].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].d, registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=1].q || set registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=7].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_3_id_2321.d, din[v=eop]_6_stage_2_id_2318.q || mov din[v=eop]_6_stage_3_id_2321.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_3_id_2321.enable, @builtin_one.q || mov din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].sel, 1 || mov pix_use_enable_CMP[id=41].a, sequence_d_0_stage_1_id_2312.q || mov pix_use_enable_CMP[id=41].b, @constant_2[w2].q || mov pix_use_enable_CMP[id=41].sign, @builtin_zero.q || mov pix_use_enable_CMP[id=41].equals, @builtin_one.q || mov pix_use_enable_CMP[id=41].less, @builtin_zero.q || mov pix_use_enable_CMP[id=41].invert, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].d, pix_use_REG[id=31][fuarr=0]_d@[mux].q || mov pix_use_REG[id=31][fuarr=0]_d@[mux].data1, pix_in_REG[id=29][fuarr=0].q || set pix_use_REG[id=31][fuarr=0]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].enable, pix_use_REG[id=31][fuarr=0]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=0]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=0]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].d, pix_use_REG[id=31][fuarr=1]_d@[mux].q || mov pix_use_REG[id=31][fuarr=1]_d@[mux].data1, pix_in_REG[id=29][fuarr=1].q || set pix_use_REG[id=31][fuarr=1]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=1].enable, pix_use_REG[id=31][fuarr=1]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=1]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=1]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].d, pix_use_REG[id=31][fuarr=2]_d@[mux].q || mov pix_use_REG[id=31][fuarr=2]_d@[mux].data1, pix_in_REG[id=29][fuarr=2].q || set pix_use_REG[id=31][fuarr=2]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=2].enable, pix_use_REG[id=31][fuarr=2]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=2]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=2]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_4_id_2324.d, din[v=eop]_6_stage_3_id_2321.q || mov din[v=eop]_6_stage_4_id_2324.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_4_id_2324.enable, @builtin_one.q || mov din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].sel, 1 || mov fu_id_2217.a, registered_coeff_data_REG[id=22][fuarr=0].q || mov fu_id_2219.a, pix_use_REG[id=31][fuarr=0].q || mov fu_id_2221.a, registered_coeff_data_REG[id=22][fuarr=1].q || mov fu_id_2223.a, pix_use_REG[id=31][fuarr=1].q || mov multipliers[id=42][fuarr=0].a, fu_id_2217.q || mov multipliers[id=42][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=0]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=0].b, fu_id_2219.q || mov multipliers[id=42][fuarr=0].signa, @builtin_one.q || mov multipliers[id=42][fuarr=0].signb, @builtin_one.q || mov multipliers[id=42][fuarr=1].a, fu_id_2221.q || mov multipliers[id=42][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=1]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=1].b, fu_id_2223.q || mov multipliers[id=42][fuarr=1].signa, @builtin_one.q || mov multipliers[id=42][fuarr=1].signb, @builtin_one.q || mov fu_id_2229.a, registered_coeff_data_REG[id=22][fuarr=2].q || mov fu_id_2231.a, pix_use_REG[id=31][fuarr=2].q || mov multipliers[id=42][fuarr=2].a, fu_id_2229.q || mov multipliers[id=42][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=2]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=2].b, fu_id_2231.q || mov multipliers[id=42][fuarr=2].signa, @builtin_one.q || mov multipliers[id=42][fuarr=2].signb, @builtin_one.q || mov din[v=eop]_6_stage_5_id_2327.d, din[v=eop]_6_stage_4_id_2324.q || mov din[v=eop]_6_stage_5_id_2327.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_5_id_2327.enable, @builtin_one.q || mov din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].d, registered_const_data_REG[id=24][fuarr=0]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=0]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=1].q || set registered_const_data_REG[id=24][fuarr=0]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=0].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].d, registered_const_data_REG[id=24][fuarr=1]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=1]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=2].q || set registered_const_data_REG[id=24][fuarr=1]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=1].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].d, registered_const_data_REG[id=24][fuarr=2]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=2]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=0].q || set registered_const_data_REG[id=24][fuarr=2]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=2].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_6_id_2330.d, din[v=eop]_6_stage_5_id_2327.q || mov din[v=eop]_6_stage_6_id_2330.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_6_id_2330.enable, @builtin_one.q || mov din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_7_id_2333.d, din[v=eop]_6_stage_6_id_2330.q || mov din[v=eop]_6_stage_7_id_2333.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_7_id_2333.enable, @builtin_one.q || mov din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].sel, 1 || mov fu_id_2225.a, multipliers[id=42][fuarr=0].q || mov fu_id_2227.a, multipliers[id=42][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=0].a, fu_id_2225.q || mov coeff_intermediates_AUS[id=33][fuarr=0].b, fu_id_2227.q || mov coeff_intermediates_AUS[id=33][fuarr=0].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=0].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sload, @builtin_zero.q || mov fu_id_2233.a, multipliers[id=42][fuarr=2].q || mov fu_id_2235.a, registered_const_data_REG[id=24][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=1].a, fu_id_2233.q || mov coeff_intermediates_AUS[id=33][fuarr=1].b, fu_id_2235.q || mov coeff_intermediates_AUS[id=33][fuarr=1].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=1].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sload, @builtin_zero.q || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 0 || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
17 4033afc0  nop || mov fu_id_2215.a, sequence_AU[id=35].q || mov sequence_AU[id=35].a, sequence_AU[id=35].q || mov sequence_AU[id=35].b, @constant_1[w2].q || set sequence_AU[id=35]_l[consts].index, 0 || mov sequence_AU[id=35].l, sequence_AU[id=35]_l[consts].q || mov sequence_AU[id=35].enable, @builtin_one.q || mov sequence_AU[id=35]_enable_trigger@[mux].data1, @builtin_one.q || set sequence_AU[id=35]_enable_trigger@[mux].sel, 1 || mov sequence_AU[id=35].subNadd, @builtin_zero.q || mov sequence_AU[id=35].sclr, @builtin_zero.q || mov sequence_AU[id=35].sload, sequence_AU[id=35]_sload@[mux].q || mov sequence_AU[id=35]_sload@[mux].data1, fu_id_2215.q || set sequence_AU[id=35]_sload@[mux].sel, 1 || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 1 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov sequence_2_stage_1_id_2309.d, sequence_AU[id=35].q || mov sequence_2_stage_1_id_2309.sclr, @builtin_zero.q || mov sequence_2_stage_1_id_2309.enable, @builtin_one.q || mov sequence_2_stage_1_id_2309_enable_trigger@[mux].data1, @builtin_one.q || set sequence_2_stage_1_id_2309_enable_trigger@[mux].sel, 1 || mov sequence_d_0@[orgvar]_id_1242_line422.d, sequence_AU[id=35].q || mov sequence_d_0@[orgvar]_id_1242_line422.sclr, @builtin_zero.q || mov sequence_d_0@[orgvar]_id_1242_line422.enable, @builtin_one.q || mov sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_1_id_2315.d, din.eop || mov din[v=eop]_6_stage_1_id_2315.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_1_id_2315.enable, @builtin_one.q || mov din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].sel, 1 || mov just_read_non_img_0@[orgvar]_id_1232_line383.d, din.rdata || mov just_read_non_img_0@[orgvar]_id_1232_line383.sclr, @builtin_zero.q || mov just_read_non_img_0@[orgvar]_id_1232_line383.enable, @builtin_one.q || mov just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].data1, @builtin_one.q || set just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].sel, 1 || mov sequence_d_0_stage_1_id_2312.d, sequence_d_0@[orgvar]_id_1242_line422.q || mov sequence_d_0_stage_1_id_2312.sclr, @builtin_zero.q || mov sequence_d_0_stage_1_id_2312.enable, @builtin_one.q || mov sequence_d_0_stage_1_id_2312_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0_stage_1_id_2312_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_2_id_2318.d, din[v=eop]_6_stage_1_id_2315.q || mov din[v=eop]_6_stage_2_id_2318.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_2_id_2318.enable, @builtin_one.q || mov din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=0].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=0].b, @constant_0[w2].q || mov pix_in_enable_CMP[id=40][fuarr=0].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=0].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].d, pix_in_REG[id=29][fuarr=0]_d@[mux].q || mov pix_in_REG[id=29][fuarr=0]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=0]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].enable, pix_in_REG[id=29][fuarr=0]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=0]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=0].q || set pix_in_REG[id=29][fuarr=0]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=1].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=1].b, @constant_1[w2].q || mov pix_in_enable_CMP[id=40][fuarr=1].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=1].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].d, pix_in_REG[id=29][fuarr=1]_d@[mux].q || mov pix_in_REG[id=29][fuarr=1]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=1]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].enable, pix_in_REG[id=29][fuarr=1]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=1]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=1].q || set pix_in_REG[id=29][fuarr=1]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=2].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=2].b, @constant_2[w2].q || mov pix_in_enable_CMP[id=40][fuarr=2].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=2].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].d, pix_in_REG[id=29][fuarr=2]_d@[mux].q || mov pix_in_REG[id=29][fuarr=2]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=2]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].enable, pix_in_REG[id=29][fuarr=2]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=2]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=2].q || set pix_in_REG[id=29][fuarr=2]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].d, registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=3].q || set registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=0].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].d, registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=4].q || set registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=1].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=2].d, @constant_255[w9].q || mov registered_coeff_data_REG[id=22][fuarr=2].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=2].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].d, registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=6].q || set registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=3].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].d, registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=7].q || set registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=4].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].d, registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=0].q || set registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=6].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].d, registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=1].q || set registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=7].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_3_id_2321.d, din[v=eop]_6_stage_2_id_2318.q || mov din[v=eop]_6_stage_3_id_2321.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_3_id_2321.enable, @builtin_one.q || mov din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].sel, 1 || mov pix_use_enable_CMP[id=41].a, sequence_d_0_stage_1_id_2312.q || mov pix_use_enable_CMP[id=41].b, @constant_2[w2].q || mov pix_use_enable_CMP[id=41].sign, @builtin_zero.q || mov pix_use_enable_CMP[id=41].equals, @builtin_one.q || mov pix_use_enable_CMP[id=41].less, @builtin_zero.q || mov pix_use_enable_CMP[id=41].invert, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].d, pix_use_REG[id=31][fuarr=0]_d@[mux].q || mov pix_use_REG[id=31][fuarr=0]_d@[mux].data1, pix_in_REG[id=29][fuarr=0].q || set pix_use_REG[id=31][fuarr=0]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].enable, pix_use_REG[id=31][fuarr=0]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=0]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=0]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].d, pix_use_REG[id=31][fuarr=1]_d@[mux].q || mov pix_use_REG[id=31][fuarr=1]_d@[mux].data1, pix_in_REG[id=29][fuarr=1].q || set pix_use_REG[id=31][fuarr=1]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=1].enable, pix_use_REG[id=31][fuarr=1]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=1]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=1]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].d, pix_use_REG[id=31][fuarr=2]_d@[mux].q || mov pix_use_REG[id=31][fuarr=2]_d@[mux].data1, pix_in_REG[id=29][fuarr=2].q || set pix_use_REG[id=31][fuarr=2]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=2].enable, pix_use_REG[id=31][fuarr=2]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=2]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=2]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_4_id_2324.d, din[v=eop]_6_stage_3_id_2321.q || mov din[v=eop]_6_stage_4_id_2324.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_4_id_2324.enable, @builtin_one.q || mov din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].sel, 1 || mov fu_id_2217.a, registered_coeff_data_REG[id=22][fuarr=0].q || mov fu_id_2219.a, pix_use_REG[id=31][fuarr=0].q || mov fu_id_2221.a, registered_coeff_data_REG[id=22][fuarr=1].q || mov fu_id_2223.a, pix_use_REG[id=31][fuarr=1].q || mov multipliers[id=42][fuarr=0].a, fu_id_2217.q || mov multipliers[id=42][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=0]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=0].b, fu_id_2219.q || mov multipliers[id=42][fuarr=0].signa, @builtin_one.q || mov multipliers[id=42][fuarr=0].signb, @builtin_one.q || mov multipliers[id=42][fuarr=1].a, fu_id_2221.q || mov multipliers[id=42][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=1]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=1].b, fu_id_2223.q || mov multipliers[id=42][fuarr=1].signa, @builtin_one.q || mov multipliers[id=42][fuarr=1].signb, @builtin_one.q || mov fu_id_2229.a, registered_coeff_data_REG[id=22][fuarr=2].q || mov fu_id_2231.a, pix_use_REG[id=31][fuarr=2].q || mov multipliers[id=42][fuarr=2].a, fu_id_2229.q || mov multipliers[id=42][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=2]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=2].b, fu_id_2231.q || mov multipliers[id=42][fuarr=2].signa, @builtin_one.q || mov multipliers[id=42][fuarr=2].signb, @builtin_one.q || mov din[v=eop]_6_stage_5_id_2327.d, din[v=eop]_6_stage_4_id_2324.q || mov din[v=eop]_6_stage_5_id_2327.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_5_id_2327.enable, @builtin_one.q || mov din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].d, registered_const_data_REG[id=24][fuarr=0]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=0]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=1].q || set registered_const_data_REG[id=24][fuarr=0]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=0].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].d, registered_const_data_REG[id=24][fuarr=1]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=1]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=2].q || set registered_const_data_REG[id=24][fuarr=1]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=1].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].d, registered_const_data_REG[id=24][fuarr=2]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=2]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=0].q || set registered_const_data_REG[id=24][fuarr=2]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=2].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_6_id_2330.d, din[v=eop]_6_stage_5_id_2327.q || mov din[v=eop]_6_stage_6_id_2330.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_6_id_2330.enable, @builtin_one.q || mov din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_7_id_2333.d, din[v=eop]_6_stage_6_id_2330.q || mov din[v=eop]_6_stage_7_id_2333.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_7_id_2333.enable, @builtin_one.q || mov din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].sel, 1 || mov fu_id_2225.a, multipliers[id=42][fuarr=0].q || mov fu_id_2227.a, multipliers[id=42][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=0].a, fu_id_2225.q || mov coeff_intermediates_AUS[id=33][fuarr=0].b, fu_id_2227.q || mov coeff_intermediates_AUS[id=33][fuarr=0].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=0].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sload, @builtin_zero.q || mov fu_id_2233.a, multipliers[id=42][fuarr=2].q || mov fu_id_2235.a, registered_const_data_REG[id=24][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=1].a, fu_id_2233.q || mov coeff_intermediates_AUS[id=33][fuarr=1].b, fu_id_2235.q || mov coeff_intermediates_AUS[id=33][fuarr=1].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=1].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sload, @builtin_zero.q || mov din[v=eop]_6_stage_8_id_2336.d, din[v=eop]_6_stage_7_id_2333.q || mov din[v=eop]_6_stage_8_id_2336.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_8_id_2336.enable, @builtin_one.q || mov din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].a, coeff_intermediates_AUS[id=33][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=2].b, coeff_intermediates_AUS[id=33][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=2].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sload, @builtin_zero.q || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 0 || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
18 4033afe0  nop || mov fu_id_2215.a, sequence_AU[id=35].q || mov sequence_AU[id=35].a, sequence_AU[id=35].q || mov sequence_AU[id=35].b, @constant_1[w2].q || set sequence_AU[id=35]_l[consts].index, 0 || mov sequence_AU[id=35].l, sequence_AU[id=35]_l[consts].q || mov sequence_AU[id=35].enable, @builtin_one.q || mov sequence_AU[id=35]_enable_trigger@[mux].data1, @builtin_one.q || set sequence_AU[id=35]_enable_trigger@[mux].sel, 1 || mov sequence_AU[id=35].subNadd, @builtin_zero.q || mov sequence_AU[id=35].sclr, @builtin_zero.q || mov sequence_AU[id=35].sload, sequence_AU[id=35]_sload@[mux].q || mov sequence_AU[id=35]_sload@[mux].data1, fu_id_2215.q || set sequence_AU[id=35]_sload@[mux].sel, 1 || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 1 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov sequence_2_stage_1_id_2309.d, sequence_AU[id=35].q || mov sequence_2_stage_1_id_2309.sclr, @builtin_zero.q || mov sequence_2_stage_1_id_2309.enable, @builtin_one.q || mov sequence_2_stage_1_id_2309_enable_trigger@[mux].data1, @builtin_one.q || set sequence_2_stage_1_id_2309_enable_trigger@[mux].sel, 1 || mov sequence_d_0@[orgvar]_id_1242_line422.d, sequence_AU[id=35].q || mov sequence_d_0@[orgvar]_id_1242_line422.sclr, @builtin_zero.q || mov sequence_d_0@[orgvar]_id_1242_line422.enable, @builtin_one.q || mov sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_1_id_2315.d, din.eop || mov din[v=eop]_6_stage_1_id_2315.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_1_id_2315.enable, @builtin_one.q || mov din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].sel, 1 || mov just_read_non_img_0@[orgvar]_id_1232_line383.d, din.rdata || mov just_read_non_img_0@[orgvar]_id_1232_line383.sclr, @builtin_zero.q || mov just_read_non_img_0@[orgvar]_id_1232_line383.enable, @builtin_one.q || mov just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].data1, @builtin_one.q || set just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].sel, 1 || mov sequence_d_0_stage_1_id_2312.d, sequence_d_0@[orgvar]_id_1242_line422.q || mov sequence_d_0_stage_1_id_2312.sclr, @builtin_zero.q || mov sequence_d_0_stage_1_id_2312.enable, @builtin_one.q || mov sequence_d_0_stage_1_id_2312_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0_stage_1_id_2312_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_2_id_2318.d, din[v=eop]_6_stage_1_id_2315.q || mov din[v=eop]_6_stage_2_id_2318.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_2_id_2318.enable, @builtin_one.q || mov din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=0].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=0].b, @constant_0[w2].q || mov pix_in_enable_CMP[id=40][fuarr=0].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=0].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].d, pix_in_REG[id=29][fuarr=0]_d@[mux].q || mov pix_in_REG[id=29][fuarr=0]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=0]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].enable, pix_in_REG[id=29][fuarr=0]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=0]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=0].q || set pix_in_REG[id=29][fuarr=0]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=1].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=1].b, @constant_1[w2].q || mov pix_in_enable_CMP[id=40][fuarr=1].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=1].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].d, pix_in_REG[id=29][fuarr=1]_d@[mux].q || mov pix_in_REG[id=29][fuarr=1]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=1]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].enable, pix_in_REG[id=29][fuarr=1]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=1]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=1].q || set pix_in_REG[id=29][fuarr=1]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=2].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=2].b, @constant_2[w2].q || mov pix_in_enable_CMP[id=40][fuarr=2].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=2].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].d, pix_in_REG[id=29][fuarr=2]_d@[mux].q || mov pix_in_REG[id=29][fuarr=2]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=2]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].enable, pix_in_REG[id=29][fuarr=2]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=2]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=2].q || set pix_in_REG[id=29][fuarr=2]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].d, registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=3].q || set registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=0].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].d, registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=4].q || set registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=1].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=2].d, @constant_255[w9].q || mov registered_coeff_data_REG[id=22][fuarr=2].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=2].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].d, registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=6].q || set registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=3].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].d, registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=7].q || set registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=4].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].d, registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=0].q || set registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=6].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].d, registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=1].q || set registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=7].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_3_id_2321.d, din[v=eop]_6_stage_2_id_2318.q || mov din[v=eop]_6_stage_3_id_2321.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_3_id_2321.enable, @builtin_one.q || mov din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].sel, 1 || mov pix_use_enable_CMP[id=41].a, sequence_d_0_stage_1_id_2312.q || mov pix_use_enable_CMP[id=41].b, @constant_2[w2].q || mov pix_use_enable_CMP[id=41].sign, @builtin_zero.q || mov pix_use_enable_CMP[id=41].equals, @builtin_one.q || mov pix_use_enable_CMP[id=41].less, @builtin_zero.q || mov pix_use_enable_CMP[id=41].invert, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].d, pix_use_REG[id=31][fuarr=0]_d@[mux].q || mov pix_use_REG[id=31][fuarr=0]_d@[mux].data1, pix_in_REG[id=29][fuarr=0].q || set pix_use_REG[id=31][fuarr=0]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].enable, pix_use_REG[id=31][fuarr=0]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=0]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=0]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].d, pix_use_REG[id=31][fuarr=1]_d@[mux].q || mov pix_use_REG[id=31][fuarr=1]_d@[mux].data1, pix_in_REG[id=29][fuarr=1].q || set pix_use_REG[id=31][fuarr=1]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=1].enable, pix_use_REG[id=31][fuarr=1]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=1]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=1]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].d, pix_use_REG[id=31][fuarr=2]_d@[mux].q || mov pix_use_REG[id=31][fuarr=2]_d@[mux].data1, pix_in_REG[id=29][fuarr=2].q || set pix_use_REG[id=31][fuarr=2]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=2].enable, pix_use_REG[id=31][fuarr=2]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=2]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=2]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_4_id_2324.d, din[v=eop]_6_stage_3_id_2321.q || mov din[v=eop]_6_stage_4_id_2324.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_4_id_2324.enable, @builtin_one.q || mov din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].sel, 1 || mov fu_id_2217.a, registered_coeff_data_REG[id=22][fuarr=0].q || mov fu_id_2219.a, pix_use_REG[id=31][fuarr=0].q || mov fu_id_2221.a, registered_coeff_data_REG[id=22][fuarr=1].q || mov fu_id_2223.a, pix_use_REG[id=31][fuarr=1].q || mov multipliers[id=42][fuarr=0].a, fu_id_2217.q || mov multipliers[id=42][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=0]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=0].b, fu_id_2219.q || mov multipliers[id=42][fuarr=0].signa, @builtin_one.q || mov multipliers[id=42][fuarr=0].signb, @builtin_one.q || mov multipliers[id=42][fuarr=1].a, fu_id_2221.q || mov multipliers[id=42][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=1]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=1].b, fu_id_2223.q || mov multipliers[id=42][fuarr=1].signa, @builtin_one.q || mov multipliers[id=42][fuarr=1].signb, @builtin_one.q || mov fu_id_2229.a, registered_coeff_data_REG[id=22][fuarr=2].q || mov fu_id_2231.a, pix_use_REG[id=31][fuarr=2].q || mov multipliers[id=42][fuarr=2].a, fu_id_2229.q || mov multipliers[id=42][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=2]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=2].b, fu_id_2231.q || mov multipliers[id=42][fuarr=2].signa, @builtin_one.q || mov multipliers[id=42][fuarr=2].signb, @builtin_one.q || mov din[v=eop]_6_stage_5_id_2327.d, din[v=eop]_6_stage_4_id_2324.q || mov din[v=eop]_6_stage_5_id_2327.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_5_id_2327.enable, @builtin_one.q || mov din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].d, registered_const_data_REG[id=24][fuarr=0]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=0]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=1].q || set registered_const_data_REG[id=24][fuarr=0]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=0].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].d, registered_const_data_REG[id=24][fuarr=1]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=1]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=2].q || set registered_const_data_REG[id=24][fuarr=1]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=1].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].d, registered_const_data_REG[id=24][fuarr=2]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=2]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=0].q || set registered_const_data_REG[id=24][fuarr=2]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=2].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_6_id_2330.d, din[v=eop]_6_stage_5_id_2327.q || mov din[v=eop]_6_stage_6_id_2330.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_6_id_2330.enable, @builtin_one.q || mov din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_7_id_2333.d, din[v=eop]_6_stage_6_id_2330.q || mov din[v=eop]_6_stage_7_id_2333.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_7_id_2333.enable, @builtin_one.q || mov din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].sel, 1 || mov fu_id_2225.a, multipliers[id=42][fuarr=0].q || mov fu_id_2227.a, multipliers[id=42][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=0].a, fu_id_2225.q || mov coeff_intermediates_AUS[id=33][fuarr=0].b, fu_id_2227.q || mov coeff_intermediates_AUS[id=33][fuarr=0].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=0].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sload, @builtin_zero.q || mov fu_id_2233.a, multipliers[id=42][fuarr=2].q || mov fu_id_2235.a, registered_const_data_REG[id=24][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=1].a, fu_id_2233.q || mov coeff_intermediates_AUS[id=33][fuarr=1].b, fu_id_2235.q || mov coeff_intermediates_AUS[id=33][fuarr=1].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=1].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sload, @builtin_zero.q || mov din[v=eop]_6_stage_8_id_2336.d, din[v=eop]_6_stage_7_id_2333.q || mov din[v=eop]_6_stage_8_id_2336.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_8_id_2336.enable, @builtin_one.q || mov din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].a, coeff_intermediates_AUS[id=33][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=2].b, coeff_intermediates_AUS[id=33][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=2].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sload, @builtin_zero.q || mov din[v=eop]_6_stage_9_id_2339.d, din[v=eop]_6_stage_8_id_2336.q || mov din[v=eop]_6_stage_9_id_2339.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_9_id_2339.enable, @builtin_one.q || mov din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].sel, 1 || mov fu_id_2237.a, coeff_intermediates_AUS[id=33][fuarr=2].q || mov input_0@[orgvar]_id_1246_line1.d, fu_id_2237.q || mov input_0@[orgvar]_id_1246_line1.sclr, @builtin_zero.q || mov input_0@[orgvar]_id_1246_line1.enable, @builtin_one.q || mov input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].data1, @builtin_one.q || set input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].sel, 1 || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 0 || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
19 4033aff0  nop || mov fu_id_2215.a, sequence_AU[id=35].q || mov sequence_AU[id=35].a, sequence_AU[id=35].q || mov sequence_AU[id=35].b, @constant_1[w2].q || set sequence_AU[id=35]_l[consts].index, 0 || mov sequence_AU[id=35].l, sequence_AU[id=35]_l[consts].q || mov sequence_AU[id=35].enable, @builtin_one.q || mov sequence_AU[id=35]_enable_trigger@[mux].data1, @builtin_one.q || set sequence_AU[id=35]_enable_trigger@[mux].sel, 1 || mov sequence_AU[id=35].subNadd, @builtin_zero.q || mov sequence_AU[id=35].sclr, @builtin_zero.q || mov sequence_AU[id=35].sload, sequence_AU[id=35]_sload@[mux].q || mov sequence_AU[id=35]_sload@[mux].data1, fu_id_2215.q || set sequence_AU[id=35]_sload@[mux].sel, 1 || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 1 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov sequence_2_stage_1_id_2309.d, sequence_AU[id=35].q || mov sequence_2_stage_1_id_2309.sclr, @builtin_zero.q || mov sequence_2_stage_1_id_2309.enable, @builtin_one.q || mov sequence_2_stage_1_id_2309_enable_trigger@[mux].data1, @builtin_one.q || set sequence_2_stage_1_id_2309_enable_trigger@[mux].sel, 1 || mov sequence_d_0@[orgvar]_id_1242_line422.d, sequence_AU[id=35].q || mov sequence_d_0@[orgvar]_id_1242_line422.sclr, @builtin_zero.q || mov sequence_d_0@[orgvar]_id_1242_line422.enable, @builtin_one.q || mov sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_1_id_2315.d, din.eop || mov din[v=eop]_6_stage_1_id_2315.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_1_id_2315.enable, @builtin_one.q || mov din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].sel, 1 || mov just_read_non_img_0@[orgvar]_id_1232_line383.d, din.rdata || mov just_read_non_img_0@[orgvar]_id_1232_line383.sclr, @builtin_zero.q || mov just_read_non_img_0@[orgvar]_id_1232_line383.enable, @builtin_one.q || mov just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].data1, @builtin_one.q || set just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].sel, 1 || mov sequence_d_0_stage_1_id_2312.d, sequence_d_0@[orgvar]_id_1242_line422.q || mov sequence_d_0_stage_1_id_2312.sclr, @builtin_zero.q || mov sequence_d_0_stage_1_id_2312.enable, @builtin_one.q || mov sequence_d_0_stage_1_id_2312_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0_stage_1_id_2312_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_2_id_2318.d, din[v=eop]_6_stage_1_id_2315.q || mov din[v=eop]_6_stage_2_id_2318.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_2_id_2318.enable, @builtin_one.q || mov din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=0].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=0].b, @constant_0[w2].q || mov pix_in_enable_CMP[id=40][fuarr=0].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=0].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].d, pix_in_REG[id=29][fuarr=0]_d@[mux].q || mov pix_in_REG[id=29][fuarr=0]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=0]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].enable, pix_in_REG[id=29][fuarr=0]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=0]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=0].q || set pix_in_REG[id=29][fuarr=0]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=1].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=1].b, @constant_1[w2].q || mov pix_in_enable_CMP[id=40][fuarr=1].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=1].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].d, pix_in_REG[id=29][fuarr=1]_d@[mux].q || mov pix_in_REG[id=29][fuarr=1]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=1]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].enable, pix_in_REG[id=29][fuarr=1]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=1]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=1].q || set pix_in_REG[id=29][fuarr=1]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=2].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=2].b, @constant_2[w2].q || mov pix_in_enable_CMP[id=40][fuarr=2].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=2].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].d, pix_in_REG[id=29][fuarr=2]_d@[mux].q || mov pix_in_REG[id=29][fuarr=2]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=2]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].enable, pix_in_REG[id=29][fuarr=2]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=2]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=2].q || set pix_in_REG[id=29][fuarr=2]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].d, registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=3].q || set registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=0].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].d, registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=4].q || set registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=1].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=2].d, @constant_255[w9].q || mov registered_coeff_data_REG[id=22][fuarr=2].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=2].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].d, registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=6].q || set registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=3].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].d, registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=7].q || set registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=4].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].d, registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=0].q || set registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=6].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].d, registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=1].q || set registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=7].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_3_id_2321.d, din[v=eop]_6_stage_2_id_2318.q || mov din[v=eop]_6_stage_3_id_2321.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_3_id_2321.enable, @builtin_one.q || mov din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].sel, 1 || mov pix_use_enable_CMP[id=41].a, sequence_d_0_stage_1_id_2312.q || mov pix_use_enable_CMP[id=41].b, @constant_2[w2].q || mov pix_use_enable_CMP[id=41].sign, @builtin_zero.q || mov pix_use_enable_CMP[id=41].equals, @builtin_one.q || mov pix_use_enable_CMP[id=41].less, @builtin_zero.q || mov pix_use_enable_CMP[id=41].invert, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].d, pix_use_REG[id=31][fuarr=0]_d@[mux].q || mov pix_use_REG[id=31][fuarr=0]_d@[mux].data1, pix_in_REG[id=29][fuarr=0].q || set pix_use_REG[id=31][fuarr=0]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].enable, pix_use_REG[id=31][fuarr=0]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=0]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=0]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].d, pix_use_REG[id=31][fuarr=1]_d@[mux].q || mov pix_use_REG[id=31][fuarr=1]_d@[mux].data1, pix_in_REG[id=29][fuarr=1].q || set pix_use_REG[id=31][fuarr=1]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=1].enable, pix_use_REG[id=31][fuarr=1]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=1]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=1]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].d, pix_use_REG[id=31][fuarr=2]_d@[mux].q || mov pix_use_REG[id=31][fuarr=2]_d@[mux].data1, pix_in_REG[id=29][fuarr=2].q || set pix_use_REG[id=31][fuarr=2]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=2].enable, pix_use_REG[id=31][fuarr=2]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=2]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=2]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_4_id_2324.d, din[v=eop]_6_stage_3_id_2321.q || mov din[v=eop]_6_stage_4_id_2324.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_4_id_2324.enable, @builtin_one.q || mov din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].sel, 1 || mov fu_id_2217.a, registered_coeff_data_REG[id=22][fuarr=0].q || mov fu_id_2219.a, pix_use_REG[id=31][fuarr=0].q || mov fu_id_2221.a, registered_coeff_data_REG[id=22][fuarr=1].q || mov fu_id_2223.a, pix_use_REG[id=31][fuarr=1].q || mov multipliers[id=42][fuarr=0].a, fu_id_2217.q || mov multipliers[id=42][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=0]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=0].b, fu_id_2219.q || mov multipliers[id=42][fuarr=0].signa, @builtin_one.q || mov multipliers[id=42][fuarr=0].signb, @builtin_one.q || mov multipliers[id=42][fuarr=1].a, fu_id_2221.q || mov multipliers[id=42][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=1]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=1].b, fu_id_2223.q || mov multipliers[id=42][fuarr=1].signa, @builtin_one.q || mov multipliers[id=42][fuarr=1].signb, @builtin_one.q || mov fu_id_2229.a, registered_coeff_data_REG[id=22][fuarr=2].q || mov fu_id_2231.a, pix_use_REG[id=31][fuarr=2].q || mov multipliers[id=42][fuarr=2].a, fu_id_2229.q || mov multipliers[id=42][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=2]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=2].b, fu_id_2231.q || mov multipliers[id=42][fuarr=2].signa, @builtin_one.q || mov multipliers[id=42][fuarr=2].signb, @builtin_one.q || mov din[v=eop]_6_stage_5_id_2327.d, din[v=eop]_6_stage_4_id_2324.q || mov din[v=eop]_6_stage_5_id_2327.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_5_id_2327.enable, @builtin_one.q || mov din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].d, registered_const_data_REG[id=24][fuarr=0]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=0]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=1].q || set registered_const_data_REG[id=24][fuarr=0]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=0].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].d, registered_const_data_REG[id=24][fuarr=1]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=1]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=2].q || set registered_const_data_REG[id=24][fuarr=1]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=1].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].d, registered_const_data_REG[id=24][fuarr=2]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=2]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=0].q || set registered_const_data_REG[id=24][fuarr=2]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=2].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_6_id_2330.d, din[v=eop]_6_stage_5_id_2327.q || mov din[v=eop]_6_stage_6_id_2330.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_6_id_2330.enable, @builtin_one.q || mov din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_7_id_2333.d, din[v=eop]_6_stage_6_id_2330.q || mov din[v=eop]_6_stage_7_id_2333.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_7_id_2333.enable, @builtin_one.q || mov din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].sel, 1 || mov fu_id_2225.a, multipliers[id=42][fuarr=0].q || mov fu_id_2227.a, multipliers[id=42][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=0].a, fu_id_2225.q || mov coeff_intermediates_AUS[id=33][fuarr=0].b, fu_id_2227.q || mov coeff_intermediates_AUS[id=33][fuarr=0].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=0].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sload, @builtin_zero.q || mov fu_id_2233.a, multipliers[id=42][fuarr=2].q || mov fu_id_2235.a, registered_const_data_REG[id=24][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=1].a, fu_id_2233.q || mov coeff_intermediates_AUS[id=33][fuarr=1].b, fu_id_2235.q || mov coeff_intermediates_AUS[id=33][fuarr=1].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=1].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sload, @builtin_zero.q || mov din[v=eop]_6_stage_8_id_2336.d, din[v=eop]_6_stage_7_id_2333.q || mov din[v=eop]_6_stage_8_id_2336.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_8_id_2336.enable, @builtin_one.q || mov din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].a, coeff_intermediates_AUS[id=33][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=2].b, coeff_intermediates_AUS[id=33][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=2].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sload, @builtin_zero.q || mov din[v=eop]_6_stage_9_id_2339.d, din[v=eop]_6_stage_8_id_2336.q || mov din[v=eop]_6_stage_9_id_2339.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_9_id_2339.enable, @builtin_one.q || mov din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].sel, 1 || mov fu_id_2237.a, coeff_intermediates_AUS[id=33][fuarr=2].q || mov input_0@[orgvar]_id_1246_line1.d, fu_id_2237.q || mov input_0@[orgvar]_id_1246_line1.sclr, @builtin_zero.q || mov input_0@[orgvar]_id_1246_line1.enable, @builtin_one.q || mov input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].data1, @builtin_one.q || set input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_10_id_2342.d, din[v=eop]_6_stage_9_id_2339.q || mov din[v=eop]_6_stage_10_id_2342.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_10_id_2342.enable, @builtin_one.q || mov din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.a, input_0@[orgvar]_id_1246_line1.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.b, @constant_128[w64].q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.enable, @builtin_one.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].data1, @builtin_one.q || set input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.subNadd, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sclr, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sload, @builtin_zero.q || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 0 || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
1a 4033aff8  nop || mov fu_id_2215.a, sequence_AU[id=35].q || mov sequence_AU[id=35].a, sequence_AU[id=35].q || mov sequence_AU[id=35].b, @constant_1[w2].q || set sequence_AU[id=35]_l[consts].index, 0 || mov sequence_AU[id=35].l, sequence_AU[id=35]_l[consts].q || mov sequence_AU[id=35].enable, @builtin_one.q || mov sequence_AU[id=35]_enable_trigger@[mux].data1, @builtin_one.q || set sequence_AU[id=35]_enable_trigger@[mux].sel, 1 || mov sequence_AU[id=35].subNadd, @builtin_zero.q || mov sequence_AU[id=35].sclr, @builtin_zero.q || mov sequence_AU[id=35].sload, sequence_AU[id=35]_sload@[mux].q || mov sequence_AU[id=35]_sload@[mux].data1, fu_id_2215.q || set sequence_AU[id=35]_sload@[mux].sel, 1 || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 1 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov sequence_2_stage_1_id_2309.d, sequence_AU[id=35].q || mov sequence_2_stage_1_id_2309.sclr, @builtin_zero.q || mov sequence_2_stage_1_id_2309.enable, @builtin_one.q || mov sequence_2_stage_1_id_2309_enable_trigger@[mux].data1, @builtin_one.q || set sequence_2_stage_1_id_2309_enable_trigger@[mux].sel, 1 || mov sequence_d_0@[orgvar]_id_1242_line422.d, sequence_AU[id=35].q || mov sequence_d_0@[orgvar]_id_1242_line422.sclr, @builtin_zero.q || mov sequence_d_0@[orgvar]_id_1242_line422.enable, @builtin_one.q || mov sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_1_id_2315.d, din.eop || mov din[v=eop]_6_stage_1_id_2315.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_1_id_2315.enable, @builtin_one.q || mov din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].sel, 1 || mov just_read_non_img_0@[orgvar]_id_1232_line383.d, din.rdata || mov just_read_non_img_0@[orgvar]_id_1232_line383.sclr, @builtin_zero.q || mov just_read_non_img_0@[orgvar]_id_1232_line383.enable, @builtin_one.q || mov just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].data1, @builtin_one.q || set just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].sel, 1 || mov sequence_d_0_stage_1_id_2312.d, sequence_d_0@[orgvar]_id_1242_line422.q || mov sequence_d_0_stage_1_id_2312.sclr, @builtin_zero.q || mov sequence_d_0_stage_1_id_2312.enable, @builtin_one.q || mov sequence_d_0_stage_1_id_2312_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0_stage_1_id_2312_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_2_id_2318.d, din[v=eop]_6_stage_1_id_2315.q || mov din[v=eop]_6_stage_2_id_2318.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_2_id_2318.enable, @builtin_one.q || mov din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=0].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=0].b, @constant_0[w2].q || mov pix_in_enable_CMP[id=40][fuarr=0].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=0].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].d, pix_in_REG[id=29][fuarr=0]_d@[mux].q || mov pix_in_REG[id=29][fuarr=0]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=0]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].enable, pix_in_REG[id=29][fuarr=0]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=0]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=0].q || set pix_in_REG[id=29][fuarr=0]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=1].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=1].b, @constant_1[w2].q || mov pix_in_enable_CMP[id=40][fuarr=1].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=1].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].d, pix_in_REG[id=29][fuarr=1]_d@[mux].q || mov pix_in_REG[id=29][fuarr=1]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=1]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].enable, pix_in_REG[id=29][fuarr=1]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=1]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=1].q || set pix_in_REG[id=29][fuarr=1]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=2].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=2].b, @constant_2[w2].q || mov pix_in_enable_CMP[id=40][fuarr=2].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=2].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].d, pix_in_REG[id=29][fuarr=2]_d@[mux].q || mov pix_in_REG[id=29][fuarr=2]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=2]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].enable, pix_in_REG[id=29][fuarr=2]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=2]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=2].q || set pix_in_REG[id=29][fuarr=2]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].d, registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=3].q || set registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=0].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].d, registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=4].q || set registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=1].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=2].d, @constant_255[w9].q || mov registered_coeff_data_REG[id=22][fuarr=2].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=2].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].d, registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=6].q || set registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=3].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].d, registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=7].q || set registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=4].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].d, registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=0].q || set registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=6].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].d, registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=1].q || set registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=7].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_3_id_2321.d, din[v=eop]_6_stage_2_id_2318.q || mov din[v=eop]_6_stage_3_id_2321.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_3_id_2321.enable, @builtin_one.q || mov din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].sel, 1 || mov pix_use_enable_CMP[id=41].a, sequence_d_0_stage_1_id_2312.q || mov pix_use_enable_CMP[id=41].b, @constant_2[w2].q || mov pix_use_enable_CMP[id=41].sign, @builtin_zero.q || mov pix_use_enable_CMP[id=41].equals, @builtin_one.q || mov pix_use_enable_CMP[id=41].less, @builtin_zero.q || mov pix_use_enable_CMP[id=41].invert, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].d, pix_use_REG[id=31][fuarr=0]_d@[mux].q || mov pix_use_REG[id=31][fuarr=0]_d@[mux].data1, pix_in_REG[id=29][fuarr=0].q || set pix_use_REG[id=31][fuarr=0]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].enable, pix_use_REG[id=31][fuarr=0]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=0]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=0]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].d, pix_use_REG[id=31][fuarr=1]_d@[mux].q || mov pix_use_REG[id=31][fuarr=1]_d@[mux].data1, pix_in_REG[id=29][fuarr=1].q || set pix_use_REG[id=31][fuarr=1]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=1].enable, pix_use_REG[id=31][fuarr=1]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=1]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=1]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].d, pix_use_REG[id=31][fuarr=2]_d@[mux].q || mov pix_use_REG[id=31][fuarr=2]_d@[mux].data1, pix_in_REG[id=29][fuarr=2].q || set pix_use_REG[id=31][fuarr=2]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=2].enable, pix_use_REG[id=31][fuarr=2]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=2]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=2]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_4_id_2324.d, din[v=eop]_6_stage_3_id_2321.q || mov din[v=eop]_6_stage_4_id_2324.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_4_id_2324.enable, @builtin_one.q || mov din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].sel, 1 || mov fu_id_2217.a, registered_coeff_data_REG[id=22][fuarr=0].q || mov fu_id_2219.a, pix_use_REG[id=31][fuarr=0].q || mov fu_id_2221.a, registered_coeff_data_REG[id=22][fuarr=1].q || mov fu_id_2223.a, pix_use_REG[id=31][fuarr=1].q || mov multipliers[id=42][fuarr=0].a, fu_id_2217.q || mov multipliers[id=42][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=0]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=0].b, fu_id_2219.q || mov multipliers[id=42][fuarr=0].signa, @builtin_one.q || mov multipliers[id=42][fuarr=0].signb, @builtin_one.q || mov multipliers[id=42][fuarr=1].a, fu_id_2221.q || mov multipliers[id=42][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=1]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=1].b, fu_id_2223.q || mov multipliers[id=42][fuarr=1].signa, @builtin_one.q || mov multipliers[id=42][fuarr=1].signb, @builtin_one.q || mov fu_id_2229.a, registered_coeff_data_REG[id=22][fuarr=2].q || mov fu_id_2231.a, pix_use_REG[id=31][fuarr=2].q || mov multipliers[id=42][fuarr=2].a, fu_id_2229.q || mov multipliers[id=42][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=2]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=2].b, fu_id_2231.q || mov multipliers[id=42][fuarr=2].signa, @builtin_one.q || mov multipliers[id=42][fuarr=2].signb, @builtin_one.q || mov din[v=eop]_6_stage_5_id_2327.d, din[v=eop]_6_stage_4_id_2324.q || mov din[v=eop]_6_stage_5_id_2327.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_5_id_2327.enable, @builtin_one.q || mov din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].d, registered_const_data_REG[id=24][fuarr=0]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=0]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=1].q || set registered_const_data_REG[id=24][fuarr=0]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=0].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].d, registered_const_data_REG[id=24][fuarr=1]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=1]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=2].q || set registered_const_data_REG[id=24][fuarr=1]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=1].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].d, registered_const_data_REG[id=24][fuarr=2]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=2]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=0].q || set registered_const_data_REG[id=24][fuarr=2]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=2].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_6_id_2330.d, din[v=eop]_6_stage_5_id_2327.q || mov din[v=eop]_6_stage_6_id_2330.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_6_id_2330.enable, @builtin_one.q || mov din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_7_id_2333.d, din[v=eop]_6_stage_6_id_2330.q || mov din[v=eop]_6_stage_7_id_2333.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_7_id_2333.enable, @builtin_one.q || mov din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].sel, 1 || mov fu_id_2225.a, multipliers[id=42][fuarr=0].q || mov fu_id_2227.a, multipliers[id=42][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=0].a, fu_id_2225.q || mov coeff_intermediates_AUS[id=33][fuarr=0].b, fu_id_2227.q || mov coeff_intermediates_AUS[id=33][fuarr=0].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=0].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sload, @builtin_zero.q || mov fu_id_2233.a, multipliers[id=42][fuarr=2].q || mov fu_id_2235.a, registered_const_data_REG[id=24][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=1].a, fu_id_2233.q || mov coeff_intermediates_AUS[id=33][fuarr=1].b, fu_id_2235.q || mov coeff_intermediates_AUS[id=33][fuarr=1].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=1].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sload, @builtin_zero.q || mov din[v=eop]_6_stage_8_id_2336.d, din[v=eop]_6_stage_7_id_2333.q || mov din[v=eop]_6_stage_8_id_2336.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_8_id_2336.enable, @builtin_one.q || mov din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].a, coeff_intermediates_AUS[id=33][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=2].b, coeff_intermediates_AUS[id=33][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=2].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sload, @builtin_zero.q || mov din[v=eop]_6_stage_9_id_2339.d, din[v=eop]_6_stage_8_id_2336.q || mov din[v=eop]_6_stage_9_id_2339.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_9_id_2339.enable, @builtin_one.q || mov din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].sel, 1 || mov fu_id_2237.a, coeff_intermediates_AUS[id=33][fuarr=2].q || mov input_0@[orgvar]_id_1246_line1.d, fu_id_2237.q || mov input_0@[orgvar]_id_1246_line1.sclr, @builtin_zero.q || mov input_0@[orgvar]_id_1246_line1.enable, @builtin_one.q || mov input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].data1, @builtin_one.q || set input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_10_id_2342.d, din[v=eop]_6_stage_9_id_2339.q || mov din[v=eop]_6_stage_10_id_2342.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_10_id_2342.enable, @builtin_one.q || mov din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.a, input_0@[orgvar]_id_1246_line1.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.b, @constant_128[w64].q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.enable, @builtin_one.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].data1, @builtin_one.q || set input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.subNadd, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sclr, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sload, @builtin_zero.q || mov din[v=eop]_6_stage_11_id_2345.d, din[v=eop]_6_stage_10_id_2342.q || mov din[v=eop]_6_stage_11_id_2345.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_11_id_2345.enable, @builtin_one.q || mov din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].sel, 1 || mov fu_id_2243.a, input_plus_point_five_0@[orgvar]_id_1248_line4.q || mov no_fraction_0@[orgvar]_id_1250_line5.d, fu_id_2243.q || mov no_fraction_0@[orgvar]_id_1250_line5.sclr, @builtin_zero.q || mov no_fraction_0@[orgvar]_id_1250_line5.enable, @builtin_one.q || mov no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].data1, @builtin_one.q || set no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].sel, 1 || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 0 || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
1b 4033affc  nop || mov fu_id_2215.a, sequence_AU[id=35].q || mov sequence_AU[id=35].a, sequence_AU[id=35].q || mov sequence_AU[id=35].b, @constant_1[w2].q || set sequence_AU[id=35]_l[consts].index, 0 || mov sequence_AU[id=35].l, sequence_AU[id=35]_l[consts].q || mov sequence_AU[id=35].enable, @builtin_one.q || mov sequence_AU[id=35]_enable_trigger@[mux].data1, @builtin_one.q || set sequence_AU[id=35]_enable_trigger@[mux].sel, 1 || mov sequence_AU[id=35].subNadd, @builtin_zero.q || mov sequence_AU[id=35].sclr, @builtin_zero.q || mov sequence_AU[id=35].sload, sequence_AU[id=35]_sload@[mux].q || mov sequence_AU[id=35]_sload@[mux].data1, fu_id_2215.q || set sequence_AU[id=35]_sload@[mux].sel, 1 || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 1 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov sequence_2_stage_1_id_2309.d, sequence_AU[id=35].q || mov sequence_2_stage_1_id_2309.sclr, @builtin_zero.q || mov sequence_2_stage_1_id_2309.enable, @builtin_one.q || mov sequence_2_stage_1_id_2309_enable_trigger@[mux].data1, @builtin_one.q || set sequence_2_stage_1_id_2309_enable_trigger@[mux].sel, 1 || mov sequence_d_0@[orgvar]_id_1242_line422.d, sequence_AU[id=35].q || mov sequence_d_0@[orgvar]_id_1242_line422.sclr, @builtin_zero.q || mov sequence_d_0@[orgvar]_id_1242_line422.enable, @builtin_one.q || mov sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_1_id_2315.d, din.eop || mov din[v=eop]_6_stage_1_id_2315.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_1_id_2315.enable, @builtin_one.q || mov din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].sel, 1 || mov just_read_non_img_0@[orgvar]_id_1232_line383.d, din.rdata || mov just_read_non_img_0@[orgvar]_id_1232_line383.sclr, @builtin_zero.q || mov just_read_non_img_0@[orgvar]_id_1232_line383.enable, @builtin_one.q || mov just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].data1, @builtin_one.q || set just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].sel, 1 || mov sequence_d_0_stage_1_id_2312.d, sequence_d_0@[orgvar]_id_1242_line422.q || mov sequence_d_0_stage_1_id_2312.sclr, @builtin_zero.q || mov sequence_d_0_stage_1_id_2312.enable, @builtin_one.q || mov sequence_d_0_stage_1_id_2312_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0_stage_1_id_2312_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_2_id_2318.d, din[v=eop]_6_stage_1_id_2315.q || mov din[v=eop]_6_stage_2_id_2318.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_2_id_2318.enable, @builtin_one.q || mov din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=0].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=0].b, @constant_0[w2].q || mov pix_in_enable_CMP[id=40][fuarr=0].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=0].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].d, pix_in_REG[id=29][fuarr=0]_d@[mux].q || mov pix_in_REG[id=29][fuarr=0]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=0]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].enable, pix_in_REG[id=29][fuarr=0]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=0]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=0].q || set pix_in_REG[id=29][fuarr=0]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=1].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=1].b, @constant_1[w2].q || mov pix_in_enable_CMP[id=40][fuarr=1].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=1].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].d, pix_in_REG[id=29][fuarr=1]_d@[mux].q || mov pix_in_REG[id=29][fuarr=1]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=1]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].enable, pix_in_REG[id=29][fuarr=1]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=1]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=1].q || set pix_in_REG[id=29][fuarr=1]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=2].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=2].b, @constant_2[w2].q || mov pix_in_enable_CMP[id=40][fuarr=2].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=2].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].d, pix_in_REG[id=29][fuarr=2]_d@[mux].q || mov pix_in_REG[id=29][fuarr=2]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=2]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].enable, pix_in_REG[id=29][fuarr=2]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=2]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=2].q || set pix_in_REG[id=29][fuarr=2]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].d, registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=3].q || set registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=0].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].d, registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=4].q || set registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=1].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=2].d, @constant_255[w9].q || mov registered_coeff_data_REG[id=22][fuarr=2].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=2].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].d, registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=6].q || set registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=3].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].d, registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=7].q || set registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=4].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].d, registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=0].q || set registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=6].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].d, registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=1].q || set registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=7].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_3_id_2321.d, din[v=eop]_6_stage_2_id_2318.q || mov din[v=eop]_6_stage_3_id_2321.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_3_id_2321.enable, @builtin_one.q || mov din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].sel, 1 || mov pix_use_enable_CMP[id=41].a, sequence_d_0_stage_1_id_2312.q || mov pix_use_enable_CMP[id=41].b, @constant_2[w2].q || mov pix_use_enable_CMP[id=41].sign, @builtin_zero.q || mov pix_use_enable_CMP[id=41].equals, @builtin_one.q || mov pix_use_enable_CMP[id=41].less, @builtin_zero.q || mov pix_use_enable_CMP[id=41].invert, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].d, pix_use_REG[id=31][fuarr=0]_d@[mux].q || mov pix_use_REG[id=31][fuarr=0]_d@[mux].data1, pix_in_REG[id=29][fuarr=0].q || set pix_use_REG[id=31][fuarr=0]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].enable, pix_use_REG[id=31][fuarr=0]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=0]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=0]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].d, pix_use_REG[id=31][fuarr=1]_d@[mux].q || mov pix_use_REG[id=31][fuarr=1]_d@[mux].data1, pix_in_REG[id=29][fuarr=1].q || set pix_use_REG[id=31][fuarr=1]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=1].enable, pix_use_REG[id=31][fuarr=1]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=1]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=1]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].d, pix_use_REG[id=31][fuarr=2]_d@[mux].q || mov pix_use_REG[id=31][fuarr=2]_d@[mux].data1, pix_in_REG[id=29][fuarr=2].q || set pix_use_REG[id=31][fuarr=2]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=2].enable, pix_use_REG[id=31][fuarr=2]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=2]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=2]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_4_id_2324.d, din[v=eop]_6_stage_3_id_2321.q || mov din[v=eop]_6_stage_4_id_2324.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_4_id_2324.enable, @builtin_one.q || mov din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].sel, 1 || mov fu_id_2217.a, registered_coeff_data_REG[id=22][fuarr=0].q || mov fu_id_2219.a, pix_use_REG[id=31][fuarr=0].q || mov fu_id_2221.a, registered_coeff_data_REG[id=22][fuarr=1].q || mov fu_id_2223.a, pix_use_REG[id=31][fuarr=1].q || mov multipliers[id=42][fuarr=0].a, fu_id_2217.q || mov multipliers[id=42][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=0]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=0].b, fu_id_2219.q || mov multipliers[id=42][fuarr=0].signa, @builtin_one.q || mov multipliers[id=42][fuarr=0].signb, @builtin_one.q || mov multipliers[id=42][fuarr=1].a, fu_id_2221.q || mov multipliers[id=42][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=1]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=1].b, fu_id_2223.q || mov multipliers[id=42][fuarr=1].signa, @builtin_one.q || mov multipliers[id=42][fuarr=1].signb, @builtin_one.q || mov fu_id_2229.a, registered_coeff_data_REG[id=22][fuarr=2].q || mov fu_id_2231.a, pix_use_REG[id=31][fuarr=2].q || mov multipliers[id=42][fuarr=2].a, fu_id_2229.q || mov multipliers[id=42][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=2]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=2].b, fu_id_2231.q || mov multipliers[id=42][fuarr=2].signa, @builtin_one.q || mov multipliers[id=42][fuarr=2].signb, @builtin_one.q || mov din[v=eop]_6_stage_5_id_2327.d, din[v=eop]_6_stage_4_id_2324.q || mov din[v=eop]_6_stage_5_id_2327.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_5_id_2327.enable, @builtin_one.q || mov din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].d, registered_const_data_REG[id=24][fuarr=0]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=0]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=1].q || set registered_const_data_REG[id=24][fuarr=0]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=0].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].d, registered_const_data_REG[id=24][fuarr=1]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=1]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=2].q || set registered_const_data_REG[id=24][fuarr=1]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=1].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].d, registered_const_data_REG[id=24][fuarr=2]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=2]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=0].q || set registered_const_data_REG[id=24][fuarr=2]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=2].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_6_id_2330.d, din[v=eop]_6_stage_5_id_2327.q || mov din[v=eop]_6_stage_6_id_2330.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_6_id_2330.enable, @builtin_one.q || mov din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_7_id_2333.d, din[v=eop]_6_stage_6_id_2330.q || mov din[v=eop]_6_stage_7_id_2333.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_7_id_2333.enable, @builtin_one.q || mov din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].sel, 1 || mov fu_id_2225.a, multipliers[id=42][fuarr=0].q || mov fu_id_2227.a, multipliers[id=42][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=0].a, fu_id_2225.q || mov coeff_intermediates_AUS[id=33][fuarr=0].b, fu_id_2227.q || mov coeff_intermediates_AUS[id=33][fuarr=0].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=0].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sload, @builtin_zero.q || mov fu_id_2233.a, multipliers[id=42][fuarr=2].q || mov fu_id_2235.a, registered_const_data_REG[id=24][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=1].a, fu_id_2233.q || mov coeff_intermediates_AUS[id=33][fuarr=1].b, fu_id_2235.q || mov coeff_intermediates_AUS[id=33][fuarr=1].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=1].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sload, @builtin_zero.q || mov din[v=eop]_6_stage_8_id_2336.d, din[v=eop]_6_stage_7_id_2333.q || mov din[v=eop]_6_stage_8_id_2336.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_8_id_2336.enable, @builtin_one.q || mov din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].a, coeff_intermediates_AUS[id=33][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=2].b, coeff_intermediates_AUS[id=33][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=2].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sload, @builtin_zero.q || mov din[v=eop]_6_stage_9_id_2339.d, din[v=eop]_6_stage_8_id_2336.q || mov din[v=eop]_6_stage_9_id_2339.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_9_id_2339.enable, @builtin_one.q || mov din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].sel, 1 || mov fu_id_2237.a, coeff_intermediates_AUS[id=33][fuarr=2].q || mov input_0@[orgvar]_id_1246_line1.d, fu_id_2237.q || mov input_0@[orgvar]_id_1246_line1.sclr, @builtin_zero.q || mov input_0@[orgvar]_id_1246_line1.enable, @builtin_one.q || mov input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].data1, @builtin_one.q || set input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_10_id_2342.d, din[v=eop]_6_stage_9_id_2339.q || mov din[v=eop]_6_stage_10_id_2342.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_10_id_2342.enable, @builtin_one.q || mov din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.a, input_0@[orgvar]_id_1246_line1.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.b, @constant_128[w64].q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.enable, @builtin_one.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].data1, @builtin_one.q || set input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.subNadd, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sclr, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sload, @builtin_zero.q || mov din[v=eop]_6_stage_11_id_2345.d, din[v=eop]_6_stage_10_id_2342.q || mov din[v=eop]_6_stage_11_id_2345.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_11_id_2345.enable, @builtin_one.q || mov din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].sel, 1 || mov fu_id_2243.a, input_plus_point_five_0@[orgvar]_id_1248_line4.q || mov no_fraction_0@[orgvar]_id_1250_line5.d, fu_id_2243.q || mov no_fraction_0@[orgvar]_id_1250_line5.sclr, @builtin_zero.q || mov no_fraction_0@[orgvar]_id_1250_line5.enable, @builtin_one.q || mov no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].data1, @builtin_one.q || set no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_12_id_2348.d, din[v=eop]_6_stage_11_id_2345.q || mov din[v=eop]_6_stage_12_id_2348.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_12_id_2348.enable, @builtin_one.q || mov din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].sel, 1 || mov sign_converted_0@[orgvar]_id_1252_line29.d, no_fraction_0@[orgvar]_id_1250_line5.q || mov sign_converted_0@[orgvar]_id_1252_line29.sclr, @builtin_zero.q || mov sign_converted_0@[orgvar]_id_1252_line29.enable, @builtin_one.q || mov sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].data1, @builtin_one.q || set sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].sel, 1 || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 0 || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
1c 4033affe  nop || mov fu_id_2215.a, sequence_AU[id=35].q || mov sequence_AU[id=35].a, sequence_AU[id=35].q || mov sequence_AU[id=35].b, @constant_1[w2].q || set sequence_AU[id=35]_l[consts].index, 0 || mov sequence_AU[id=35].l, sequence_AU[id=35]_l[consts].q || mov sequence_AU[id=35].enable, @builtin_one.q || mov sequence_AU[id=35]_enable_trigger@[mux].data1, @builtin_one.q || set sequence_AU[id=35]_enable_trigger@[mux].sel, 1 || mov sequence_AU[id=35].subNadd, @builtin_zero.q || mov sequence_AU[id=35].sclr, @builtin_zero.q || mov sequence_AU[id=35].sload, sequence_AU[id=35]_sload@[mux].q || mov sequence_AU[id=35]_sload@[mux].data1, fu_id_2215.q || set sequence_AU[id=35]_sload@[mux].sel, 1 || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 1 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov sequence_2_stage_1_id_2309.d, sequence_AU[id=35].q || mov sequence_2_stage_1_id_2309.sclr, @builtin_zero.q || mov sequence_2_stage_1_id_2309.enable, @builtin_one.q || mov sequence_2_stage_1_id_2309_enable_trigger@[mux].data1, @builtin_one.q || set sequence_2_stage_1_id_2309_enable_trigger@[mux].sel, 1 || mov sequence_d_0@[orgvar]_id_1242_line422.d, sequence_AU[id=35].q || mov sequence_d_0@[orgvar]_id_1242_line422.sclr, @builtin_zero.q || mov sequence_d_0@[orgvar]_id_1242_line422.enable, @builtin_one.q || mov sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_1_id_2315.d, din.eop || mov din[v=eop]_6_stage_1_id_2315.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_1_id_2315.enable, @builtin_one.q || mov din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].sel, 1 || mov just_read_non_img_0@[orgvar]_id_1232_line383.d, din.rdata || mov just_read_non_img_0@[orgvar]_id_1232_line383.sclr, @builtin_zero.q || mov just_read_non_img_0@[orgvar]_id_1232_line383.enable, @builtin_one.q || mov just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].data1, @builtin_one.q || set just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].sel, 1 || mov sequence_d_0_stage_1_id_2312.d, sequence_d_0@[orgvar]_id_1242_line422.q || mov sequence_d_0_stage_1_id_2312.sclr, @builtin_zero.q || mov sequence_d_0_stage_1_id_2312.enable, @builtin_one.q || mov sequence_d_0_stage_1_id_2312_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0_stage_1_id_2312_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_2_id_2318.d, din[v=eop]_6_stage_1_id_2315.q || mov din[v=eop]_6_stage_2_id_2318.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_2_id_2318.enable, @builtin_one.q || mov din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=0].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=0].b, @constant_0[w2].q || mov pix_in_enable_CMP[id=40][fuarr=0].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=0].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].d, pix_in_REG[id=29][fuarr=0]_d@[mux].q || mov pix_in_REG[id=29][fuarr=0]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=0]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].enable, pix_in_REG[id=29][fuarr=0]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=0]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=0].q || set pix_in_REG[id=29][fuarr=0]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=1].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=1].b, @constant_1[w2].q || mov pix_in_enable_CMP[id=40][fuarr=1].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=1].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].d, pix_in_REG[id=29][fuarr=1]_d@[mux].q || mov pix_in_REG[id=29][fuarr=1]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=1]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].enable, pix_in_REG[id=29][fuarr=1]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=1]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=1].q || set pix_in_REG[id=29][fuarr=1]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=2].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=2].b, @constant_2[w2].q || mov pix_in_enable_CMP[id=40][fuarr=2].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=2].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].d, pix_in_REG[id=29][fuarr=2]_d@[mux].q || mov pix_in_REG[id=29][fuarr=2]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=2]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].enable, pix_in_REG[id=29][fuarr=2]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=2]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=2].q || set pix_in_REG[id=29][fuarr=2]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].d, registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=3].q || set registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=0].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].d, registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=4].q || set registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=1].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=2].d, @constant_255[w9].q || mov registered_coeff_data_REG[id=22][fuarr=2].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=2].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].d, registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=6].q || set registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=3].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].d, registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=7].q || set registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=4].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].d, registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=0].q || set registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=6].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].d, registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=1].q || set registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=7].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_3_id_2321.d, din[v=eop]_6_stage_2_id_2318.q || mov din[v=eop]_6_stage_3_id_2321.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_3_id_2321.enable, @builtin_one.q || mov din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].sel, 1 || mov pix_use_enable_CMP[id=41].a, sequence_d_0_stage_1_id_2312.q || mov pix_use_enable_CMP[id=41].b, @constant_2[w2].q || mov pix_use_enable_CMP[id=41].sign, @builtin_zero.q || mov pix_use_enable_CMP[id=41].equals, @builtin_one.q || mov pix_use_enable_CMP[id=41].less, @builtin_zero.q || mov pix_use_enable_CMP[id=41].invert, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].d, pix_use_REG[id=31][fuarr=0]_d@[mux].q || mov pix_use_REG[id=31][fuarr=0]_d@[mux].data1, pix_in_REG[id=29][fuarr=0].q || set pix_use_REG[id=31][fuarr=0]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].enable, pix_use_REG[id=31][fuarr=0]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=0]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=0]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].d, pix_use_REG[id=31][fuarr=1]_d@[mux].q || mov pix_use_REG[id=31][fuarr=1]_d@[mux].data1, pix_in_REG[id=29][fuarr=1].q || set pix_use_REG[id=31][fuarr=1]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=1].enable, pix_use_REG[id=31][fuarr=1]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=1]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=1]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].d, pix_use_REG[id=31][fuarr=2]_d@[mux].q || mov pix_use_REG[id=31][fuarr=2]_d@[mux].data1, pix_in_REG[id=29][fuarr=2].q || set pix_use_REG[id=31][fuarr=2]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=2].enable, pix_use_REG[id=31][fuarr=2]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=2]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=2]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_4_id_2324.d, din[v=eop]_6_stage_3_id_2321.q || mov din[v=eop]_6_stage_4_id_2324.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_4_id_2324.enable, @builtin_one.q || mov din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].sel, 1 || mov fu_id_2217.a, registered_coeff_data_REG[id=22][fuarr=0].q || mov fu_id_2219.a, pix_use_REG[id=31][fuarr=0].q || mov fu_id_2221.a, registered_coeff_data_REG[id=22][fuarr=1].q || mov fu_id_2223.a, pix_use_REG[id=31][fuarr=1].q || mov multipliers[id=42][fuarr=0].a, fu_id_2217.q || mov multipliers[id=42][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=0]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=0].b, fu_id_2219.q || mov multipliers[id=42][fuarr=0].signa, @builtin_one.q || mov multipliers[id=42][fuarr=0].signb, @builtin_one.q || mov multipliers[id=42][fuarr=1].a, fu_id_2221.q || mov multipliers[id=42][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=1]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=1].b, fu_id_2223.q || mov multipliers[id=42][fuarr=1].signa, @builtin_one.q || mov multipliers[id=42][fuarr=1].signb, @builtin_one.q || mov fu_id_2229.a, registered_coeff_data_REG[id=22][fuarr=2].q || mov fu_id_2231.a, pix_use_REG[id=31][fuarr=2].q || mov multipliers[id=42][fuarr=2].a, fu_id_2229.q || mov multipliers[id=42][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=2]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=2].b, fu_id_2231.q || mov multipliers[id=42][fuarr=2].signa, @builtin_one.q || mov multipliers[id=42][fuarr=2].signb, @builtin_one.q || mov din[v=eop]_6_stage_5_id_2327.d, din[v=eop]_6_stage_4_id_2324.q || mov din[v=eop]_6_stage_5_id_2327.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_5_id_2327.enable, @builtin_one.q || mov din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].d, registered_const_data_REG[id=24][fuarr=0]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=0]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=1].q || set registered_const_data_REG[id=24][fuarr=0]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=0].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].d, registered_const_data_REG[id=24][fuarr=1]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=1]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=2].q || set registered_const_data_REG[id=24][fuarr=1]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=1].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].d, registered_const_data_REG[id=24][fuarr=2]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=2]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=0].q || set registered_const_data_REG[id=24][fuarr=2]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=2].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_6_id_2330.d, din[v=eop]_6_stage_5_id_2327.q || mov din[v=eop]_6_stage_6_id_2330.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_6_id_2330.enable, @builtin_one.q || mov din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_7_id_2333.d, din[v=eop]_6_stage_6_id_2330.q || mov din[v=eop]_6_stage_7_id_2333.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_7_id_2333.enable, @builtin_one.q || mov din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].sel, 1 || mov fu_id_2225.a, multipliers[id=42][fuarr=0].q || mov fu_id_2227.a, multipliers[id=42][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=0].a, fu_id_2225.q || mov coeff_intermediates_AUS[id=33][fuarr=0].b, fu_id_2227.q || mov coeff_intermediates_AUS[id=33][fuarr=0].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=0].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sload, @builtin_zero.q || mov fu_id_2233.a, multipliers[id=42][fuarr=2].q || mov fu_id_2235.a, registered_const_data_REG[id=24][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=1].a, fu_id_2233.q || mov coeff_intermediates_AUS[id=33][fuarr=1].b, fu_id_2235.q || mov coeff_intermediates_AUS[id=33][fuarr=1].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=1].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sload, @builtin_zero.q || mov din[v=eop]_6_stage_8_id_2336.d, din[v=eop]_6_stage_7_id_2333.q || mov din[v=eop]_6_stage_8_id_2336.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_8_id_2336.enable, @builtin_one.q || mov din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].a, coeff_intermediates_AUS[id=33][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=2].b, coeff_intermediates_AUS[id=33][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=2].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sload, @builtin_zero.q || mov din[v=eop]_6_stage_9_id_2339.d, din[v=eop]_6_stage_8_id_2336.q || mov din[v=eop]_6_stage_9_id_2339.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_9_id_2339.enable, @builtin_one.q || mov din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].sel, 1 || mov fu_id_2237.a, coeff_intermediates_AUS[id=33][fuarr=2].q || mov input_0@[orgvar]_id_1246_line1.d, fu_id_2237.q || mov input_0@[orgvar]_id_1246_line1.sclr, @builtin_zero.q || mov input_0@[orgvar]_id_1246_line1.enable, @builtin_one.q || mov input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].data1, @builtin_one.q || set input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_10_id_2342.d, din[v=eop]_6_stage_9_id_2339.q || mov din[v=eop]_6_stage_10_id_2342.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_10_id_2342.enable, @builtin_one.q || mov din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.a, input_0@[orgvar]_id_1246_line1.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.b, @constant_128[w64].q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.enable, @builtin_one.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].data1, @builtin_one.q || set input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.subNadd, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sclr, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sload, @builtin_zero.q || mov din[v=eop]_6_stage_11_id_2345.d, din[v=eop]_6_stage_10_id_2342.q || mov din[v=eop]_6_stage_11_id_2345.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_11_id_2345.enable, @builtin_one.q || mov din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].sel, 1 || mov fu_id_2243.a, input_plus_point_five_0@[orgvar]_id_1248_line4.q || mov no_fraction_0@[orgvar]_id_1250_line5.d, fu_id_2243.q || mov no_fraction_0@[orgvar]_id_1250_line5.sclr, @builtin_zero.q || mov no_fraction_0@[orgvar]_id_1250_line5.enable, @builtin_one.q || mov no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].data1, @builtin_one.q || set no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_12_id_2348.d, din[v=eop]_6_stage_11_id_2345.q || mov din[v=eop]_6_stage_12_id_2348.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_12_id_2348.enable, @builtin_one.q || mov din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].sel, 1 || mov sign_converted_0@[orgvar]_id_1252_line29.d, no_fraction_0@[orgvar]_id_1250_line5.q || mov sign_converted_0@[orgvar]_id_1252_line29.sclr, @builtin_zero.q || mov sign_converted_0@[orgvar]_id_1252_line29.enable, @builtin_one.q || mov sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].data1, @builtin_one.q || set sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_13_id_2351.d, din[v=eop]_6_stage_12_id_2348.q || mov din[v=eop]_6_stage_13_id_2351.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_13_id_2351.enable, @builtin_one.q || mov din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].sel, 1 || mov fu_id_1734_line41_20.a, sign_converted_0@[orgvar]_id_1252_line29.q || mov fu_id_1734_line41_20.b, @constant_255[w64].q || mov fu_id_1734_line41_20.sign, @builtin_one.q || mov fu_id_1734_line41_20.equals, @builtin_one.q || mov fu_id_1734_line41_20.less, @builtin_one.q || mov fu_id_1734_line41_20.invert, @builtin_one.q || mov fu_id_2245.a, fu_id_1734_line41_20.q || mov fu_id_2245.b, sign_converted_0@[orgvar]_id_1252_line29.q || mov output_sat_max_0@[orgvar]_id_1254_line37.d, fu_id_2245.q || mov output_sat_max_0@[orgvar]_id_1254_line37.sclr, @builtin_zero.q || mov output_sat_max_0@[orgvar]_id_1254_line37.enable, @builtin_one.q || mov output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].sel, 1 || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 0 || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
1d 4033afff  nop || mov fu_id_2215.a, sequence_AU[id=35].q || mov sequence_AU[id=35].a, sequence_AU[id=35].q || mov sequence_AU[id=35].b, @constant_1[w2].q || set sequence_AU[id=35]_l[consts].index, 0 || mov sequence_AU[id=35].l, sequence_AU[id=35]_l[consts].q || mov sequence_AU[id=35].enable, @builtin_one.q || mov sequence_AU[id=35]_enable_trigger@[mux].data1, @builtin_one.q || set sequence_AU[id=35]_enable_trigger@[mux].sel, 1 || mov sequence_AU[id=35].subNadd, @builtin_zero.q || mov sequence_AU[id=35].sclr, @builtin_zero.q || mov sequence_AU[id=35].sload, sequence_AU[id=35]_sload@[mux].q || mov sequence_AU[id=35]_sload@[mux].data1, fu_id_2215.q || set sequence_AU[id=35]_sload@[mux].sel, 1 || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 1 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov sequence_2_stage_1_id_2309.d, sequence_AU[id=35].q || mov sequence_2_stage_1_id_2309.sclr, @builtin_zero.q || mov sequence_2_stage_1_id_2309.enable, @builtin_one.q || mov sequence_2_stage_1_id_2309_enable_trigger@[mux].data1, @builtin_one.q || set sequence_2_stage_1_id_2309_enable_trigger@[mux].sel, 1 || mov sequence_d_0@[orgvar]_id_1242_line422.d, sequence_AU[id=35].q || mov sequence_d_0@[orgvar]_id_1242_line422.sclr, @builtin_zero.q || mov sequence_d_0@[orgvar]_id_1242_line422.enable, @builtin_one.q || mov sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_1_id_2315.d, din.eop || mov din[v=eop]_6_stage_1_id_2315.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_1_id_2315.enable, @builtin_one.q || mov din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].sel, 1 || mov just_read_non_img_0@[orgvar]_id_1232_line383.d, din.rdata || mov just_read_non_img_0@[orgvar]_id_1232_line383.sclr, @builtin_zero.q || mov just_read_non_img_0@[orgvar]_id_1232_line383.enable, @builtin_one.q || mov just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].data1, @builtin_one.q || set just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].sel, 1 || mov sequence_d_0_stage_1_id_2312.d, sequence_d_0@[orgvar]_id_1242_line422.q || mov sequence_d_0_stage_1_id_2312.sclr, @builtin_zero.q || mov sequence_d_0_stage_1_id_2312.enable, @builtin_one.q || mov sequence_d_0_stage_1_id_2312_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0_stage_1_id_2312_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_2_id_2318.d, din[v=eop]_6_stage_1_id_2315.q || mov din[v=eop]_6_stage_2_id_2318.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_2_id_2318.enable, @builtin_one.q || mov din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=0].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=0].b, @constant_0[w2].q || mov pix_in_enable_CMP[id=40][fuarr=0].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=0].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].d, pix_in_REG[id=29][fuarr=0]_d@[mux].q || mov pix_in_REG[id=29][fuarr=0]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=0]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].enable, pix_in_REG[id=29][fuarr=0]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=0]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=0].q || set pix_in_REG[id=29][fuarr=0]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=1].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=1].b, @constant_1[w2].q || mov pix_in_enable_CMP[id=40][fuarr=1].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=1].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].d, pix_in_REG[id=29][fuarr=1]_d@[mux].q || mov pix_in_REG[id=29][fuarr=1]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=1]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].enable, pix_in_REG[id=29][fuarr=1]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=1]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=1].q || set pix_in_REG[id=29][fuarr=1]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=2].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=2].b, @constant_2[w2].q || mov pix_in_enable_CMP[id=40][fuarr=2].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=2].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].d, pix_in_REG[id=29][fuarr=2]_d@[mux].q || mov pix_in_REG[id=29][fuarr=2]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=2]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].enable, pix_in_REG[id=29][fuarr=2]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=2]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=2].q || set pix_in_REG[id=29][fuarr=2]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].d, registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=3].q || set registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=0].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].d, registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=4].q || set registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=1].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=2].d, @constant_255[w9].q || mov registered_coeff_data_REG[id=22][fuarr=2].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=2].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].d, registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=6].q || set registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=3].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].d, registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=7].q || set registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=4].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].d, registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=0].q || set registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=6].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].d, registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=1].q || set registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=7].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_3_id_2321.d, din[v=eop]_6_stage_2_id_2318.q || mov din[v=eop]_6_stage_3_id_2321.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_3_id_2321.enable, @builtin_one.q || mov din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].sel, 1 || mov pix_use_enable_CMP[id=41].a, sequence_d_0_stage_1_id_2312.q || mov pix_use_enable_CMP[id=41].b, @constant_2[w2].q || mov pix_use_enable_CMP[id=41].sign, @builtin_zero.q || mov pix_use_enable_CMP[id=41].equals, @builtin_one.q || mov pix_use_enable_CMP[id=41].less, @builtin_zero.q || mov pix_use_enable_CMP[id=41].invert, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].d, pix_use_REG[id=31][fuarr=0]_d@[mux].q || mov pix_use_REG[id=31][fuarr=0]_d@[mux].data1, pix_in_REG[id=29][fuarr=0].q || set pix_use_REG[id=31][fuarr=0]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].enable, pix_use_REG[id=31][fuarr=0]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=0]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=0]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].d, pix_use_REG[id=31][fuarr=1]_d@[mux].q || mov pix_use_REG[id=31][fuarr=1]_d@[mux].data1, pix_in_REG[id=29][fuarr=1].q || set pix_use_REG[id=31][fuarr=1]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=1].enable, pix_use_REG[id=31][fuarr=1]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=1]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=1]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].d, pix_use_REG[id=31][fuarr=2]_d@[mux].q || mov pix_use_REG[id=31][fuarr=2]_d@[mux].data1, pix_in_REG[id=29][fuarr=2].q || set pix_use_REG[id=31][fuarr=2]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=2].enable, pix_use_REG[id=31][fuarr=2]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=2]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=2]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_4_id_2324.d, din[v=eop]_6_stage_3_id_2321.q || mov din[v=eop]_6_stage_4_id_2324.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_4_id_2324.enable, @builtin_one.q || mov din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].sel, 1 || mov fu_id_2217.a, registered_coeff_data_REG[id=22][fuarr=0].q || mov fu_id_2219.a, pix_use_REG[id=31][fuarr=0].q || mov fu_id_2221.a, registered_coeff_data_REG[id=22][fuarr=1].q || mov fu_id_2223.a, pix_use_REG[id=31][fuarr=1].q || mov multipliers[id=42][fuarr=0].a, fu_id_2217.q || mov multipliers[id=42][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=0]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=0].b, fu_id_2219.q || mov multipliers[id=42][fuarr=0].signa, @builtin_one.q || mov multipliers[id=42][fuarr=0].signb, @builtin_one.q || mov multipliers[id=42][fuarr=1].a, fu_id_2221.q || mov multipliers[id=42][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=1]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=1].b, fu_id_2223.q || mov multipliers[id=42][fuarr=1].signa, @builtin_one.q || mov multipliers[id=42][fuarr=1].signb, @builtin_one.q || mov fu_id_2229.a, registered_coeff_data_REG[id=22][fuarr=2].q || mov fu_id_2231.a, pix_use_REG[id=31][fuarr=2].q || mov multipliers[id=42][fuarr=2].a, fu_id_2229.q || mov multipliers[id=42][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=2]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=2].b, fu_id_2231.q || mov multipliers[id=42][fuarr=2].signa, @builtin_one.q || mov multipliers[id=42][fuarr=2].signb, @builtin_one.q || mov din[v=eop]_6_stage_5_id_2327.d, din[v=eop]_6_stage_4_id_2324.q || mov din[v=eop]_6_stage_5_id_2327.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_5_id_2327.enable, @builtin_one.q || mov din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].d, registered_const_data_REG[id=24][fuarr=0]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=0]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=1].q || set registered_const_data_REG[id=24][fuarr=0]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=0].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].d, registered_const_data_REG[id=24][fuarr=1]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=1]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=2].q || set registered_const_data_REG[id=24][fuarr=1]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=1].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].d, registered_const_data_REG[id=24][fuarr=2]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=2]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=0].q || set registered_const_data_REG[id=24][fuarr=2]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=2].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_6_id_2330.d, din[v=eop]_6_stage_5_id_2327.q || mov din[v=eop]_6_stage_6_id_2330.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_6_id_2330.enable, @builtin_one.q || mov din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_7_id_2333.d, din[v=eop]_6_stage_6_id_2330.q || mov din[v=eop]_6_stage_7_id_2333.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_7_id_2333.enable, @builtin_one.q || mov din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].sel, 1 || mov fu_id_2225.a, multipliers[id=42][fuarr=0].q || mov fu_id_2227.a, multipliers[id=42][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=0].a, fu_id_2225.q || mov coeff_intermediates_AUS[id=33][fuarr=0].b, fu_id_2227.q || mov coeff_intermediates_AUS[id=33][fuarr=0].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=0].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sload, @builtin_zero.q || mov fu_id_2233.a, multipliers[id=42][fuarr=2].q || mov fu_id_2235.a, registered_const_data_REG[id=24][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=1].a, fu_id_2233.q || mov coeff_intermediates_AUS[id=33][fuarr=1].b, fu_id_2235.q || mov coeff_intermediates_AUS[id=33][fuarr=1].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=1].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sload, @builtin_zero.q || mov din[v=eop]_6_stage_8_id_2336.d, din[v=eop]_6_stage_7_id_2333.q || mov din[v=eop]_6_stage_8_id_2336.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_8_id_2336.enable, @builtin_one.q || mov din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].a, coeff_intermediates_AUS[id=33][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=2].b, coeff_intermediates_AUS[id=33][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=2].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sload, @builtin_zero.q || mov din[v=eop]_6_stage_9_id_2339.d, din[v=eop]_6_stage_8_id_2336.q || mov din[v=eop]_6_stage_9_id_2339.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_9_id_2339.enable, @builtin_one.q || mov din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].sel, 1 || mov fu_id_2237.a, coeff_intermediates_AUS[id=33][fuarr=2].q || mov input_0@[orgvar]_id_1246_line1.d, fu_id_2237.q || mov input_0@[orgvar]_id_1246_line1.sclr, @builtin_zero.q || mov input_0@[orgvar]_id_1246_line1.enable, @builtin_one.q || mov input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].data1, @builtin_one.q || set input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_10_id_2342.d, din[v=eop]_6_stage_9_id_2339.q || mov din[v=eop]_6_stage_10_id_2342.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_10_id_2342.enable, @builtin_one.q || mov din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.a, input_0@[orgvar]_id_1246_line1.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.b, @constant_128[w64].q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.enable, @builtin_one.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].data1, @builtin_one.q || set input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.subNadd, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sclr, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sload, @builtin_zero.q || mov din[v=eop]_6_stage_11_id_2345.d, din[v=eop]_6_stage_10_id_2342.q || mov din[v=eop]_6_stage_11_id_2345.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_11_id_2345.enable, @builtin_one.q || mov din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].sel, 1 || mov fu_id_2243.a, input_plus_point_five_0@[orgvar]_id_1248_line4.q || mov no_fraction_0@[orgvar]_id_1250_line5.d, fu_id_2243.q || mov no_fraction_0@[orgvar]_id_1250_line5.sclr, @builtin_zero.q || mov no_fraction_0@[orgvar]_id_1250_line5.enable, @builtin_one.q || mov no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].data1, @builtin_one.q || set no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_12_id_2348.d, din[v=eop]_6_stage_11_id_2345.q || mov din[v=eop]_6_stage_12_id_2348.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_12_id_2348.enable, @builtin_one.q || mov din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].sel, 1 || mov sign_converted_0@[orgvar]_id_1252_line29.d, no_fraction_0@[orgvar]_id_1250_line5.q || mov sign_converted_0@[orgvar]_id_1252_line29.sclr, @builtin_zero.q || mov sign_converted_0@[orgvar]_id_1252_line29.enable, @builtin_one.q || mov sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].data1, @builtin_one.q || set sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_13_id_2351.d, din[v=eop]_6_stage_12_id_2348.q || mov din[v=eop]_6_stage_13_id_2351.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_13_id_2351.enable, @builtin_one.q || mov din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].sel, 1 || mov fu_id_1734_line41_20.a, sign_converted_0@[orgvar]_id_1252_line29.q || mov fu_id_1734_line41_20.b, @constant_255[w64].q || mov fu_id_1734_line41_20.sign, @builtin_one.q || mov fu_id_1734_line41_20.equals, @builtin_one.q || mov fu_id_1734_line41_20.less, @builtin_one.q || mov fu_id_1734_line41_20.invert, @builtin_one.q || mov fu_id_2245.a, fu_id_1734_line41_20.q || mov fu_id_2245.b, sign_converted_0@[orgvar]_id_1252_line29.q || mov output_sat_max_0@[orgvar]_id_1254_line37.d, fu_id_2245.q || mov output_sat_max_0@[orgvar]_id_1254_line37.sclr, @builtin_zero.q || mov output_sat_max_0@[orgvar]_id_1254_line37.enable, @builtin_one.q || mov output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_14_id_2354.d, din[v=eop]_6_stage_13_id_2351.q || mov din[v=eop]_6_stage_14_id_2354.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_14_id_2354.enable, @builtin_one.q || mov din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].sel, 1 || mov fu_id_2251.a, output_sat_max_0@[orgvar]_id_1254_line37.q || mov fu_id_2251.b, output_sat_max_0@[orgvar]_id_1254_line37.q || mov output_sat_min_0@[orgvar]_id_1256_line38.d, fu_id_2251.q || mov output_sat_min_0@[orgvar]_id_1256_line38.sclr, @builtin_zero.q || mov output_sat_min_0@[orgvar]_id_1256_line38.enable, @builtin_one.q || mov output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].sel, 1 || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 0 || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
1e 4033bfff  nop || mov fu_id_2215.a, sequence_AU[id=35].q || mov sequence_AU[id=35].a, sequence_AU[id=35].q || mov sequence_AU[id=35].b, @constant_1[w2].q || set sequence_AU[id=35]_l[consts].index, 0 || mov sequence_AU[id=35].l, sequence_AU[id=35]_l[consts].q || mov sequence_AU[id=35].enable, @builtin_one.q || mov sequence_AU[id=35]_enable_trigger@[mux].data1, @builtin_one.q || set sequence_AU[id=35]_enable_trigger@[mux].sel, 1 || mov sequence_AU[id=35].subNadd, @builtin_zero.q || mov sequence_AU[id=35].sclr, @builtin_zero.q || mov sequence_AU[id=35].sload, sequence_AU[id=35]_sload@[mux].q || mov sequence_AU[id=35]_sload@[mux].data1, fu_id_2215.q || set sequence_AU[id=35]_sload@[mux].sel, 1 || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 1 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov sequence_2_stage_1_id_2309.d, sequence_AU[id=35].q || mov sequence_2_stage_1_id_2309.sclr, @builtin_zero.q || mov sequence_2_stage_1_id_2309.enable, @builtin_one.q || mov sequence_2_stage_1_id_2309_enable_trigger@[mux].data1, @builtin_one.q || set sequence_2_stage_1_id_2309_enable_trigger@[mux].sel, 1 || mov sequence_d_0@[orgvar]_id_1242_line422.d, sequence_AU[id=35].q || mov sequence_d_0@[orgvar]_id_1242_line422.sclr, @builtin_zero.q || mov sequence_d_0@[orgvar]_id_1242_line422.enable, @builtin_one.q || mov sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_1_id_2315.d, din.eop || mov din[v=eop]_6_stage_1_id_2315.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_1_id_2315.enable, @builtin_one.q || mov din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].sel, 1 || mov just_read_non_img_0@[orgvar]_id_1232_line383.d, din.rdata || mov just_read_non_img_0@[orgvar]_id_1232_line383.sclr, @builtin_zero.q || mov just_read_non_img_0@[orgvar]_id_1232_line383.enable, @builtin_one.q || mov just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].data1, @builtin_one.q || set just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].sel, 1 || mov sequence_d_0_stage_1_id_2312.d, sequence_d_0@[orgvar]_id_1242_line422.q || mov sequence_d_0_stage_1_id_2312.sclr, @builtin_zero.q || mov sequence_d_0_stage_1_id_2312.enable, @builtin_one.q || mov sequence_d_0_stage_1_id_2312_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0_stage_1_id_2312_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_2_id_2318.d, din[v=eop]_6_stage_1_id_2315.q || mov din[v=eop]_6_stage_2_id_2318.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_2_id_2318.enable, @builtin_one.q || mov din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=0].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=0].b, @constant_0[w2].q || mov pix_in_enable_CMP[id=40][fuarr=0].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=0].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].d, pix_in_REG[id=29][fuarr=0]_d@[mux].q || mov pix_in_REG[id=29][fuarr=0]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=0]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].enable, pix_in_REG[id=29][fuarr=0]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=0]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=0].q || set pix_in_REG[id=29][fuarr=0]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=1].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=1].b, @constant_1[w2].q || mov pix_in_enable_CMP[id=40][fuarr=1].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=1].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].d, pix_in_REG[id=29][fuarr=1]_d@[mux].q || mov pix_in_REG[id=29][fuarr=1]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=1]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].enable, pix_in_REG[id=29][fuarr=1]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=1]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=1].q || set pix_in_REG[id=29][fuarr=1]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=2].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=2].b, @constant_2[w2].q || mov pix_in_enable_CMP[id=40][fuarr=2].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=2].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].d, pix_in_REG[id=29][fuarr=2]_d@[mux].q || mov pix_in_REG[id=29][fuarr=2]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=2]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].enable, pix_in_REG[id=29][fuarr=2]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=2]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=2].q || set pix_in_REG[id=29][fuarr=2]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].d, registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=3].q || set registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=0].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].d, registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=4].q || set registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=1].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=2].d, @constant_255[w9].q || mov registered_coeff_data_REG[id=22][fuarr=2].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=2].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].d, registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=6].q || set registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=3].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].d, registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=7].q || set registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=4].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].d, registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=0].q || set registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=6].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].d, registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=1].q || set registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=7].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_3_id_2321.d, din[v=eop]_6_stage_2_id_2318.q || mov din[v=eop]_6_stage_3_id_2321.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_3_id_2321.enable, @builtin_one.q || mov din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].sel, 1 || mov pix_use_enable_CMP[id=41].a, sequence_d_0_stage_1_id_2312.q || mov pix_use_enable_CMP[id=41].b, @constant_2[w2].q || mov pix_use_enable_CMP[id=41].sign, @builtin_zero.q || mov pix_use_enable_CMP[id=41].equals, @builtin_one.q || mov pix_use_enable_CMP[id=41].less, @builtin_zero.q || mov pix_use_enable_CMP[id=41].invert, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].d, pix_use_REG[id=31][fuarr=0]_d@[mux].q || mov pix_use_REG[id=31][fuarr=0]_d@[mux].data1, pix_in_REG[id=29][fuarr=0].q || set pix_use_REG[id=31][fuarr=0]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].enable, pix_use_REG[id=31][fuarr=0]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=0]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=0]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].d, pix_use_REG[id=31][fuarr=1]_d@[mux].q || mov pix_use_REG[id=31][fuarr=1]_d@[mux].data1, pix_in_REG[id=29][fuarr=1].q || set pix_use_REG[id=31][fuarr=1]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=1].enable, pix_use_REG[id=31][fuarr=1]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=1]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=1]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].d, pix_use_REG[id=31][fuarr=2]_d@[mux].q || mov pix_use_REG[id=31][fuarr=2]_d@[mux].data1, pix_in_REG[id=29][fuarr=2].q || set pix_use_REG[id=31][fuarr=2]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=2].enable, pix_use_REG[id=31][fuarr=2]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=2]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=2]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_4_id_2324.d, din[v=eop]_6_stage_3_id_2321.q || mov din[v=eop]_6_stage_4_id_2324.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_4_id_2324.enable, @builtin_one.q || mov din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].sel, 1 || mov fu_id_2217.a, registered_coeff_data_REG[id=22][fuarr=0].q || mov fu_id_2219.a, pix_use_REG[id=31][fuarr=0].q || mov fu_id_2221.a, registered_coeff_data_REG[id=22][fuarr=1].q || mov fu_id_2223.a, pix_use_REG[id=31][fuarr=1].q || mov multipliers[id=42][fuarr=0].a, fu_id_2217.q || mov multipliers[id=42][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=0]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=0].b, fu_id_2219.q || mov multipliers[id=42][fuarr=0].signa, @builtin_one.q || mov multipliers[id=42][fuarr=0].signb, @builtin_one.q || mov multipliers[id=42][fuarr=1].a, fu_id_2221.q || mov multipliers[id=42][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=1]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=1].b, fu_id_2223.q || mov multipliers[id=42][fuarr=1].signa, @builtin_one.q || mov multipliers[id=42][fuarr=1].signb, @builtin_one.q || mov fu_id_2229.a, registered_coeff_data_REG[id=22][fuarr=2].q || mov fu_id_2231.a, pix_use_REG[id=31][fuarr=2].q || mov multipliers[id=42][fuarr=2].a, fu_id_2229.q || mov multipliers[id=42][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=2]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=2].b, fu_id_2231.q || mov multipliers[id=42][fuarr=2].signa, @builtin_one.q || mov multipliers[id=42][fuarr=2].signb, @builtin_one.q || mov din[v=eop]_6_stage_5_id_2327.d, din[v=eop]_6_stage_4_id_2324.q || mov din[v=eop]_6_stage_5_id_2327.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_5_id_2327.enable, @builtin_one.q || mov din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].d, registered_const_data_REG[id=24][fuarr=0]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=0]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=1].q || set registered_const_data_REG[id=24][fuarr=0]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=0].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].d, registered_const_data_REG[id=24][fuarr=1]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=1]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=2].q || set registered_const_data_REG[id=24][fuarr=1]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=1].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].d, registered_const_data_REG[id=24][fuarr=2]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=2]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=0].q || set registered_const_data_REG[id=24][fuarr=2]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=2].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_6_id_2330.d, din[v=eop]_6_stage_5_id_2327.q || mov din[v=eop]_6_stage_6_id_2330.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_6_id_2330.enable, @builtin_one.q || mov din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_7_id_2333.d, din[v=eop]_6_stage_6_id_2330.q || mov din[v=eop]_6_stage_7_id_2333.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_7_id_2333.enable, @builtin_one.q || mov din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].sel, 1 || mov fu_id_2225.a, multipliers[id=42][fuarr=0].q || mov fu_id_2227.a, multipliers[id=42][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=0].a, fu_id_2225.q || mov coeff_intermediates_AUS[id=33][fuarr=0].b, fu_id_2227.q || mov coeff_intermediates_AUS[id=33][fuarr=0].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=0].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sload, @builtin_zero.q || mov fu_id_2233.a, multipliers[id=42][fuarr=2].q || mov fu_id_2235.a, registered_const_data_REG[id=24][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=1].a, fu_id_2233.q || mov coeff_intermediates_AUS[id=33][fuarr=1].b, fu_id_2235.q || mov coeff_intermediates_AUS[id=33][fuarr=1].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=1].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sload, @builtin_zero.q || mov din[v=eop]_6_stage_8_id_2336.d, din[v=eop]_6_stage_7_id_2333.q || mov din[v=eop]_6_stage_8_id_2336.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_8_id_2336.enable, @builtin_one.q || mov din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].a, coeff_intermediates_AUS[id=33][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=2].b, coeff_intermediates_AUS[id=33][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=2].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sload, @builtin_zero.q || mov din[v=eop]_6_stage_9_id_2339.d, din[v=eop]_6_stage_8_id_2336.q || mov din[v=eop]_6_stage_9_id_2339.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_9_id_2339.enable, @builtin_one.q || mov din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].sel, 1 || mov fu_id_2237.a, coeff_intermediates_AUS[id=33][fuarr=2].q || mov input_0@[orgvar]_id_1246_line1.d, fu_id_2237.q || mov input_0@[orgvar]_id_1246_line1.sclr, @builtin_zero.q || mov input_0@[orgvar]_id_1246_line1.enable, @builtin_one.q || mov input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].data1, @builtin_one.q || set input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_10_id_2342.d, din[v=eop]_6_stage_9_id_2339.q || mov din[v=eop]_6_stage_10_id_2342.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_10_id_2342.enable, @builtin_one.q || mov din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.a, input_0@[orgvar]_id_1246_line1.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.b, @constant_128[w64].q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.enable, @builtin_one.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].data1, @builtin_one.q || set input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.subNadd, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sclr, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sload, @builtin_zero.q || mov din[v=eop]_6_stage_11_id_2345.d, din[v=eop]_6_stage_10_id_2342.q || mov din[v=eop]_6_stage_11_id_2345.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_11_id_2345.enable, @builtin_one.q || mov din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].sel, 1 || mov fu_id_2243.a, input_plus_point_five_0@[orgvar]_id_1248_line4.q || mov no_fraction_0@[orgvar]_id_1250_line5.d, fu_id_2243.q || mov no_fraction_0@[orgvar]_id_1250_line5.sclr, @builtin_zero.q || mov no_fraction_0@[orgvar]_id_1250_line5.enable, @builtin_one.q || mov no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].data1, @builtin_one.q || set no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_12_id_2348.d, din[v=eop]_6_stage_11_id_2345.q || mov din[v=eop]_6_stage_12_id_2348.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_12_id_2348.enable, @builtin_one.q || mov din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].sel, 1 || mov sign_converted_0@[orgvar]_id_1252_line29.d, no_fraction_0@[orgvar]_id_1250_line5.q || mov sign_converted_0@[orgvar]_id_1252_line29.sclr, @builtin_zero.q || mov sign_converted_0@[orgvar]_id_1252_line29.enable, @builtin_one.q || mov sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].data1, @builtin_one.q || set sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_13_id_2351.d, din[v=eop]_6_stage_12_id_2348.q || mov din[v=eop]_6_stage_13_id_2351.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_13_id_2351.enable, @builtin_one.q || mov din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].sel, 1 || mov fu_id_1734_line41_20.a, sign_converted_0@[orgvar]_id_1252_line29.q || mov fu_id_1734_line41_20.b, @constant_255[w64].q || mov fu_id_1734_line41_20.sign, @builtin_one.q || mov fu_id_1734_line41_20.equals, @builtin_one.q || mov fu_id_1734_line41_20.less, @builtin_one.q || mov fu_id_1734_line41_20.invert, @builtin_one.q || mov fu_id_2245.a, fu_id_1734_line41_20.q || mov fu_id_2245.b, sign_converted_0@[orgvar]_id_1252_line29.q || mov output_sat_max_0@[orgvar]_id_1254_line37.d, fu_id_2245.q || mov output_sat_max_0@[orgvar]_id_1254_line37.sclr, @builtin_zero.q || mov output_sat_max_0@[orgvar]_id_1254_line37.enable, @builtin_one.q || mov output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_14_id_2354.d, din[v=eop]_6_stage_13_id_2351.q || mov din[v=eop]_6_stage_14_id_2354.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_14_id_2354.enable, @builtin_one.q || mov din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].sel, 1 || mov fu_id_2251.a, output_sat_max_0@[orgvar]_id_1254_line37.q || mov fu_id_2251.b, output_sat_max_0@[orgvar]_id_1254_line37.q || mov output_sat_min_0@[orgvar]_id_1256_line38.d, fu_id_2251.q || mov output_sat_min_0@[orgvar]_id_1256_line38.sclr, @builtin_zero.q || mov output_sat_min_0@[orgvar]_id_1256_line38.enable, @builtin_one.q || mov output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].sel, 1 || mov run_on_1_stage_1_id_2306.d, run_on_@[orgvar]_id_1239_line502.q || mov run_on_1_stage_1_id_2306.sclr, @builtin_zero.q || mov run_on_1_stage_1_id_2306.enable, @builtin_one.q || mov run_on_1_stage_1_id_2306_enable_trigger@[mux].data1, @builtin_one.q || set run_on_1_stage_1_id_2306_enable_trigger@[mux].sel, 1 || mov fu_id_2036_line594_11.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2036_line594_11.b, @constant_3[w5].q || mov fu_id_2036_line594_11.sign, @builtin_zero.q || mov fu_id_2036_line594_11.equals, @builtin_zero.q || mov fu_id_2036_line594_11.less, @builtin_one.q || mov fu_id_2036_line594_11.invert, @builtin_zero.q || mov fu_id_2255.a, fu_id_2036_line594_11.q || mov fu_id_2255.b, output_sat_min_0@[orgvar]_id_1256_line38.q || mov fu_id_2255.c, output_@[orgvar]_id_1236_line500.q || mov output_@[orgvar]_id_1236_line500.d, output_@[orgvar]_id_1236_line500_d@[mux].q || mov output_@[orgvar]_id_1236_line500_d@[mux].data1, fu_id_2255.q || set output_@[orgvar]_id_1236_line500_d@[mux].sel, 1 || mov output_@[orgvar]_id_1236_line500.sclr, @builtin_zero.q || mov output_@[orgvar]_id_1236_line500.enable, @builtin_one.q || mov output_@[orgvar]_id_1236_line500_enable_trigger@[mux].data1, @builtin_one.q || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 1 || mov fu_id_2261.a, din[v=eop]_6_stage_14_id_2354.q || mov run_on_@[orgvar]_id_1239_line502.a, run_on_@[orgvar]_id_1239_line502.q || mov run_on_@[orgvar]_id_1239_line502.b, fu_id_2261.q || mov run_on_@[orgvar]_id_1239_line502.enable, @builtin_one.q || mov run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].data1, @builtin_one.q || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 1 || mov run_on_@[orgvar]_id_1239_line502.subNadd, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sclr, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sload, run_on_@[orgvar]_id_1239_line502_sload@[mux].q || mov run_on_@[orgvar]_id_1239_line502_sload@[mux].data0, @builtin_zero.q || set run_on_@[orgvar]_id_1239_line502_sload@[mux].sel, 0 || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
1f 703fbfff  nop || mov fu_id_2215.a, sequence_AU[id=35].q || mov sequence_AU[id=35].a, sequence_AU[id=35].q || mov sequence_AU[id=35].b, @constant_1[w2].q || set sequence_AU[id=35]_l[consts].index, 0 || mov sequence_AU[id=35].l, sequence_AU[id=35]_l[consts].q || mov sequence_AU[id=35].enable, @builtin_one.q || mov sequence_AU[id=35]_enable_trigger@[mux].data1, @builtin_one.q || set sequence_AU[id=35]_enable_trigger@[mux].sel, 1 || mov sequence_AU[id=35].subNadd, @builtin_zero.q || mov sequence_AU[id=35].sclr, @builtin_zero.q || mov sequence_AU[id=35].sload, sequence_AU[id=35]_sload@[mux].q || mov sequence_AU[id=35]_sload@[mux].data1, fu_id_2215.q || set sequence_AU[id=35]_sload@[mux].sel, 1 || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 1 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || mov sequence_2_stage_1_id_2309.d, sequence_AU[id=35].q || mov sequence_2_stage_1_id_2309.sclr, @builtin_zero.q || mov sequence_2_stage_1_id_2309.enable, @builtin_one.q || mov sequence_2_stage_1_id_2309_enable_trigger@[mux].data1, @builtin_one.q || set sequence_2_stage_1_id_2309_enable_trigger@[mux].sel, 1 || mov sequence_d_0@[orgvar]_id_1242_line422.d, sequence_AU[id=35].q || mov sequence_d_0@[orgvar]_id_1242_line422.sclr, @builtin_zero.q || mov sequence_d_0@[orgvar]_id_1242_line422.enable, @builtin_one.q || mov sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_1_id_2315.d, din.eop || mov din[v=eop]_6_stage_1_id_2315.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_1_id_2315.enable, @builtin_one.q || mov din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].sel, 1 || mov just_read_non_img_0@[orgvar]_id_1232_line383.d, din.rdata || mov just_read_non_img_0@[orgvar]_id_1232_line383.sclr, @builtin_zero.q || mov just_read_non_img_0@[orgvar]_id_1232_line383.enable, @builtin_one.q || mov just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].data1, @builtin_one.q || set just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].sel, 1 || mov sequence_d_0_stage_1_id_2312.d, sequence_d_0@[orgvar]_id_1242_line422.q || mov sequence_d_0_stage_1_id_2312.sclr, @builtin_zero.q || mov sequence_d_0_stage_1_id_2312.enable, @builtin_one.q || mov sequence_d_0_stage_1_id_2312_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0_stage_1_id_2312_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_2_id_2318.d, din[v=eop]_6_stage_1_id_2315.q || mov din[v=eop]_6_stage_2_id_2318.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_2_id_2318.enable, @builtin_one.q || mov din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=0].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=0].b, @constant_0[w2].q || mov pix_in_enable_CMP[id=40][fuarr=0].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=0].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].d, pix_in_REG[id=29][fuarr=0]_d@[mux].q || mov pix_in_REG[id=29][fuarr=0]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=0]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].enable, pix_in_REG[id=29][fuarr=0]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=0]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=0].q || set pix_in_REG[id=29][fuarr=0]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=1].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=1].b, @constant_1[w2].q || mov pix_in_enable_CMP[id=40][fuarr=1].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=1].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].d, pix_in_REG[id=29][fuarr=1]_d@[mux].q || mov pix_in_REG[id=29][fuarr=1]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=1]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].enable, pix_in_REG[id=29][fuarr=1]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=1]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=1].q || set pix_in_REG[id=29][fuarr=1]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=2].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=2].b, @constant_2[w2].q || mov pix_in_enable_CMP[id=40][fuarr=2].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=2].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].d, pix_in_REG[id=29][fuarr=2]_d@[mux].q || mov pix_in_REG[id=29][fuarr=2]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=2]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].enable, pix_in_REG[id=29][fuarr=2]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=2]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=2].q || set pix_in_REG[id=29][fuarr=2]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].d, registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=3].q || set registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=0].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].d, registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=4].q || set registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=1].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=2].d, @constant_255[w9].q || mov registered_coeff_data_REG[id=22][fuarr=2].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=2].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].d, registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=6].q || set registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=3].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].d, registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=7].q || set registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=4].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].d, registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=0].q || set registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=6].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].d, registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=1].q || set registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=7].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_3_id_2321.d, din[v=eop]_6_stage_2_id_2318.q || mov din[v=eop]_6_stage_3_id_2321.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_3_id_2321.enable, @builtin_one.q || mov din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].sel, 1 || mov pix_use_enable_CMP[id=41].a, sequence_d_0_stage_1_id_2312.q || mov pix_use_enable_CMP[id=41].b, @constant_2[w2].q || mov pix_use_enable_CMP[id=41].sign, @builtin_zero.q || mov pix_use_enable_CMP[id=41].equals, @builtin_one.q || mov pix_use_enable_CMP[id=41].less, @builtin_zero.q || mov pix_use_enable_CMP[id=41].invert, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].d, pix_use_REG[id=31][fuarr=0]_d@[mux].q || mov pix_use_REG[id=31][fuarr=0]_d@[mux].data1, pix_in_REG[id=29][fuarr=0].q || set pix_use_REG[id=31][fuarr=0]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].enable, pix_use_REG[id=31][fuarr=0]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=0]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=0]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].d, pix_use_REG[id=31][fuarr=1]_d@[mux].q || mov pix_use_REG[id=31][fuarr=1]_d@[mux].data1, pix_in_REG[id=29][fuarr=1].q || set pix_use_REG[id=31][fuarr=1]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=1].enable, pix_use_REG[id=31][fuarr=1]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=1]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=1]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].d, pix_use_REG[id=31][fuarr=2]_d@[mux].q || mov pix_use_REG[id=31][fuarr=2]_d@[mux].data1, pix_in_REG[id=29][fuarr=2].q || set pix_use_REG[id=31][fuarr=2]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=2].enable, pix_use_REG[id=31][fuarr=2]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=2]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=2]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_4_id_2324.d, din[v=eop]_6_stage_3_id_2321.q || mov din[v=eop]_6_stage_4_id_2324.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_4_id_2324.enable, @builtin_one.q || mov din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].sel, 1 || mov fu_id_2217.a, registered_coeff_data_REG[id=22][fuarr=0].q || mov fu_id_2219.a, pix_use_REG[id=31][fuarr=0].q || mov fu_id_2221.a, registered_coeff_data_REG[id=22][fuarr=1].q || mov fu_id_2223.a, pix_use_REG[id=31][fuarr=1].q || mov multipliers[id=42][fuarr=0].a, fu_id_2217.q || mov multipliers[id=42][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=0]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=0].b, fu_id_2219.q || mov multipliers[id=42][fuarr=0].signa, @builtin_one.q || mov multipliers[id=42][fuarr=0].signb, @builtin_one.q || mov multipliers[id=42][fuarr=1].a, fu_id_2221.q || mov multipliers[id=42][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=1]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=1].b, fu_id_2223.q || mov multipliers[id=42][fuarr=1].signa, @builtin_one.q || mov multipliers[id=42][fuarr=1].signb, @builtin_one.q || mov fu_id_2229.a, registered_coeff_data_REG[id=22][fuarr=2].q || mov fu_id_2231.a, pix_use_REG[id=31][fuarr=2].q || mov multipliers[id=42][fuarr=2].a, fu_id_2229.q || mov multipliers[id=42][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=2]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=2].b, fu_id_2231.q || mov multipliers[id=42][fuarr=2].signa, @builtin_one.q || mov multipliers[id=42][fuarr=2].signb, @builtin_one.q || mov din[v=eop]_6_stage_5_id_2327.d, din[v=eop]_6_stage_4_id_2324.q || mov din[v=eop]_6_stage_5_id_2327.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_5_id_2327.enable, @builtin_one.q || mov din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].d, registered_const_data_REG[id=24][fuarr=0]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=0]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=1].q || set registered_const_data_REG[id=24][fuarr=0]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=0].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].d, registered_const_data_REG[id=24][fuarr=1]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=1]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=2].q || set registered_const_data_REG[id=24][fuarr=1]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=1].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].d, registered_const_data_REG[id=24][fuarr=2]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=2]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=0].q || set registered_const_data_REG[id=24][fuarr=2]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=2].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_6_id_2330.d, din[v=eop]_6_stage_5_id_2327.q || mov din[v=eop]_6_stage_6_id_2330.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_6_id_2330.enable, @builtin_one.q || mov din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_7_id_2333.d, din[v=eop]_6_stage_6_id_2330.q || mov din[v=eop]_6_stage_7_id_2333.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_7_id_2333.enable, @builtin_one.q || mov din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].sel, 1 || mov fu_id_2225.a, multipliers[id=42][fuarr=0].q || mov fu_id_2227.a, multipliers[id=42][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=0].a, fu_id_2225.q || mov coeff_intermediates_AUS[id=33][fuarr=0].b, fu_id_2227.q || mov coeff_intermediates_AUS[id=33][fuarr=0].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=0].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sload, @builtin_zero.q || mov fu_id_2233.a, multipliers[id=42][fuarr=2].q || mov fu_id_2235.a, registered_const_data_REG[id=24][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=1].a, fu_id_2233.q || mov coeff_intermediates_AUS[id=33][fuarr=1].b, fu_id_2235.q || mov coeff_intermediates_AUS[id=33][fuarr=1].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=1].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sload, @builtin_zero.q || mov din[v=eop]_6_stage_8_id_2336.d, din[v=eop]_6_stage_7_id_2333.q || mov din[v=eop]_6_stage_8_id_2336.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_8_id_2336.enable, @builtin_one.q || mov din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].a, coeff_intermediates_AUS[id=33][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=2].b, coeff_intermediates_AUS[id=33][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=2].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sload, @builtin_zero.q || mov din[v=eop]_6_stage_9_id_2339.d, din[v=eop]_6_stage_8_id_2336.q || mov din[v=eop]_6_stage_9_id_2339.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_9_id_2339.enable, @builtin_one.q || mov din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].sel, 1 || mov fu_id_2237.a, coeff_intermediates_AUS[id=33][fuarr=2].q || mov input_0@[orgvar]_id_1246_line1.d, fu_id_2237.q || mov input_0@[orgvar]_id_1246_line1.sclr, @builtin_zero.q || mov input_0@[orgvar]_id_1246_line1.enable, @builtin_one.q || mov input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].data1, @builtin_one.q || set input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_10_id_2342.d, din[v=eop]_6_stage_9_id_2339.q || mov din[v=eop]_6_stage_10_id_2342.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_10_id_2342.enable, @builtin_one.q || mov din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.a, input_0@[orgvar]_id_1246_line1.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.b, @constant_128[w64].q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.enable, @builtin_one.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].data1, @builtin_one.q || set input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.subNadd, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sclr, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sload, @builtin_zero.q || mov din[v=eop]_6_stage_11_id_2345.d, din[v=eop]_6_stage_10_id_2342.q || mov din[v=eop]_6_stage_11_id_2345.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_11_id_2345.enable, @builtin_one.q || mov din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].sel, 1 || mov fu_id_2243.a, input_plus_point_five_0@[orgvar]_id_1248_line4.q || mov no_fraction_0@[orgvar]_id_1250_line5.d, fu_id_2243.q || mov no_fraction_0@[orgvar]_id_1250_line5.sclr, @builtin_zero.q || mov no_fraction_0@[orgvar]_id_1250_line5.enable, @builtin_one.q || mov no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].data1, @builtin_one.q || set no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_12_id_2348.d, din[v=eop]_6_stage_11_id_2345.q || mov din[v=eop]_6_stage_12_id_2348.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_12_id_2348.enable, @builtin_one.q || mov din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].sel, 1 || mov sign_converted_0@[orgvar]_id_1252_line29.d, no_fraction_0@[orgvar]_id_1250_line5.q || mov sign_converted_0@[orgvar]_id_1252_line29.sclr, @builtin_zero.q || mov sign_converted_0@[orgvar]_id_1252_line29.enable, @builtin_one.q || mov sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].data1, @builtin_one.q || set sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_13_id_2351.d, din[v=eop]_6_stage_12_id_2348.q || mov din[v=eop]_6_stage_13_id_2351.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_13_id_2351.enable, @builtin_one.q || mov din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].sel, 1 || mov fu_id_1734_line41_20.a, sign_converted_0@[orgvar]_id_1252_line29.q || mov fu_id_1734_line41_20.b, @constant_255[w64].q || mov fu_id_1734_line41_20.sign, @builtin_one.q || mov fu_id_1734_line41_20.equals, @builtin_one.q || mov fu_id_1734_line41_20.less, @builtin_one.q || mov fu_id_1734_line41_20.invert, @builtin_one.q || mov fu_id_2245.a, fu_id_1734_line41_20.q || mov fu_id_2245.b, sign_converted_0@[orgvar]_id_1252_line29.q || mov output_sat_max_0@[orgvar]_id_1254_line37.d, fu_id_2245.q || mov output_sat_max_0@[orgvar]_id_1254_line37.sclr, @builtin_zero.q || mov output_sat_max_0@[orgvar]_id_1254_line37.enable, @builtin_one.q || mov output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_14_id_2354.d, din[v=eop]_6_stage_13_id_2351.q || mov din[v=eop]_6_stage_14_id_2354.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_14_id_2354.enable, @builtin_one.q || mov din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].sel, 1 || mov fu_id_2251.a, output_sat_max_0@[orgvar]_id_1254_line37.q || mov fu_id_2251.b, output_sat_max_0@[orgvar]_id_1254_line37.q || mov output_sat_min_0@[orgvar]_id_1256_line38.d, fu_id_2251.q || mov output_sat_min_0@[orgvar]_id_1256_line38.sclr, @builtin_zero.q || mov output_sat_min_0@[orgvar]_id_1256_line38.enable, @builtin_one.q || mov output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].sel, 1 || mov run_on_1_stage_1_id_2306.d, run_on_@[orgvar]_id_1239_line502.q || mov run_on_1_stage_1_id_2306.sclr, @builtin_zero.q || mov run_on_1_stage_1_id_2306.enable, @builtin_one.q || mov run_on_1_stage_1_id_2306_enable_trigger@[mux].data1, @builtin_one.q || set run_on_1_stage_1_id_2306_enable_trigger@[mux].sel, 1 || mov fu_id_2036_line594_11.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2036_line594_11.b, @constant_3[w5].q || mov fu_id_2036_line594_11.sign, @builtin_zero.q || mov fu_id_2036_line594_11.equals, @builtin_zero.q || mov fu_id_2036_line594_11.less, @builtin_one.q || mov fu_id_2036_line594_11.invert, @builtin_zero.q || mov fu_id_2255.a, fu_id_2036_line594_11.q || mov fu_id_2255.b, output_sat_min_0@[orgvar]_id_1256_line38.q || mov fu_id_2255.c, output_@[orgvar]_id_1236_line500.q || mov output_@[orgvar]_id_1236_line500.d, output_@[orgvar]_id_1236_line500_d@[mux].q || mov output_@[orgvar]_id_1236_line500_d@[mux].data1, fu_id_2255.q || set output_@[orgvar]_id_1236_line500_d@[mux].sel, 1 || mov output_@[orgvar]_id_1236_line500.sclr, @builtin_zero.q || mov output_@[orgvar]_id_1236_line500.enable, @builtin_one.q || mov output_@[orgvar]_id_1236_line500_enable_trigger@[mux].data1, @builtin_one.q || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 1 || mov fu_id_2261.a, din[v=eop]_6_stage_14_id_2354.q || mov run_on_@[orgvar]_id_1239_line502.a, run_on_@[orgvar]_id_1239_line502.q || mov run_on_@[orgvar]_id_1239_line502.b, fu_id_2261.q || mov run_on_@[orgvar]_id_1239_line502.enable, @builtin_one.q || mov run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].data1, @builtin_one.q || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 1 || mov run_on_@[orgvar]_id_1239_line502.subNadd, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sclr, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sload, run_on_@[orgvar]_id_1239_line502_sload@[mux].q || mov run_on_@[orgvar]_id_1239_line502_sload@[mux].data0, @builtin_zero.q || set run_on_@[orgvar]_id_1239_line502_sload@[mux].sel, 0 || mov fu_id_2257.a, run_on_1_stage_1_id_2306.q || mov fu_id_2068_line600_5.a, fu_id_2257.q || mov fu_id_2068_line600_5.b, @constant_2[w10].q || mov fu_id_2068_line600_5.sign, @builtin_zero.q || mov fu_id_2068_line600_5.equals, @builtin_zero.q || mov fu_id_2068_line600_5.less, @builtin_one.q || mov fu_id_2068_line600_5.invert, @builtin_zero.q || mov dout.takeb, dout_takeb@[mux].q || mov dout_takeb@[mux].data1, fu_id_2068_line600_5.q || set dout_takeb@[mux].sel, 1 || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 1 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data1, output_@[orgvar]_id_1236_line500.q || set dout_wdata@[mux].sel, 1 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || cmov @pc.hold, @builtin_one.q, @builtin_one.q || mov @pc_hold_trigger@[mux].data1, fu_id_2138_line504_15.q || set @pc_hold_trigger@[mux].sel, 1 || mov fu_id_2138_line504_15.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2138_line504_15.b, @constant_3[w5].q || mov fu_id_2138_line504_15.sign, @builtin_zero.q || mov fu_id_2138_line504_15.equals, @builtin_zero.q || mov fu_id_2138_line504_15.less, @builtin_one.q || mov fu_id_2138_line504_15.invert, @builtin_zero.q || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
20 203f9fff  nop || mov sequence_2_stage_1_id_2309.d, sequence_AU[id=35].q || mov sequence_2_stage_1_id_2309.sclr, @builtin_zero.q || mov sequence_2_stage_1_id_2309.enable, @builtin_one.q || mov sequence_2_stage_1_id_2309_enable_trigger@[mux].data1, @builtin_one.q || set sequence_2_stage_1_id_2309_enable_trigger@[mux].sel, 1 || mov sequence_d_0@[orgvar]_id_1242_line422.d, sequence_AU[id=35].q || mov sequence_d_0@[orgvar]_id_1242_line422.sclr, @builtin_zero.q || mov sequence_d_0@[orgvar]_id_1242_line422.enable, @builtin_one.q || mov sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_1_id_2315.d, din.eop || mov din[v=eop]_6_stage_1_id_2315.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_1_id_2315.enable, @builtin_one.q || mov din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].sel, 1 || mov just_read_non_img_0@[orgvar]_id_1232_line383.d, din.rdata || mov just_read_non_img_0@[orgvar]_id_1232_line383.sclr, @builtin_zero.q || mov just_read_non_img_0@[orgvar]_id_1232_line383.enable, @builtin_one.q || mov just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].data1, @builtin_one.q || set just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].sel, 1 || mov sequence_d_0_stage_1_id_2312.d, sequence_d_0@[orgvar]_id_1242_line422.q || mov sequence_d_0_stage_1_id_2312.sclr, @builtin_zero.q || mov sequence_d_0_stage_1_id_2312.enable, @builtin_one.q || mov sequence_d_0_stage_1_id_2312_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0_stage_1_id_2312_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_2_id_2318.d, din[v=eop]_6_stage_1_id_2315.q || mov din[v=eop]_6_stage_2_id_2318.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_2_id_2318.enable, @builtin_one.q || mov din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=0].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=0].b, @constant_0[w2].q || mov pix_in_enable_CMP[id=40][fuarr=0].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=0].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].d, pix_in_REG[id=29][fuarr=0]_d@[mux].q || mov pix_in_REG[id=29][fuarr=0]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=0]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].enable, pix_in_REG[id=29][fuarr=0]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=0]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=0].q || set pix_in_REG[id=29][fuarr=0]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=1].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=1].b, @constant_1[w2].q || mov pix_in_enable_CMP[id=40][fuarr=1].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=1].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].d, pix_in_REG[id=29][fuarr=1]_d@[mux].q || mov pix_in_REG[id=29][fuarr=1]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=1]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].enable, pix_in_REG[id=29][fuarr=1]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=1]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=1].q || set pix_in_REG[id=29][fuarr=1]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=2].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=2].b, @constant_2[w2].q || mov pix_in_enable_CMP[id=40][fuarr=2].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=2].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].d, pix_in_REG[id=29][fuarr=2]_d@[mux].q || mov pix_in_REG[id=29][fuarr=2]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=2]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].enable, pix_in_REG[id=29][fuarr=2]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=2]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=2].q || set pix_in_REG[id=29][fuarr=2]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].d, registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=3].q || set registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=0].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].d, registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=4].q || set registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=1].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=2].d, @constant_255[w9].q || mov registered_coeff_data_REG[id=22][fuarr=2].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=2].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].d, registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=6].q || set registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=3].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].d, registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=7].q || set registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=4].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].d, registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=0].q || set registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=6].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].d, registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=1].q || set registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=7].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_3_id_2321.d, din[v=eop]_6_stage_2_id_2318.q || mov din[v=eop]_6_stage_3_id_2321.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_3_id_2321.enable, @builtin_one.q || mov din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].sel, 1 || mov pix_use_enable_CMP[id=41].a, sequence_d_0_stage_1_id_2312.q || mov pix_use_enable_CMP[id=41].b, @constant_2[w2].q || mov pix_use_enable_CMP[id=41].sign, @builtin_zero.q || mov pix_use_enable_CMP[id=41].equals, @builtin_one.q || mov pix_use_enable_CMP[id=41].less, @builtin_zero.q || mov pix_use_enable_CMP[id=41].invert, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].d, pix_use_REG[id=31][fuarr=0]_d@[mux].q || mov pix_use_REG[id=31][fuarr=0]_d@[mux].data1, pix_in_REG[id=29][fuarr=0].q || set pix_use_REG[id=31][fuarr=0]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].enable, pix_use_REG[id=31][fuarr=0]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=0]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=0]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].d, pix_use_REG[id=31][fuarr=1]_d@[mux].q || mov pix_use_REG[id=31][fuarr=1]_d@[mux].data1, pix_in_REG[id=29][fuarr=1].q || set pix_use_REG[id=31][fuarr=1]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=1].enable, pix_use_REG[id=31][fuarr=1]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=1]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=1]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].d, pix_use_REG[id=31][fuarr=2]_d@[mux].q || mov pix_use_REG[id=31][fuarr=2]_d@[mux].data1, pix_in_REG[id=29][fuarr=2].q || set pix_use_REG[id=31][fuarr=2]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=2].enable, pix_use_REG[id=31][fuarr=2]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=2]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=2]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_4_id_2324.d, din[v=eop]_6_stage_3_id_2321.q || mov din[v=eop]_6_stage_4_id_2324.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_4_id_2324.enable, @builtin_one.q || mov din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].sel, 1 || mov fu_id_2217.a, registered_coeff_data_REG[id=22][fuarr=0].q || mov fu_id_2219.a, pix_use_REG[id=31][fuarr=0].q || mov fu_id_2221.a, registered_coeff_data_REG[id=22][fuarr=1].q || mov fu_id_2223.a, pix_use_REG[id=31][fuarr=1].q || mov multipliers[id=42][fuarr=0].a, fu_id_2217.q || mov multipliers[id=42][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=0]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=0].b, fu_id_2219.q || mov multipliers[id=42][fuarr=0].signa, @builtin_one.q || mov multipliers[id=42][fuarr=0].signb, @builtin_one.q || mov multipliers[id=42][fuarr=1].a, fu_id_2221.q || mov multipliers[id=42][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=1]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=1].b, fu_id_2223.q || mov multipliers[id=42][fuarr=1].signa, @builtin_one.q || mov multipliers[id=42][fuarr=1].signb, @builtin_one.q || mov fu_id_2229.a, registered_coeff_data_REG[id=22][fuarr=2].q || mov fu_id_2231.a, pix_use_REG[id=31][fuarr=2].q || mov multipliers[id=42][fuarr=2].a, fu_id_2229.q || mov multipliers[id=42][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=2]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=2].b, fu_id_2231.q || mov multipliers[id=42][fuarr=2].signa, @builtin_one.q || mov multipliers[id=42][fuarr=2].signb, @builtin_one.q || mov din[v=eop]_6_stage_5_id_2327.d, din[v=eop]_6_stage_4_id_2324.q || mov din[v=eop]_6_stage_5_id_2327.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_5_id_2327.enable, @builtin_one.q || mov din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].d, registered_const_data_REG[id=24][fuarr=0]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=0]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=1].q || set registered_const_data_REG[id=24][fuarr=0]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=0].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].d, registered_const_data_REG[id=24][fuarr=1]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=1]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=2].q || set registered_const_data_REG[id=24][fuarr=1]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=1].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].d, registered_const_data_REG[id=24][fuarr=2]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=2]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=0].q || set registered_const_data_REG[id=24][fuarr=2]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=2].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_6_id_2330.d, din[v=eop]_6_stage_5_id_2327.q || mov din[v=eop]_6_stage_6_id_2330.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_6_id_2330.enable, @builtin_one.q || mov din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_7_id_2333.d, din[v=eop]_6_stage_6_id_2330.q || mov din[v=eop]_6_stage_7_id_2333.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_7_id_2333.enable, @builtin_one.q || mov din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].sel, 1 || mov fu_id_2225.a, multipliers[id=42][fuarr=0].q || mov fu_id_2227.a, multipliers[id=42][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=0].a, fu_id_2225.q || mov coeff_intermediates_AUS[id=33][fuarr=0].b, fu_id_2227.q || mov coeff_intermediates_AUS[id=33][fuarr=0].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=0].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sload, @builtin_zero.q || mov fu_id_2233.a, multipliers[id=42][fuarr=2].q || mov fu_id_2235.a, registered_const_data_REG[id=24][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=1].a, fu_id_2233.q || mov coeff_intermediates_AUS[id=33][fuarr=1].b, fu_id_2235.q || mov coeff_intermediates_AUS[id=33][fuarr=1].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=1].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sload, @builtin_zero.q || mov din[v=eop]_6_stage_8_id_2336.d, din[v=eop]_6_stage_7_id_2333.q || mov din[v=eop]_6_stage_8_id_2336.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_8_id_2336.enable, @builtin_one.q || mov din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].a, coeff_intermediates_AUS[id=33][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=2].b, coeff_intermediates_AUS[id=33][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=2].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sload, @builtin_zero.q || mov din[v=eop]_6_stage_9_id_2339.d, din[v=eop]_6_stage_8_id_2336.q || mov din[v=eop]_6_stage_9_id_2339.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_9_id_2339.enable, @builtin_one.q || mov din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].sel, 1 || mov fu_id_2237.a, coeff_intermediates_AUS[id=33][fuarr=2].q || mov input_0@[orgvar]_id_1246_line1.d, fu_id_2237.q || mov input_0@[orgvar]_id_1246_line1.sclr, @builtin_zero.q || mov input_0@[orgvar]_id_1246_line1.enable, @builtin_one.q || mov input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].data1, @builtin_one.q || set input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_10_id_2342.d, din[v=eop]_6_stage_9_id_2339.q || mov din[v=eop]_6_stage_10_id_2342.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_10_id_2342.enable, @builtin_one.q || mov din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.a, input_0@[orgvar]_id_1246_line1.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.b, @constant_128[w64].q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.enable, @builtin_one.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].data1, @builtin_one.q || set input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.subNadd, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sclr, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sload, @builtin_zero.q || mov din[v=eop]_6_stage_11_id_2345.d, din[v=eop]_6_stage_10_id_2342.q || mov din[v=eop]_6_stage_11_id_2345.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_11_id_2345.enable, @builtin_one.q || mov din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].sel, 1 || mov fu_id_2243.a, input_plus_point_five_0@[orgvar]_id_1248_line4.q || mov no_fraction_0@[orgvar]_id_1250_line5.d, fu_id_2243.q || mov no_fraction_0@[orgvar]_id_1250_line5.sclr, @builtin_zero.q || mov no_fraction_0@[orgvar]_id_1250_line5.enable, @builtin_one.q || mov no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].data1, @builtin_one.q || set no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_12_id_2348.d, din[v=eop]_6_stage_11_id_2345.q || mov din[v=eop]_6_stage_12_id_2348.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_12_id_2348.enable, @builtin_one.q || mov din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].sel, 1 || mov sign_converted_0@[orgvar]_id_1252_line29.d, no_fraction_0@[orgvar]_id_1250_line5.q || mov sign_converted_0@[orgvar]_id_1252_line29.sclr, @builtin_zero.q || mov sign_converted_0@[orgvar]_id_1252_line29.enable, @builtin_one.q || mov sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].data1, @builtin_one.q || set sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_13_id_2351.d, din[v=eop]_6_stage_12_id_2348.q || mov din[v=eop]_6_stage_13_id_2351.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_13_id_2351.enable, @builtin_one.q || mov din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].sel, 1 || mov fu_id_1734_line41_20.a, sign_converted_0@[orgvar]_id_1252_line29.q || mov fu_id_1734_line41_20.b, @constant_255[w64].q || mov fu_id_1734_line41_20.sign, @builtin_one.q || mov fu_id_1734_line41_20.equals, @builtin_one.q || mov fu_id_1734_line41_20.less, @builtin_one.q || mov fu_id_1734_line41_20.invert, @builtin_one.q || mov fu_id_2245.a, fu_id_1734_line41_20.q || mov fu_id_2245.b, sign_converted_0@[orgvar]_id_1252_line29.q || mov output_sat_max_0@[orgvar]_id_1254_line37.d, fu_id_2245.q || mov output_sat_max_0@[orgvar]_id_1254_line37.sclr, @builtin_zero.q || mov output_sat_max_0@[orgvar]_id_1254_line37.enable, @builtin_one.q || mov output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_14_id_2354.d, din[v=eop]_6_stage_13_id_2351.q || mov din[v=eop]_6_stage_14_id_2354.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_14_id_2354.enable, @builtin_one.q || mov din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].sel, 1 || mov fu_id_2251.a, output_sat_max_0@[orgvar]_id_1254_line37.q || mov fu_id_2251.b, output_sat_max_0@[orgvar]_id_1254_line37.q || mov output_sat_min_0@[orgvar]_id_1256_line38.d, fu_id_2251.q || mov output_sat_min_0@[orgvar]_id_1256_line38.sclr, @builtin_zero.q || mov output_sat_min_0@[orgvar]_id_1256_line38.enable, @builtin_one.q || mov output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].sel, 1 || mov run_on_1_stage_1_id_2306.d, run_on_@[orgvar]_id_1239_line502.q || mov run_on_1_stage_1_id_2306.sclr, @builtin_zero.q || mov run_on_1_stage_1_id_2306.enable, @builtin_one.q || mov run_on_1_stage_1_id_2306_enable_trigger@[mux].data1, @builtin_one.q || set run_on_1_stage_1_id_2306_enable_trigger@[mux].sel, 1 || mov fu_id_2036_line594_11.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2036_line594_11.b, @constant_3[w5].q || mov fu_id_2036_line594_11.sign, @builtin_zero.q || mov fu_id_2036_line594_11.equals, @builtin_zero.q || mov fu_id_2036_line594_11.less, @builtin_one.q || mov fu_id_2036_line594_11.invert, @builtin_zero.q || mov fu_id_2255.a, fu_id_2036_line594_11.q || mov fu_id_2255.b, output_sat_min_0@[orgvar]_id_1256_line38.q || mov fu_id_2255.c, output_@[orgvar]_id_1236_line500.q || mov output_@[orgvar]_id_1236_line500.d, output_@[orgvar]_id_1236_line500_d@[mux].q || mov output_@[orgvar]_id_1236_line500_d@[mux].data1, fu_id_2255.q || set output_@[orgvar]_id_1236_line500_d@[mux].sel, 1 || mov output_@[orgvar]_id_1236_line500.sclr, @builtin_zero.q || mov output_@[orgvar]_id_1236_line500.enable, @builtin_one.q || mov output_@[orgvar]_id_1236_line500_enable_trigger@[mux].data1, @builtin_one.q || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 1 || mov fu_id_2261.a, din[v=eop]_6_stage_14_id_2354.q || mov run_on_@[orgvar]_id_1239_line502.a, run_on_@[orgvar]_id_1239_line502.q || mov run_on_@[orgvar]_id_1239_line502.b, fu_id_2261.q || mov run_on_@[orgvar]_id_1239_line502.enable, @builtin_one.q || mov run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].data1, @builtin_one.q || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 1 || mov run_on_@[orgvar]_id_1239_line502.subNadd, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sclr, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sload, run_on_@[orgvar]_id_1239_line502_sload@[mux].q || mov run_on_@[orgvar]_id_1239_line502_sload@[mux].data0, @builtin_zero.q || set run_on_@[orgvar]_id_1239_line502_sload@[mux].sel, 0 || mov fu_id_2257.a, run_on_1_stage_1_id_2306.q || mov fu_id_2068_line600_5.a, fu_id_2257.q || mov fu_id_2068_line600_5.b, @constant_2[w10].q || mov fu_id_2068_line600_5.sign, @builtin_zero.q || mov fu_id_2068_line600_5.equals, @builtin_zero.q || mov fu_id_2068_line600_5.less, @builtin_one.q || mov fu_id_2068_line600_5.invert, @builtin_zero.q || mov dout.takeb, dout_takeb@[mux].q || mov dout_takeb@[mux].data1, fu_id_2068_line600_5.q || set dout_takeb@[mux].sel, 1 || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 1 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data1, output_@[orgvar]_id_1236_line500.q || set dout_wdata@[mux].sel, 1 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov fu_id_2138_line504_15.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2138_line504_15.b, @constant_3[w5].q || mov fu_id_2138_line504_15.sign, @builtin_zero.q || mov fu_id_2138_line504_15.equals, @builtin_zero.q || mov fu_id_2138_line504_15.less, @builtin_one.q || mov fu_id_2138_line504_15.invert, @builtin_zero.q || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set sequence_AU[id=35]_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
21 201f9fff  nop || mov sequence_d_0_stage_1_id_2312.d, sequence_d_0@[orgvar]_id_1242_line422.q || mov sequence_d_0_stage_1_id_2312.sclr, @builtin_zero.q || mov sequence_d_0_stage_1_id_2312.enable, @builtin_one.q || mov sequence_d_0_stage_1_id_2312_enable_trigger@[mux].data1, @builtin_one.q || set sequence_d_0_stage_1_id_2312_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_2_id_2318.d, din[v=eop]_6_stage_1_id_2315.q || mov din[v=eop]_6_stage_2_id_2318.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_2_id_2318.enable, @builtin_one.q || mov din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=0].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=0].b, @constant_0[w2].q || mov pix_in_enable_CMP[id=40][fuarr=0].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=0].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=0].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].d, pix_in_REG[id=29][fuarr=0]_d@[mux].q || mov pix_in_REG[id=29][fuarr=0]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=0]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=0].enable, pix_in_REG[id=29][fuarr=0]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=0]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=0].q || set pix_in_REG[id=29][fuarr=0]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=1].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=1].b, @constant_1[w2].q || mov pix_in_enable_CMP[id=40][fuarr=1].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=1].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=1].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].d, pix_in_REG[id=29][fuarr=1]_d@[mux].q || mov pix_in_REG[id=29][fuarr=1]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=1]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=1].enable, pix_in_REG[id=29][fuarr=1]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=1]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=1].q || set pix_in_REG[id=29][fuarr=1]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_in_enable_CMP[id=40][fuarr=2].a, sequence_2_stage_1_id_2309.q || mov pix_in_enable_CMP[id=40][fuarr=2].b, @constant_2[w2].q || mov pix_in_enable_CMP[id=40][fuarr=2].sign, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].equals, @builtin_one.q || mov pix_in_enable_CMP[id=40][fuarr=2].less, @builtin_zero.q || mov pix_in_enable_CMP[id=40][fuarr=2].invert, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].d, pix_in_REG[id=29][fuarr=2]_d@[mux].q || mov pix_in_REG[id=29][fuarr=2]_d@[mux].data1, just_read_non_img_0@[orgvar]_id_1232_line383.q || set pix_in_REG[id=29][fuarr=2]_d@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2].sclr, @builtin_zero.q || mov pix_in_REG[id=29][fuarr=2].enable, pix_in_REG[id=29][fuarr=2]_enable@[mux].q || mov pix_in_REG[id=29][fuarr=2]_enable@[mux].data1, pix_in_enable_CMP[id=40][fuarr=2].q || set pix_in_REG[id=29][fuarr=2]_enable@[mux].sel, 1 || mov pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].d, registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=3].q || set registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=0].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].d, registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=4].q || set registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=1].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=2].d, @constant_255[w9].q || mov registered_coeff_data_REG[id=22][fuarr=2].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=2].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].d, registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=6].q || set registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=3].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].d, registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=7].q || set registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=4].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].d, registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=0].q || set registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=6].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].d, registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=1].q || set registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=7].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_3_id_2321.d, din[v=eop]_6_stage_2_id_2318.q || mov din[v=eop]_6_stage_3_id_2321.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_3_id_2321.enable, @builtin_one.q || mov din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].sel, 1 || mov pix_use_enable_CMP[id=41].a, sequence_d_0_stage_1_id_2312.q || mov pix_use_enable_CMP[id=41].b, @constant_2[w2].q || mov pix_use_enable_CMP[id=41].sign, @builtin_zero.q || mov pix_use_enable_CMP[id=41].equals, @builtin_one.q || mov pix_use_enable_CMP[id=41].less, @builtin_zero.q || mov pix_use_enable_CMP[id=41].invert, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].d, pix_use_REG[id=31][fuarr=0]_d@[mux].q || mov pix_use_REG[id=31][fuarr=0]_d@[mux].data1, pix_in_REG[id=29][fuarr=0].q || set pix_use_REG[id=31][fuarr=0]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].enable, pix_use_REG[id=31][fuarr=0]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=0]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=0]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].d, pix_use_REG[id=31][fuarr=1]_d@[mux].q || mov pix_use_REG[id=31][fuarr=1]_d@[mux].data1, pix_in_REG[id=29][fuarr=1].q || set pix_use_REG[id=31][fuarr=1]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=1].enable, pix_use_REG[id=31][fuarr=1]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=1]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=1]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].d, pix_use_REG[id=31][fuarr=2]_d@[mux].q || mov pix_use_REG[id=31][fuarr=2]_d@[mux].data1, pix_in_REG[id=29][fuarr=2].q || set pix_use_REG[id=31][fuarr=2]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=2].enable, pix_use_REG[id=31][fuarr=2]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=2]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=2]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_4_id_2324.d, din[v=eop]_6_stage_3_id_2321.q || mov din[v=eop]_6_stage_4_id_2324.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_4_id_2324.enable, @builtin_one.q || mov din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].sel, 1 || mov fu_id_2217.a, registered_coeff_data_REG[id=22][fuarr=0].q || mov fu_id_2219.a, pix_use_REG[id=31][fuarr=0].q || mov fu_id_2221.a, registered_coeff_data_REG[id=22][fuarr=1].q || mov fu_id_2223.a, pix_use_REG[id=31][fuarr=1].q || mov multipliers[id=42][fuarr=0].a, fu_id_2217.q || mov multipliers[id=42][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=0]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=0].b, fu_id_2219.q || mov multipliers[id=42][fuarr=0].signa, @builtin_one.q || mov multipliers[id=42][fuarr=0].signb, @builtin_one.q || mov multipliers[id=42][fuarr=1].a, fu_id_2221.q || mov multipliers[id=42][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=1]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=1].b, fu_id_2223.q || mov multipliers[id=42][fuarr=1].signa, @builtin_one.q || mov multipliers[id=42][fuarr=1].signb, @builtin_one.q || mov fu_id_2229.a, registered_coeff_data_REG[id=22][fuarr=2].q || mov fu_id_2231.a, pix_use_REG[id=31][fuarr=2].q || mov multipliers[id=42][fuarr=2].a, fu_id_2229.q || mov multipliers[id=42][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=2]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=2].b, fu_id_2231.q || mov multipliers[id=42][fuarr=2].signa, @builtin_one.q || mov multipliers[id=42][fuarr=2].signb, @builtin_one.q || mov din[v=eop]_6_stage_5_id_2327.d, din[v=eop]_6_stage_4_id_2324.q || mov din[v=eop]_6_stage_5_id_2327.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_5_id_2327.enable, @builtin_one.q || mov din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].d, registered_const_data_REG[id=24][fuarr=0]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=0]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=1].q || set registered_const_data_REG[id=24][fuarr=0]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=0].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].d, registered_const_data_REG[id=24][fuarr=1]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=1]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=2].q || set registered_const_data_REG[id=24][fuarr=1]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=1].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].d, registered_const_data_REG[id=24][fuarr=2]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=2]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=0].q || set registered_const_data_REG[id=24][fuarr=2]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=2].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_6_id_2330.d, din[v=eop]_6_stage_5_id_2327.q || mov din[v=eop]_6_stage_6_id_2330.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_6_id_2330.enable, @builtin_one.q || mov din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_7_id_2333.d, din[v=eop]_6_stage_6_id_2330.q || mov din[v=eop]_6_stage_7_id_2333.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_7_id_2333.enable, @builtin_one.q || mov din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].sel, 1 || mov fu_id_2225.a, multipliers[id=42][fuarr=0].q || mov fu_id_2227.a, multipliers[id=42][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=0].a, fu_id_2225.q || mov coeff_intermediates_AUS[id=33][fuarr=0].b, fu_id_2227.q || mov coeff_intermediates_AUS[id=33][fuarr=0].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=0].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sload, @builtin_zero.q || mov fu_id_2233.a, multipliers[id=42][fuarr=2].q || mov fu_id_2235.a, registered_const_data_REG[id=24][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=1].a, fu_id_2233.q || mov coeff_intermediates_AUS[id=33][fuarr=1].b, fu_id_2235.q || mov coeff_intermediates_AUS[id=33][fuarr=1].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=1].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sload, @builtin_zero.q || mov din[v=eop]_6_stage_8_id_2336.d, din[v=eop]_6_stage_7_id_2333.q || mov din[v=eop]_6_stage_8_id_2336.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_8_id_2336.enable, @builtin_one.q || mov din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].a, coeff_intermediates_AUS[id=33][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=2].b, coeff_intermediates_AUS[id=33][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=2].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sload, @builtin_zero.q || mov din[v=eop]_6_stage_9_id_2339.d, din[v=eop]_6_stage_8_id_2336.q || mov din[v=eop]_6_stage_9_id_2339.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_9_id_2339.enable, @builtin_one.q || mov din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].sel, 1 || mov fu_id_2237.a, coeff_intermediates_AUS[id=33][fuarr=2].q || mov input_0@[orgvar]_id_1246_line1.d, fu_id_2237.q || mov input_0@[orgvar]_id_1246_line1.sclr, @builtin_zero.q || mov input_0@[orgvar]_id_1246_line1.enable, @builtin_one.q || mov input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].data1, @builtin_one.q || set input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_10_id_2342.d, din[v=eop]_6_stage_9_id_2339.q || mov din[v=eop]_6_stage_10_id_2342.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_10_id_2342.enable, @builtin_one.q || mov din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.a, input_0@[orgvar]_id_1246_line1.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.b, @constant_128[w64].q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.enable, @builtin_one.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].data1, @builtin_one.q || set input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.subNadd, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sclr, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sload, @builtin_zero.q || mov din[v=eop]_6_stage_11_id_2345.d, din[v=eop]_6_stage_10_id_2342.q || mov din[v=eop]_6_stage_11_id_2345.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_11_id_2345.enable, @builtin_one.q || mov din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].sel, 1 || mov fu_id_2243.a, input_plus_point_five_0@[orgvar]_id_1248_line4.q || mov no_fraction_0@[orgvar]_id_1250_line5.d, fu_id_2243.q || mov no_fraction_0@[orgvar]_id_1250_line5.sclr, @builtin_zero.q || mov no_fraction_0@[orgvar]_id_1250_line5.enable, @builtin_one.q || mov no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].data1, @builtin_one.q || set no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_12_id_2348.d, din[v=eop]_6_stage_11_id_2345.q || mov din[v=eop]_6_stage_12_id_2348.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_12_id_2348.enable, @builtin_one.q || mov din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].sel, 1 || mov sign_converted_0@[orgvar]_id_1252_line29.d, no_fraction_0@[orgvar]_id_1250_line5.q || mov sign_converted_0@[orgvar]_id_1252_line29.sclr, @builtin_zero.q || mov sign_converted_0@[orgvar]_id_1252_line29.enable, @builtin_one.q || mov sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].data1, @builtin_one.q || set sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_13_id_2351.d, din[v=eop]_6_stage_12_id_2348.q || mov din[v=eop]_6_stage_13_id_2351.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_13_id_2351.enable, @builtin_one.q || mov din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].sel, 1 || mov fu_id_1734_line41_20.a, sign_converted_0@[orgvar]_id_1252_line29.q || mov fu_id_1734_line41_20.b, @constant_255[w64].q || mov fu_id_1734_line41_20.sign, @builtin_one.q || mov fu_id_1734_line41_20.equals, @builtin_one.q || mov fu_id_1734_line41_20.less, @builtin_one.q || mov fu_id_1734_line41_20.invert, @builtin_one.q || mov fu_id_2245.a, fu_id_1734_line41_20.q || mov fu_id_2245.b, sign_converted_0@[orgvar]_id_1252_line29.q || mov output_sat_max_0@[orgvar]_id_1254_line37.d, fu_id_2245.q || mov output_sat_max_0@[orgvar]_id_1254_line37.sclr, @builtin_zero.q || mov output_sat_max_0@[orgvar]_id_1254_line37.enable, @builtin_one.q || mov output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_14_id_2354.d, din[v=eop]_6_stage_13_id_2351.q || mov din[v=eop]_6_stage_14_id_2354.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_14_id_2354.enable, @builtin_one.q || mov din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].sel, 1 || mov fu_id_2251.a, output_sat_max_0@[orgvar]_id_1254_line37.q || mov fu_id_2251.b, output_sat_max_0@[orgvar]_id_1254_line37.q || mov output_sat_min_0@[orgvar]_id_1256_line38.d, fu_id_2251.q || mov output_sat_min_0@[orgvar]_id_1256_line38.sclr, @builtin_zero.q || mov output_sat_min_0@[orgvar]_id_1256_line38.enable, @builtin_one.q || mov output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].sel, 1 || mov run_on_1_stage_1_id_2306.d, run_on_@[orgvar]_id_1239_line502.q || mov run_on_1_stage_1_id_2306.sclr, @builtin_zero.q || mov run_on_1_stage_1_id_2306.enable, @builtin_one.q || mov run_on_1_stage_1_id_2306_enable_trigger@[mux].data1, @builtin_one.q || set run_on_1_stage_1_id_2306_enable_trigger@[mux].sel, 1 || mov fu_id_2036_line594_11.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2036_line594_11.b, @constant_3[w5].q || mov fu_id_2036_line594_11.sign, @builtin_zero.q || mov fu_id_2036_line594_11.equals, @builtin_zero.q || mov fu_id_2036_line594_11.less, @builtin_one.q || mov fu_id_2036_line594_11.invert, @builtin_zero.q || mov fu_id_2255.a, fu_id_2036_line594_11.q || mov fu_id_2255.b, output_sat_min_0@[orgvar]_id_1256_line38.q || mov fu_id_2255.c, output_@[orgvar]_id_1236_line500.q || mov output_@[orgvar]_id_1236_line500.d, output_@[orgvar]_id_1236_line500_d@[mux].q || mov output_@[orgvar]_id_1236_line500_d@[mux].data1, fu_id_2255.q || set output_@[orgvar]_id_1236_line500_d@[mux].sel, 1 || mov output_@[orgvar]_id_1236_line500.sclr, @builtin_zero.q || mov output_@[orgvar]_id_1236_line500.enable, @builtin_one.q || mov output_@[orgvar]_id_1236_line500_enable_trigger@[mux].data1, @builtin_one.q || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 1 || mov fu_id_2261.a, din[v=eop]_6_stage_14_id_2354.q || mov run_on_@[orgvar]_id_1239_line502.a, run_on_@[orgvar]_id_1239_line502.q || mov run_on_@[orgvar]_id_1239_line502.b, fu_id_2261.q || mov run_on_@[orgvar]_id_1239_line502.enable, @builtin_one.q || mov run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].data1, @builtin_one.q || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 1 || mov run_on_@[orgvar]_id_1239_line502.subNadd, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sclr, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sload, run_on_@[orgvar]_id_1239_line502_sload@[mux].q || mov run_on_@[orgvar]_id_1239_line502_sload@[mux].data0, @builtin_zero.q || set run_on_@[orgvar]_id_1239_line502_sload@[mux].sel, 0 || mov fu_id_2257.a, run_on_1_stage_1_id_2306.q || mov fu_id_2068_line600_5.a, fu_id_2257.q || mov fu_id_2068_line600_5.b, @constant_2[w10].q || mov fu_id_2068_line600_5.sign, @builtin_zero.q || mov fu_id_2068_line600_5.equals, @builtin_zero.q || mov fu_id_2068_line600_5.less, @builtin_one.q || mov fu_id_2068_line600_5.invert, @builtin_zero.q || mov dout.takeb, dout_takeb@[mux].q || mov dout_takeb@[mux].data1, fu_id_2068_line600_5.q || set dout_takeb@[mux].sel, 1 || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 1 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data1, output_@[orgvar]_id_1236_line500.q || set dout_wdata@[mux].sel, 1 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov fu_id_2138_line504_15.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2138_line504_15.b, @constant_3[w5].q || mov fu_id_2138_line504_15.sign, @builtin_zero.q || mov fu_id_2138_line504_15.equals, @builtin_zero.q || mov fu_id_2138_line504_15.less, @builtin_one.q || mov fu_id_2138_line504_15.invert, @builtin_zero.q || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].sel, 0 || set sequence_AU[id=35]_enable_trigger@[mux].sel, 0 || set sequence_2_stage_1_id_2309_enable_trigger@[mux].sel, 0 || set sequence_d_0@[orgvar]_id_1242_line422_enable_trigger@[mux].sel, 0 || set din[v=eop]_6_stage_1_id_2315_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
22 201f13ff  nop || mov registered_coeff_data_REG[id=22][fuarr=0].d, registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=3].q || set registered_coeff_data_REG[id=22][fuarr=0]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=0].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=0].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].d, registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=4].q || set registered_coeff_data_REG[id=22][fuarr=1]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=1].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=1].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=2].d, @constant_255[w9].q || mov registered_coeff_data_REG[id=22][fuarr=2].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=2].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].d, registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=6].q || set registered_coeff_data_REG[id=22][fuarr=3]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=3].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=3].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].d, registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=7].q || set registered_coeff_data_REG[id=22][fuarr=4]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=4].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=4].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].d, registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=0].q || set registered_coeff_data_REG[id=22][fuarr=6]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=6].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=6].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].d, registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].q || mov registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].data1, registered_coeff_data_REG[id=22][fuarr=1].q || set registered_coeff_data_REG[id=22][fuarr=7]_d@[mux].sel, 1 || mov registered_coeff_data_REG[id=22][fuarr=7].sclr, @builtin_zero.q || mov registered_coeff_data_REG[id=22][fuarr=7].enable, @builtin_one.q || mov registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].data1, @builtin_one.q || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_3_id_2321.d, din[v=eop]_6_stage_2_id_2318.q || mov din[v=eop]_6_stage_3_id_2321.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_3_id_2321.enable, @builtin_one.q || mov din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].sel, 1 || mov pix_use_enable_CMP[id=41].a, sequence_d_0_stage_1_id_2312.q || mov pix_use_enable_CMP[id=41].b, @constant_2[w2].q || mov pix_use_enable_CMP[id=41].sign, @builtin_zero.q || mov pix_use_enable_CMP[id=41].equals, @builtin_one.q || mov pix_use_enable_CMP[id=41].less, @builtin_zero.q || mov pix_use_enable_CMP[id=41].invert, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].d, pix_use_REG[id=31][fuarr=0]_d@[mux].q || mov pix_use_REG[id=31][fuarr=0]_d@[mux].data1, pix_in_REG[id=29][fuarr=0].q || set pix_use_REG[id=31][fuarr=0]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=0].enable, pix_use_REG[id=31][fuarr=0]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=0]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=0]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].d, pix_use_REG[id=31][fuarr=1]_d@[mux].q || mov pix_use_REG[id=31][fuarr=1]_d@[mux].data1, pix_in_REG[id=29][fuarr=1].q || set pix_use_REG[id=31][fuarr=1]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=1].enable, pix_use_REG[id=31][fuarr=1]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=1]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=1]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].d, pix_use_REG[id=31][fuarr=2]_d@[mux].q || mov pix_use_REG[id=31][fuarr=2]_d@[mux].data1, pix_in_REG[id=29][fuarr=2].q || set pix_use_REG[id=31][fuarr=2]_d@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2].sclr, @builtin_zero.q || mov pix_use_REG[id=31][fuarr=2].enable, pix_use_REG[id=31][fuarr=2]_enable@[mux].q || mov pix_use_REG[id=31][fuarr=2]_enable@[mux].data1, pix_use_enable_CMP[id=41].q || set pix_use_REG[id=31][fuarr=2]_enable@[mux].sel, 1 || mov pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_4_id_2324.d, din[v=eop]_6_stage_3_id_2321.q || mov din[v=eop]_6_stage_4_id_2324.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_4_id_2324.enable, @builtin_one.q || mov din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].sel, 1 || mov fu_id_2217.a, registered_coeff_data_REG[id=22][fuarr=0].q || mov fu_id_2219.a, pix_use_REG[id=31][fuarr=0].q || mov fu_id_2221.a, registered_coeff_data_REG[id=22][fuarr=1].q || mov fu_id_2223.a, pix_use_REG[id=31][fuarr=1].q || mov multipliers[id=42][fuarr=0].a, fu_id_2217.q || mov multipliers[id=42][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=0]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=0].b, fu_id_2219.q || mov multipliers[id=42][fuarr=0].signa, @builtin_one.q || mov multipliers[id=42][fuarr=0].signb, @builtin_one.q || mov multipliers[id=42][fuarr=1].a, fu_id_2221.q || mov multipliers[id=42][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=1]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=1].b, fu_id_2223.q || mov multipliers[id=42][fuarr=1].signa, @builtin_one.q || mov multipliers[id=42][fuarr=1].signb, @builtin_one.q || mov fu_id_2229.a, registered_coeff_data_REG[id=22][fuarr=2].q || mov fu_id_2231.a, pix_use_REG[id=31][fuarr=2].q || mov multipliers[id=42][fuarr=2].a, fu_id_2229.q || mov multipliers[id=42][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=2]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=2].b, fu_id_2231.q || mov multipliers[id=42][fuarr=2].signa, @builtin_one.q || mov multipliers[id=42][fuarr=2].signb, @builtin_one.q || mov din[v=eop]_6_stage_5_id_2327.d, din[v=eop]_6_stage_4_id_2324.q || mov din[v=eop]_6_stage_5_id_2327.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_5_id_2327.enable, @builtin_one.q || mov din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].d, registered_const_data_REG[id=24][fuarr=0]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=0]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=1].q || set registered_const_data_REG[id=24][fuarr=0]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=0].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].d, registered_const_data_REG[id=24][fuarr=1]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=1]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=2].q || set registered_const_data_REG[id=24][fuarr=1]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=1].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].d, registered_const_data_REG[id=24][fuarr=2]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=2]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=0].q || set registered_const_data_REG[id=24][fuarr=2]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=2].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_6_id_2330.d, din[v=eop]_6_stage_5_id_2327.q || mov din[v=eop]_6_stage_6_id_2330.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_6_id_2330.enable, @builtin_one.q || mov din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_7_id_2333.d, din[v=eop]_6_stage_6_id_2330.q || mov din[v=eop]_6_stage_7_id_2333.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_7_id_2333.enable, @builtin_one.q || mov din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].sel, 1 || mov fu_id_2225.a, multipliers[id=42][fuarr=0].q || mov fu_id_2227.a, multipliers[id=42][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=0].a, fu_id_2225.q || mov coeff_intermediates_AUS[id=33][fuarr=0].b, fu_id_2227.q || mov coeff_intermediates_AUS[id=33][fuarr=0].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=0].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sload, @builtin_zero.q || mov fu_id_2233.a, multipliers[id=42][fuarr=2].q || mov fu_id_2235.a, registered_const_data_REG[id=24][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=1].a, fu_id_2233.q || mov coeff_intermediates_AUS[id=33][fuarr=1].b, fu_id_2235.q || mov coeff_intermediates_AUS[id=33][fuarr=1].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=1].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sload, @builtin_zero.q || mov din[v=eop]_6_stage_8_id_2336.d, din[v=eop]_6_stage_7_id_2333.q || mov din[v=eop]_6_stage_8_id_2336.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_8_id_2336.enable, @builtin_one.q || mov din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].a, coeff_intermediates_AUS[id=33][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=2].b, coeff_intermediates_AUS[id=33][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=2].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sload, @builtin_zero.q || mov din[v=eop]_6_stage_9_id_2339.d, din[v=eop]_6_stage_8_id_2336.q || mov din[v=eop]_6_stage_9_id_2339.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_9_id_2339.enable, @builtin_one.q || mov din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].sel, 1 || mov fu_id_2237.a, coeff_intermediates_AUS[id=33][fuarr=2].q || mov input_0@[orgvar]_id_1246_line1.d, fu_id_2237.q || mov input_0@[orgvar]_id_1246_line1.sclr, @builtin_zero.q || mov input_0@[orgvar]_id_1246_line1.enable, @builtin_one.q || mov input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].data1, @builtin_one.q || set input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_10_id_2342.d, din[v=eop]_6_stage_9_id_2339.q || mov din[v=eop]_6_stage_10_id_2342.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_10_id_2342.enable, @builtin_one.q || mov din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.a, input_0@[orgvar]_id_1246_line1.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.b, @constant_128[w64].q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.enable, @builtin_one.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].data1, @builtin_one.q || set input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.subNadd, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sclr, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sload, @builtin_zero.q || mov din[v=eop]_6_stage_11_id_2345.d, din[v=eop]_6_stage_10_id_2342.q || mov din[v=eop]_6_stage_11_id_2345.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_11_id_2345.enable, @builtin_one.q || mov din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].sel, 1 || mov fu_id_2243.a, input_plus_point_five_0@[orgvar]_id_1248_line4.q || mov no_fraction_0@[orgvar]_id_1250_line5.d, fu_id_2243.q || mov no_fraction_0@[orgvar]_id_1250_line5.sclr, @builtin_zero.q || mov no_fraction_0@[orgvar]_id_1250_line5.enable, @builtin_one.q || mov no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].data1, @builtin_one.q || set no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_12_id_2348.d, din[v=eop]_6_stage_11_id_2345.q || mov din[v=eop]_6_stage_12_id_2348.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_12_id_2348.enable, @builtin_one.q || mov din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].sel, 1 || mov sign_converted_0@[orgvar]_id_1252_line29.d, no_fraction_0@[orgvar]_id_1250_line5.q || mov sign_converted_0@[orgvar]_id_1252_line29.sclr, @builtin_zero.q || mov sign_converted_0@[orgvar]_id_1252_line29.enable, @builtin_one.q || mov sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].data1, @builtin_one.q || set sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_13_id_2351.d, din[v=eop]_6_stage_12_id_2348.q || mov din[v=eop]_6_stage_13_id_2351.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_13_id_2351.enable, @builtin_one.q || mov din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].sel, 1 || mov fu_id_1734_line41_20.a, sign_converted_0@[orgvar]_id_1252_line29.q || mov fu_id_1734_line41_20.b, @constant_255[w64].q || mov fu_id_1734_line41_20.sign, @builtin_one.q || mov fu_id_1734_line41_20.equals, @builtin_one.q || mov fu_id_1734_line41_20.less, @builtin_one.q || mov fu_id_1734_line41_20.invert, @builtin_one.q || mov fu_id_2245.a, fu_id_1734_line41_20.q || mov fu_id_2245.b, sign_converted_0@[orgvar]_id_1252_line29.q || mov output_sat_max_0@[orgvar]_id_1254_line37.d, fu_id_2245.q || mov output_sat_max_0@[orgvar]_id_1254_line37.sclr, @builtin_zero.q || mov output_sat_max_0@[orgvar]_id_1254_line37.enable, @builtin_one.q || mov output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_14_id_2354.d, din[v=eop]_6_stage_13_id_2351.q || mov din[v=eop]_6_stage_14_id_2354.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_14_id_2354.enable, @builtin_one.q || mov din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].sel, 1 || mov fu_id_2251.a, output_sat_max_0@[orgvar]_id_1254_line37.q || mov fu_id_2251.b, output_sat_max_0@[orgvar]_id_1254_line37.q || mov output_sat_min_0@[orgvar]_id_1256_line38.d, fu_id_2251.q || mov output_sat_min_0@[orgvar]_id_1256_line38.sclr, @builtin_zero.q || mov output_sat_min_0@[orgvar]_id_1256_line38.enable, @builtin_one.q || mov output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].sel, 1 || mov run_on_1_stage_1_id_2306.d, run_on_@[orgvar]_id_1239_line502.q || mov run_on_1_stage_1_id_2306.sclr, @builtin_zero.q || mov run_on_1_stage_1_id_2306.enable, @builtin_one.q || mov run_on_1_stage_1_id_2306_enable_trigger@[mux].data1, @builtin_one.q || set run_on_1_stage_1_id_2306_enable_trigger@[mux].sel, 1 || mov fu_id_2036_line594_11.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2036_line594_11.b, @constant_3[w5].q || mov fu_id_2036_line594_11.sign, @builtin_zero.q || mov fu_id_2036_line594_11.equals, @builtin_zero.q || mov fu_id_2036_line594_11.less, @builtin_one.q || mov fu_id_2036_line594_11.invert, @builtin_zero.q || mov fu_id_2255.a, fu_id_2036_line594_11.q || mov fu_id_2255.b, output_sat_min_0@[orgvar]_id_1256_line38.q || mov fu_id_2255.c, output_@[orgvar]_id_1236_line500.q || mov output_@[orgvar]_id_1236_line500.d, output_@[orgvar]_id_1236_line500_d@[mux].q || mov output_@[orgvar]_id_1236_line500_d@[mux].data1, fu_id_2255.q || set output_@[orgvar]_id_1236_line500_d@[mux].sel, 1 || mov output_@[orgvar]_id_1236_line500.sclr, @builtin_zero.q || mov output_@[orgvar]_id_1236_line500.enable, @builtin_one.q || mov output_@[orgvar]_id_1236_line500_enable_trigger@[mux].data1, @builtin_one.q || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 1 || mov fu_id_2261.a, din[v=eop]_6_stage_14_id_2354.q || mov run_on_@[orgvar]_id_1239_line502.a, run_on_@[orgvar]_id_1239_line502.q || mov run_on_@[orgvar]_id_1239_line502.b, fu_id_2261.q || mov run_on_@[orgvar]_id_1239_line502.enable, @builtin_one.q || mov run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].data1, @builtin_one.q || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 1 || mov run_on_@[orgvar]_id_1239_line502.subNadd, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sclr, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sload, run_on_@[orgvar]_id_1239_line502_sload@[mux].q || mov run_on_@[orgvar]_id_1239_line502_sload@[mux].data0, @builtin_zero.q || set run_on_@[orgvar]_id_1239_line502_sload@[mux].sel, 0 || mov fu_id_2257.a, run_on_1_stage_1_id_2306.q || mov fu_id_2068_line600_5.a, fu_id_2257.q || mov fu_id_2068_line600_5.b, @constant_2[w10].q || mov fu_id_2068_line600_5.sign, @builtin_zero.q || mov fu_id_2068_line600_5.equals, @builtin_zero.q || mov fu_id_2068_line600_5.less, @builtin_one.q || mov fu_id_2068_line600_5.invert, @builtin_zero.q || mov dout.takeb, dout_takeb@[mux].q || mov dout_takeb@[mux].data1, fu_id_2068_line600_5.q || set dout_takeb@[mux].sel, 1 || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 1 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data1, output_@[orgvar]_id_1236_line500.q || set dout_wdata@[mux].sel, 1 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov fu_id_2138_line504_15.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2138_line504_15.b, @constant_3[w5].q || mov fu_id_2138_line504_15.sign, @builtin_zero.q || mov fu_id_2138_line504_15.equals, @builtin_zero.q || mov fu_id_2138_line504_15.less, @builtin_one.q || mov fu_id_2138_line504_15.invert, @builtin_zero.q || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 0 || set sequence_AU[id=35]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 0 || set sequence_d_0_stage_1_id_2312_enable_trigger@[mux].sel, 0 || set din[v=eop]_6_stage_2_id_2318_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
23 201d13ff  nop || mov din[v=eop]_6_stage_4_id_2324.d, din[v=eop]_6_stage_3_id_2321.q || mov din[v=eop]_6_stage_4_id_2324.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_4_id_2324.enable, @builtin_one.q || mov din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].sel, 1 || mov fu_id_2217.a, registered_coeff_data_REG[id=22][fuarr=0].q || mov fu_id_2219.a, pix_use_REG[id=31][fuarr=0].q || mov fu_id_2221.a, registered_coeff_data_REG[id=22][fuarr=1].q || mov fu_id_2223.a, pix_use_REG[id=31][fuarr=1].q || mov multipliers[id=42][fuarr=0].a, fu_id_2217.q || mov multipliers[id=42][fuarr=0]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=0]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=0].b, fu_id_2219.q || mov multipliers[id=42][fuarr=0].signa, @builtin_one.q || mov multipliers[id=42][fuarr=0].signb, @builtin_one.q || mov multipliers[id=42][fuarr=1].a, fu_id_2221.q || mov multipliers[id=42][fuarr=1]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=1]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=1].b, fu_id_2223.q || mov multipliers[id=42][fuarr=1].signa, @builtin_one.q || mov multipliers[id=42][fuarr=1].signb, @builtin_one.q || mov fu_id_2229.a, registered_coeff_data_REG[id=22][fuarr=2].q || mov fu_id_2231.a, pix_use_REG[id=31][fuarr=2].q || mov multipliers[id=42][fuarr=2].a, fu_id_2229.q || mov multipliers[id=42][fuarr=2]_a_trigger@[mux].data1, @builtin_one.q || set multipliers[id=42][fuarr=2]_a_trigger@[mux].sel, 1 || mov multipliers[id=42][fuarr=2].b, fu_id_2231.q || mov multipliers[id=42][fuarr=2].signa, @builtin_one.q || mov multipliers[id=42][fuarr=2].signb, @builtin_one.q || mov din[v=eop]_6_stage_5_id_2327.d, din[v=eop]_6_stage_4_id_2324.q || mov din[v=eop]_6_stage_5_id_2327.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_5_id_2327.enable, @builtin_one.q || mov din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].d, registered_const_data_REG[id=24][fuarr=0]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=0]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=1].q || set registered_const_data_REG[id=24][fuarr=0]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=0].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].d, registered_const_data_REG[id=24][fuarr=1]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=1]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=2].q || set registered_const_data_REG[id=24][fuarr=1]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=1].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].d, registered_const_data_REG[id=24][fuarr=2]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=2]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=0].q || set registered_const_data_REG[id=24][fuarr=2]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=2].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_6_id_2330.d, din[v=eop]_6_stage_5_id_2327.q || mov din[v=eop]_6_stage_6_id_2330.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_6_id_2330.enable, @builtin_one.q || mov din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_7_id_2333.d, din[v=eop]_6_stage_6_id_2330.q || mov din[v=eop]_6_stage_7_id_2333.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_7_id_2333.enable, @builtin_one.q || mov din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].sel, 1 || mov fu_id_2225.a, multipliers[id=42][fuarr=0].q || mov fu_id_2227.a, multipliers[id=42][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=0].a, fu_id_2225.q || mov coeff_intermediates_AUS[id=33][fuarr=0].b, fu_id_2227.q || mov coeff_intermediates_AUS[id=33][fuarr=0].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=0].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sload, @builtin_zero.q || mov fu_id_2233.a, multipliers[id=42][fuarr=2].q || mov fu_id_2235.a, registered_const_data_REG[id=24][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=1].a, fu_id_2233.q || mov coeff_intermediates_AUS[id=33][fuarr=1].b, fu_id_2235.q || mov coeff_intermediates_AUS[id=33][fuarr=1].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=1].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sload, @builtin_zero.q || mov din[v=eop]_6_stage_8_id_2336.d, din[v=eop]_6_stage_7_id_2333.q || mov din[v=eop]_6_stage_8_id_2336.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_8_id_2336.enable, @builtin_one.q || mov din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].a, coeff_intermediates_AUS[id=33][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=2].b, coeff_intermediates_AUS[id=33][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=2].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sload, @builtin_zero.q || mov din[v=eop]_6_stage_9_id_2339.d, din[v=eop]_6_stage_8_id_2336.q || mov din[v=eop]_6_stage_9_id_2339.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_9_id_2339.enable, @builtin_one.q || mov din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].sel, 1 || mov fu_id_2237.a, coeff_intermediates_AUS[id=33][fuarr=2].q || mov input_0@[orgvar]_id_1246_line1.d, fu_id_2237.q || mov input_0@[orgvar]_id_1246_line1.sclr, @builtin_zero.q || mov input_0@[orgvar]_id_1246_line1.enable, @builtin_one.q || mov input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].data1, @builtin_one.q || set input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_10_id_2342.d, din[v=eop]_6_stage_9_id_2339.q || mov din[v=eop]_6_stage_10_id_2342.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_10_id_2342.enable, @builtin_one.q || mov din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.a, input_0@[orgvar]_id_1246_line1.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.b, @constant_128[w64].q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.enable, @builtin_one.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].data1, @builtin_one.q || set input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.subNadd, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sclr, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sload, @builtin_zero.q || mov din[v=eop]_6_stage_11_id_2345.d, din[v=eop]_6_stage_10_id_2342.q || mov din[v=eop]_6_stage_11_id_2345.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_11_id_2345.enable, @builtin_one.q || mov din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].sel, 1 || mov fu_id_2243.a, input_plus_point_five_0@[orgvar]_id_1248_line4.q || mov no_fraction_0@[orgvar]_id_1250_line5.d, fu_id_2243.q || mov no_fraction_0@[orgvar]_id_1250_line5.sclr, @builtin_zero.q || mov no_fraction_0@[orgvar]_id_1250_line5.enable, @builtin_one.q || mov no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].data1, @builtin_one.q || set no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_12_id_2348.d, din[v=eop]_6_stage_11_id_2345.q || mov din[v=eop]_6_stage_12_id_2348.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_12_id_2348.enable, @builtin_one.q || mov din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].sel, 1 || mov sign_converted_0@[orgvar]_id_1252_line29.d, no_fraction_0@[orgvar]_id_1250_line5.q || mov sign_converted_0@[orgvar]_id_1252_line29.sclr, @builtin_zero.q || mov sign_converted_0@[orgvar]_id_1252_line29.enable, @builtin_one.q || mov sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].data1, @builtin_one.q || set sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_13_id_2351.d, din[v=eop]_6_stage_12_id_2348.q || mov din[v=eop]_6_stage_13_id_2351.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_13_id_2351.enable, @builtin_one.q || mov din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].sel, 1 || mov fu_id_1734_line41_20.a, sign_converted_0@[orgvar]_id_1252_line29.q || mov fu_id_1734_line41_20.b, @constant_255[w64].q || mov fu_id_1734_line41_20.sign, @builtin_one.q || mov fu_id_1734_line41_20.equals, @builtin_one.q || mov fu_id_1734_line41_20.less, @builtin_one.q || mov fu_id_1734_line41_20.invert, @builtin_one.q || mov fu_id_2245.a, fu_id_1734_line41_20.q || mov fu_id_2245.b, sign_converted_0@[orgvar]_id_1252_line29.q || mov output_sat_max_0@[orgvar]_id_1254_line37.d, fu_id_2245.q || mov output_sat_max_0@[orgvar]_id_1254_line37.sclr, @builtin_zero.q || mov output_sat_max_0@[orgvar]_id_1254_line37.enable, @builtin_one.q || mov output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_14_id_2354.d, din[v=eop]_6_stage_13_id_2351.q || mov din[v=eop]_6_stage_14_id_2354.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_14_id_2354.enable, @builtin_one.q || mov din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].sel, 1 || mov fu_id_2251.a, output_sat_max_0@[orgvar]_id_1254_line37.q || mov fu_id_2251.b, output_sat_max_0@[orgvar]_id_1254_line37.q || mov output_sat_min_0@[orgvar]_id_1256_line38.d, fu_id_2251.q || mov output_sat_min_0@[orgvar]_id_1256_line38.sclr, @builtin_zero.q || mov output_sat_min_0@[orgvar]_id_1256_line38.enable, @builtin_one.q || mov output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].sel, 1 || mov run_on_1_stage_1_id_2306.d, run_on_@[orgvar]_id_1239_line502.q || mov run_on_1_stage_1_id_2306.sclr, @builtin_zero.q || mov run_on_1_stage_1_id_2306.enable, @builtin_one.q || mov run_on_1_stage_1_id_2306_enable_trigger@[mux].data1, @builtin_one.q || set run_on_1_stage_1_id_2306_enable_trigger@[mux].sel, 1 || mov fu_id_2036_line594_11.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2036_line594_11.b, @constant_3[w5].q || mov fu_id_2036_line594_11.sign, @builtin_zero.q || mov fu_id_2036_line594_11.equals, @builtin_zero.q || mov fu_id_2036_line594_11.less, @builtin_one.q || mov fu_id_2036_line594_11.invert, @builtin_zero.q || mov fu_id_2255.a, fu_id_2036_line594_11.q || mov fu_id_2255.b, output_sat_min_0@[orgvar]_id_1256_line38.q || mov fu_id_2255.c, output_@[orgvar]_id_1236_line500.q || mov output_@[orgvar]_id_1236_line500.d, output_@[orgvar]_id_1236_line500_d@[mux].q || mov output_@[orgvar]_id_1236_line500_d@[mux].data1, fu_id_2255.q || set output_@[orgvar]_id_1236_line500_d@[mux].sel, 1 || mov output_@[orgvar]_id_1236_line500.sclr, @builtin_zero.q || mov output_@[orgvar]_id_1236_line500.enable, @builtin_one.q || mov output_@[orgvar]_id_1236_line500_enable_trigger@[mux].data1, @builtin_one.q || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 1 || mov fu_id_2261.a, din[v=eop]_6_stage_14_id_2354.q || mov run_on_@[orgvar]_id_1239_line502.a, run_on_@[orgvar]_id_1239_line502.q || mov run_on_@[orgvar]_id_1239_line502.b, fu_id_2261.q || mov run_on_@[orgvar]_id_1239_line502.enable, @builtin_one.q || mov run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].data1, @builtin_one.q || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 1 || mov run_on_@[orgvar]_id_1239_line502.subNadd, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sclr, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sload, run_on_@[orgvar]_id_1239_line502_sload@[mux].q || mov run_on_@[orgvar]_id_1239_line502_sload@[mux].data0, @builtin_zero.q || set run_on_@[orgvar]_id_1239_line502_sload@[mux].sel, 0 || mov fu_id_2257.a, run_on_1_stage_1_id_2306.q || mov fu_id_2068_line600_5.a, fu_id_2257.q || mov fu_id_2068_line600_5.b, @constant_2[w10].q || mov fu_id_2068_line600_5.sign, @builtin_zero.q || mov fu_id_2068_line600_5.equals, @builtin_zero.q || mov fu_id_2068_line600_5.less, @builtin_one.q || mov fu_id_2068_line600_5.invert, @builtin_zero.q || mov dout.takeb, dout_takeb@[mux].q || mov dout_takeb@[mux].data1, fu_id_2068_line600_5.q || set dout_takeb@[mux].sel, 1 || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 1 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data1, output_@[orgvar]_id_1236_line500.q || set dout_wdata@[mux].sel, 1 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov fu_id_2138_line504_15.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2138_line504_15.b, @constant_3[w5].q || mov fu_id_2138_line504_15.sign, @builtin_zero.q || mov fu_id_2138_line504_15.equals, @builtin_zero.q || mov fu_id_2138_line504_15.less, @builtin_one.q || mov fu_id_2138_line504_15.invert, @builtin_zero.q || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 0 || set sequence_AU[id=35]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=2]_enable_trigger@[mux].sel, 0 || set din[v=eop]_6_stage_3_id_2321_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
24 201d11ff  nop || mov din[v=eop]_6_stage_5_id_2327.d, din[v=eop]_6_stage_4_id_2324.q || mov din[v=eop]_6_stage_5_id_2327.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_5_id_2327.enable, @builtin_one.q || mov din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].d, registered_const_data_REG[id=24][fuarr=0]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=0]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=1].q || set registered_const_data_REG[id=24][fuarr=0]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=0].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].d, registered_const_data_REG[id=24][fuarr=1]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=1]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=2].q || set registered_const_data_REG[id=24][fuarr=1]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=1].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].d, registered_const_data_REG[id=24][fuarr=2]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=2]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=0].q || set registered_const_data_REG[id=24][fuarr=2]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=2].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_6_id_2330.d, din[v=eop]_6_stage_5_id_2327.q || mov din[v=eop]_6_stage_6_id_2330.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_6_id_2330.enable, @builtin_one.q || mov din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_7_id_2333.d, din[v=eop]_6_stage_6_id_2330.q || mov din[v=eop]_6_stage_7_id_2333.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_7_id_2333.enable, @builtin_one.q || mov din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].sel, 1 || mov fu_id_2225.a, multipliers[id=42][fuarr=0].q || mov fu_id_2227.a, multipliers[id=42][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=0].a, fu_id_2225.q || mov coeff_intermediates_AUS[id=33][fuarr=0].b, fu_id_2227.q || mov coeff_intermediates_AUS[id=33][fuarr=0].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=0].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sload, @builtin_zero.q || mov fu_id_2233.a, multipliers[id=42][fuarr=2].q || mov fu_id_2235.a, registered_const_data_REG[id=24][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=1].a, fu_id_2233.q || mov coeff_intermediates_AUS[id=33][fuarr=1].b, fu_id_2235.q || mov coeff_intermediates_AUS[id=33][fuarr=1].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=1].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sload, @builtin_zero.q || mov din[v=eop]_6_stage_8_id_2336.d, din[v=eop]_6_stage_7_id_2333.q || mov din[v=eop]_6_stage_8_id_2336.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_8_id_2336.enable, @builtin_one.q || mov din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].a, coeff_intermediates_AUS[id=33][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=2].b, coeff_intermediates_AUS[id=33][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=2].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sload, @builtin_zero.q || mov din[v=eop]_6_stage_9_id_2339.d, din[v=eop]_6_stage_8_id_2336.q || mov din[v=eop]_6_stage_9_id_2339.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_9_id_2339.enable, @builtin_one.q || mov din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].sel, 1 || mov fu_id_2237.a, coeff_intermediates_AUS[id=33][fuarr=2].q || mov input_0@[orgvar]_id_1246_line1.d, fu_id_2237.q || mov input_0@[orgvar]_id_1246_line1.sclr, @builtin_zero.q || mov input_0@[orgvar]_id_1246_line1.enable, @builtin_one.q || mov input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].data1, @builtin_one.q || set input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_10_id_2342.d, din[v=eop]_6_stage_9_id_2339.q || mov din[v=eop]_6_stage_10_id_2342.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_10_id_2342.enable, @builtin_one.q || mov din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.a, input_0@[orgvar]_id_1246_line1.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.b, @constant_128[w64].q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.enable, @builtin_one.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].data1, @builtin_one.q || set input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.subNadd, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sclr, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sload, @builtin_zero.q || mov din[v=eop]_6_stage_11_id_2345.d, din[v=eop]_6_stage_10_id_2342.q || mov din[v=eop]_6_stage_11_id_2345.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_11_id_2345.enable, @builtin_one.q || mov din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].sel, 1 || mov fu_id_2243.a, input_plus_point_five_0@[orgvar]_id_1248_line4.q || mov no_fraction_0@[orgvar]_id_1250_line5.d, fu_id_2243.q || mov no_fraction_0@[orgvar]_id_1250_line5.sclr, @builtin_zero.q || mov no_fraction_0@[orgvar]_id_1250_line5.enable, @builtin_one.q || mov no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].data1, @builtin_one.q || set no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_12_id_2348.d, din[v=eop]_6_stage_11_id_2345.q || mov din[v=eop]_6_stage_12_id_2348.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_12_id_2348.enable, @builtin_one.q || mov din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].sel, 1 || mov sign_converted_0@[orgvar]_id_1252_line29.d, no_fraction_0@[orgvar]_id_1250_line5.q || mov sign_converted_0@[orgvar]_id_1252_line29.sclr, @builtin_zero.q || mov sign_converted_0@[orgvar]_id_1252_line29.enable, @builtin_one.q || mov sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].data1, @builtin_one.q || set sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_13_id_2351.d, din[v=eop]_6_stage_12_id_2348.q || mov din[v=eop]_6_stage_13_id_2351.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_13_id_2351.enable, @builtin_one.q || mov din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].sel, 1 || mov fu_id_1734_line41_20.a, sign_converted_0@[orgvar]_id_1252_line29.q || mov fu_id_1734_line41_20.b, @constant_255[w64].q || mov fu_id_1734_line41_20.sign, @builtin_one.q || mov fu_id_1734_line41_20.equals, @builtin_one.q || mov fu_id_1734_line41_20.less, @builtin_one.q || mov fu_id_1734_line41_20.invert, @builtin_one.q || mov fu_id_2245.a, fu_id_1734_line41_20.q || mov fu_id_2245.b, sign_converted_0@[orgvar]_id_1252_line29.q || mov output_sat_max_0@[orgvar]_id_1254_line37.d, fu_id_2245.q || mov output_sat_max_0@[orgvar]_id_1254_line37.sclr, @builtin_zero.q || mov output_sat_max_0@[orgvar]_id_1254_line37.enable, @builtin_one.q || mov output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_14_id_2354.d, din[v=eop]_6_stage_13_id_2351.q || mov din[v=eop]_6_stage_14_id_2354.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_14_id_2354.enable, @builtin_one.q || mov din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].sel, 1 || mov fu_id_2251.a, output_sat_max_0@[orgvar]_id_1254_line37.q || mov fu_id_2251.b, output_sat_max_0@[orgvar]_id_1254_line37.q || mov output_sat_min_0@[orgvar]_id_1256_line38.d, fu_id_2251.q || mov output_sat_min_0@[orgvar]_id_1256_line38.sclr, @builtin_zero.q || mov output_sat_min_0@[orgvar]_id_1256_line38.enable, @builtin_one.q || mov output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].sel, 1 || mov run_on_1_stage_1_id_2306.d, run_on_@[orgvar]_id_1239_line502.q || mov run_on_1_stage_1_id_2306.sclr, @builtin_zero.q || mov run_on_1_stage_1_id_2306.enable, @builtin_one.q || mov run_on_1_stage_1_id_2306_enable_trigger@[mux].data1, @builtin_one.q || set run_on_1_stage_1_id_2306_enable_trigger@[mux].sel, 1 || mov fu_id_2036_line594_11.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2036_line594_11.b, @constant_3[w5].q || mov fu_id_2036_line594_11.sign, @builtin_zero.q || mov fu_id_2036_line594_11.equals, @builtin_zero.q || mov fu_id_2036_line594_11.less, @builtin_one.q || mov fu_id_2036_line594_11.invert, @builtin_zero.q || mov fu_id_2255.a, fu_id_2036_line594_11.q || mov fu_id_2255.b, output_sat_min_0@[orgvar]_id_1256_line38.q || mov fu_id_2255.c, output_@[orgvar]_id_1236_line500.q || mov output_@[orgvar]_id_1236_line500.d, output_@[orgvar]_id_1236_line500_d@[mux].q || mov output_@[orgvar]_id_1236_line500_d@[mux].data1, fu_id_2255.q || set output_@[orgvar]_id_1236_line500_d@[mux].sel, 1 || mov output_@[orgvar]_id_1236_line500.sclr, @builtin_zero.q || mov output_@[orgvar]_id_1236_line500.enable, @builtin_one.q || mov output_@[orgvar]_id_1236_line500_enable_trigger@[mux].data1, @builtin_one.q || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 1 || mov fu_id_2261.a, din[v=eop]_6_stage_14_id_2354.q || mov run_on_@[orgvar]_id_1239_line502.a, run_on_@[orgvar]_id_1239_line502.q || mov run_on_@[orgvar]_id_1239_line502.b, fu_id_2261.q || mov run_on_@[orgvar]_id_1239_line502.enable, @builtin_one.q || mov run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].data1, @builtin_one.q || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 1 || mov run_on_@[orgvar]_id_1239_line502.subNadd, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sclr, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sload, run_on_@[orgvar]_id_1239_line502_sload@[mux].q || mov run_on_@[orgvar]_id_1239_line502_sload@[mux].data0, @builtin_zero.q || set run_on_@[orgvar]_id_1239_line502_sload@[mux].sel, 0 || mov fu_id_2257.a, run_on_1_stage_1_id_2306.q || mov fu_id_2068_line600_5.a, fu_id_2257.q || mov fu_id_2068_line600_5.b, @constant_2[w10].q || mov fu_id_2068_line600_5.sign, @builtin_zero.q || mov fu_id_2068_line600_5.equals, @builtin_zero.q || mov fu_id_2068_line600_5.less, @builtin_one.q || mov fu_id_2068_line600_5.invert, @builtin_zero.q || mov dout.takeb, dout_takeb@[mux].q || mov dout_takeb@[mux].data1, fu_id_2068_line600_5.q || set dout_takeb@[mux].sel, 1 || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 1 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data1, output_@[orgvar]_id_1236_line500.q || set dout_wdata@[mux].sel, 1 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov fu_id_2138_line504_15.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2138_line504_15.b, @constant_3[w5].q || mov fu_id_2138_line504_15.sign, @builtin_zero.q || mov fu_id_2138_line504_15.equals, @builtin_zero.q || mov fu_id_2138_line504_15.less, @builtin_one.q || mov fu_id_2138_line504_15.invert, @builtin_zero.q || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 0 || set sequence_AU[id=35]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 0 || set din[v=eop]_6_stage_4_id_2324_enable_trigger@[mux].sel, 0 || set multipliers[id=42][fuarr=0]_a_trigger@[mux].sel, 0 || set multipliers[id=42][fuarr=1]_a_trigger@[mux].sel, 0 || set multipliers[id=42][fuarr=2]_a_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
25 201d10ff  nop || mov registered_const_data_REG[id=24][fuarr=0].d, registered_const_data_REG[id=24][fuarr=0]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=0]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=1].q || set registered_const_data_REG[id=24][fuarr=0]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=0].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=0].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].d, registered_const_data_REG[id=24][fuarr=1]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=1]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=2].q || set registered_const_data_REG[id=24][fuarr=1]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=1].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=1].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].d, registered_const_data_REG[id=24][fuarr=2]_d@[mux].q || mov registered_const_data_REG[id=24][fuarr=2]_d@[mux].data1, registered_const_data_REG[id=24][fuarr=0].q || set registered_const_data_REG[id=24][fuarr=2]_d@[mux].sel, 1 || mov registered_const_data_REG[id=24][fuarr=2].sclr, @builtin_zero.q || mov registered_const_data_REG[id=24][fuarr=2].enable, @builtin_one.q || mov registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_6_id_2330.d, din[v=eop]_6_stage_5_id_2327.q || mov din[v=eop]_6_stage_6_id_2330.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_6_id_2330.enable, @builtin_one.q || mov din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_7_id_2333.d, din[v=eop]_6_stage_6_id_2330.q || mov din[v=eop]_6_stage_7_id_2333.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_7_id_2333.enable, @builtin_one.q || mov din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].sel, 1 || mov fu_id_2225.a, multipliers[id=42][fuarr=0].q || mov fu_id_2227.a, multipliers[id=42][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=0].a, fu_id_2225.q || mov coeff_intermediates_AUS[id=33][fuarr=0].b, fu_id_2227.q || mov coeff_intermediates_AUS[id=33][fuarr=0].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=0].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sload, @builtin_zero.q || mov fu_id_2233.a, multipliers[id=42][fuarr=2].q || mov fu_id_2235.a, registered_const_data_REG[id=24][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=1].a, fu_id_2233.q || mov coeff_intermediates_AUS[id=33][fuarr=1].b, fu_id_2235.q || mov coeff_intermediates_AUS[id=33][fuarr=1].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=1].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sload, @builtin_zero.q || mov din[v=eop]_6_stage_8_id_2336.d, din[v=eop]_6_stage_7_id_2333.q || mov din[v=eop]_6_stage_8_id_2336.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_8_id_2336.enable, @builtin_one.q || mov din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].a, coeff_intermediates_AUS[id=33][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=2].b, coeff_intermediates_AUS[id=33][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=2].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sload, @builtin_zero.q || mov din[v=eop]_6_stage_9_id_2339.d, din[v=eop]_6_stage_8_id_2336.q || mov din[v=eop]_6_stage_9_id_2339.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_9_id_2339.enable, @builtin_one.q || mov din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].sel, 1 || mov fu_id_2237.a, coeff_intermediates_AUS[id=33][fuarr=2].q || mov input_0@[orgvar]_id_1246_line1.d, fu_id_2237.q || mov input_0@[orgvar]_id_1246_line1.sclr, @builtin_zero.q || mov input_0@[orgvar]_id_1246_line1.enable, @builtin_one.q || mov input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].data1, @builtin_one.q || set input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_10_id_2342.d, din[v=eop]_6_stage_9_id_2339.q || mov din[v=eop]_6_stage_10_id_2342.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_10_id_2342.enable, @builtin_one.q || mov din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.a, input_0@[orgvar]_id_1246_line1.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.b, @constant_128[w64].q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.enable, @builtin_one.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].data1, @builtin_one.q || set input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.subNadd, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sclr, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sload, @builtin_zero.q || mov din[v=eop]_6_stage_11_id_2345.d, din[v=eop]_6_stage_10_id_2342.q || mov din[v=eop]_6_stage_11_id_2345.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_11_id_2345.enable, @builtin_one.q || mov din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].sel, 1 || mov fu_id_2243.a, input_plus_point_five_0@[orgvar]_id_1248_line4.q || mov no_fraction_0@[orgvar]_id_1250_line5.d, fu_id_2243.q || mov no_fraction_0@[orgvar]_id_1250_line5.sclr, @builtin_zero.q || mov no_fraction_0@[orgvar]_id_1250_line5.enable, @builtin_one.q || mov no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].data1, @builtin_one.q || set no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_12_id_2348.d, din[v=eop]_6_stage_11_id_2345.q || mov din[v=eop]_6_stage_12_id_2348.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_12_id_2348.enable, @builtin_one.q || mov din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].sel, 1 || mov sign_converted_0@[orgvar]_id_1252_line29.d, no_fraction_0@[orgvar]_id_1250_line5.q || mov sign_converted_0@[orgvar]_id_1252_line29.sclr, @builtin_zero.q || mov sign_converted_0@[orgvar]_id_1252_line29.enable, @builtin_one.q || mov sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].data1, @builtin_one.q || set sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_13_id_2351.d, din[v=eop]_6_stage_12_id_2348.q || mov din[v=eop]_6_stage_13_id_2351.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_13_id_2351.enable, @builtin_one.q || mov din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].sel, 1 || mov fu_id_1734_line41_20.a, sign_converted_0@[orgvar]_id_1252_line29.q || mov fu_id_1734_line41_20.b, @constant_255[w64].q || mov fu_id_1734_line41_20.sign, @builtin_one.q || mov fu_id_1734_line41_20.equals, @builtin_one.q || mov fu_id_1734_line41_20.less, @builtin_one.q || mov fu_id_1734_line41_20.invert, @builtin_one.q || mov fu_id_2245.a, fu_id_1734_line41_20.q || mov fu_id_2245.b, sign_converted_0@[orgvar]_id_1252_line29.q || mov output_sat_max_0@[orgvar]_id_1254_line37.d, fu_id_2245.q || mov output_sat_max_0@[orgvar]_id_1254_line37.sclr, @builtin_zero.q || mov output_sat_max_0@[orgvar]_id_1254_line37.enable, @builtin_one.q || mov output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_14_id_2354.d, din[v=eop]_6_stage_13_id_2351.q || mov din[v=eop]_6_stage_14_id_2354.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_14_id_2354.enable, @builtin_one.q || mov din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].sel, 1 || mov fu_id_2251.a, output_sat_max_0@[orgvar]_id_1254_line37.q || mov fu_id_2251.b, output_sat_max_0@[orgvar]_id_1254_line37.q || mov output_sat_min_0@[orgvar]_id_1256_line38.d, fu_id_2251.q || mov output_sat_min_0@[orgvar]_id_1256_line38.sclr, @builtin_zero.q || mov output_sat_min_0@[orgvar]_id_1256_line38.enable, @builtin_one.q || mov output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].sel, 1 || mov run_on_1_stage_1_id_2306.d, run_on_@[orgvar]_id_1239_line502.q || mov run_on_1_stage_1_id_2306.sclr, @builtin_zero.q || mov run_on_1_stage_1_id_2306.enable, @builtin_one.q || mov run_on_1_stage_1_id_2306_enable_trigger@[mux].data1, @builtin_one.q || set run_on_1_stage_1_id_2306_enable_trigger@[mux].sel, 1 || mov fu_id_2036_line594_11.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2036_line594_11.b, @constant_3[w5].q || mov fu_id_2036_line594_11.sign, @builtin_zero.q || mov fu_id_2036_line594_11.equals, @builtin_zero.q || mov fu_id_2036_line594_11.less, @builtin_one.q || mov fu_id_2036_line594_11.invert, @builtin_zero.q || mov fu_id_2255.a, fu_id_2036_line594_11.q || mov fu_id_2255.b, output_sat_min_0@[orgvar]_id_1256_line38.q || mov fu_id_2255.c, output_@[orgvar]_id_1236_line500.q || mov output_@[orgvar]_id_1236_line500.d, output_@[orgvar]_id_1236_line500_d@[mux].q || mov output_@[orgvar]_id_1236_line500_d@[mux].data1, fu_id_2255.q || set output_@[orgvar]_id_1236_line500_d@[mux].sel, 1 || mov output_@[orgvar]_id_1236_line500.sclr, @builtin_zero.q || mov output_@[orgvar]_id_1236_line500.enable, @builtin_one.q || mov output_@[orgvar]_id_1236_line500_enable_trigger@[mux].data1, @builtin_one.q || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 1 || mov fu_id_2261.a, din[v=eop]_6_stage_14_id_2354.q || mov run_on_@[orgvar]_id_1239_line502.a, run_on_@[orgvar]_id_1239_line502.q || mov run_on_@[orgvar]_id_1239_line502.b, fu_id_2261.q || mov run_on_@[orgvar]_id_1239_line502.enable, @builtin_one.q || mov run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].data1, @builtin_one.q || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 1 || mov run_on_@[orgvar]_id_1239_line502.subNadd, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sclr, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sload, run_on_@[orgvar]_id_1239_line502_sload@[mux].q || mov run_on_@[orgvar]_id_1239_line502_sload@[mux].data0, @builtin_zero.q || set run_on_@[orgvar]_id_1239_line502_sload@[mux].sel, 0 || mov fu_id_2257.a, run_on_1_stage_1_id_2306.q || mov fu_id_2068_line600_5.a, fu_id_2257.q || mov fu_id_2068_line600_5.b, @constant_2[w10].q || mov fu_id_2068_line600_5.sign, @builtin_zero.q || mov fu_id_2068_line600_5.equals, @builtin_zero.q || mov fu_id_2068_line600_5.less, @builtin_one.q || mov fu_id_2068_line600_5.invert, @builtin_zero.q || mov dout.takeb, dout_takeb@[mux].q || mov dout_takeb@[mux].data1, fu_id_2068_line600_5.q || set dout_takeb@[mux].sel, 1 || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 1 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data1, output_@[orgvar]_id_1236_line500.q || set dout_wdata@[mux].sel, 1 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov fu_id_2138_line504_15.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2138_line504_15.b, @constant_3[w5].q || mov fu_id_2138_line504_15.sign, @builtin_zero.q || mov fu_id_2138_line504_15.equals, @builtin_zero.q || mov fu_id_2138_line504_15.less, @builtin_one.q || mov fu_id_2138_line504_15.invert, @builtin_zero.q || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 0 || set sequence_AU[id=35]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 0 || set multipliers[id=42][fuarr=0]_a_trigger@[mux].sel, 0 || set multipliers[id=42][fuarr=1]_a_trigger@[mux].sel, 0 || set multipliers[id=42][fuarr=2]_a_trigger@[mux].sel, 0 || set din[v=eop]_6_stage_5_id_2327_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
26 201c10ff  nop || mov din[v=eop]_6_stage_7_id_2333.d, din[v=eop]_6_stage_6_id_2330.q || mov din[v=eop]_6_stage_7_id_2333.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_7_id_2333.enable, @builtin_one.q || mov din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].sel, 1 || mov fu_id_2225.a, multipliers[id=42][fuarr=0].q || mov fu_id_2227.a, multipliers[id=42][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=0].a, fu_id_2225.q || mov coeff_intermediates_AUS[id=33][fuarr=0].b, fu_id_2227.q || mov coeff_intermediates_AUS[id=33][fuarr=0].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=0].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=0].sload, @builtin_zero.q || mov fu_id_2233.a, multipliers[id=42][fuarr=2].q || mov fu_id_2235.a, registered_const_data_REG[id=24][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=1].a, fu_id_2233.q || mov coeff_intermediates_AUS[id=33][fuarr=1].b, fu_id_2235.q || mov coeff_intermediates_AUS[id=33][fuarr=1].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=1].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=1].sload, @builtin_zero.q || mov din[v=eop]_6_stage_8_id_2336.d, din[v=eop]_6_stage_7_id_2333.q || mov din[v=eop]_6_stage_8_id_2336.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_8_id_2336.enable, @builtin_one.q || mov din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].a, coeff_intermediates_AUS[id=33][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=2].b, coeff_intermediates_AUS[id=33][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=2].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sload, @builtin_zero.q || mov din[v=eop]_6_stage_9_id_2339.d, din[v=eop]_6_stage_8_id_2336.q || mov din[v=eop]_6_stage_9_id_2339.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_9_id_2339.enable, @builtin_one.q || mov din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].sel, 1 || mov fu_id_2237.a, coeff_intermediates_AUS[id=33][fuarr=2].q || mov input_0@[orgvar]_id_1246_line1.d, fu_id_2237.q || mov input_0@[orgvar]_id_1246_line1.sclr, @builtin_zero.q || mov input_0@[orgvar]_id_1246_line1.enable, @builtin_one.q || mov input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].data1, @builtin_one.q || set input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_10_id_2342.d, din[v=eop]_6_stage_9_id_2339.q || mov din[v=eop]_6_stage_10_id_2342.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_10_id_2342.enable, @builtin_one.q || mov din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.a, input_0@[orgvar]_id_1246_line1.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.b, @constant_128[w64].q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.enable, @builtin_one.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].data1, @builtin_one.q || set input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.subNadd, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sclr, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sload, @builtin_zero.q || mov din[v=eop]_6_stage_11_id_2345.d, din[v=eop]_6_stage_10_id_2342.q || mov din[v=eop]_6_stage_11_id_2345.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_11_id_2345.enable, @builtin_one.q || mov din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].sel, 1 || mov fu_id_2243.a, input_plus_point_five_0@[orgvar]_id_1248_line4.q || mov no_fraction_0@[orgvar]_id_1250_line5.d, fu_id_2243.q || mov no_fraction_0@[orgvar]_id_1250_line5.sclr, @builtin_zero.q || mov no_fraction_0@[orgvar]_id_1250_line5.enable, @builtin_one.q || mov no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].data1, @builtin_one.q || set no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_12_id_2348.d, din[v=eop]_6_stage_11_id_2345.q || mov din[v=eop]_6_stage_12_id_2348.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_12_id_2348.enable, @builtin_one.q || mov din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].sel, 1 || mov sign_converted_0@[orgvar]_id_1252_line29.d, no_fraction_0@[orgvar]_id_1250_line5.q || mov sign_converted_0@[orgvar]_id_1252_line29.sclr, @builtin_zero.q || mov sign_converted_0@[orgvar]_id_1252_line29.enable, @builtin_one.q || mov sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].data1, @builtin_one.q || set sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_13_id_2351.d, din[v=eop]_6_stage_12_id_2348.q || mov din[v=eop]_6_stage_13_id_2351.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_13_id_2351.enable, @builtin_one.q || mov din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].sel, 1 || mov fu_id_1734_line41_20.a, sign_converted_0@[orgvar]_id_1252_line29.q || mov fu_id_1734_line41_20.b, @constant_255[w64].q || mov fu_id_1734_line41_20.sign, @builtin_one.q || mov fu_id_1734_line41_20.equals, @builtin_one.q || mov fu_id_1734_line41_20.less, @builtin_one.q || mov fu_id_1734_line41_20.invert, @builtin_one.q || mov fu_id_2245.a, fu_id_1734_line41_20.q || mov fu_id_2245.b, sign_converted_0@[orgvar]_id_1252_line29.q || mov output_sat_max_0@[orgvar]_id_1254_line37.d, fu_id_2245.q || mov output_sat_max_0@[orgvar]_id_1254_line37.sclr, @builtin_zero.q || mov output_sat_max_0@[orgvar]_id_1254_line37.enable, @builtin_one.q || mov output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_14_id_2354.d, din[v=eop]_6_stage_13_id_2351.q || mov din[v=eop]_6_stage_14_id_2354.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_14_id_2354.enable, @builtin_one.q || mov din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].sel, 1 || mov fu_id_2251.a, output_sat_max_0@[orgvar]_id_1254_line37.q || mov fu_id_2251.b, output_sat_max_0@[orgvar]_id_1254_line37.q || mov output_sat_min_0@[orgvar]_id_1256_line38.d, fu_id_2251.q || mov output_sat_min_0@[orgvar]_id_1256_line38.sclr, @builtin_zero.q || mov output_sat_min_0@[orgvar]_id_1256_line38.enable, @builtin_one.q || mov output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].sel, 1 || mov run_on_1_stage_1_id_2306.d, run_on_@[orgvar]_id_1239_line502.q || mov run_on_1_stage_1_id_2306.sclr, @builtin_zero.q || mov run_on_1_stage_1_id_2306.enable, @builtin_one.q || mov run_on_1_stage_1_id_2306_enable_trigger@[mux].data1, @builtin_one.q || set run_on_1_stage_1_id_2306_enable_trigger@[mux].sel, 1 || mov fu_id_2036_line594_11.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2036_line594_11.b, @constant_3[w5].q || mov fu_id_2036_line594_11.sign, @builtin_zero.q || mov fu_id_2036_line594_11.equals, @builtin_zero.q || mov fu_id_2036_line594_11.less, @builtin_one.q || mov fu_id_2036_line594_11.invert, @builtin_zero.q || mov fu_id_2255.a, fu_id_2036_line594_11.q || mov fu_id_2255.b, output_sat_min_0@[orgvar]_id_1256_line38.q || mov fu_id_2255.c, output_@[orgvar]_id_1236_line500.q || mov output_@[orgvar]_id_1236_line500.d, output_@[orgvar]_id_1236_line500_d@[mux].q || mov output_@[orgvar]_id_1236_line500_d@[mux].data1, fu_id_2255.q || set output_@[orgvar]_id_1236_line500_d@[mux].sel, 1 || mov output_@[orgvar]_id_1236_line500.sclr, @builtin_zero.q || mov output_@[orgvar]_id_1236_line500.enable, @builtin_one.q || mov output_@[orgvar]_id_1236_line500_enable_trigger@[mux].data1, @builtin_one.q || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 1 || mov fu_id_2261.a, din[v=eop]_6_stage_14_id_2354.q || mov run_on_@[orgvar]_id_1239_line502.a, run_on_@[orgvar]_id_1239_line502.q || mov run_on_@[orgvar]_id_1239_line502.b, fu_id_2261.q || mov run_on_@[orgvar]_id_1239_line502.enable, @builtin_one.q || mov run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].data1, @builtin_one.q || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 1 || mov run_on_@[orgvar]_id_1239_line502.subNadd, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sclr, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sload, run_on_@[orgvar]_id_1239_line502_sload@[mux].q || mov run_on_@[orgvar]_id_1239_line502_sload@[mux].data0, @builtin_zero.q || set run_on_@[orgvar]_id_1239_line502_sload@[mux].sel, 0 || mov fu_id_2257.a, run_on_1_stage_1_id_2306.q || mov fu_id_2068_line600_5.a, fu_id_2257.q || mov fu_id_2068_line600_5.b, @constant_2[w10].q || mov fu_id_2068_line600_5.sign, @builtin_zero.q || mov fu_id_2068_line600_5.equals, @builtin_zero.q || mov fu_id_2068_line600_5.less, @builtin_one.q || mov fu_id_2068_line600_5.invert, @builtin_zero.q || mov dout.takeb, dout_takeb@[mux].q || mov dout_takeb@[mux].data1, fu_id_2068_line600_5.q || set dout_takeb@[mux].sel, 1 || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 1 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data1, output_@[orgvar]_id_1236_line500.q || set dout_wdata@[mux].sel, 1 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov fu_id_2138_line504_15.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2138_line504_15.b, @constant_3[w5].q || mov fu_id_2138_line504_15.sign, @builtin_zero.q || mov fu_id_2138_line504_15.equals, @builtin_zero.q || mov fu_id_2138_line504_15.less, @builtin_one.q || mov fu_id_2138_line504_15.invert, @builtin_zero.q || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 0 || set sequence_AU[id=35]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 0 || set multipliers[id=42][fuarr=0]_a_trigger@[mux].sel, 0 || set multipliers[id=42][fuarr=1]_a_trigger@[mux].sel, 0 || set multipliers[id=42][fuarr=2]_a_trigger@[mux].sel, 0 || set din[v=eop]_6_stage_6_id_2330_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
27 201c107f  nop || mov din[v=eop]_6_stage_8_id_2336.d, din[v=eop]_6_stage_7_id_2333.q || mov din[v=eop]_6_stage_8_id_2336.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_8_id_2336.enable, @builtin_one.q || mov din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].a, coeff_intermediates_AUS[id=33][fuarr=0].q || mov coeff_intermediates_AUS[id=33][fuarr=2].b, coeff_intermediates_AUS[id=33][fuarr=1].q || mov coeff_intermediates_AUS[id=33][fuarr=2].enable, @builtin_one.q || mov coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].data1, @builtin_one.q || set coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].sel, 1 || mov coeff_intermediates_AUS[id=33][fuarr=2].subNadd, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sclr, @builtin_zero.q || mov coeff_intermediates_AUS[id=33][fuarr=2].sload, @builtin_zero.q || mov din[v=eop]_6_stage_9_id_2339.d, din[v=eop]_6_stage_8_id_2336.q || mov din[v=eop]_6_stage_9_id_2339.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_9_id_2339.enable, @builtin_one.q || mov din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].sel, 1 || mov fu_id_2237.a, coeff_intermediates_AUS[id=33][fuarr=2].q || mov input_0@[orgvar]_id_1246_line1.d, fu_id_2237.q || mov input_0@[orgvar]_id_1246_line1.sclr, @builtin_zero.q || mov input_0@[orgvar]_id_1246_line1.enable, @builtin_one.q || mov input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].data1, @builtin_one.q || set input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_10_id_2342.d, din[v=eop]_6_stage_9_id_2339.q || mov din[v=eop]_6_stage_10_id_2342.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_10_id_2342.enable, @builtin_one.q || mov din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.a, input_0@[orgvar]_id_1246_line1.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.b, @constant_128[w64].q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.enable, @builtin_one.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].data1, @builtin_one.q || set input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.subNadd, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sclr, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sload, @builtin_zero.q || mov din[v=eop]_6_stage_11_id_2345.d, din[v=eop]_6_stage_10_id_2342.q || mov din[v=eop]_6_stage_11_id_2345.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_11_id_2345.enable, @builtin_one.q || mov din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].sel, 1 || mov fu_id_2243.a, input_plus_point_five_0@[orgvar]_id_1248_line4.q || mov no_fraction_0@[orgvar]_id_1250_line5.d, fu_id_2243.q || mov no_fraction_0@[orgvar]_id_1250_line5.sclr, @builtin_zero.q || mov no_fraction_0@[orgvar]_id_1250_line5.enable, @builtin_one.q || mov no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].data1, @builtin_one.q || set no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_12_id_2348.d, din[v=eop]_6_stage_11_id_2345.q || mov din[v=eop]_6_stage_12_id_2348.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_12_id_2348.enable, @builtin_one.q || mov din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].sel, 1 || mov sign_converted_0@[orgvar]_id_1252_line29.d, no_fraction_0@[orgvar]_id_1250_line5.q || mov sign_converted_0@[orgvar]_id_1252_line29.sclr, @builtin_zero.q || mov sign_converted_0@[orgvar]_id_1252_line29.enable, @builtin_one.q || mov sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].data1, @builtin_one.q || set sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_13_id_2351.d, din[v=eop]_6_stage_12_id_2348.q || mov din[v=eop]_6_stage_13_id_2351.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_13_id_2351.enable, @builtin_one.q || mov din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].sel, 1 || mov fu_id_1734_line41_20.a, sign_converted_0@[orgvar]_id_1252_line29.q || mov fu_id_1734_line41_20.b, @constant_255[w64].q || mov fu_id_1734_line41_20.sign, @builtin_one.q || mov fu_id_1734_line41_20.equals, @builtin_one.q || mov fu_id_1734_line41_20.less, @builtin_one.q || mov fu_id_1734_line41_20.invert, @builtin_one.q || mov fu_id_2245.a, fu_id_1734_line41_20.q || mov fu_id_2245.b, sign_converted_0@[orgvar]_id_1252_line29.q || mov output_sat_max_0@[orgvar]_id_1254_line37.d, fu_id_2245.q || mov output_sat_max_0@[orgvar]_id_1254_line37.sclr, @builtin_zero.q || mov output_sat_max_0@[orgvar]_id_1254_line37.enable, @builtin_one.q || mov output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_14_id_2354.d, din[v=eop]_6_stage_13_id_2351.q || mov din[v=eop]_6_stage_14_id_2354.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_14_id_2354.enable, @builtin_one.q || mov din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].sel, 1 || mov fu_id_2251.a, output_sat_max_0@[orgvar]_id_1254_line37.q || mov fu_id_2251.b, output_sat_max_0@[orgvar]_id_1254_line37.q || mov output_sat_min_0@[orgvar]_id_1256_line38.d, fu_id_2251.q || mov output_sat_min_0@[orgvar]_id_1256_line38.sclr, @builtin_zero.q || mov output_sat_min_0@[orgvar]_id_1256_line38.enable, @builtin_one.q || mov output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].sel, 1 || mov run_on_1_stage_1_id_2306.d, run_on_@[orgvar]_id_1239_line502.q || mov run_on_1_stage_1_id_2306.sclr, @builtin_zero.q || mov run_on_1_stage_1_id_2306.enable, @builtin_one.q || mov run_on_1_stage_1_id_2306_enable_trigger@[mux].data1, @builtin_one.q || set run_on_1_stage_1_id_2306_enable_trigger@[mux].sel, 1 || mov fu_id_2036_line594_11.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2036_line594_11.b, @constant_3[w5].q || mov fu_id_2036_line594_11.sign, @builtin_zero.q || mov fu_id_2036_line594_11.equals, @builtin_zero.q || mov fu_id_2036_line594_11.less, @builtin_one.q || mov fu_id_2036_line594_11.invert, @builtin_zero.q || mov fu_id_2255.a, fu_id_2036_line594_11.q || mov fu_id_2255.b, output_sat_min_0@[orgvar]_id_1256_line38.q || mov fu_id_2255.c, output_@[orgvar]_id_1236_line500.q || mov output_@[orgvar]_id_1236_line500.d, output_@[orgvar]_id_1236_line500_d@[mux].q || mov output_@[orgvar]_id_1236_line500_d@[mux].data1, fu_id_2255.q || set output_@[orgvar]_id_1236_line500_d@[mux].sel, 1 || mov output_@[orgvar]_id_1236_line500.sclr, @builtin_zero.q || mov output_@[orgvar]_id_1236_line500.enable, @builtin_one.q || mov output_@[orgvar]_id_1236_line500_enable_trigger@[mux].data1, @builtin_one.q || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 1 || mov fu_id_2261.a, din[v=eop]_6_stage_14_id_2354.q || mov run_on_@[orgvar]_id_1239_line502.a, run_on_@[orgvar]_id_1239_line502.q || mov run_on_@[orgvar]_id_1239_line502.b, fu_id_2261.q || mov run_on_@[orgvar]_id_1239_line502.enable, @builtin_one.q || mov run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].data1, @builtin_one.q || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 1 || mov run_on_@[orgvar]_id_1239_line502.subNadd, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sclr, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sload, run_on_@[orgvar]_id_1239_line502_sload@[mux].q || mov run_on_@[orgvar]_id_1239_line502_sload@[mux].data0, @builtin_zero.q || set run_on_@[orgvar]_id_1239_line502_sload@[mux].sel, 0 || mov fu_id_2257.a, run_on_1_stage_1_id_2306.q || mov fu_id_2068_line600_5.a, fu_id_2257.q || mov fu_id_2068_line600_5.b, @constant_2[w10].q || mov fu_id_2068_line600_5.sign, @builtin_zero.q || mov fu_id_2068_line600_5.equals, @builtin_zero.q || mov fu_id_2068_line600_5.less, @builtin_one.q || mov fu_id_2068_line600_5.invert, @builtin_zero.q || mov dout.takeb, dout_takeb@[mux].q || mov dout_takeb@[mux].data1, fu_id_2068_line600_5.q || set dout_takeb@[mux].sel, 1 || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 1 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data1, output_@[orgvar]_id_1236_line500.q || set dout_wdata@[mux].sel, 1 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov fu_id_2138_line504_15.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2138_line504_15.b, @constant_3[w5].q || mov fu_id_2138_line504_15.sign, @builtin_zero.q || mov fu_id_2138_line504_15.equals, @builtin_zero.q || mov fu_id_2138_line504_15.less, @builtin_one.q || mov fu_id_2138_line504_15.invert, @builtin_zero.q || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 0 || set sequence_AU[id=35]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 0 || set din[v=eop]_6_stage_7_id_2333_enable_trigger@[mux].sel, 0 || set coeff_intermediates_AUS[id=33][fuarr=0]_enable_trigger@[mux].sel, 0 || set coeff_intermediates_AUS[id=33][fuarr=1]_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
28 201c103f  nop || mov din[v=eop]_6_stage_9_id_2339.d, din[v=eop]_6_stage_8_id_2336.q || mov din[v=eop]_6_stage_9_id_2339.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_9_id_2339.enable, @builtin_one.q || mov din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].sel, 1 || mov fu_id_2237.a, coeff_intermediates_AUS[id=33][fuarr=2].q || mov input_0@[orgvar]_id_1246_line1.d, fu_id_2237.q || mov input_0@[orgvar]_id_1246_line1.sclr, @builtin_zero.q || mov input_0@[orgvar]_id_1246_line1.enable, @builtin_one.q || mov input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].data1, @builtin_one.q || set input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_10_id_2342.d, din[v=eop]_6_stage_9_id_2339.q || mov din[v=eop]_6_stage_10_id_2342.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_10_id_2342.enable, @builtin_one.q || mov din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.a, input_0@[orgvar]_id_1246_line1.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.b, @constant_128[w64].q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.enable, @builtin_one.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].data1, @builtin_one.q || set input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.subNadd, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sclr, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sload, @builtin_zero.q || mov din[v=eop]_6_stage_11_id_2345.d, din[v=eop]_6_stage_10_id_2342.q || mov din[v=eop]_6_stage_11_id_2345.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_11_id_2345.enable, @builtin_one.q || mov din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].sel, 1 || mov fu_id_2243.a, input_plus_point_five_0@[orgvar]_id_1248_line4.q || mov no_fraction_0@[orgvar]_id_1250_line5.d, fu_id_2243.q || mov no_fraction_0@[orgvar]_id_1250_line5.sclr, @builtin_zero.q || mov no_fraction_0@[orgvar]_id_1250_line5.enable, @builtin_one.q || mov no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].data1, @builtin_one.q || set no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_12_id_2348.d, din[v=eop]_6_stage_11_id_2345.q || mov din[v=eop]_6_stage_12_id_2348.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_12_id_2348.enable, @builtin_one.q || mov din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].sel, 1 || mov sign_converted_0@[orgvar]_id_1252_line29.d, no_fraction_0@[orgvar]_id_1250_line5.q || mov sign_converted_0@[orgvar]_id_1252_line29.sclr, @builtin_zero.q || mov sign_converted_0@[orgvar]_id_1252_line29.enable, @builtin_one.q || mov sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].data1, @builtin_one.q || set sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_13_id_2351.d, din[v=eop]_6_stage_12_id_2348.q || mov din[v=eop]_6_stage_13_id_2351.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_13_id_2351.enable, @builtin_one.q || mov din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].sel, 1 || mov fu_id_1734_line41_20.a, sign_converted_0@[orgvar]_id_1252_line29.q || mov fu_id_1734_line41_20.b, @constant_255[w64].q || mov fu_id_1734_line41_20.sign, @builtin_one.q || mov fu_id_1734_line41_20.equals, @builtin_one.q || mov fu_id_1734_line41_20.less, @builtin_one.q || mov fu_id_1734_line41_20.invert, @builtin_one.q || mov fu_id_2245.a, fu_id_1734_line41_20.q || mov fu_id_2245.b, sign_converted_0@[orgvar]_id_1252_line29.q || mov output_sat_max_0@[orgvar]_id_1254_line37.d, fu_id_2245.q || mov output_sat_max_0@[orgvar]_id_1254_line37.sclr, @builtin_zero.q || mov output_sat_max_0@[orgvar]_id_1254_line37.enable, @builtin_one.q || mov output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_14_id_2354.d, din[v=eop]_6_stage_13_id_2351.q || mov din[v=eop]_6_stage_14_id_2354.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_14_id_2354.enable, @builtin_one.q || mov din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].sel, 1 || mov fu_id_2251.a, output_sat_max_0@[orgvar]_id_1254_line37.q || mov fu_id_2251.b, output_sat_max_0@[orgvar]_id_1254_line37.q || mov output_sat_min_0@[orgvar]_id_1256_line38.d, fu_id_2251.q || mov output_sat_min_0@[orgvar]_id_1256_line38.sclr, @builtin_zero.q || mov output_sat_min_0@[orgvar]_id_1256_line38.enable, @builtin_one.q || mov output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].sel, 1 || mov run_on_1_stage_1_id_2306.d, run_on_@[orgvar]_id_1239_line502.q || mov run_on_1_stage_1_id_2306.sclr, @builtin_zero.q || mov run_on_1_stage_1_id_2306.enable, @builtin_one.q || mov run_on_1_stage_1_id_2306_enable_trigger@[mux].data1, @builtin_one.q || set run_on_1_stage_1_id_2306_enable_trigger@[mux].sel, 1 || mov fu_id_2036_line594_11.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2036_line594_11.b, @constant_3[w5].q || mov fu_id_2036_line594_11.sign, @builtin_zero.q || mov fu_id_2036_line594_11.equals, @builtin_zero.q || mov fu_id_2036_line594_11.less, @builtin_one.q || mov fu_id_2036_line594_11.invert, @builtin_zero.q || mov fu_id_2255.a, fu_id_2036_line594_11.q || mov fu_id_2255.b, output_sat_min_0@[orgvar]_id_1256_line38.q || mov fu_id_2255.c, output_@[orgvar]_id_1236_line500.q || mov output_@[orgvar]_id_1236_line500.d, output_@[orgvar]_id_1236_line500_d@[mux].q || mov output_@[orgvar]_id_1236_line500_d@[mux].data1, fu_id_2255.q || set output_@[orgvar]_id_1236_line500_d@[mux].sel, 1 || mov output_@[orgvar]_id_1236_line500.sclr, @builtin_zero.q || mov output_@[orgvar]_id_1236_line500.enable, @builtin_one.q || mov output_@[orgvar]_id_1236_line500_enable_trigger@[mux].data1, @builtin_one.q || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 1 || mov fu_id_2261.a, din[v=eop]_6_stage_14_id_2354.q || mov run_on_@[orgvar]_id_1239_line502.a, run_on_@[orgvar]_id_1239_line502.q || mov run_on_@[orgvar]_id_1239_line502.b, fu_id_2261.q || mov run_on_@[orgvar]_id_1239_line502.enable, @builtin_one.q || mov run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].data1, @builtin_one.q || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 1 || mov run_on_@[orgvar]_id_1239_line502.subNadd, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sclr, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sload, run_on_@[orgvar]_id_1239_line502_sload@[mux].q || mov run_on_@[orgvar]_id_1239_line502_sload@[mux].data0, @builtin_zero.q || set run_on_@[orgvar]_id_1239_line502_sload@[mux].sel, 0 || mov fu_id_2257.a, run_on_1_stage_1_id_2306.q || mov fu_id_2068_line600_5.a, fu_id_2257.q || mov fu_id_2068_line600_5.b, @constant_2[w10].q || mov fu_id_2068_line600_5.sign, @builtin_zero.q || mov fu_id_2068_line600_5.equals, @builtin_zero.q || mov fu_id_2068_line600_5.less, @builtin_one.q || mov fu_id_2068_line600_5.invert, @builtin_zero.q || mov dout.takeb, dout_takeb@[mux].q || mov dout_takeb@[mux].data1, fu_id_2068_line600_5.q || set dout_takeb@[mux].sel, 1 || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 1 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data1, output_@[orgvar]_id_1236_line500.q || set dout_wdata@[mux].sel, 1 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov fu_id_2138_line504_15.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2138_line504_15.b, @constant_3[w5].q || mov fu_id_2138_line504_15.sign, @builtin_zero.q || mov fu_id_2138_line504_15.equals, @builtin_zero.q || mov fu_id_2138_line504_15.less, @builtin_one.q || mov fu_id_2138_line504_15.invert, @builtin_zero.q || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 0 || set sequence_AU[id=35]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 0 || set din[v=eop]_6_stage_8_id_2336_enable_trigger@[mux].sel, 0 || set coeff_intermediates_AUS[id=33][fuarr=2]_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
29 201c101f  nop || mov din[v=eop]_6_stage_10_id_2342.d, din[v=eop]_6_stage_9_id_2339.q || mov din[v=eop]_6_stage_10_id_2342.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_10_id_2342.enable, @builtin_one.q || mov din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.a, input_0@[orgvar]_id_1246_line1.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.b, @constant_128[w64].q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.enable, @builtin_one.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].data1, @builtin_one.q || set input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].sel, 1 || mov input_plus_point_five_0@[orgvar]_id_1248_line4.subNadd, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sclr, @builtin_zero.q || mov input_plus_point_five_0@[orgvar]_id_1248_line4.sload, @builtin_zero.q || mov din[v=eop]_6_stage_11_id_2345.d, din[v=eop]_6_stage_10_id_2342.q || mov din[v=eop]_6_stage_11_id_2345.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_11_id_2345.enable, @builtin_one.q || mov din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].sel, 1 || mov fu_id_2243.a, input_plus_point_five_0@[orgvar]_id_1248_line4.q || mov no_fraction_0@[orgvar]_id_1250_line5.d, fu_id_2243.q || mov no_fraction_0@[orgvar]_id_1250_line5.sclr, @builtin_zero.q || mov no_fraction_0@[orgvar]_id_1250_line5.enable, @builtin_one.q || mov no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].data1, @builtin_one.q || set no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_12_id_2348.d, din[v=eop]_6_stage_11_id_2345.q || mov din[v=eop]_6_stage_12_id_2348.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_12_id_2348.enable, @builtin_one.q || mov din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].sel, 1 || mov sign_converted_0@[orgvar]_id_1252_line29.d, no_fraction_0@[orgvar]_id_1250_line5.q || mov sign_converted_0@[orgvar]_id_1252_line29.sclr, @builtin_zero.q || mov sign_converted_0@[orgvar]_id_1252_line29.enable, @builtin_one.q || mov sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].data1, @builtin_one.q || set sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_13_id_2351.d, din[v=eop]_6_stage_12_id_2348.q || mov din[v=eop]_6_stage_13_id_2351.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_13_id_2351.enable, @builtin_one.q || mov din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].sel, 1 || mov fu_id_1734_line41_20.a, sign_converted_0@[orgvar]_id_1252_line29.q || mov fu_id_1734_line41_20.b, @constant_255[w64].q || mov fu_id_1734_line41_20.sign, @builtin_one.q || mov fu_id_1734_line41_20.equals, @builtin_one.q || mov fu_id_1734_line41_20.less, @builtin_one.q || mov fu_id_1734_line41_20.invert, @builtin_one.q || mov fu_id_2245.a, fu_id_1734_line41_20.q || mov fu_id_2245.b, sign_converted_0@[orgvar]_id_1252_line29.q || mov output_sat_max_0@[orgvar]_id_1254_line37.d, fu_id_2245.q || mov output_sat_max_0@[orgvar]_id_1254_line37.sclr, @builtin_zero.q || mov output_sat_max_0@[orgvar]_id_1254_line37.enable, @builtin_one.q || mov output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_14_id_2354.d, din[v=eop]_6_stage_13_id_2351.q || mov din[v=eop]_6_stage_14_id_2354.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_14_id_2354.enable, @builtin_one.q || mov din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].sel, 1 || mov fu_id_2251.a, output_sat_max_0@[orgvar]_id_1254_line37.q || mov fu_id_2251.b, output_sat_max_0@[orgvar]_id_1254_line37.q || mov output_sat_min_0@[orgvar]_id_1256_line38.d, fu_id_2251.q || mov output_sat_min_0@[orgvar]_id_1256_line38.sclr, @builtin_zero.q || mov output_sat_min_0@[orgvar]_id_1256_line38.enable, @builtin_one.q || mov output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].sel, 1 || mov run_on_1_stage_1_id_2306.d, run_on_@[orgvar]_id_1239_line502.q || mov run_on_1_stage_1_id_2306.sclr, @builtin_zero.q || mov run_on_1_stage_1_id_2306.enable, @builtin_one.q || mov run_on_1_stage_1_id_2306_enable_trigger@[mux].data1, @builtin_one.q || set run_on_1_stage_1_id_2306_enable_trigger@[mux].sel, 1 || mov fu_id_2036_line594_11.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2036_line594_11.b, @constant_3[w5].q || mov fu_id_2036_line594_11.sign, @builtin_zero.q || mov fu_id_2036_line594_11.equals, @builtin_zero.q || mov fu_id_2036_line594_11.less, @builtin_one.q || mov fu_id_2036_line594_11.invert, @builtin_zero.q || mov fu_id_2255.a, fu_id_2036_line594_11.q || mov fu_id_2255.b, output_sat_min_0@[orgvar]_id_1256_line38.q || mov fu_id_2255.c, output_@[orgvar]_id_1236_line500.q || mov output_@[orgvar]_id_1236_line500.d, output_@[orgvar]_id_1236_line500_d@[mux].q || mov output_@[orgvar]_id_1236_line500_d@[mux].data1, fu_id_2255.q || set output_@[orgvar]_id_1236_line500_d@[mux].sel, 1 || mov output_@[orgvar]_id_1236_line500.sclr, @builtin_zero.q || mov output_@[orgvar]_id_1236_line500.enable, @builtin_one.q || mov output_@[orgvar]_id_1236_line500_enable_trigger@[mux].data1, @builtin_one.q || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 1 || mov fu_id_2261.a, din[v=eop]_6_stage_14_id_2354.q || mov run_on_@[orgvar]_id_1239_line502.a, run_on_@[orgvar]_id_1239_line502.q || mov run_on_@[orgvar]_id_1239_line502.b, fu_id_2261.q || mov run_on_@[orgvar]_id_1239_line502.enable, @builtin_one.q || mov run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].data1, @builtin_one.q || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 1 || mov run_on_@[orgvar]_id_1239_line502.subNadd, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sclr, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sload, run_on_@[orgvar]_id_1239_line502_sload@[mux].q || mov run_on_@[orgvar]_id_1239_line502_sload@[mux].data0, @builtin_zero.q || set run_on_@[orgvar]_id_1239_line502_sload@[mux].sel, 0 || mov fu_id_2257.a, run_on_1_stage_1_id_2306.q || mov fu_id_2068_line600_5.a, fu_id_2257.q || mov fu_id_2068_line600_5.b, @constant_2[w10].q || mov fu_id_2068_line600_5.sign, @builtin_zero.q || mov fu_id_2068_line600_5.equals, @builtin_zero.q || mov fu_id_2068_line600_5.less, @builtin_one.q || mov fu_id_2068_line600_5.invert, @builtin_zero.q || mov dout.takeb, dout_takeb@[mux].q || mov dout_takeb@[mux].data1, fu_id_2068_line600_5.q || set dout_takeb@[mux].sel, 1 || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 1 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data1, output_@[orgvar]_id_1236_line500.q || set dout_wdata@[mux].sel, 1 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov fu_id_2138_line504_15.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2138_line504_15.b, @constant_3[w5].q || mov fu_id_2138_line504_15.sign, @builtin_zero.q || mov fu_id_2138_line504_15.equals, @builtin_zero.q || mov fu_id_2138_line504_15.less, @builtin_one.q || mov fu_id_2138_line504_15.invert, @builtin_zero.q || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 0 || set sequence_AU[id=35]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 0 || set din[v=eop]_6_stage_9_id_2339_enable_trigger@[mux].sel, 0 || set input_0@[orgvar]_id_1246_line1_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
2a 201c100f  nop || mov din[v=eop]_6_stage_11_id_2345.d, din[v=eop]_6_stage_10_id_2342.q || mov din[v=eop]_6_stage_11_id_2345.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_11_id_2345.enable, @builtin_one.q || mov din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].sel, 1 || mov fu_id_2243.a, input_plus_point_five_0@[orgvar]_id_1248_line4.q || mov no_fraction_0@[orgvar]_id_1250_line5.d, fu_id_2243.q || mov no_fraction_0@[orgvar]_id_1250_line5.sclr, @builtin_zero.q || mov no_fraction_0@[orgvar]_id_1250_line5.enable, @builtin_one.q || mov no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].data1, @builtin_one.q || set no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_12_id_2348.d, din[v=eop]_6_stage_11_id_2345.q || mov din[v=eop]_6_stage_12_id_2348.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_12_id_2348.enable, @builtin_one.q || mov din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].sel, 1 || mov sign_converted_0@[orgvar]_id_1252_line29.d, no_fraction_0@[orgvar]_id_1250_line5.q || mov sign_converted_0@[orgvar]_id_1252_line29.sclr, @builtin_zero.q || mov sign_converted_0@[orgvar]_id_1252_line29.enable, @builtin_one.q || mov sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].data1, @builtin_one.q || set sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_13_id_2351.d, din[v=eop]_6_stage_12_id_2348.q || mov din[v=eop]_6_stage_13_id_2351.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_13_id_2351.enable, @builtin_one.q || mov din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].sel, 1 || mov fu_id_1734_line41_20.a, sign_converted_0@[orgvar]_id_1252_line29.q || mov fu_id_1734_line41_20.b, @constant_255[w64].q || mov fu_id_1734_line41_20.sign, @builtin_one.q || mov fu_id_1734_line41_20.equals, @builtin_one.q || mov fu_id_1734_line41_20.less, @builtin_one.q || mov fu_id_1734_line41_20.invert, @builtin_one.q || mov fu_id_2245.a, fu_id_1734_line41_20.q || mov fu_id_2245.b, sign_converted_0@[orgvar]_id_1252_line29.q || mov output_sat_max_0@[orgvar]_id_1254_line37.d, fu_id_2245.q || mov output_sat_max_0@[orgvar]_id_1254_line37.sclr, @builtin_zero.q || mov output_sat_max_0@[orgvar]_id_1254_line37.enable, @builtin_one.q || mov output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_14_id_2354.d, din[v=eop]_6_stage_13_id_2351.q || mov din[v=eop]_6_stage_14_id_2354.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_14_id_2354.enable, @builtin_one.q || mov din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].sel, 1 || mov fu_id_2251.a, output_sat_max_0@[orgvar]_id_1254_line37.q || mov fu_id_2251.b, output_sat_max_0@[orgvar]_id_1254_line37.q || mov output_sat_min_0@[orgvar]_id_1256_line38.d, fu_id_2251.q || mov output_sat_min_0@[orgvar]_id_1256_line38.sclr, @builtin_zero.q || mov output_sat_min_0@[orgvar]_id_1256_line38.enable, @builtin_one.q || mov output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].sel, 1 || mov run_on_1_stage_1_id_2306.d, run_on_@[orgvar]_id_1239_line502.q || mov run_on_1_stage_1_id_2306.sclr, @builtin_zero.q || mov run_on_1_stage_1_id_2306.enable, @builtin_one.q || mov run_on_1_stage_1_id_2306_enable_trigger@[mux].data1, @builtin_one.q || set run_on_1_stage_1_id_2306_enable_trigger@[mux].sel, 1 || mov fu_id_2036_line594_11.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2036_line594_11.b, @constant_3[w5].q || mov fu_id_2036_line594_11.sign, @builtin_zero.q || mov fu_id_2036_line594_11.equals, @builtin_zero.q || mov fu_id_2036_line594_11.less, @builtin_one.q || mov fu_id_2036_line594_11.invert, @builtin_zero.q || mov fu_id_2255.a, fu_id_2036_line594_11.q || mov fu_id_2255.b, output_sat_min_0@[orgvar]_id_1256_line38.q || mov fu_id_2255.c, output_@[orgvar]_id_1236_line500.q || mov output_@[orgvar]_id_1236_line500.d, output_@[orgvar]_id_1236_line500_d@[mux].q || mov output_@[orgvar]_id_1236_line500_d@[mux].data1, fu_id_2255.q || set output_@[orgvar]_id_1236_line500_d@[mux].sel, 1 || mov output_@[orgvar]_id_1236_line500.sclr, @builtin_zero.q || mov output_@[orgvar]_id_1236_line500.enable, @builtin_one.q || mov output_@[orgvar]_id_1236_line500_enable_trigger@[mux].data1, @builtin_one.q || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 1 || mov fu_id_2261.a, din[v=eop]_6_stage_14_id_2354.q || mov run_on_@[orgvar]_id_1239_line502.a, run_on_@[orgvar]_id_1239_line502.q || mov run_on_@[orgvar]_id_1239_line502.b, fu_id_2261.q || mov run_on_@[orgvar]_id_1239_line502.enable, @builtin_one.q || mov run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].data1, @builtin_one.q || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 1 || mov run_on_@[orgvar]_id_1239_line502.subNadd, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sclr, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sload, run_on_@[orgvar]_id_1239_line502_sload@[mux].q || mov run_on_@[orgvar]_id_1239_line502_sload@[mux].data0, @builtin_zero.q || set run_on_@[orgvar]_id_1239_line502_sload@[mux].sel, 0 || mov fu_id_2257.a, run_on_1_stage_1_id_2306.q || mov fu_id_2068_line600_5.a, fu_id_2257.q || mov fu_id_2068_line600_5.b, @constant_2[w10].q || mov fu_id_2068_line600_5.sign, @builtin_zero.q || mov fu_id_2068_line600_5.equals, @builtin_zero.q || mov fu_id_2068_line600_5.less, @builtin_one.q || mov fu_id_2068_line600_5.invert, @builtin_zero.q || mov dout.takeb, dout_takeb@[mux].q || mov dout_takeb@[mux].data1, fu_id_2068_line600_5.q || set dout_takeb@[mux].sel, 1 || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 1 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data1, output_@[orgvar]_id_1236_line500.q || set dout_wdata@[mux].sel, 1 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov fu_id_2138_line504_15.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2138_line504_15.b, @constant_3[w5].q || mov fu_id_2138_line504_15.sign, @builtin_zero.q || mov fu_id_2138_line504_15.equals, @builtin_zero.q || mov fu_id_2138_line504_15.less, @builtin_one.q || mov fu_id_2138_line504_15.invert, @builtin_zero.q || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 0 || set sequence_AU[id=35]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 0 || set din[v=eop]_6_stage_10_id_2342_enable_trigger@[mux].sel, 0 || set input_plus_point_five_0@[orgvar]_id_1248_line4_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
2b 201c1007  nop || mov din[v=eop]_6_stage_12_id_2348.d, din[v=eop]_6_stage_11_id_2345.q || mov din[v=eop]_6_stage_12_id_2348.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_12_id_2348.enable, @builtin_one.q || mov din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].sel, 1 || mov sign_converted_0@[orgvar]_id_1252_line29.d, no_fraction_0@[orgvar]_id_1250_line5.q || mov sign_converted_0@[orgvar]_id_1252_line29.sclr, @builtin_zero.q || mov sign_converted_0@[orgvar]_id_1252_line29.enable, @builtin_one.q || mov sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].data1, @builtin_one.q || set sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_13_id_2351.d, din[v=eop]_6_stage_12_id_2348.q || mov din[v=eop]_6_stage_13_id_2351.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_13_id_2351.enable, @builtin_one.q || mov din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].sel, 1 || mov fu_id_1734_line41_20.a, sign_converted_0@[orgvar]_id_1252_line29.q || mov fu_id_1734_line41_20.b, @constant_255[w64].q || mov fu_id_1734_line41_20.sign, @builtin_one.q || mov fu_id_1734_line41_20.equals, @builtin_one.q || mov fu_id_1734_line41_20.less, @builtin_one.q || mov fu_id_1734_line41_20.invert, @builtin_one.q || mov fu_id_2245.a, fu_id_1734_line41_20.q || mov fu_id_2245.b, sign_converted_0@[orgvar]_id_1252_line29.q || mov output_sat_max_0@[orgvar]_id_1254_line37.d, fu_id_2245.q || mov output_sat_max_0@[orgvar]_id_1254_line37.sclr, @builtin_zero.q || mov output_sat_max_0@[orgvar]_id_1254_line37.enable, @builtin_one.q || mov output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_14_id_2354.d, din[v=eop]_6_stage_13_id_2351.q || mov din[v=eop]_6_stage_14_id_2354.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_14_id_2354.enable, @builtin_one.q || mov din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].sel, 1 || mov fu_id_2251.a, output_sat_max_0@[orgvar]_id_1254_line37.q || mov fu_id_2251.b, output_sat_max_0@[orgvar]_id_1254_line37.q || mov output_sat_min_0@[orgvar]_id_1256_line38.d, fu_id_2251.q || mov output_sat_min_0@[orgvar]_id_1256_line38.sclr, @builtin_zero.q || mov output_sat_min_0@[orgvar]_id_1256_line38.enable, @builtin_one.q || mov output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].sel, 1 || mov run_on_1_stage_1_id_2306.d, run_on_@[orgvar]_id_1239_line502.q || mov run_on_1_stage_1_id_2306.sclr, @builtin_zero.q || mov run_on_1_stage_1_id_2306.enable, @builtin_one.q || mov run_on_1_stage_1_id_2306_enable_trigger@[mux].data1, @builtin_one.q || set run_on_1_stage_1_id_2306_enable_trigger@[mux].sel, 1 || mov fu_id_2036_line594_11.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2036_line594_11.b, @constant_3[w5].q || mov fu_id_2036_line594_11.sign, @builtin_zero.q || mov fu_id_2036_line594_11.equals, @builtin_zero.q || mov fu_id_2036_line594_11.less, @builtin_one.q || mov fu_id_2036_line594_11.invert, @builtin_zero.q || mov fu_id_2255.a, fu_id_2036_line594_11.q || mov fu_id_2255.b, output_sat_min_0@[orgvar]_id_1256_line38.q || mov fu_id_2255.c, output_@[orgvar]_id_1236_line500.q || mov output_@[orgvar]_id_1236_line500.d, output_@[orgvar]_id_1236_line500_d@[mux].q || mov output_@[orgvar]_id_1236_line500_d@[mux].data1, fu_id_2255.q || set output_@[orgvar]_id_1236_line500_d@[mux].sel, 1 || mov output_@[orgvar]_id_1236_line500.sclr, @builtin_zero.q || mov output_@[orgvar]_id_1236_line500.enable, @builtin_one.q || mov output_@[orgvar]_id_1236_line500_enable_trigger@[mux].data1, @builtin_one.q || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 1 || mov fu_id_2261.a, din[v=eop]_6_stage_14_id_2354.q || mov run_on_@[orgvar]_id_1239_line502.a, run_on_@[orgvar]_id_1239_line502.q || mov run_on_@[orgvar]_id_1239_line502.b, fu_id_2261.q || mov run_on_@[orgvar]_id_1239_line502.enable, @builtin_one.q || mov run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].data1, @builtin_one.q || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 1 || mov run_on_@[orgvar]_id_1239_line502.subNadd, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sclr, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sload, run_on_@[orgvar]_id_1239_line502_sload@[mux].q || mov run_on_@[orgvar]_id_1239_line502_sload@[mux].data0, @builtin_zero.q || set run_on_@[orgvar]_id_1239_line502_sload@[mux].sel, 0 || mov fu_id_2257.a, run_on_1_stage_1_id_2306.q || mov fu_id_2068_line600_5.a, fu_id_2257.q || mov fu_id_2068_line600_5.b, @constant_2[w10].q || mov fu_id_2068_line600_5.sign, @builtin_zero.q || mov fu_id_2068_line600_5.equals, @builtin_zero.q || mov fu_id_2068_line600_5.less, @builtin_one.q || mov fu_id_2068_line600_5.invert, @builtin_zero.q || mov dout.takeb, dout_takeb@[mux].q || mov dout_takeb@[mux].data1, fu_id_2068_line600_5.q || set dout_takeb@[mux].sel, 1 || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 1 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data1, output_@[orgvar]_id_1236_line500.q || set dout_wdata@[mux].sel, 1 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov fu_id_2138_line504_15.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2138_line504_15.b, @constant_3[w5].q || mov fu_id_2138_line504_15.sign, @builtin_zero.q || mov fu_id_2138_line504_15.equals, @builtin_zero.q || mov fu_id_2138_line504_15.less, @builtin_one.q || mov fu_id_2138_line504_15.invert, @builtin_zero.q || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 0 || set sequence_AU[id=35]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 0 || set din[v=eop]_6_stage_11_id_2345_enable_trigger@[mux].sel, 0 || set no_fraction_0@[orgvar]_id_1250_line5_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
2c 201c1003  nop || mov din[v=eop]_6_stage_13_id_2351.d, din[v=eop]_6_stage_12_id_2348.q || mov din[v=eop]_6_stage_13_id_2351.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_13_id_2351.enable, @builtin_one.q || mov din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].sel, 1 || mov fu_id_1734_line41_20.a, sign_converted_0@[orgvar]_id_1252_line29.q || mov fu_id_1734_line41_20.b, @constant_255[w64].q || mov fu_id_1734_line41_20.sign, @builtin_one.q || mov fu_id_1734_line41_20.equals, @builtin_one.q || mov fu_id_1734_line41_20.less, @builtin_one.q || mov fu_id_1734_line41_20.invert, @builtin_one.q || mov fu_id_2245.a, fu_id_1734_line41_20.q || mov fu_id_2245.b, sign_converted_0@[orgvar]_id_1252_line29.q || mov output_sat_max_0@[orgvar]_id_1254_line37.d, fu_id_2245.q || mov output_sat_max_0@[orgvar]_id_1254_line37.sclr, @builtin_zero.q || mov output_sat_max_0@[orgvar]_id_1254_line37.enable, @builtin_one.q || mov output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].sel, 1 || mov din[v=eop]_6_stage_14_id_2354.d, din[v=eop]_6_stage_13_id_2351.q || mov din[v=eop]_6_stage_14_id_2354.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_14_id_2354.enable, @builtin_one.q || mov din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].sel, 1 || mov fu_id_2251.a, output_sat_max_0@[orgvar]_id_1254_line37.q || mov fu_id_2251.b, output_sat_max_0@[orgvar]_id_1254_line37.q || mov output_sat_min_0@[orgvar]_id_1256_line38.d, fu_id_2251.q || mov output_sat_min_0@[orgvar]_id_1256_line38.sclr, @builtin_zero.q || mov output_sat_min_0@[orgvar]_id_1256_line38.enable, @builtin_one.q || mov output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].sel, 1 || mov run_on_1_stage_1_id_2306.d, run_on_@[orgvar]_id_1239_line502.q || mov run_on_1_stage_1_id_2306.sclr, @builtin_zero.q || mov run_on_1_stage_1_id_2306.enable, @builtin_one.q || mov run_on_1_stage_1_id_2306_enable_trigger@[mux].data1, @builtin_one.q || set run_on_1_stage_1_id_2306_enable_trigger@[mux].sel, 1 || mov fu_id_2036_line594_11.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2036_line594_11.b, @constant_3[w5].q || mov fu_id_2036_line594_11.sign, @builtin_zero.q || mov fu_id_2036_line594_11.equals, @builtin_zero.q || mov fu_id_2036_line594_11.less, @builtin_one.q || mov fu_id_2036_line594_11.invert, @builtin_zero.q || mov fu_id_2255.a, fu_id_2036_line594_11.q || mov fu_id_2255.b, output_sat_min_0@[orgvar]_id_1256_line38.q || mov fu_id_2255.c, output_@[orgvar]_id_1236_line500.q || mov output_@[orgvar]_id_1236_line500.d, output_@[orgvar]_id_1236_line500_d@[mux].q || mov output_@[orgvar]_id_1236_line500_d@[mux].data1, fu_id_2255.q || set output_@[orgvar]_id_1236_line500_d@[mux].sel, 1 || mov output_@[orgvar]_id_1236_line500.sclr, @builtin_zero.q || mov output_@[orgvar]_id_1236_line500.enable, @builtin_one.q || mov output_@[orgvar]_id_1236_line500_enable_trigger@[mux].data1, @builtin_one.q || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 1 || mov fu_id_2261.a, din[v=eop]_6_stage_14_id_2354.q || mov run_on_@[orgvar]_id_1239_line502.a, run_on_@[orgvar]_id_1239_line502.q || mov run_on_@[orgvar]_id_1239_line502.b, fu_id_2261.q || mov run_on_@[orgvar]_id_1239_line502.enable, @builtin_one.q || mov run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].data1, @builtin_one.q || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 1 || mov run_on_@[orgvar]_id_1239_line502.subNadd, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sclr, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sload, run_on_@[orgvar]_id_1239_line502_sload@[mux].q || mov run_on_@[orgvar]_id_1239_line502_sload@[mux].data0, @builtin_zero.q || set run_on_@[orgvar]_id_1239_line502_sload@[mux].sel, 0 || mov fu_id_2257.a, run_on_1_stage_1_id_2306.q || mov fu_id_2068_line600_5.a, fu_id_2257.q || mov fu_id_2068_line600_5.b, @constant_2[w10].q || mov fu_id_2068_line600_5.sign, @builtin_zero.q || mov fu_id_2068_line600_5.equals, @builtin_zero.q || mov fu_id_2068_line600_5.less, @builtin_one.q || mov fu_id_2068_line600_5.invert, @builtin_zero.q || mov dout.takeb, dout_takeb@[mux].q || mov dout_takeb@[mux].data1, fu_id_2068_line600_5.q || set dout_takeb@[mux].sel, 1 || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 1 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data1, output_@[orgvar]_id_1236_line500.q || set dout_wdata@[mux].sel, 1 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov fu_id_2138_line504_15.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2138_line504_15.b, @constant_3[w5].q || mov fu_id_2138_line504_15.sign, @builtin_zero.q || mov fu_id_2138_line504_15.equals, @builtin_zero.q || mov fu_id_2138_line504_15.less, @builtin_one.q || mov fu_id_2138_line504_15.invert, @builtin_zero.q || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 0 || set sequence_AU[id=35]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 0 || set din[v=eop]_6_stage_12_id_2348_enable_trigger@[mux].sel, 0 || set sign_converted_0@[orgvar]_id_1252_line29_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
2d 201c1001  nop || mov din[v=eop]_6_stage_14_id_2354.d, din[v=eop]_6_stage_13_id_2351.q || mov din[v=eop]_6_stage_14_id_2354.sclr, @builtin_zero.q || mov din[v=eop]_6_stage_14_id_2354.enable, @builtin_one.q || mov din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].data1, @builtin_one.q || set din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].sel, 1 || mov fu_id_2251.a, output_sat_max_0@[orgvar]_id_1254_line37.q || mov fu_id_2251.b, output_sat_max_0@[orgvar]_id_1254_line37.q || mov output_sat_min_0@[orgvar]_id_1256_line38.d, fu_id_2251.q || mov output_sat_min_0@[orgvar]_id_1256_line38.sclr, @builtin_zero.q || mov output_sat_min_0@[orgvar]_id_1256_line38.enable, @builtin_one.q || mov output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].data1, @builtin_one.q || set output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].sel, 1 || mov run_on_1_stage_1_id_2306.d, run_on_@[orgvar]_id_1239_line502.q || mov run_on_1_stage_1_id_2306.sclr, @builtin_zero.q || mov run_on_1_stage_1_id_2306.enable, @builtin_one.q || mov run_on_1_stage_1_id_2306_enable_trigger@[mux].data1, @builtin_one.q || set run_on_1_stage_1_id_2306_enable_trigger@[mux].sel, 1 || mov fu_id_2036_line594_11.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2036_line594_11.b, @constant_3[w5].q || mov fu_id_2036_line594_11.sign, @builtin_zero.q || mov fu_id_2036_line594_11.equals, @builtin_zero.q || mov fu_id_2036_line594_11.less, @builtin_one.q || mov fu_id_2036_line594_11.invert, @builtin_zero.q || mov fu_id_2255.a, fu_id_2036_line594_11.q || mov fu_id_2255.b, output_sat_min_0@[orgvar]_id_1256_line38.q || mov fu_id_2255.c, output_@[orgvar]_id_1236_line500.q || mov output_@[orgvar]_id_1236_line500.d, output_@[orgvar]_id_1236_line500_d@[mux].q || mov output_@[orgvar]_id_1236_line500_d@[mux].data1, fu_id_2255.q || set output_@[orgvar]_id_1236_line500_d@[mux].sel, 1 || mov output_@[orgvar]_id_1236_line500.sclr, @builtin_zero.q || mov output_@[orgvar]_id_1236_line500.enable, @builtin_one.q || mov output_@[orgvar]_id_1236_line500_enable_trigger@[mux].data1, @builtin_one.q || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 1 || mov fu_id_2261.a, din[v=eop]_6_stage_14_id_2354.q || mov run_on_@[orgvar]_id_1239_line502.a, run_on_@[orgvar]_id_1239_line502.q || mov run_on_@[orgvar]_id_1239_line502.b, fu_id_2261.q || mov run_on_@[orgvar]_id_1239_line502.enable, @builtin_one.q || mov run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].data1, @builtin_one.q || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 1 || mov run_on_@[orgvar]_id_1239_line502.subNadd, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sclr, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sload, run_on_@[orgvar]_id_1239_line502_sload@[mux].q || mov run_on_@[orgvar]_id_1239_line502_sload@[mux].data0, @builtin_zero.q || set run_on_@[orgvar]_id_1239_line502_sload@[mux].sel, 0 || mov fu_id_2257.a, run_on_1_stage_1_id_2306.q || mov fu_id_2068_line600_5.a, fu_id_2257.q || mov fu_id_2068_line600_5.b, @constant_2[w10].q || mov fu_id_2068_line600_5.sign, @builtin_zero.q || mov fu_id_2068_line600_5.equals, @builtin_zero.q || mov fu_id_2068_line600_5.less, @builtin_one.q || mov fu_id_2068_line600_5.invert, @builtin_zero.q || mov dout.takeb, dout_takeb@[mux].q || mov dout_takeb@[mux].data1, fu_id_2068_line600_5.q || set dout_takeb@[mux].sel, 1 || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 1 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data1, output_@[orgvar]_id_1236_line500.q || set dout_wdata@[mux].sel, 1 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov fu_id_2138_line504_15.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2138_line504_15.b, @constant_3[w5].q || mov fu_id_2138_line504_15.sign, @builtin_zero.q || mov fu_id_2138_line504_15.equals, @builtin_zero.q || mov fu_id_2138_line504_15.less, @builtin_one.q || mov fu_id_2138_line504_15.invert, @builtin_zero.q || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 0 || set sequence_AU[id=35]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 0 || set din[v=eop]_6_stage_13_id_2351_enable_trigger@[mux].sel, 0 || set output_sat_max_0@[orgvar]_id_1254_line37_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
2e 201c1000  nop || mov run_on_1_stage_1_id_2306.d, run_on_@[orgvar]_id_1239_line502.q || mov run_on_1_stage_1_id_2306.sclr, @builtin_zero.q || mov run_on_1_stage_1_id_2306.enable, @builtin_one.q || mov run_on_1_stage_1_id_2306_enable_trigger@[mux].data1, @builtin_one.q || set run_on_1_stage_1_id_2306_enable_trigger@[mux].sel, 1 || mov fu_id_2036_line594_11.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2036_line594_11.b, @constant_3[w5].q || mov fu_id_2036_line594_11.sign, @builtin_zero.q || mov fu_id_2036_line594_11.equals, @builtin_zero.q || mov fu_id_2036_line594_11.less, @builtin_one.q || mov fu_id_2036_line594_11.invert, @builtin_zero.q || mov fu_id_2255.a, fu_id_2036_line594_11.q || mov fu_id_2255.b, output_sat_min_0@[orgvar]_id_1256_line38.q || mov fu_id_2255.c, output_@[orgvar]_id_1236_line500.q || mov output_@[orgvar]_id_1236_line500.d, output_@[orgvar]_id_1236_line500_d@[mux].q || mov output_@[orgvar]_id_1236_line500_d@[mux].data1, fu_id_2255.q || set output_@[orgvar]_id_1236_line500_d@[mux].sel, 1 || mov output_@[orgvar]_id_1236_line500.sclr, @builtin_zero.q || mov output_@[orgvar]_id_1236_line500.enable, @builtin_one.q || mov output_@[orgvar]_id_1236_line500_enable_trigger@[mux].data1, @builtin_one.q || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 1 || mov fu_id_2261.a, din[v=eop]_6_stage_14_id_2354.q || mov run_on_@[orgvar]_id_1239_line502.a, run_on_@[orgvar]_id_1239_line502.q || mov run_on_@[orgvar]_id_1239_line502.b, fu_id_2261.q || mov run_on_@[orgvar]_id_1239_line502.enable, @builtin_one.q || mov run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].data1, @builtin_one.q || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 1 || mov run_on_@[orgvar]_id_1239_line502.subNadd, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sclr, @builtin_zero.q || mov run_on_@[orgvar]_id_1239_line502.sload, run_on_@[orgvar]_id_1239_line502_sload@[mux].q || mov run_on_@[orgvar]_id_1239_line502_sload@[mux].data0, @builtin_zero.q || set run_on_@[orgvar]_id_1239_line502_sload@[mux].sel, 0 || mov fu_id_2257.a, run_on_1_stage_1_id_2306.q || mov fu_id_2068_line600_5.a, fu_id_2257.q || mov fu_id_2068_line600_5.b, @constant_2[w10].q || mov fu_id_2068_line600_5.sign, @builtin_zero.q || mov fu_id_2068_line600_5.equals, @builtin_zero.q || mov fu_id_2068_line600_5.less, @builtin_one.q || mov fu_id_2068_line600_5.invert, @builtin_zero.q || mov dout.takeb, dout_takeb@[mux].q || mov dout_takeb@[mux].data1, fu_id_2068_line600_5.q || set dout_takeb@[mux].sel, 1 || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 1 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data1, output_@[orgvar]_id_1236_line500.q || set dout_wdata@[mux].sel, 1 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov fu_id_2138_line504_15.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2138_line504_15.b, @constant_3[w5].q || mov fu_id_2138_line504_15.sign, @builtin_zero.q || mov fu_id_2138_line504_15.equals, @builtin_zero.q || mov fu_id_2138_line504_15.less, @builtin_one.q || mov fu_id_2138_line504_15.invert, @builtin_zero.q || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 0 || set sequence_AU[id=35]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 0 || set din[v=eop]_6_stage_14_id_2354_enable_trigger@[mux].sel, 0 || set output_sat_min_0@[orgvar]_id_1256_line38_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
2f 200c0000  nop || mov fu_id_2257.a, run_on_1_stage_1_id_2306.q || mov fu_id_2068_line600_5.a, fu_id_2257.q || mov fu_id_2068_line600_5.b, @constant_2[w10].q || mov fu_id_2068_line600_5.sign, @builtin_zero.q || mov fu_id_2068_line600_5.equals, @builtin_zero.q || mov fu_id_2068_line600_5.less, @builtin_one.q || mov fu_id_2068_line600_5.invert, @builtin_zero.q || mov dout.takeb, dout_takeb@[mux].q || mov dout_takeb@[mux].data1, fu_id_2068_line600_5.q || set dout_takeb@[mux].sel, 1 || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 1 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data1, output_@[orgvar]_id_1236_line500.q || set dout_wdata@[mux].sel, 1 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov fu_id_2138_line504_15.a, run_on_@[orgvar]_id_1239_line502.q || mov fu_id_2138_line504_15.b, @constant_3[w5].q || mov fu_id_2138_line504_15.sign, @builtin_zero.q || mov fu_id_2138_line504_15.equals, @builtin_zero.q || mov fu_id_2138_line504_15.less, @builtin_one.q || mov fu_id_2138_line504_15.invert, @builtin_zero.q || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=3]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=4]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=6]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=7]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=2]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=0]_enable_trigger@[mux].sel, 0 || set registered_coeff_data_REG[id=22][fuarr=1]_enable_trigger@[mux].sel, 0 || set registered_const_data_REG[id=24][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=1]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=2]_enable_trigger@[mux].sel, 0 || set pix_use_REG[id=31][fuarr=2]_enable_trigger@[mux].sel, 0 || set sequence_AU[id=35]_enable_trigger@[mux].sel, 0 || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 0 || set run_on_@[orgvar]_id_1239_line502_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=0]_enable_trigger@[mux].sel, 0 || set pix_in_REG[id=29][fuarr=1]_enable_trigger@[mux].sel, 0 || set run_on_1_stage_1_id_2306_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
30 29440000  nop || mov dout.takeb, dout_takeb@[mux].q || mov dout_takeb@[mux].data0, @builtin_one.q || set dout_takeb@[mux].sel, 0 || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 1 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data1, output_@[orgvar]_id_1236_line500.q || set dout_wdata@[mux].sel, 1 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 1 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data1, @builtin_one.q || set dout_eop@[mux].sel, 2 || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data2, din.eop || set @pc_usenextpc_trigger@[mux].sel, 4 || set @pc_nextpc[consts].index, 55 || mov @pc.nextpc, @pc_nextpc[consts].q || idle sequence_AU[id=35].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=0].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=1].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=3].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=4].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=6].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=7].enable`trigger || idle registered_const_data_REG[id=24][fuarr=0].enable`trigger || idle registered_const_data_REG[id=24][fuarr=1].enable`trigger || idle registered_const_data_REG[id=24][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=0].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle pix_in_REG[id=29][fuarr=2].enable`trigger || idle pix_use_REG[id=31][fuarr=0].enable`trigger || idle pix_use_REG[id=31][fuarr=1].enable`trigger || idle pix_use_REG[id=31][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle run_on_@[orgvar]_id_1239_line502.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set output_@[orgvar]_id_1236_line500_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0
31 08000000  nop || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 1 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || idle sequence_AU[id=35].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=0].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=1].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=3].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=4].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=6].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=7].enable`trigger || idle registered_const_data_REG[id=24][fuarr=0].enable`trigger || idle registered_const_data_REG[id=24][fuarr=1].enable`trigger || idle registered_const_data_REG[id=24][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=0].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle pix_in_REG[id=29][fuarr=2].enable`trigger || idle pix_use_REG[id=31][fuarr=0].enable`trigger || idle pix_use_REG[id=31][fuarr=1].enable`trigger || idle pix_use_REG[id=31][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle output_@[orgvar]_id_1236_line500.enable`trigger || idle run_on_@[orgvar]_id_1239_line502.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
32 00000000  nop || idle sequence_AU[id=35].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=0].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=1].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=3].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=4].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=6].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=7].enable`trigger || idle registered_const_data_REG[id=24][fuarr=0].enable`trigger || idle registered_const_data_REG[id=24][fuarr=1].enable`trigger || idle registered_const_data_REG[id=24][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=0].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle pix_in_REG[id=29][fuarr=2].enable`trigger || idle pix_use_REG[id=31][fuarr=0].enable`trigger || idle pix_use_REG[id=31][fuarr=1].enable`trigger || idle pix_use_REG[id=31][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle output_@[orgvar]_id_1236_line500.enable`trigger || idle run_on_@[orgvar]_id_1239_line502.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
33 40000000  nop || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 1 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data0, @builtin_zero.q || set din_expecteop@[mux].sel, 0 || idle sequence_AU[id=35].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=0].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=1].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=3].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=4].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=6].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=7].enable`trigger || idle registered_const_data_REG[id=24][fuarr=0].enable`trigger || idle registered_const_data_REG[id=24][fuarr=1].enable`trigger || idle registered_const_data_REG[id=24][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=0].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle pix_in_REG[id=29][fuarr=2].enable`trigger || idle pix_use_REG[id=31][fuarr=0].enable`trigger || idle pix_use_REG[id=31][fuarr=1].enable`trigger || idle pix_use_REG[id=31][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle output_@[orgvar]_id_1236_line500.enable`trigger || idle run_on_@[orgvar]_id_1239_line502.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
34 04600000  nop || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data4, fu_id_2211.q || set @pc_usenextpc_trigger@[mux].sel, 16 || set @pc_nextpc[consts].index, 51 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_2211.a, din.eop || idle sequence_AU[id=35].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=0].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=1].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=3].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=4].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=6].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=7].enable`trigger || idle registered_const_data_REG[id=24][fuarr=0].enable`trigger || idle registered_const_data_REG[id=24][fuarr=1].enable`trigger || idle registered_const_data_REG[id=24][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=0].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle pix_in_REG[id=29][fuarr=2].enable`trigger || idle pix_use_REG[id=31][fuarr=0].enable`trigger || idle pix_use_REG[id=31][fuarr=1].enable`trigger || idle pix_use_REG[id=31][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle output_@[orgvar]_id_1236_line500.enable`trigger || idle run_on_@[orgvar]_id_1239_line502.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0
35 00000000  nop || idle sequence_AU[id=35].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=0].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=1].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=3].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=4].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=6].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=7].enable`trigger || idle registered_const_data_REG[id=24][fuarr=0].enable`trigger || idle registered_const_data_REG[id=24][fuarr=1].enable`trigger || idle registered_const_data_REG[id=24][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=0].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle pix_in_REG[id=29][fuarr=2].enable`trigger || idle pix_use_REG[id=31][fuarr=0].enable`trigger || idle pix_use_REG[id=31][fuarr=1].enable`trigger || idle pix_use_REG[id=31][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle output_@[orgvar]_id_1236_line500.enable`trigger || idle run_on_@[orgvar]_id_1239_line502.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
36 00000000  nop || idle sequence_AU[id=35].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=0].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=1].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=3].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=4].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=6].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=7].enable`trigger || idle registered_const_data_REG[id=24][fuarr=0].enable`trigger || idle registered_const_data_REG[id=24][fuarr=1].enable`trigger || idle registered_const_data_REG[id=24][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=0].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle pix_in_REG[id=29][fuarr=2].enable`trigger || idle pix_use_REG[id=31][fuarr=0].enable`trigger || idle pix_use_REG[id=31][fuarr=1].enable`trigger || idle pix_use_REG[id=31][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle output_@[orgvar]_id_1236_line500.enable`trigger || idle run_on_@[orgvar]_id_1239_line502.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
37 40c00000  nop || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 1 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || mov @pc.usenextpc, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data1, @builtin_one.q || set @pc_usenextpc_trigger@[mux].sel, 2 || set @pc_nextpc[consts].index, 3 || mov @pc.nextpc, @pc_nextpc[consts].q || idle sequence_AU[id=35].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=0].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=1].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=3].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=4].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=6].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=7].enable`trigger || idle registered_const_data_REG[id=24][fuarr=0].enable`trigger || idle registered_const_data_REG[id=24][fuarr=1].enable`trigger || idle registered_const_data_REG[id=24][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=0].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle pix_in_REG[id=29][fuarr=2].enable`trigger || idle pix_use_REG[id=31][fuarr=0].enable`trigger || idle pix_use_REG[id=31][fuarr=1].enable`trigger || idle pix_use_REG[id=31][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle output_@[orgvar]_id_1236_line500.enable`trigger || idle run_on_@[orgvar]_id_1239_line502.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0
38 00000000  nop || idle sequence_AU[id=35].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=0].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=1].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=3].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=4].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=6].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=7].enable`trigger || idle registered_const_data_REG[id=24][fuarr=0].enable`trigger || idle registered_const_data_REG[id=24][fuarr=1].enable`trigger || idle registered_const_data_REG[id=24][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=0].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle pix_in_REG[id=29][fuarr=2].enable`trigger || idle pix_use_REG[id=31][fuarr=0].enable`trigger || idle pix_use_REG[id=31][fuarr=1].enable`trigger || idle pix_use_REG[id=31][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle output_@[orgvar]_id_1236_line500.enable`trigger || idle run_on_@[orgvar]_id_1239_line502.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
39 00000000  nop || idle sequence_AU[id=35].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=0].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=1].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=3].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=4].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=6].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=7].enable`trigger || idle registered_const_data_REG[id=24][fuarr=0].enable`trigger || idle registered_const_data_REG[id=24][fuarr=1].enable`trigger || idle registered_const_data_REG[id=24][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=0].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle pix_in_REG[id=29][fuarr=2].enable`trigger || idle pix_use_REG[id=31][fuarr=0].enable`trigger || idle pix_use_REG[id=31][fuarr=1].enable`trigger || idle pix_use_REG[id=31][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle header_type_0@[orgvar]_id_1234_line397.enable`trigger || idle output_@[orgvar]_id_1236_line500.enable`trigger || idle run_on_@[orgvar]_id_1239_line502.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
3a 01040000  nop || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data2, din.eop || set @pc_usenextpc_trigger@[mux].sel, 4 || set @pc_nextpc[consts].index, 65 || mov @pc.nextpc, @pc_nextpc[consts].q || idle sequence_AU[id=35].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=0].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=1].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=3].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=4].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=6].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=7].enable`trigger || idle registered_const_data_REG[id=24][fuarr=0].enable`trigger || idle registered_const_data_REG[id=24][fuarr=1].enable`trigger || idle registered_const_data_REG[id=24][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=0].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle pix_in_REG[id=29][fuarr=2].enable`trigger || idle pix_use_REG[id=31][fuarr=0].enable`trigger || idle pix_use_REG[id=31][fuarr=1].enable`trigger || idle pix_use_REG[id=31][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle output_@[orgvar]_id_1236_line500.enable`trigger || idle run_on_@[orgvar]_id_1239_line502.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set header_type_0@[orgvar]_id_1234_line397_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0
3b 00000000  nop || idle sequence_AU[id=35].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=0].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=1].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=3].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=4].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=6].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=7].enable`trigger || idle registered_const_data_REG[id=24][fuarr=0].enable`trigger || idle registered_const_data_REG[id=24][fuarr=1].enable`trigger || idle registered_const_data_REG[id=24][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=0].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle pix_in_REG[id=29][fuarr=2].enable`trigger || idle pix_use_REG[id=31][fuarr=0].enable`trigger || idle pix_use_REG[id=31][fuarr=1].enable`trigger || idle pix_use_REG[id=31][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle output_@[orgvar]_id_1236_line500.enable`trigger || idle run_on_@[orgvar]_id_1239_line502.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set header_type_0@[orgvar]_id_1234_line397_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
3c 00000000  nop || idle sequence_AU[id=35].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=0].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=1].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=3].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=4].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=6].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=7].enable`trigger || idle registered_const_data_REG[id=24][fuarr=0].enable`trigger || idle registered_const_data_REG[id=24][fuarr=1].enable`trigger || idle registered_const_data_REG[id=24][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=0].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle pix_in_REG[id=29][fuarr=2].enable`trigger || idle pix_use_REG[id=31][fuarr=0].enable`trigger || idle pix_use_REG[id=31][fuarr=1].enable`trigger || idle pix_use_REG[id=31][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle output_@[orgvar]_id_1236_line500.enable`trigger || idle run_on_@[orgvar]_id_1239_line502.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set header_type_0@[orgvar]_id_1234_line397_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
3d 40400000  nop || mov din.takeb, @builtin_one.q || mov din_takeb_trigger@[mux].data1, @builtin_one.q || set din_takeb_trigger@[mux].sel, 1 || mov din.expecteop, din_expecteop@[mux].q || mov din_expecteop@[mux].data1, @builtin_one.q || set din_expecteop@[mux].sel, 1 || idle sequence_AU[id=35].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=0].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=1].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=3].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=4].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=6].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=7].enable`trigger || idle registered_const_data_REG[id=24][fuarr=0].enable`trigger || idle registered_const_data_REG[id=24][fuarr=1].enable`trigger || idle registered_const_data_REG[id=24][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=0].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle pix_in_REG[id=29][fuarr=2].enable`trigger || idle pix_use_REG[id=31][fuarr=0].enable`trigger || idle pix_use_REG[id=31][fuarr=1].enable`trigger || idle pix_use_REG[id=31][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle output_@[orgvar]_id_1236_line500.enable`trigger || idle run_on_@[orgvar]_id_1239_line502.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set header_type_0@[orgvar]_id_1234_line397_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
3e 04200000  nop || mov just_read_non_img_0@[orgvar]_id_1232_line383.d, din.rdata || mov just_read_non_img_0@[orgvar]_id_1232_line383.sclr, @builtin_zero.q || mov just_read_non_img_0@[orgvar]_id_1232_line383.enable, @builtin_one.q || mov just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].data1, @builtin_one.q || set just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].sel, 1 || cmov @pc.usenextpc, @builtin_one.q, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data4, fu_id_2211.q || set @pc_usenextpc_trigger@[mux].sel, 16 || set @pc_nextpc[consts].index, 61 || mov @pc.nextpc, @pc_nextpc[consts].q || mov fu_id_2211.a, din.eop || idle sequence_AU[id=35].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=0].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=1].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=3].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=4].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=6].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=7].enable`trigger || idle registered_const_data_REG[id=24][fuarr=0].enable`trigger || idle registered_const_data_REG[id=24][fuarr=1].enable`trigger || idle registered_const_data_REG[id=24][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=0].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle pix_in_REG[id=29][fuarr=2].enable`trigger || idle pix_use_REG[id=31][fuarr=0].enable`trigger || idle pix_use_REG[id=31][fuarr=1].enable`trigger || idle pix_use_REG[id=31][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle output_@[orgvar]_id_1236_line500.enable`trigger || idle run_on_@[orgvar]_id_1239_line502.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set header_type_0@[orgvar]_id_1234_line397_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0
3f 28020000  nop || mov fu_id_2197.a, just_read_non_img_0@[orgvar]_id_1232_line383.q || mov dout.takeb, dout_takeb@[mux].q || mov dout_takeb@[mux].data0, @builtin_one.q || set dout_takeb@[mux].sel, 0 || mov dout_takeb_trigger@[mux].data1, @builtin_one.q || set dout_takeb_trigger@[mux].sel, 1 || mov dout.wdata, dout_wdata@[mux].q || mov dout_wdata@[mux].data0, fu_id_2197.q || set dout_wdata@[mux].sel, 0 || mov dout_wdata_trigger@[mux].data1, @builtin_one.q || set dout_wdata_trigger@[mux].sel, 1 || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 1 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data2, din.eop || set dout_eop@[mux].sel, 4 || idle sequence_AU[id=35].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=0].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=1].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=3].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=4].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=6].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=7].enable`trigger || idle registered_const_data_REG[id=24][fuarr=0].enable`trigger || idle registered_const_data_REG[id=24][fuarr=1].enable`trigger || idle registered_const_data_REG[id=24][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=0].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle pix_in_REG[id=29][fuarr=2].enable`trigger || idle pix_use_REG[id=31][fuarr=0].enable`trigger || idle pix_use_REG[id=31][fuarr=1].enable`trigger || idle pix_use_REG[id=31][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle output_@[orgvar]_id_1236_line500.enable`trigger || idle run_on_@[orgvar]_id_1239_line502.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set just_read_non_img_0@[orgvar]_id_1232_line383_enable_trigger@[mux].sel, 0 || set header_type_0@[orgvar]_id_1234_line397_enable_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
40 00000000  nop || idle sequence_AU[id=35].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=0].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=1].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=3].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=4].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=6].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=7].enable`trigger || idle registered_const_data_REG[id=24][fuarr=0].enable`trigger || idle registered_const_data_REG[id=24][fuarr=1].enable`trigger || idle registered_const_data_REG[id=24][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=0].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle pix_in_REG[id=29][fuarr=2].enable`trigger || idle pix_use_REG[id=31][fuarr=0].enable`trigger || idle pix_use_REG[id=31][fuarr=1].enable`trigger || idle pix_use_REG[id=31][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle output_@[orgvar]_id_1236_line500.enable`trigger || idle run_on_@[orgvar]_id_1239_line502.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set header_type_0@[orgvar]_id_1234_line397_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
41 08800000  nop || mov dout.seteop, @builtin_one.q || mov dout_seteop_trigger@[mux].data1, @builtin_one.q || set dout_seteop_trigger@[mux].sel, 1 || mov dout.eop, dout_eop@[mux].q || mov dout_eop@[mux].data0, @builtin_zero.q || set dout_eop@[mux].sel, 0 || mov @pc.usenextpc, @builtin_one.q || mov @pc_usenextpc_trigger@[mux].data1, @builtin_one.q || set @pc_usenextpc_trigger@[mux].sel, 2 || set @pc_nextpc[consts].index, 9 || mov @pc.nextpc, @pc_nextpc[consts].q || idle sequence_AU[id=35].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=0].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=1].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=3].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=4].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=6].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=7].enable`trigger || idle registered_const_data_REG[id=24][fuarr=0].enable`trigger || idle registered_const_data_REG[id=24][fuarr=1].enable`trigger || idle registered_const_data_REG[id=24][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=0].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle pix_in_REG[id=29][fuarr=2].enable`trigger || idle pix_use_REG[id=31][fuarr=0].enable`trigger || idle pix_use_REG[id=31][fuarr=1].enable`trigger || idle pix_use_REG[id=31][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle output_@[orgvar]_id_1236_line500.enable`trigger || idle run_on_@[orgvar]_id_1239_line502.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set header_type_0@[orgvar]_id_1234_line397_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0
42 00000000  nop || idle sequence_AU[id=35].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=0].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=1].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=3].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=4].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=6].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=7].enable`trigger || idle registered_const_data_REG[id=24][fuarr=0].enable`trigger || idle registered_const_data_REG[id=24][fuarr=1].enable`trigger || idle registered_const_data_REG[id=24][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=0].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle pix_in_REG[id=29][fuarr=2].enable`trigger || idle pix_use_REG[id=31][fuarr=0].enable`trigger || idle pix_use_REG[id=31][fuarr=1].enable`trigger || idle pix_use_REG[id=31][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle output_@[orgvar]_id_1236_line500.enable`trigger || idle run_on_@[orgvar]_id_1239_line502.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set header_type_0@[orgvar]_id_1234_line397_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
43 00000000  nop || idle sequence_AU[id=35].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=0].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=1].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=2].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=3].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=4].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=6].enable`trigger || idle registered_coeff_data_REG[id=22][fuarr=7].enable`trigger || idle registered_const_data_REG[id=24][fuarr=0].enable`trigger || idle registered_const_data_REG[id=24][fuarr=1].enable`trigger || idle registered_const_data_REG[id=24][fuarr=2].enable`trigger || idle pix_in_REG[id=29][fuarr=0].enable`trigger || idle pix_in_REG[id=29][fuarr=1].enable`trigger || idle pix_in_REG[id=29][fuarr=2].enable`trigger || idle pix_use_REG[id=31][fuarr=0].enable`trigger || idle pix_use_REG[id=31][fuarr=1].enable`trigger || idle pix_use_REG[id=31][fuarr=2].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=0].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=1].enable`trigger || idle coeff_intermediates_AUS[id=33][fuarr=2].enable`trigger || idle multipliers[id=42][fuarr=0].a`trigger || idle multipliers[id=42][fuarr=1].a`trigger || idle multipliers[id=42][fuarr=2].a`trigger || idle just_read_non_img_0@[orgvar]_id_1232_line383.enable`trigger || idle output_@[orgvar]_id_1236_line500.enable`trigger || idle run_on_@[orgvar]_id_1239_line502.enable`trigger || idle sequence_d_0@[orgvar]_id_1242_line422.enable`trigger || idle input_0@[orgvar]_id_1246_line1.enable`trigger || idle input_plus_point_five_0@[orgvar]_id_1248_line4.enable`trigger || idle no_fraction_0@[orgvar]_id_1250_line5.enable`trigger || idle sign_converted_0@[orgvar]_id_1252_line29.enable`trigger || idle output_sat_max_0@[orgvar]_id_1254_line37.enable`trigger || idle output_sat_min_0@[orgvar]_id_1256_line38.enable`trigger || idle run_on_1_stage_1_id_2306.enable`trigger || idle sequence_2_stage_1_id_2309.enable`trigger || idle sequence_d_0_stage_1_id_2312.enable`trigger || idle din[v=eop]_6_stage_1_id_2315.enable`trigger || idle din[v=eop]_6_stage_2_id_2318.enable`trigger || idle din[v=eop]_6_stage_3_id_2321.enable`trigger || idle din[v=eop]_6_stage_4_id_2324.enable`trigger || idle din[v=eop]_6_stage_5_id_2327.enable`trigger || idle din[v=eop]_6_stage_6_id_2330.enable`trigger || idle din[v=eop]_6_stage_7_id_2333.enable`trigger || idle din[v=eop]_6_stage_8_id_2336.enable`trigger || idle din[v=eop]_6_stage_9_id_2339.enable`trigger || idle din[v=eop]_6_stage_10_id_2342.enable`trigger || idle din[v=eop]_6_stage_11_id_2345.enable`trigger || idle din[v=eop]_6_stage_12_id_2348.enable`trigger || idle din[v=eop]_6_stage_13_id_2351.enable`trigger || idle din[v=eop]_6_stage_14_id_2354.enable`trigger || set din_takeb_trigger@[mux].sel, 0 || set header_type_0@[orgvar]_id_1234_line397_enable_trigger@[mux].sel, 0 || set dout_takeb_trigger@[mux].sel, 0 || set dout_wdata_trigger@[mux].sel, 0 || set @pc_hold_trigger@[mux].sel, 0 || set dout_seteop_trigger@[mux].sel, 0 || set @pc_usenextpc_trigger@[mux].sel, 0
:00000001ff
