[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2712896 heartbeat IPC: 3.686 cumulative IPC: 3.686 (Simulation time: 00 hr 00 min 15 sec)
Warmup finished CPU 0 instructions: 10000002 cycles: 2712896 cumulative IPC: 3.686 (Simulation time: 00 hr 00 min 15 sec)
Warmup complete CPU 0 instructions: 10000002 cycles: 2712896 cumulative IPC: 3.686 (Simulation time: 00 hr 00 min 15 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 11042187 heartbeat IPC: 1.201 cumulative IPC: 1.201 (Simulation time: 00 hr 00 min 45 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 19417447 heartbeat IPC: 1.194 cumulative IPC: 1.197 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 27805919 heartbeat IPC: 1.192 cumulative IPC: 1.196 (Simulation time: 00 hr 01 min 47 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 35990949 heartbeat IPC: 1.222 cumulative IPC: 1.202 (Simulation time: 00 hr 02 min 17 sec)
Simulation finished CPU 0 instructions: 50000004 cycles: 41441304 cumulative IPC: 1.207 (Simulation time: 00 hr 02 min 47 sec)
Simulation complete CPU 0 instructions: 50000004 cycles: 41441304 cumulative IPC: 1.207 (Simulation time: 00 hr 02 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 628.pop2_s-17B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.207 instructions: 50000004 cycles: 41441304
CPU 0 Branch Prediction Accuracy: 96.69% MPKI: 3.79 Average ROB Occupancy at Mispredict: 97.83
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.05126
BRANCH_INDIRECT: 0.00164
BRANCH_CONDITIONAL: 3.737
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:      44017 HIT:      41552 MISS:       2465 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      44017 HIT:      41552 MISS:       2465 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 459 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1493430 HIT:     304025 MISS:    1189405 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     811976 HIT:     125605 MISS:     686371 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     273730 HIT:      34030 MISS:     239700 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     404591 HIT:     144329 MISS:     260262 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3133 HIT:         61 MISS:       3072 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.08 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3884522 HIT:    3773624 MISS:     110898 MSHR_MERGE:      51769
cpu0->cpu0_L1I LOAD         ACCESS:    3884522 HIT:    3773624 MISS:     110898 MSHR_MERGE:      51769
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 23.16 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13022353 HIT:   10461887 MISS:    2560466 MSHR_MERGE:    1530754
cpu0->cpu0_L1D LOAD         ACCESS:    9231587 HIT:    7674428 MISS:    1557159 MSHR_MERGE:     804311
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    3787393 HIT:    2787294 MISS:    1000099 MSHR_MERGE:     726368
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3373 HIT:        165 MISS:       3208 MSHR_MERGE:         75
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 49.84 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3173289 HIT:    3167035 MISS:       6254 MSHR_MERGE:       3775
cpu0->cpu0_ITLB LOAD         ACCESS:    3173289 HIT:    3167035 MISS:       6254 MSHR_MERGE:       3775
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12527642 HIT:   12456197 MISS:      71445 MSHR_MERGE:      29907
cpu0->cpu0_DTLB LOAD         ACCESS:   12527642 HIT:   12456197 MISS:      71445 MSHR_MERGE:      29907
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 32.3 cycles
cpu0->LLC TOTAL        ACCESS:    1306312 HIT:    1154817 MISS:     151495 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     686371 HIT:     547756 MISS:     138615 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     239700 HIT:     228879 MISS:      10821 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     377169 HIT:     376981 MISS:        188 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3072 HIT:       1201 MISS:       1871 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 191 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4058
  ROW_BUFFER_MISS:     147249
  AVG DBUS CONGESTED CYCLE: 15.26
Channel 0 WQ ROW_BUFFER_HIT:      11141
  ROW_BUFFER_MISS:      31536
  FULL:          0
Channel 0 REFRESHES ISSUED:       3453
