{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1480638792194 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MSP430x2xx 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"MSP430x2xx\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1480638792286 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480638792365 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480638792365 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1480638793032 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1480638793059 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1480638793286 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1480638809376 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Clk~inputCLKENA0 4487 global CLKCTRL_G6 " "Clk~inputCLKENA0 with 4487 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1480638809810 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1480638809810 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480638809811 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1480638809884 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480638809906 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480638809953 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1480638810001 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1480638810002 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1480638810026 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1480638810038 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1480638810062 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1480638810062 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480638810418 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "67 " "TimeQuest Timing Analyzer is analyzing 67 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1480638823547 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MSP430x2xx.sdc " "Synopsys Design Constraints File file not found: 'MSP430x2xx.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1480638823564 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1480638823565 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux7~0\|dataa " "Node \"MSP430x2xx\|inst15\|Mux7~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823653 ""} { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux7~0\|combout " "Node \"MSP430x2xx\|inst15\|Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823653 ""}  } { { "seven_seg.v" "" { Text "C:/Computer_Architecture/Ramses/seven_seg.v" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480638823653 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux8~0\|dataa " "Node \"MSP430x2xx\|inst15\|Mux8~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823653 ""} { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux8~0\|combout " "Node \"MSP430x2xx\|inst15\|Mux8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823653 ""}  } { { "seven_seg.v" "" { Text "C:/Computer_Architecture/Ramses/seven_seg.v" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480638823653 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux9~0\|dataa " "Node \"MSP430x2xx\|inst15\|Mux9~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823654 ""} { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux9~0\|combout " "Node \"MSP430x2xx\|inst15\|Mux9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823654 ""}  } { { "seven_seg.v" "" { Text "C:/Computer_Architecture/Ramses/seven_seg.v" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480638823654 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux10~0\|dataa " "Node \"MSP430x2xx\|inst15\|Mux10~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823654 ""} { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux10~0\|combout " "Node \"MSP430x2xx\|inst15\|Mux10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823654 ""}  } { { "seven_seg.v" "" { Text "C:/Computer_Architecture/Ramses/seven_seg.v" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480638823654 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux11~0\|dataa " "Node \"MSP430x2xx\|inst15\|Mux11~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823654 ""} { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux11~0\|combout " "Node \"MSP430x2xx\|inst15\|Mux11~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823654 ""}  } { { "seven_seg.v" "" { Text "C:/Computer_Architecture/Ramses/seven_seg.v" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480638823654 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux12~0\|dataa " "Node \"MSP430x2xx\|inst15\|Mux12~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823654 ""} { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux12~0\|combout " "Node \"MSP430x2xx\|inst15\|Mux12~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823654 ""}  } { { "seven_seg.v" "" { Text "C:/Computer_Architecture/Ramses/seven_seg.v" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480638823654 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux13~0\|dataa " "Node \"MSP430x2xx\|inst15\|Mux13~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823654 ""} { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux13~0\|combout " "Node \"MSP430x2xx\|inst15\|Mux13~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823654 ""}  } { { "seven_seg.v" "" { Text "C:/Computer_Architecture/Ramses/seven_seg.v" 35 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480638823654 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux0~0\|dataa " "Node \"MSP430x2xx\|inst15\|Mux0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823654 ""} { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux0~0\|combout " "Node \"MSP430x2xx\|inst15\|Mux0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823654 ""}  } { { "seven_seg.v" "" { Text "C:/Computer_Architecture/Ramses/seven_seg.v" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480638823654 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux1~0\|dataa " "Node \"MSP430x2xx\|inst15\|Mux1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823654 ""} { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux1~0\|combout " "Node \"MSP430x2xx\|inst15\|Mux1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823654 ""}  } { { "seven_seg.v" "" { Text "C:/Computer_Architecture/Ramses/seven_seg.v" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480638823654 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux2~0\|dataa " "Node \"MSP430x2xx\|inst15\|Mux2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823655 ""} { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux2~0\|combout " "Node \"MSP430x2xx\|inst15\|Mux2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823655 ""}  } { { "seven_seg.v" "" { Text "C:/Computer_Architecture/Ramses/seven_seg.v" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480638823655 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux3~0\|dataa " "Node \"MSP430x2xx\|inst15\|Mux3~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823655 ""} { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux3~0\|combout " "Node \"MSP430x2xx\|inst15\|Mux3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823655 ""}  } { { "seven_seg.v" "" { Text "C:/Computer_Architecture/Ramses/seven_seg.v" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480638823655 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux4~0\|dataa " "Node \"MSP430x2xx\|inst15\|Mux4~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823655 ""} { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux4~0\|combout " "Node \"MSP430x2xx\|inst15\|Mux4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823655 ""}  } { { "seven_seg.v" "" { Text "C:/Computer_Architecture/Ramses/seven_seg.v" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480638823655 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux5~0\|dataa " "Node \"MSP430x2xx\|inst15\|Mux5~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823655 ""} { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux5~0\|combout " "Node \"MSP430x2xx\|inst15\|Mux5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823655 ""}  } { { "seven_seg.v" "" { Text "C:/Computer_Architecture/Ramses/seven_seg.v" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480638823655 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux6~0\|dataa " "Node \"MSP430x2xx\|inst15\|Mux6~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823656 ""} { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux6~0\|combout " "Node \"MSP430x2xx\|inst15\|Mux6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823656 ""}  } { { "seven_seg.v" "" { Text "C:/Computer_Architecture/Ramses/seven_seg.v" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480638823656 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux21~0\|dataa " "Node \"MSP430x2xx\|inst15\|Mux21~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823657 ""} { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux21~0\|combout " "Node \"MSP430x2xx\|inst15\|Mux21~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823657 ""}  } { { "seven_seg.v" "" { Text "C:/Computer_Architecture/Ramses/seven_seg.v" 59 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480638823657 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux22~0\|dataa " "Node \"MSP430x2xx\|inst15\|Mux22~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823657 ""} { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux22~0\|combout " "Node \"MSP430x2xx\|inst15\|Mux22~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823657 ""}  } { { "seven_seg.v" "" { Text "C:/Computer_Architecture/Ramses/seven_seg.v" 59 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480638823657 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux23~0\|dataa " "Node \"MSP430x2xx\|inst15\|Mux23~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823657 ""} { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux23~0\|combout " "Node \"MSP430x2xx\|inst15\|Mux23~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823657 ""}  } { { "seven_seg.v" "" { Text "C:/Computer_Architecture/Ramses/seven_seg.v" 59 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480638823657 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux24~0\|dataa " "Node \"MSP430x2xx\|inst15\|Mux24~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823658 ""} { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux24~0\|combout " "Node \"MSP430x2xx\|inst15\|Mux24~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823658 ""}  } { { "seven_seg.v" "" { Text "C:/Computer_Architecture/Ramses/seven_seg.v" 59 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480638823658 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux25~0\|dataa " "Node \"MSP430x2xx\|inst15\|Mux25~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823658 ""} { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux25~0\|combout " "Node \"MSP430x2xx\|inst15\|Mux25~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823658 ""}  } { { "seven_seg.v" "" { Text "C:/Computer_Architecture/Ramses/seven_seg.v" 59 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480638823658 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux26~0\|dataa " "Node \"MSP430x2xx\|inst15\|Mux26~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823658 ""} { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux26~0\|combout " "Node \"MSP430x2xx\|inst15\|Mux26~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823658 ""}  } { { "seven_seg.v" "" { Text "C:/Computer_Architecture/Ramses/seven_seg.v" 59 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480638823658 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux27~0\|dataa " "Node \"MSP430x2xx\|inst15\|Mux27~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823658 ""} { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux27~0\|combout " "Node \"MSP430x2xx\|inst15\|Mux27~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823658 ""}  } { { "seven_seg.v" "" { Text "C:/Computer_Architecture/Ramses/seven_seg.v" 59 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480638823658 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux14~0\|dataa " "Node \"MSP430x2xx\|inst15\|Mux14~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823658 ""} { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux14~0\|combout " "Node \"MSP430x2xx\|inst15\|Mux14~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823658 ""}  } { { "seven_seg.v" "" { Text "C:/Computer_Architecture/Ramses/seven_seg.v" 47 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480638823658 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux15~0\|dataa " "Node \"MSP430x2xx\|inst15\|Mux15~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823658 ""} { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux15~0\|combout " "Node \"MSP430x2xx\|inst15\|Mux15~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823658 ""}  } { { "seven_seg.v" "" { Text "C:/Computer_Architecture/Ramses/seven_seg.v" 47 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480638823658 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux16~0\|dataa " "Node \"MSP430x2xx\|inst15\|Mux16~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823658 ""} { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux16~0\|combout " "Node \"MSP430x2xx\|inst15\|Mux16~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823658 ""}  } { { "seven_seg.v" "" { Text "C:/Computer_Architecture/Ramses/seven_seg.v" 47 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480638823658 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux17~0\|dataa " "Node \"MSP430x2xx\|inst15\|Mux17~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823659 ""} { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux17~0\|combout " "Node \"MSP430x2xx\|inst15\|Mux17~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823659 ""}  } { { "seven_seg.v" "" { Text "C:/Computer_Architecture/Ramses/seven_seg.v" 47 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480638823659 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux18~0\|dataa " "Node \"MSP430x2xx\|inst15\|Mux18~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823659 ""} { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux18~0\|combout " "Node \"MSP430x2xx\|inst15\|Mux18~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823659 ""}  } { { "seven_seg.v" "" { Text "C:/Computer_Architecture/Ramses/seven_seg.v" 47 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480638823659 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux19~0\|dataa " "Node \"MSP430x2xx\|inst15\|Mux19~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823659 ""} { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux19~0\|combout " "Node \"MSP430x2xx\|inst15\|Mux19~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823659 ""}  } { { "seven_seg.v" "" { Text "C:/Computer_Architecture/Ramses/seven_seg.v" 47 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480638823659 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux20~0\|dataa " "Node \"MSP430x2xx\|inst15\|Mux20~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823659 ""} { "Warning" "WSTA_SCC_NODE" "MSP430x2xx\|inst15\|Mux20~0\|combout " "Node \"MSP430x2xx\|inst15\|Mux20~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480638823659 ""}  } { { "seven_seg.v" "" { Text "C:/Computer_Architecture/Ramses/seven_seg.v" 47 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1480638823659 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MSP430x2xx\|inst\|Selector1~1  from: datac  to: combout " "Cell: MSP430x2xx\|inst\|Selector1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1480638823701 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1480638823701 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1480638823818 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1480638823821 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1480638823825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1480638824128 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1480638825963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:02:07 " "Fitter placement preparation operations ending: elapsed time is 00:02:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480638951364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1480639063119 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1480639164723 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:03:33 " "Fitter placement operations ending: elapsed time is 00:03:33" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480639164724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1480639169562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+03 ns 2.2% " "4e+03 ns of routing delay (approximately 2.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1480639213598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "52 X45_Y11 X55_Y22 " "Router estimated peak interconnect usage is 52% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22" {  } { { "loc" "" { Generic "C:/Computer_Architecture/Ramses/" { { 1 { 0 "Router estimated peak interconnect usage is 52% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22"} { { 12 { 0 ""} 45 11 11 12 }  }