m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_41/simulation/modelsim
vex4_41
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1586362202
!i10b 1
!s100 eXoCkbceL@f92J64>7aYY1
IZGcQ8:E4AV;=_k3M1WSRZ2
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 ex4_41_sv_unit
S1
R0
w1586362102
8D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_41/ex4_41.sv
FD:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_41/ex4_41.sv
L0 2
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1586362202.000000
!s107 D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_41/ex4_41.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_41|D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_41/ex4_41.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work +incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_41
Z8 tCvgOpt 0
vex4_41_tb
R1
R2
!i10b 1
!s100 X>G7GjBn02=E]bMb8:BQS3
I3S1`]:]Hz^U>MMIcz7Y<D1
R3
!s105 ex4_41_tb_sv_unit
S1
R0
w1586362103
8D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_41/ex4_41_tb.sv
FD:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_41/ex4_41_tb.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_41/ex4_41_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_41|D:/Git/Digital_Design_and_Computer_Architecture/HDL/ex4_41/ex4_41_tb.sv|
!i113 1
R6
R7
R8
