{"cursor":"9680","size":15,"audio":[],"currentlang":"en","article":"\n\n'Column Address Strobe (CAS) [[RAM latency|latency]]', or 'CL', is the delay\ntime between the moment a memory controller tells the memory module to access a\nparticular memory column on a RAM module, and the moment the data from the given\narray location is available on the module's output pins. In general, the lower\nthe CAS latency, the better.\n\nIn asynchronous DRAM, the interval is specified in nanoseconds. In synchronous\nDRAM, the interval is specified in clock cycles. Because the latency is\ndependent upon a number of clock ticks instead of an arbitrary time, the actual\ntime for an SDRAM module to respond to a CAS event might vary between uses of\nthe same module if the clock rate differs.\n","linknr":127,"url":"CAS_latency","recorded":1374767509,"links":["/w/index.php?title=CAS_latency&action=edit","/w/index.php?title=CAS_latency&action=edit","//bits.wikimedia.org/favicon/wikipedia.ico","/w/opensearch_desc.php","//en.wikipedia.org/w/api.php?action=rsd","//creativecommons.org/licenses/by-sa/3.0/","/w/index.php?title=Special:RecentChanges&feed=atom","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=ext.gadget.DRN-wizard%2CReferenceTooltips%2Ccharinsert%2Cteahouse%7Cext.rtlcite%2Cwikihiero%7Cext.uls.nojs%7Cmediawiki.legacy.commonPrint%2Cshared%7Cmw.PopUpMediaTransform%7Cskins.vector&only=styles&skin=vector&*","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=site&only=styles&skin=vector&*","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=startup&only=scripts&skin=vector&*","//bits.wikimedia.org/geoiplookup","//meta.wikimedia.org","#mw-navigation","#p-search","//upload.wikimedia.org/wikipedia/commons/thumb/a/a4/Text_document_with_red_question_mark.svg/40px-Text_document_with_red_question_mark.svg.png","/wiki/Wikipedia:Citing_sources","/wiki/Wikipedia:External_links","/wiki/Wikipedia:Citing_sources#Inline_citations","/wiki/Wikipedia:WikiProject_Fact_and_Reference_Check","/wiki/RAM_latency","/wiki/Memory_controller","/wiki/RAM#Memory_hierarchy","/wiki/Random_access_memory","/wiki/Dynamic_random_access_memory","/wiki/SDRAM","/wiki/SDRAM","#RAM_operation_background","#Effect_on_memory_access_speed","#Memory_timing_examples","#See_also","#External_links","/w/index.php?title=CAS_latency&action=edit&section=1","/wiki/DRAM#Operation_principle","/wiki/MOSFET","/wiki/Gibibyte","/wiki/SDRAM","/wiki/Gibibit","/wiki/Mebibyte","/wiki/Mebibit","/w/index.php?title=CAS_latency&action=edit&section=2","/wiki/SDRAM","/wiki/SDRAM","/wiki/Pipeline_(computing)","/wiki/Bandwidth_(computing)","/wiki/Pipeline_stall","/wiki/Spatial_locality","/wiki/DRAM","/wiki/Underclocking","/wiki/Double_data_rate","/wiki/RAM","/wiki/DDR_SDRAM","/wiki/Cache_line","/wiki/Megatransfer","/w/index.php?title=CAS_latency&action=edit&section=3","/wiki/SDRAM","/wiki/DDR_SDRAM","/wiki/DDR2_SDRAM","/wiki/DDR3_SDRAM","/w/index.php?title=CAS_latency&action=edit&section=4","/wiki/SDRAM_latency","/wiki/Memory_timings","/w/index.php?title=CAS_latency&action=edit&section=5","http://www.pcstats.com/articleview.cfm?articleID=873","http://www.tomshardware.com/reviews/ups-downs,743-3.html","http://www.tomshardware.com/2006/03/31/tight_timings_vs_high_clock_frequencies/","http://www.hardwaresecrets.com/article/Understanding-RAM-Timings/26","http://www.anandtech.com/show/3851/everything-you-always-wanted-to-know-about-sdram-memory-but-were-afraid-to-ask","http://en.wikipedia.org/w/index.php?title=CAS_latency&oldid=562567144","/wiki/Help:Categories","/wiki/Category:Computer_memory","/wiki/Category:Articles_lacking_in-text_citations_from_November_2009","/wiki/Category:All_articles_lacking_in-text_citations","/w/index.php?title=Special:UserLogin&returnto=CAS+latency&type=signup","/w/index.php?title=Special:UserLogin&returnto=CAS+latency","/wiki/CAS_latency","/wiki/Talk:CAS_latency","#","/wiki/CAS_latency","/w/index.php?title=CAS_latency&action=edit","/w/index.php?title=CAS_latency&action=history","#","/w/index.php","//bits.wikimedia.org/static-1.22wmf9/skins/vector/images/search-ltr.png?303-4","/wiki/Main_Page","/wiki/Main_Page","/wiki/Portal:Contents","/wiki/Portal:Featured_content","/wiki/Portal:Current_events","/wiki/Special:Random","//donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&utm_medium=sidebar&utm_campaign=C13_en.wikipedia.org&uselang=en","/wiki/Help:Contents","/wiki/Wikipedia:About","/wiki/Wikipedia:Community_portal","/wiki/Special:RecentChanges","//en.wikipedia.org/wiki/Wikipedia:Contact_us","/wiki/Special:WhatLinksHere/CAS_latency","/wiki/Special:RecentChangesLinked/CAS_latency","/wiki/Wikipedia:File_Upload_Wizard","/wiki/Special:SpecialPages","/w/index.php?title=CAS_latency&oldid=562567144","/w/index.php?title=CAS_latency&action=info","//www.wikidata.org/wiki/Q1112878","/w/index.php?title=Special:Cite&page=CAS_latency&id=562567144","/w/index.php?title=Special:Book&bookcmd=book_creator&referer=CAS+latency","/w/index.php?title=Special:Book&bookcmd=render_article&arttitle=CAS+latency&oldid=562567144&writer=rl","/w/index.php?title=CAS_latency&printable=yes","//de.wikipedia.org/wiki/Column_Address_Strobe_Latency","//es.wikipedia.org/wiki/Latencia_CAS","//fr.wikipedia.org/wiki/Column_Address_Strobe","//pl.wikipedia.org/wiki/CAS_latency","//ru.wikipedia.org/wiki/CAS-%D0%BB%D0%B0%D1%82%D0%B5%D0%BD%D1%82%D0%BD%D0%BE%D1%81%D1%82%D1%8C","#","//www.wikidata.org/wiki/Q1112878#sitelinks-wikipedia","//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License","//creativecommons.org/licenses/by-sa/3.0/","//wikimediafoundation.org/wiki/Terms_of_Use","//wikimediafoundation.org/wiki/Privacy_policy","//www.wikimediafoundation.org/","//wikimediafoundation.org/wiki/Privacy_policy","/wiki/Wikipedia:About","/wiki/Wikipedia:General_disclaimer","//en.wikipedia.org/wiki/Wikipedia:Contact_us","//en.m.wikipedia.org/wiki/CAS_latency","//wikimediafoundation.org/","//bits.wikimedia.org/images/wikimedia-button.png","//www.mediawiki.org/","//bits.wikimedia.org/static-1.22wmf9/skins/common/images/poweredby_mediawiki_88x31.png","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=site&only=scripts&skin=vector&*"],"instances":["computing","computing"],"pdf":[],"categories":["Computer memory"],"headings":["RAM operation background","Effect on memory access speed","See also","External links"],"image":["//upload.wikimedia.org/wikipedia/commons/thumb/a/a4/Text_document_with_red_question_mark.svg/40px-Text_document_with_red_question_mark.svg.png","//bits.wikimedia.org/static-1.22wmf9/skins/vector/images/search-ltr.png?303-4","//bits.wikimedia.org/images/wikimedia-button.png","//bits.wikimedia.org/static-1.22wmf9/skins/common/images/poweredby_mediawiki_88x31.png"],"tags":[["pipeline","computing"],["bandwidth","computing"]],"members":["bandwidth","pipeline"],"related":["Memory_controller","Random_access_memory","Dynamic_random_access_memory","SDRAM","SDRAM","MOSFET","Gibibyte","SDRAM","Gibibit","Mebibyte","Mebibit","SDRAM","SDRAM","Pipeline_(computing)","Bandwidth_(computing)","Pipeline_stall","Spatial_locality","DRAM","Underclocking","Double_data_rate","RAM","DDR_SDRAM","Cache_line","Megatransfer","SDRAM","DDR_SDRAM","DDR2_SDRAM","DDR3_SDRAM","SDRAM_latency","Memory_timings"]}