<dec f='llvm/llvm/include/llvm/CodeGen/CodeGenPassBuilder.h' l='454' type='void llvm::CodeGenPassBuilder::addRegAllocPass(llvm::CodeGenPassBuilder::AddMachinePass &amp; , bool Optimized) const'/>
<def f='llvm/llvm/include/llvm/CodeGen/CodeGenPassBuilder.h' l='1005' ll='1021' type='void llvm::CodeGenPassBuilder::addRegAllocPass(llvm::CodeGenPassBuilder::AddMachinePass &amp; addPass, bool Optimized) const'/>
<use f='llvm/llvm/include/llvm/CodeGen/CodeGenPassBuilder.h' l='1032' u='c' c='_ZNK4llvm18CodeGenPassBuilder20addRegAssignmentFastERNS0_14AddMachinePassE'/>
<use f='llvm/llvm/include/llvm/CodeGen/CodeGenPassBuilder.h' l='1040' u='c' c='_ZNK4llvm18CodeGenPassBuilder25addRegAssignmentOptimizedERNS0_14AddMachinePassE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/CodeGenPassBuilder.h' l='452'>/// addMachinePasses helper to create the target-selected or overriden
  /// regalloc pass.</doc>
<doc f='llvm/llvm/include/llvm/CodeGen/CodeGenPassBuilder.h' l='1002'>/// Find and instantiate the register allocation pass requested by this target
/// at the current optimization level.  Different register allocators are
/// defined as separate passes because they may require different analysis.</doc>
