--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml bpm_counter.twx bpm_counter.ncd -o bpm_counter.twr
bpm_counter.pcf -ucf us_constraints.ucf

Design file:              bpm_counter.ncd
Physical constraint file: bpm_counter.pcf
Device,package,speed:     xc3s400,ft256,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-------------------+------------+------------+------------------+--------+
                   |Max Setup to|Max Hold to |                  | Clock  |
Source             | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------------+------------+------------+------------------+--------+
Default<0>         |    1.285(R)|    0.447(R)|clk_BUFGP         |   0.000|
Default<1>         |   11.241(R)|   -0.100(R)|clk_BUFGP         |   0.000|
Default<2>         |    1.625(R)|    0.175(R)|clk_BUFGP         |   0.000|
Default<3>         |    6.797(R)|   -0.575(R)|clk_BUFGP         |   0.000|
Default<4>         |    5.164(R)|   -0.203(R)|clk_BUFGP         |   0.000|
Default<5>         |    6.631(R)|    0.235(R)|clk_BUFGP         |   0.000|
Default<6>         |    0.879(R)|    0.771(R)|clk_BUFGP         |   0.000|
Default<7>         |    1.776(R)|    0.055(R)|clk_BUFGP         |   0.000|
Default<8>         |    1.492(R)|    0.281(R)|clk_BUFGP         |   0.000|
Resetn             |   16.302(R)|   -0.743(R)|clk_BUFGP         |   0.000|
average_clockcs<0> |   14.796(R)|   -1.816(R)|clk_BUFGP         |   0.000|
average_clockcs<1> |   16.608(R)|   -2.460(R)|clk_BUFGP         |   0.000|
average_clockcs<2> |   17.536(R)|   -3.099(R)|clk_BUFGP         |   0.000|
average_clockcs<3> |   17.202(R)|   -3.047(R)|clk_BUFGP         |   0.000|
average_clockcs<4> |   17.572(R)|   -2.162(R)|clk_BUFGP         |   0.000|
average_clockcs<5> |   16.249(R)|   -1.654(R)|clk_BUFGP         |   0.000|
average_clockcs<6> |   18.329(R)|   -2.488(R)|clk_BUFGP         |   0.000|
average_clockcs<7> |   18.517(R)|   -2.547(R)|clk_BUFGP         |   0.000|
average_clockcs<8> |   16.362(R)|   -1.815(R)|clk_BUFGP         |   0.000|
average_clockcs<9> |   16.728(R)|   -1.586(R)|clk_BUFGP         |   0.000|
average_clockcs<10>|   16.894(R)|   -0.979(R)|clk_BUFGP         |   0.000|
average_clockcs<11>|   18.705(R)|   -2.056(R)|clk_BUFGP         |   0.000|
average_clockcs<12>|   17.190(R)|   -1.329(R)|clk_BUFGP         |   0.000|
average_clockcs<13>|   16.233(R)|   -0.913(R)|clk_BUFGP         |   0.000|
average_clockcs<14>|   15.903(R)|   -0.907(R)|clk_BUFGP         |   0.000|
average_clockcs<15>|   15.998(R)|   -1.749(R)|clk_BUFGP         |   0.000|
average_clockcs<16>|   16.326(R)|   -1.524(R)|clk_BUFGP         |   0.000|
average_clockcs<17>|   16.480(R)|   -1.675(R)|clk_BUFGP         |   0.000|
average_clockcs<18>|   15.910(R)|   -1.310(R)|clk_BUFGP         |   0.000|
average_clockcs<19>|   15.583(R)|   -1.107(R)|clk_BUFGP         |   0.000|
average_clockcs<20>|   16.010(R)|   -1.417(R)|clk_BUFGP         |   0.000|
average_clockcs<21>|   15.925(R)|   -1.342(R)|clk_BUFGP         |   0.000|
average_clockcs<22>|   16.445(R)|   -1.577(R)|clk_BUFGP         |   0.000|
average_clockcs<23>|   16.241(R)|   -1.700(R)|clk_BUFGP         |   0.000|
average_clockcs<24>|   15.978(R)|   -1.693(R)|clk_BUFGP         |   0.000|
average_clockcs<25>|   15.924(R)|   -1.175(R)|clk_BUFGP         |   0.000|
average_clockcs<26>|   16.021(R)|   -1.983(R)|clk_BUFGP         |   0.000|
average_clockcs<27>|   16.556(R)|   -2.304(R)|clk_BUFGP         |   0.000|
average_clockcs<28>|   16.362(R)|   -2.276(R)|clk_BUFGP         |   0.000|
average_clockcs<29>|   16.389(R)|   -2.298(R)|clk_BUFGP         |   0.000|
-------------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
an<0>       |   10.251(R)|clk_BUFGP         |   0.000|
an<1>       |   10.444(R)|clk_BUFGP         |   0.000|
an<2>       |   10.338(R)|clk_BUFGP         |   0.000|
an<3>       |   10.604(R)|clk_BUFGP         |   0.000|
hex<0>      |   37.574(R)|clk_BUFGP         |   0.000|
hex<1>      |   38.285(R)|clk_BUFGP         |   0.000|
hex<2>      |   37.722(R)|clk_BUFGP         |   0.000|
hex<3>      |   37.884(R)|clk_BUFGP         |   0.000|
hex<4>      |   37.856(R)|clk_BUFGP         |   0.000|
hex<5>      |   37.990(R)|clk_BUFGP         |   0.000|
hex<6>      |   37.396(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.434|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Oct 08 11:59:47 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 121 MB



