// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matmul_hw_HH_
#define _matmul_hw_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matmul_hw_mul_32scud.h"

namespace ap_rtl {

struct matmul_hw : public sc_module {
    // Port declarations 41
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > a_0_Addr_A;
    sc_out< sc_logic > a_0_EN_A;
    sc_out< sc_lv<4> > a_0_WEN_A;
    sc_out< sc_lv<32> > a_0_Din_A;
    sc_in< sc_lv<32> > a_0_Dout_A;
    sc_out< sc_logic > a_0_Clk_A;
    sc_out< sc_logic > a_0_Rst_A;
    sc_out< sc_lv<32> > a_1_Addr_A;
    sc_out< sc_logic > a_1_EN_A;
    sc_out< sc_lv<4> > a_1_WEN_A;
    sc_out< sc_lv<32> > a_1_Din_A;
    sc_in< sc_lv<32> > a_1_Dout_A;
    sc_out< sc_logic > a_1_Clk_A;
    sc_out< sc_logic > a_1_Rst_A;
    sc_out< sc_lv<32> > b_0_Addr_A;
    sc_out< sc_logic > b_0_EN_A;
    sc_out< sc_lv<4> > b_0_WEN_A;
    sc_out< sc_lv<32> > b_0_Din_A;
    sc_in< sc_lv<32> > b_0_Dout_A;
    sc_out< sc_logic > b_0_Clk_A;
    sc_out< sc_logic > b_0_Rst_A;
    sc_out< sc_lv<32> > b_1_Addr_A;
    sc_out< sc_logic > b_1_EN_A;
    sc_out< sc_lv<4> > b_1_WEN_A;
    sc_out< sc_lv<32> > b_1_Din_A;
    sc_in< sc_lv<32> > b_1_Dout_A;
    sc_out< sc_logic > b_1_Clk_A;
    sc_out< sc_logic > b_1_Rst_A;
    sc_out< sc_lv<32> > c_Addr_A;
    sc_out< sc_logic > c_EN_A;
    sc_out< sc_lv<4> > c_WEN_A;
    sc_out< sc_lv<32> > c_Din_A;
    sc_in< sc_lv<32> > c_Dout_A;
    sc_out< sc_logic > c_Clk_A;
    sc_out< sc_logic > c_Rst_A;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    matmul_hw(sc_module_name name);
    SC_HAS_PROCESS(matmul_hw);

    ~matmul_hw();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matmul_hw_mul_32scud<1,6,32,32,32>* matmul_hw_mul_32scud_U1;
    matmul_hw_mul_32scud<1,6,32,32,32>* matmul_hw_mul_32scud_U2;
    sc_signal< sc_lv<18> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<11> > indvar_flatten_reg_682;
    sc_signal< sc_lv<6> > i_reg_693;
    sc_signal< sc_lv<6> > j_reg_704;
    sc_signal< sc_lv<32> > reg_832;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1545;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage7;
    sc_signal< sc_lv<32> > reg_837;
    sc_signal< sc_lv<32> > reg_842;
    sc_signal< sc_lv<32> > reg_847;
    sc_signal< sc_lv<32> > reg_852;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage8;
    sc_signal< sc_lv<32> > reg_857;
    sc_signal< sc_lv<32> > reg_862;
    sc_signal< sc_lv<32> > reg_867;
    sc_signal< sc_lv<32> > reg_872;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage9;
    sc_signal< sc_lv<32> > reg_877;
    sc_signal< sc_lv<32> > reg_882;
    sc_signal< sc_lv<32> > reg_887;
    sc_signal< sc_lv<32> > reg_892;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage10;
    sc_signal< sc_lv<32> > reg_897;
    sc_signal< sc_lv<32> > reg_902;
    sc_signal< sc_lv<32> > reg_907;
    sc_signal< sc_lv<32> > reg_912;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage5;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage11;
    sc_signal< sc_lv<32> > reg_917;
    sc_signal< sc_lv<32> > reg_922;
    sc_signal< sc_lv<32> > reg_927;
    sc_signal< sc_lv<32> > reg_932;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage6;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage12;
    sc_signal< sc_lv<32> > reg_937;
    sc_signal< sc_lv<32> > reg_942;
    sc_signal< sc_lv<32> > reg_947;
    sc_signal< sc_lv<32> > grp_fu_715_p2;
    sc_signal< sc_lv<32> > reg_952;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage13;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1545;
    sc_signal< sc_lv<32> > grp_fu_716_p2;
    sc_signal< sc_lv<32> > reg_956;
    sc_signal< sc_lv<32> > reg_960;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage14;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_lv<32> > reg_964;
    sc_signal< sc_lv<32> > grp_fu_968_p2;
    sc_signal< sc_lv<32> > reg_992;
    sc_signal< sc_lv<32> > grp_fu_974_p2;
    sc_signal< sc_lv<32> > reg_996;
    sc_signal< sc_lv<32> > grp_fu_1000_p2;
    sc_signal< sc_lv<32> > reg_1018;
    sc_signal< sc_lv<32> > grp_fu_1006_p2;
    sc_signal< sc_lv<32> > reg_1022;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_1032_p2;
    sc_signal< sc_lv<11> > indvar_flatten_next_fu_1038_p2;
    sc_signal< sc_lv<11> > indvar_flatten_next_reg_1549;
    sc_signal< sc_lv<6> > j_mid2_fu_1056_p3;
    sc_signal< sc_lv<6> > j_mid2_reg_1554;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter1_j_mid2_reg_1554;
    sc_signal< sc_lv<6> > tmp_mid2_v_fu_1064_p3;
    sc_signal< sc_lv<6> > tmp_mid2_v_reg_1571;
    sc_signal< sc_lv<6> > ap_pipeline_reg_pp0_iter1_tmp_mid2_v_reg_1571;
    sc_signal< sc_lv<10> > tmp_fu_1072_p3;
    sc_signal< sc_lv<10> > tmp_reg_1577;
    sc_signal< sc_lv<8> > tmp_2_cast4_cast_fu_1161_p1;
    sc_signal< sc_lv<8> > tmp_2_cast4_cast_reg_1666;
    sc_signal< sc_lv<8> > tmp_39_fu_1215_p2;
    sc_signal< sc_lv<8> > tmp_39_reg_1711;
    sc_signal< sc_lv<9> > tmp_2_cast4_fu_1265_p1;
    sc_signal< sc_lv<9> > tmp_2_cast4_reg_1756;
    sc_signal< sc_lv<32> > a_0_load_12_reg_1892;
    sc_signal< sc_lv<32> > b_0_load_12_reg_1897;
    sc_signal< sc_lv<32> > a_1_load_12_reg_1902;
    sc_signal< sc_lv<32> > b_1_load_12_reg_1907;
    sc_signal< sc_lv<32> > a_0_load_13_reg_1932;
    sc_signal< sc_lv<32> > b_0_load_13_reg_1937;
    sc_signal< sc_lv<32> > a_1_load_13_reg_1942;
    sc_signal< sc_lv<32> > b_1_load_13_reg_1947;
    sc_signal< sc_lv<32> > a_0_load_14_reg_1972;
    sc_signal< sc_lv<32> > b_0_load_14_reg_1977;
    sc_signal< sc_lv<32> > a_1_load_14_reg_1982;
    sc_signal< sc_lv<32> > b_1_load_14_reg_1987;
    sc_signal< sc_lv<32> > tmp2_fu_1488_p2;
    sc_signal< sc_lv<32> > tmp2_reg_1992;
    sc_signal< sc_lv<32> > grp_fu_1026_p2;
    sc_signal< sc_lv<32> > tmp17_reg_1997;
    sc_signal< sc_lv<6> > j_1_fu_1494_p2;
    sc_signal< sc_lv<6> > j_1_reg_2002;
    sc_signal< sc_lv<32> > a_0_load_15_reg_2007;
    sc_signal< sc_lv<32> > b_0_load_15_reg_2012;
    sc_signal< sc_lv<32> > a_1_load_15_reg_2017;
    sc_signal< sc_lv<32> > b_1_load_15_reg_2022;
    sc_signal< sc_lv<32> > tmp1_fu_1505_p2;
    sc_signal< sc_lv<32> > tmp1_reg_2027;
    sc_signal< sc_lv<32> > tmp24_reg_2032;
    sc_signal< sc_lv<11> > indvar_flatten_phi_fu_686_p4;
    sc_signal< sc_lv<6> > i_phi_fu_697_p4;
    sc_signal< sc_lv<6> > j_phi_fu_708_p4;
    sc_signal< sc_lv<64> > tmp_3_fu_1080_p1;
    sc_signal< sc_lv<64> > tmp_2_fu_1086_p1;
    sc_signal< sc_lv<64> > tmp_5_fu_1097_p3;
    sc_signal< sc_lv<64> > tmp_37_cast_fu_1116_p1;
    sc_signal< sc_lv<64> > tmp_8_fu_1127_p3;
    sc_signal< sc_lv<64> > tmp_36_fu_1137_p3;
    sc_signal< sc_lv<64> > tmp_s_fu_1151_p3;
    sc_signal< sc_lv<64> > tmp_39_cast_fu_1170_p1;
    sc_signal< sc_lv<64> > tmp_11_fu_1181_p3;
    sc_signal< sc_lv<64> > tmp_38_fu_1191_p3;
    sc_signal< sc_lv<64> > tmp_13_fu_1205_p3;
    sc_signal< sc_lv<64> > tmp_41_cast_fu_1220_p1;
    sc_signal< sc_lv<64> > tmp_15_fu_1231_p3;
    sc_signal< sc_lv<64> > tmp_40_fu_1241_p3;
    sc_signal< sc_lv<64> > tmp_17_fu_1255_p3;
    sc_signal< sc_lv<64> > tmp_43_cast_fu_1274_p1;
    sc_signal< sc_lv<64> > tmp_19_fu_1285_p3;
    sc_signal< sc_lv<64> > tmp_42_fu_1295_p3;
    sc_signal< sc_lv<64> > tmp_21_fu_1309_p3;
    sc_signal< sc_lv<64> > tmp_45_cast_fu_1324_p1;
    sc_signal< sc_lv<64> > tmp_23_fu_1335_p3;
    sc_signal< sc_lv<64> > tmp_44_fu_1345_p3;
    sc_signal< sc_lv<64> > tmp_25_fu_1359_p3;
    sc_signal< sc_lv<64> > tmp_47_cast_fu_1374_p1;
    sc_signal< sc_lv<64> > tmp_27_fu_1385_p3;
    sc_signal< sc_lv<64> > tmp_46_fu_1395_p3;
    sc_signal< sc_lv<64> > tmp_29_fu_1409_p3;
    sc_signal< sc_lv<64> > tmp_49_cast_fu_1422_p1;
    sc_signal< sc_lv<64> > tmp_31_fu_1433_p3;
    sc_signal< sc_lv<64> > tmp_47_fu_1443_p3;
    sc_signal< sc_lv<64> > tmp_33_fu_1457_p3;
    sc_signal< sc_lv<64> > tmp_51_cast_fu_1476_p1;
    sc_signal< sc_lv<64> > tmp_52_cast_fu_1530_p1;
    sc_signal< sc_lv<32> > a_0_Addr_A_orig;
    sc_signal< sc_lv<32> > b_0_Addr_A_orig;
    sc_signal< sc_lv<32> > a_1_Addr_A_orig;
    sc_signal< sc_lv<32> > b_1_Addr_A_orig;
    sc_signal< sc_lv<32> > c_Addr_A_orig;
    sc_signal< sc_lv<32> > grp_fu_715_p0;
    sc_signal< sc_lv<32> > grp_fu_715_p1;
    sc_signal< sc_lv<32> > grp_fu_716_p0;
    sc_signal< sc_lv<32> > grp_fu_716_p1;
    sc_signal< sc_lv<32> > grp_fu_980_p2;
    sc_signal< sc_lv<32> > grp_fu_986_p2;
    sc_signal< sc_lv<32> > grp_fu_1012_p2;
    sc_signal< sc_lv<1> > exitcond_fu_1050_p2;
    sc_signal< sc_lv<6> > i_1_fu_1044_p2;
    sc_signal< sc_lv<10> > tmp_4_fu_1092_p2;
    sc_signal< sc_lv<7> > tmp_2_cast_fu_1107_p1;
    sc_signal< sc_lv<7> > tmp_35_fu_1110_p2;
    sc_signal< sc_lv<10> > tmp_7_fu_1122_p2;
    sc_signal< sc_lv<10> > tmp_9_fu_1146_p2;
    sc_signal< sc_lv<8> > tmp_37_fu_1164_p2;
    sc_signal< sc_lv<10> > tmp_10_fu_1176_p2;
    sc_signal< sc_lv<10> > tmp_12_fu_1200_p2;
    sc_signal< sc_lv<10> > tmp_14_fu_1226_p2;
    sc_signal< sc_lv<10> > tmp_16_fu_1250_p2;
    sc_signal< sc_lv<9> > tmp_41_fu_1268_p2;
    sc_signal< sc_lv<10> > tmp_18_fu_1280_p2;
    sc_signal< sc_lv<10> > tmp_20_fu_1304_p2;
    sc_signal< sc_lv<9> > tmp_43_fu_1319_p2;
    sc_signal< sc_lv<10> > tmp_22_fu_1330_p2;
    sc_signal< sc_lv<10> > tmp_24_fu_1354_p2;
    sc_signal< sc_lv<9> > tmp_45_fu_1369_p2;
    sc_signal< sc_lv<10> > tmp_26_fu_1380_p2;
    sc_signal< sc_lv<10> > tmp_28_fu_1404_p2;
    sc_signal< sc_lv<9> > tmp_49_cast7_fu_1419_p1;
    sc_signal< sc_lv<10> > tmp_30_fu_1428_p2;
    sc_signal< sc_lv<10> > tmp_32_fu_1452_p2;
    sc_signal< sc_lv<10> > tmp_2_cast5_fu_1467_p1;
    sc_signal< sc_lv<10> > tmp_48_fu_1470_p2;
    sc_signal< sc_lv<32> > tmp6_fu_1482_p2;
    sc_signal< sc_lv<32> > tmp9_fu_1499_p2;
    sc_signal< sc_lv<11> > tmp_34_fu_1510_p3;
    sc_signal< sc_lv<12> > tmp_36_cast_fu_1517_p1;
    sc_signal< sc_lv<12> > tmp_2_cast6_fu_1521_p1;
    sc_signal< sc_lv<12> > tmp_49_fu_1524_p2;
    sc_signal< sc_lv<32> > tmp16_fu_1535_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state27;
    sc_signal< sc_lv<18> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<18> ap_ST_fsm_state1;
    static const sc_lv<18> ap_ST_fsm_pp0_stage0;
    static const sc_lv<18> ap_ST_fsm_pp0_stage1;
    static const sc_lv<18> ap_ST_fsm_pp0_stage2;
    static const sc_lv<18> ap_ST_fsm_pp0_stage3;
    static const sc_lv<18> ap_ST_fsm_pp0_stage4;
    static const sc_lv<18> ap_ST_fsm_pp0_stage5;
    static const sc_lv<18> ap_ST_fsm_pp0_stage6;
    static const sc_lv<18> ap_ST_fsm_pp0_stage7;
    static const sc_lv<18> ap_ST_fsm_pp0_stage8;
    static const sc_lv<18> ap_ST_fsm_pp0_stage9;
    static const sc_lv<18> ap_ST_fsm_pp0_stage10;
    static const sc_lv<18> ap_ST_fsm_pp0_stage11;
    static const sc_lv<18> ap_ST_fsm_pp0_stage12;
    static const sc_lv<18> ap_ST_fsm_pp0_stage13;
    static const sc_lv<18> ap_ST_fsm_pp0_stage14;
    static const sc_lv<18> ap_ST_fsm_pp0_stage15;
    static const sc_lv<18> ap_ST_fsm_state27;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<11> ap_const_lv11_400;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<7> ap_const_lv7_20;
    static const sc_lv<10> ap_const_lv10_2;
    static const sc_lv<58> ap_const_lv58_1;
    static const sc_lv<10> ap_const_lv10_3;
    static const sc_lv<8> ap_const_lv8_60;
    static const sc_lv<10> ap_const_lv10_4;
    static const sc_lv<58> ap_const_lv58_2;
    static const sc_lv<10> ap_const_lv10_5;
    static const sc_lv<8> ap_const_lv8_A0;
    static const sc_lv<10> ap_const_lv10_6;
    static const sc_lv<58> ap_const_lv58_3;
    static const sc_lv<10> ap_const_lv10_7;
    static const sc_lv<9> ap_const_lv9_E0;
    static const sc_lv<10> ap_const_lv10_8;
    static const sc_lv<58> ap_const_lv58_4;
    static const sc_lv<10> ap_const_lv10_9;
    static const sc_lv<9> ap_const_lv9_120;
    static const sc_lv<10> ap_const_lv10_A;
    static const sc_lv<58> ap_const_lv58_5;
    static const sc_lv<10> ap_const_lv10_B;
    static const sc_lv<9> ap_const_lv9_160;
    static const sc_lv<10> ap_const_lv10_C;
    static const sc_lv<58> ap_const_lv58_6;
    static const sc_lv<10> ap_const_lv10_D;
    static const sc_lv<10> ap_const_lv10_E;
    static const sc_lv<58> ap_const_lv58_7;
    static const sc_lv<10> ap_const_lv10_F;
    static const sc_lv<10> ap_const_lv10_1E0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_11;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_a_0_Addr_A();
    void thread_a_0_Addr_A_orig();
    void thread_a_0_Clk_A();
    void thread_a_0_Din_A();
    void thread_a_0_EN_A();
    void thread_a_0_Rst_A();
    void thread_a_0_WEN_A();
    void thread_a_1_Addr_A();
    void thread_a_1_Addr_A_orig();
    void thread_a_1_Clk_A();
    void thread_a_1_Din_A();
    void thread_a_1_EN_A();
    void thread_a_1_Rst_A();
    void thread_a_1_WEN_A();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage12();
    void thread_ap_CS_fsm_pp0_stage13();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage15();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state27();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_b_0_Addr_A();
    void thread_b_0_Addr_A_orig();
    void thread_b_0_Clk_A();
    void thread_b_0_Din_A();
    void thread_b_0_EN_A();
    void thread_b_0_Rst_A();
    void thread_b_0_WEN_A();
    void thread_b_1_Addr_A();
    void thread_b_1_Addr_A_orig();
    void thread_b_1_Clk_A();
    void thread_b_1_Din_A();
    void thread_b_1_EN_A();
    void thread_b_1_Rst_A();
    void thread_b_1_WEN_A();
    void thread_c_Addr_A();
    void thread_c_Addr_A_orig();
    void thread_c_Clk_A();
    void thread_c_Din_A();
    void thread_c_EN_A();
    void thread_c_Rst_A();
    void thread_c_WEN_A();
    void thread_exitcond_flatten_fu_1032_p2();
    void thread_exitcond_fu_1050_p2();
    void thread_grp_fu_1000_p2();
    void thread_grp_fu_1006_p2();
    void thread_grp_fu_1012_p2();
    void thread_grp_fu_1026_p2();
    void thread_grp_fu_715_p0();
    void thread_grp_fu_715_p1();
    void thread_grp_fu_716_p0();
    void thread_grp_fu_716_p1();
    void thread_grp_fu_968_p2();
    void thread_grp_fu_974_p2();
    void thread_grp_fu_980_p2();
    void thread_grp_fu_986_p2();
    void thread_i_1_fu_1044_p2();
    void thread_i_phi_fu_697_p4();
    void thread_indvar_flatten_next_fu_1038_p2();
    void thread_indvar_flatten_phi_fu_686_p4();
    void thread_j_1_fu_1494_p2();
    void thread_j_mid2_fu_1056_p3();
    void thread_j_phi_fu_708_p4();
    void thread_tmp16_fu_1535_p2();
    void thread_tmp1_fu_1505_p2();
    void thread_tmp2_fu_1488_p2();
    void thread_tmp6_fu_1482_p2();
    void thread_tmp9_fu_1499_p2();
    void thread_tmp_10_fu_1176_p2();
    void thread_tmp_11_fu_1181_p3();
    void thread_tmp_12_fu_1200_p2();
    void thread_tmp_13_fu_1205_p3();
    void thread_tmp_14_fu_1226_p2();
    void thread_tmp_15_fu_1231_p3();
    void thread_tmp_16_fu_1250_p2();
    void thread_tmp_17_fu_1255_p3();
    void thread_tmp_18_fu_1280_p2();
    void thread_tmp_19_fu_1285_p3();
    void thread_tmp_20_fu_1304_p2();
    void thread_tmp_21_fu_1309_p3();
    void thread_tmp_22_fu_1330_p2();
    void thread_tmp_23_fu_1335_p3();
    void thread_tmp_24_fu_1354_p2();
    void thread_tmp_25_fu_1359_p3();
    void thread_tmp_26_fu_1380_p2();
    void thread_tmp_27_fu_1385_p3();
    void thread_tmp_28_fu_1404_p2();
    void thread_tmp_29_fu_1409_p3();
    void thread_tmp_2_cast4_cast_fu_1161_p1();
    void thread_tmp_2_cast4_fu_1265_p1();
    void thread_tmp_2_cast5_fu_1467_p1();
    void thread_tmp_2_cast6_fu_1521_p1();
    void thread_tmp_2_cast_fu_1107_p1();
    void thread_tmp_2_fu_1086_p1();
    void thread_tmp_30_fu_1428_p2();
    void thread_tmp_31_fu_1433_p3();
    void thread_tmp_32_fu_1452_p2();
    void thread_tmp_33_fu_1457_p3();
    void thread_tmp_34_fu_1510_p3();
    void thread_tmp_35_fu_1110_p2();
    void thread_tmp_36_cast_fu_1517_p1();
    void thread_tmp_36_fu_1137_p3();
    void thread_tmp_37_cast_fu_1116_p1();
    void thread_tmp_37_fu_1164_p2();
    void thread_tmp_38_fu_1191_p3();
    void thread_tmp_39_cast_fu_1170_p1();
    void thread_tmp_39_fu_1215_p2();
    void thread_tmp_3_fu_1080_p1();
    void thread_tmp_40_fu_1241_p3();
    void thread_tmp_41_cast_fu_1220_p1();
    void thread_tmp_41_fu_1268_p2();
    void thread_tmp_42_fu_1295_p3();
    void thread_tmp_43_cast_fu_1274_p1();
    void thread_tmp_43_fu_1319_p2();
    void thread_tmp_44_fu_1345_p3();
    void thread_tmp_45_cast_fu_1324_p1();
    void thread_tmp_45_fu_1369_p2();
    void thread_tmp_46_fu_1395_p3();
    void thread_tmp_47_cast_fu_1374_p1();
    void thread_tmp_47_fu_1443_p3();
    void thread_tmp_48_fu_1470_p2();
    void thread_tmp_49_cast7_fu_1419_p1();
    void thread_tmp_49_cast_fu_1422_p1();
    void thread_tmp_49_fu_1524_p2();
    void thread_tmp_4_fu_1092_p2();
    void thread_tmp_51_cast_fu_1476_p1();
    void thread_tmp_52_cast_fu_1530_p1();
    void thread_tmp_5_fu_1097_p3();
    void thread_tmp_7_fu_1122_p2();
    void thread_tmp_8_fu_1127_p3();
    void thread_tmp_9_fu_1146_p2();
    void thread_tmp_fu_1072_p3();
    void thread_tmp_mid2_v_fu_1064_p3();
    void thread_tmp_s_fu_1151_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
