<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/liupeice/Desktop/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/Ram_1w_1rs_Generic.v<br>
/home/liupeice/Desktop/pythondata-cpu-vexriscv-smp/pythondata_cpu_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_Cc1_Iw32Is4096Iy1_Dw32Ds4096Dy1_ITs4DTs4_Ood_Wm_Hb1_Rvc.v<br>
/home/liupeice/Desktop/linux-on-litex-vexriscv/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Nov  9 00:09:11 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>sipeed_tang_primer_20k</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 218.078MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.867s, Elapsed time = 0h 0m 0.867s, Peak memory usage = 218.078MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.345s, Elapsed time = 0h 0m 0.346s, Peak memory usage = 218.078MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 218.078MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.885s, Elapsed time = 0h 0m 0.886s, Peak memory usage = 218.078MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.138s, Elapsed time = 0h 0m 0.138s, Peak memory usage = 218.078MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.073s, Elapsed time = 0h 0m 0.073s, Peak memory usage = 218.078MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.032s, Elapsed time = 0h 0m 0.032s, Peak memory usage = 218.078MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 218.078MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.198s, Elapsed time = 0h 0m 0.198s, Peak memory usage = 218.078MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.253s, Elapsed time = 0h 0m 0.253s, Peak memory usage = 218.078MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 29s, Elapsed time = 0h 0m 29s, Peak memory usage = 243.965MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.958s, Elapsed time = 0h 0m 0.959s, Peak memory usage = 243.965MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 255.336MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 36s, Elapsed time = 0h 0m 36s, Peak memory usage = 255.336MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>66</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>63</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>36</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_IOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>5364</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>430</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>2626</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>96</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>57</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>822</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>921</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>113</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>277</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>7569</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>683</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>2410</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>4476</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>1024</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>1024</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>152</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>144</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>40</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>40</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>86</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES4_MEM</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER4</td>
<td>25</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER4_MEM</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>25</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT18X18</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU54D</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>29</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDQS</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDHCEN</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>9545(7609 LUT, 1024 ALU, 152 RAM16) / 20736</td>
<td>47%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>5364 / 16173</td>
<td>34%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 16173</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>5364 / 16173</td>
<td>34%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>29 / 46</td>
<td>64%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk27</td>
<td>Base</td>
<td>37.037</td>
<td>27.0</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk27_ibuf/I </td>
</tr>
<tr>
<td>PLL/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.417</td>
<td>96.0</td>
<td>0.000</td>
<td>5.208</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>PLL/CLKOUT </td>
</tr>
<tr>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.833</td>
<td>48.0</td>
<td>0.000</td>
<td>10.417</td>
<td>PLL/CLKOUT</td>
<td>PLL/CLKOUT.default_gen_clk</td>
<td>CLKDIV/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk27</td>
<td>27.0(MHz)</td>
<td>352.4(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>PLL/CLKOUT.default_gen_clk</td>
<td>96.0(MHz)</td>
<td>1364.3(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>48.0(MHz)</td>
<td>97.3(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>298.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>298.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_pause1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk27</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>296.979</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>297.159</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw2ddrphy_pause1_s0/CLK</td>
</tr>
<tr>
<td>297.391</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>gw2ddrphy_pause1_s0/Q</td>
</tr>
<tr>
<td>297.628</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n21595_s0/I1</td>
</tr>
<tr>
<td>298.183</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n21595_s0/F</td>
</tr>
<tr>
<td>298.420</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DQS_1/HOLD</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>296.875</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>297.904</td>
<td>1.029</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>298.141</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>298.327</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>298.564</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>298.529</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>DQS_1</td>
</tr>
<tr>
<td>298.042</td>
<td>-0.487</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>DQS_1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.827</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.579</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.555, 44.013%; route: 0.474, 37.589%; tC2Q: 0.232, 18.398%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>298.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>298.042</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_pause1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk27</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>296.979</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>297.159</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw2ddrphy_pause1_s0/CLK</td>
</tr>
<tr>
<td>297.391</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>gw2ddrphy_pause1_s0/Q</td>
</tr>
<tr>
<td>297.628</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n21500_s0/I1</td>
</tr>
<tr>
<td>298.183</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n21500_s0/F</td>
</tr>
<tr>
<td>298.420</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DQS/HOLD</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>296.875</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>297.904</td>
<td>1.029</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>298.141</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>298.327</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>298.564</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DQS/FCLK</td>
</tr>
<tr>
<td>298.529</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>DQS</td>
</tr>
<tr>
<td>298.042</td>
<td>-0.487</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>DQS</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.827</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.579</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.555, 44.013%; route: 0.474, 37.589%; tC2Q: 0.232, 18.398%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>297.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>297.920</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_stop1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DHCEN</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk27</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>296.979</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>297.159</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>gw2ddrphy_stop1_s0/CLK</td>
</tr>
<tr>
<td>297.391</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>gw2ddrphy_stop1_s0/Q</td>
</tr>
<tr>
<td>297.628</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DHCEN/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>296.875</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>297.904</td>
<td>1.029</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>298.141</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>298.106</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>DHCEN</td>
</tr>
<tr>
<td>297.920</td>
<td>-0.186</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>DHCEN</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.404</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.579</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.237, 50.533%; tC2Q: 0.232, 49.467%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IDES4_MEM_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.029</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.209</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.391</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.571</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>2.067</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>DQS_1/RPOINT[2]</td>
</tr>
<tr>
<td>2.304</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IDES4_MEM_15/RADDR[2]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>11.626</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>11.808</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>11.988</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IDES4_MEM_15/FCLK</td>
</tr>
<tr>
<td>11.988</td>
<td>0.000</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>IDES4_MEM_15</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.182, 33.579%; route: 0.360, 66.421%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.237, 32.333%; tC2Q: 0.496, 67.667%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.182, 33.579%; route: 0.360, 66.421%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IDES4_MEM_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.029</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>1.209</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>1.391</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>1.571</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>2.067</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>DQS_1/RPOINT[1]</td>
</tr>
<tr>
<td>2.304</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IDES4_MEM_15/RADDR[1]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>PLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.029</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL/CLKOUT</td>
</tr>
<tr>
<td>11.626</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>11.808</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>11.988</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IDES4_MEM_15/FCLK</td>
</tr>
<tr>
<td>11.988</td>
<td>0.000</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>IDES4_MEM_15</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.182, 33.579%; route: 0.360, 66.421%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.237, 32.333%; tC2Q: 0.496, 67.667%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.182, 33.579%; route: 0.360, 66.421%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
