Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : xbar
Scenario(s): mode_norm.slow.RCmax
Version: P-2019.03-SP1
Date   : Thu Sep 12 22:02:39 2019
****************************************


Library(s) Used:

    NanGate_15nm_OCL (File: /afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/nangate/NanGate_15nm_OCL_v0.1_2014_06.A/front_end/timing_power_noise/CCS/NanGate_15nm_OCL_slow_conditional_ccs.db)


Global Operating Voltage = 0.72 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ps
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW

Information: Correlated power is not available. (PWR-761)
Power Breakdown
---------------

                             Cell        Driven Net  Tot Dynamic      Cell
                             Internal    Switching   Power (mW)       Leakage
Cell                         Power (mW)  Power (mW)  (% Cell/Tot)     Power (pW)
--------------------------------------------------------------------------------
Netlist Power                   0.2516      0.1262   3.777e-01 (67%)  2.088e+09
Estimated Clock Tree Power   N/A         N/A          (N/A)           N/A
--------------------------------------------------------------------------------

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network  7.4725e-03        3.5454e-02        1.7308e+07        6.0235e-02  (   2.44%)
register           0.1400        9.0224e-03        6.8792e+08            0.8370  (  33.94%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.1041        8.1690e-02        1.3830e+09            1.5687  (  63.62%)
--------------------------------------------------------------------------------------------------
Total              0.2516 mW         0.1262 mW     2.0882e+09 pW         2.4660 mW
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : xbar
Scenario(s): mode_norm.worst_low.RCmax
Version: P-2019.03-SP1
Date   : Thu Sep 12 22:02:39 2019
****************************************


Library(s) Used:

    NanGate_15nm_OCL (File: /afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/nangate/NanGate_15nm_OCL_v0.1_2014_06.A/front_end/timing_power_noise/CCS/NanGate_15nm_OCL_worst_low_conditional_ccs.db)


Global Operating Voltage = 0.72 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ps
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW

Information: Correlated power is not available. (PWR-761)
Power Breakdown
---------------

                             Cell        Driven Net  Tot Dynamic      Cell
                             Internal    Switching   Power (mW)       Leakage
Cell                         Power (mW)  Power (mW)  (% Cell/Tot)     Power (pW)
--------------------------------------------------------------------------------
Netlist Power                   0.1794      0.1222   3.016e-01 (59%)  1.256e+06
Estimated Clock Tree Power   N/A         N/A          (N/A)           N/A
--------------------------------------------------------------------------------

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network  6.9115e-03        3.3907e-02        8.4474e+03        4.0827e-02  (  13.48%)
register           0.1310        9.0224e-03        3.9255e+05            0.1404  (  46.38%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  4.1438e-02        7.9277e-02        8.5478e+05            0.1216  (  40.14%)
--------------------------------------------------------------------------------------------------
Total              0.1794 mW         0.1222 mW     1.2558e+06 pW         0.3028 mW
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : xbar
Scenario(s): mode_norm.fast.RCmin
Version: P-2019.03-SP1
Date   : Thu Sep 12 22:02:40 2019
****************************************


Library(s) Used:

    NanGate_15nm_OCL (File: /afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/nangate/NanGate_15nm_OCL_v0.1_2014_06.A/front_end/timing_power_noise/CCS/NanGate_15nm_OCL_fast_conditional_ccs.db)


Global Operating Voltage = 0.88 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ps
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW

Information: Correlated power is not available. (PWR-761)
Power Breakdown
---------------

                             Cell        Driven Net  Tot Dynamic      Cell
                             Internal    Switching   Power (mW)       Leakage
Cell                         Power (mW)  Power (mW)  (% Cell/Tot)     Power (pW)
--------------------------------------------------------------------------------
Netlist Power                   0.3313      0.1891   5.204e-01 (64%)  2.129e+07
Estimated Clock Tree Power   N/A         N/A          (N/A)           N/A
--------------------------------------------------------------------------------

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network  1.0925e-02        5.5053e-02        1.6059e+05        6.6139e-02  (  12.21%)
register           0.2086        1.2938e-02        6.9601e+06            0.2285  (  42.18%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.1118            0.1211        1.4165e+07            0.2470  (  45.61%)
--------------------------------------------------------------------------------------------------
Total              0.3313 mW         0.1891 mW     2.1286e+07 pW         0.5417 mW
1
