{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715229228109 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715229228116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 12:33:48 2024 " "Processing started: Thu May 09 12:33:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715229228116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715229228116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gsq_1783_6_0 -c gsq_1783_6_0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off gsq_1783_6_0 -c gsq_1783_6_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715229228116 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715229228508 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715229228509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gsq_1783_6_0.v 1 1 " "Found 1 design units, including 1 entities, in source file gsq_1783_6_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 wys_1780_6_0 " "Found entity 1: wys_1780_6_0" {  } { { "gsq_1783_6_0.v" "" { Text "E:/Quartusexperiment/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715229236931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715229236931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gsq_1783_6_1.v 1 1 " "Found 1 design units, including 1 entities, in source file gsq_1783_6_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 wys_1780_6_1 " "Found entity 1: wys_1780_6_1" {  } { { "gsq_1783_6_1.v" "" { Text "E:/Quartusexperiment/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715229236933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715229236933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gsq_1783_6_2.v 1 1 " "Found 1 design units, including 1 entities, in source file gsq_1783_6_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 wys_1780_6_2 " "Found entity 1: wys_1780_6_2" {  } { { "gsq_1783_6_2.v" "" { Text "E:/Quartusexperiment/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715229236934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715229236934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gsq_1783_6_3.v 1 1 " "Found 1 design units, including 1 entities, in source file gsq_1783_6_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 wys_1780_6_3 " "Found entity 1: wys_1780_6_3" {  } { { "gsq_1783_6_3.v" "" { Text "E:/Quartusexperiment/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715229236936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715229236936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gsq_1783_6_4.v 1 1 " "Found 1 design units, including 1 entities, in source file gsq_1783_6_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 wys_1780_6_4 " "Found entity 1: wys_1780_6_4" {  } { { "gsq_1783_6_4.v" "" { Text "E:/Quartusexperiment/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715229236938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715229236938 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "gsq_1783_6_5.v(10) " "Verilog HDL warning at gsq_1783_6_5.v(10): extended using \"x\" or \"z\"" {  } { { "gsq_1783_6_5.v" "" { Text "E:/Quartusexperiment/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_5.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1715229236939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gsq_1783_6_5.v 1 1 " "Found 1 design units, including 1 entities, in source file gsq_1783_6_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 wys_1780_6_5 " "Found entity 1: wys_1780_6_5" {  } { { "gsq_1783_6_5.v" "" { Text "E:/Quartusexperiment/gsq_1783_6_0/gsq_1783_6_0/gsq_1783_6_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715229236940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715229236940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_gsq_1783_6_0.v 1 1 " "Found 1 design units, including 1 entities, in source file test_gsq_1783_6_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 gsq_1783_6_0_vlg_tst " "Found entity 1: gsq_1783_6_0_vlg_tst" {  } { { "test_gsq_1783_6_0.v" "" { Text "E:/Quartusexperiment/gsq_1783_6_0/gsq_1783_6_0/test_gsq_1783_6_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715229236941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715229236941 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "gsq_1783_6_0 " "Top-level design entity \"gsq_1783_6_0\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1715229236976 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715229237011 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 09 12:33:57 2024 " "Processing ended: Thu May 09 12:33:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715229237011 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715229237011 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715229237011 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715229237011 ""}
