#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Sep 10 13:34:30 2025
# Process ID: 19716
# Current directory: D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.runs/synth_1
# Command line: vivado.exe -log Expanding_Layer.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Expanding_Layer.tcl
# Log file: D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.runs/synth_1/Expanding_Layer.vds
# Journal file: D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Expanding_Layer.tcl -notrace
Command: synth_design -top Expanding_Layer -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4404 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1383.000 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Expanding_Layer' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/Expanding_Layer.v:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter INPUT_CHANNEL bound to: 12 - type: integer 
	Parameter OUTPUT_CHANNEL bound to: 16 - type: integer 
	Parameter QUANT_SCALE bound to: 22'b0000000000001010010011 
	Parameter SHIFT_SCALE bound to: 16 - type: integer 
	Parameter CONV_DATA_WIDTH bound to: 22 - type: integer 
	Parameter INPUT_WIDTH bound to: 320 - type: integer 
	Parameter INPUT_HEIGHT bound to: 180 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'expand_pipelined_multiplier_2stage' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_pipelined_multiplier_2stage.v:1]
	Parameter INPUT_WIDTH bound to: 22 - type: integer 
	Parameter HALF bound to: 11 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "no" *) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_pipelined_multiplier_2stage.v:28]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "no" *) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_pipelined_multiplier_2stage.v:30]
INFO: [Synth 8-6155] done synthesizing module 'expand_pipelined_multiplier_2stage' (1#1) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_pipelined_multiplier_2stage.v:1]
INFO: [Synth 8-6157] synthesizing module 'expand_Convolution' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Convolution.v:22]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KERNEL_CHANNEL bound to: 12 - type: integer 
	Parameter KERNEL_NUM bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Convolution.v:36]
INFO: [Synth 8-6157] synthesizing module 'expand_PE_Array' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Convolution.v:94]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter KERNEL_CHANNEL bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'expand_Multiplier_DSP' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:16]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'expand_dsp_macro_1' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.runs/synth_1/.Xil/Vivado-19716-DESKTOP-INFKKCG/realtime/expand_dsp_macro_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'expand_dsp_macro_1' (2#1) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.runs/synth_1/.Xil/Vivado-19716-DESKTOP-INFKKCG/realtime/expand_dsp_macro_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'expand_Multiplier_DSP' (3#1) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:16]
INFO: [Synth 8-6155] done synthesizing module 'expand_PE_Array' (4#1) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Convolution.v:94]
INFO: [Synth 8-6157] synthesizing module 'expand_Adder_Tree' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:23]
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter INPUT_CHANNEL bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'expand_Adder_3oper' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:136]
	Parameter DATA_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "no" *) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:151]
INFO: [Synth 8-6155] done synthesizing module 'expand_Adder_3oper' (5#1) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:136]
INFO: [Synth 8-6157] synthesizing module 'expand_Adder_2oper' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:99]
	Parameter DATA_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "no" *) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:113]
INFO: [Synth 8-6155] done synthesizing module 'expand_Adder_2oper' (6#1) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:99]
INFO: [Synth 8-6157] synthesizing module 'expand_Adder_2oper__parameterized0' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:99]
	Parameter DATA_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'expand_Adder_2oper__parameterized0' (6#1) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:99]
INFO: [Synth 8-6155] done synthesizing module 'expand_Adder_Tree' (7#1) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:23]
INFO: [Synth 8-6155] done synthesizing module 'expand_Convolution' (8#1) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Convolution.v:22]
INFO: [Synth 8-6157] synthesizing module 'expand_fifo_generator_1' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.runs/synth_1/.Xil/Vivado-19716-DESKTOP-INFKKCG/realtime/expand_fifo_generator_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'expand_fifo_generator_1' (9#1) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.runs/synth_1/.Xil/Vivado-19716-DESKTOP-INFKKCG/realtime/expand_fifo_generator_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Expanding_Layer' (10#1) [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/Expanding_Layer.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1426.008 ; gain = 43.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1431.383 ; gain = 48.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1431.383 ; gain = 48.383
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[10].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[11].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[12].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[13].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[14].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_dsp_macro_1/expand_dsp_macro_1/expand_dsp_macro_1_in_context.xdc] for cell 'Convolution_inst/parallel_kernel_number[15].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/dsp_inst'
Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_fifo_generator_1/expand_fifo_generator_1/expand_fifo_generator_1_in_context.xdc] for cell 'out_buffer'
Finished Parsing XDC File [d:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/ip/expand_fifo_generator_1/expand_fifo_generator_1/expand_fifo_generator_1_in_context.xdc] for cell 'out_buffer'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1568.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1568.320 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1568.320 ; gain = 185.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1568.320 ; gain = 185.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[0].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[1].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[2].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[3].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[4].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[5].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[6].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[7].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[8].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[9].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[10].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[11].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[12].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[12].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[12].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[12].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[12].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[12].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[12].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[12].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[12].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[12].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[12].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[12].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[13].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[13].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[13].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[13].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[13].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[13].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[13].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[13].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[13].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[13].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[13].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[13].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[14].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[14].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[14].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[14].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[14].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[14].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[14].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[14].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[14].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[14].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[14].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[14].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[15].PE_Array_inst /\parallel_kernel_channel[0].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[15].PE_Array_inst /\parallel_kernel_channel[1].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[15].PE_Array_inst /\parallel_kernel_channel[2].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[15].PE_Array_inst /\parallel_kernel_channel[3].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[15].PE_Array_inst /\parallel_kernel_channel[4].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[15].PE_Array_inst /\parallel_kernel_channel[5].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[15].PE_Array_inst /\parallel_kernel_channel[6].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[15].PE_Array_inst /\parallel_kernel_channel[7].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[15].PE_Array_inst /\parallel_kernel_channel[8].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[15].PE_Array_inst /\parallel_kernel_channel[9].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[15].PE_Array_inst /\parallel_kernel_channel[10].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Convolution_inst/\parallel_kernel_number[15].PE_Array_inst /\parallel_kernel_channel[11].Multiplier_DSP_inst /dsp_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for out_buffer. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1568.320 ; gain = 185.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1568.320 ; gain = 185.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |Expanding_Layer__GB0 |           1|     26709|
|2     |Expanding_Layer__GB1 |           1|     10383|
|3     |Expanding_Layer__GB2 |           1|     13844|
|4     |Expanding_Layer__GB3 |           1|     24572|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 16    
	   2 Input     22 Bit       Adders := 16    
	   2 Input     21 Bit       Adders := 32    
	   3 Input     20 Bit       Adders := 64    
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 16    
	               33 Bit    Registers := 32    
	               22 Bit    Registers := 16    
	               21 Bit    Registers := 32    
	               20 Bit    Registers := 64    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 336   
+---Multipliers : 
	                12x22  Multipliers := 16    
	                11x22  Multipliers := 16    
+---Muxes : 
	   2 Input     22 Bit        Muxes := 16    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Expanding_Layer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 16    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module expand_Multiplier_DSP__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__35 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__34 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__33 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__32 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__parameterized0__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__39 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__38 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__37 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__36 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__parameterized0__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__43 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__42 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__41 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__40 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__parameterized0__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__47 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__46 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__45 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__44 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__parameterized0__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__51 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__50 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__49 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__48 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__parameterized0__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__55 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__54 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__53 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__52 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__parameterized0__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__59 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__58 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__57 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__56 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__170 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__172 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__174 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__176 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__178 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__180 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__parameterized0__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__63 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__62 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__61 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__60 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__182 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__184 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__185 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__186 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__187 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__188 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__189 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__190 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP__xdcDup__191 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Multiplier_DSP 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_3oper 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_2oper__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_Adder_2oper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module expand_pipelined_multiplier_2stage__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                12x22  Multipliers := 1     
	                11x22  Multipliers := 1     
Module expand_pipelined_multiplier_2stage__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                12x22  Multipliers := 1     
	                11x22  Multipliers := 1     
Module expand_pipelined_multiplier_2stage__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                12x22  Multipliers := 1     
	                11x22  Multipliers := 1     
Module expand_pipelined_multiplier_2stage__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                12x22  Multipliers := 1     
	                11x22  Multipliers := 1     
Module expand_pipelined_multiplier_2stage__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                12x22  Multipliers := 1     
	                11x22  Multipliers := 1     
Module expand_pipelined_multiplier_2stage__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                12x22  Multipliers := 1     
	                11x22  Multipliers := 1     
Module expand_pipelined_multiplier_2stage__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                12x22  Multipliers := 1     
	                11x22  Multipliers := 1     
Module expand_pipelined_multiplier_2stage__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                12x22  Multipliers := 1     
	                11x22  Multipliers := 1     
Module expand_pipelined_multiplier_2stage__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                12x22  Multipliers := 1     
	                11x22  Multipliers := 1     
Module expand_pipelined_multiplier_2stage__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                12x22  Multipliers := 1     
	                11x22  Multipliers := 1     
Module expand_pipelined_multiplier_2stage__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                12x22  Multipliers := 1     
	                11x22  Multipliers := 1     
Module expand_pipelined_multiplier_2stage__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                12x22  Multipliers := 1     
	                11x22  Multipliers := 1     
Module expand_pipelined_multiplier_2stage__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                12x22  Multipliers := 1     
	                11x22  Multipliers := 1     
Module expand_pipelined_multiplier_2stage__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                12x22  Multipliers := 1     
	                11x22  Multipliers := 1     
Module expand_pipelined_multiplier_2stage__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                12x22  Multipliers := 1     
	                11x22  Multipliers := 1     
Module expand_pipelined_multiplier_2stage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                12x22  Multipliers := 1     
	                11x22  Multipliers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'fisrt_part[1].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'fisrt_part[2].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'fisrt_part[3].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'second_part[1].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:117]
INFO: [Synth 8-4471] merging register 'fisrt_part[1].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'fisrt_part[2].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'fisrt_part[3].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'second_part[1].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:117]
INFO: [Synth 8-4471] merging register 'fisrt_part[1].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'fisrt_part[2].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'fisrt_part[3].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'second_part[1].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:117]
INFO: [Synth 8-4471] merging register 'fisrt_part[1].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'fisrt_part[2].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'fisrt_part[3].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'second_part[1].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:117]
INFO: [Synth 8-4471] merging register 'fisrt_part[1].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'fisrt_part[2].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'fisrt_part[3].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'second_part[1].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:117]
INFO: [Synth 8-4471] merging register 'fisrt_part[1].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'fisrt_part[2].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'fisrt_part[3].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'second_part[1].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:117]
INFO: [Synth 8-4471] merging register 'fisrt_part[1].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'fisrt_part[2].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'fisrt_part[3].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'second_part[1].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:117]
INFO: [Synth 8-4471] merging register 'fisrt_part[1].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'fisrt_part[2].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'fisrt_part[3].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'second_part[1].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:117]
INFO: [Synth 8-4471] merging register 'fisrt_part[1].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'fisrt_part[2].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'fisrt_part[3].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'second_part[1].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:117]
INFO: [Synth 8-4471] merging register 'fisrt_part[1].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'fisrt_part[2].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'fisrt_part[3].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'second_part[1].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:117]
INFO: [Synth 8-4471] merging register 'fisrt_part[1].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'fisrt_part[2].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'fisrt_part[3].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'second_part[1].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:117]
INFO: [Synth 8-4471] merging register 'fisrt_part[1].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'fisrt_part[2].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'fisrt_part[3].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'second_part[1].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:117]
INFO: [Synth 8-4471] merging register 'fisrt_part[1].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'fisrt_part[2].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'fisrt_part[3].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'second_part[1].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:117]
INFO: [Synth 8-4471] merging register 'fisrt_part[1].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'fisrt_part[2].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'fisrt_part[3].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'second_part[1].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:117]
INFO: [Synth 8-4471] merging register 'fisrt_part[1].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'fisrt_part[2].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'fisrt_part[3].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'second_part[1].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:117]
INFO: [Synth 8-4471] merging register 'fisrt_part[1].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'fisrt_part[2].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'fisrt_part[3].Adder_inst_0/valid_reg_reg' into 'fisrt_part[0].Adder_inst_0/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:155]
INFO: [Synth 8-4471] merging register 'second_part[1].Adder_inst_1/valid_reg_reg' into 'second_part[0].Adder_inst_1/valid_reg_reg' [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Adder_Tree.v:117]
INFO: [Synth 8-3886] merging instance 'i_0/quant_scale_multiplication[10].Quantization/reg_p_hi_reg[2]' (FDRE) to 'i_0/quant_scale_multiplication[10].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/quant_scale_multiplication[10].Quantization/reg_p_hi_reg[5]' (FDRE) to 'i_0/quant_scale_multiplication[10].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/quant_scale_multiplication[10].Quantization/reg_p_hi_reg[8]' (FDRE) to 'i_0/quant_scale_multiplication[10].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/quant_scale_multiplication[10].Quantization/reg_p_hi_reg[9]' (FDRE) to 'i_0/quant_scale_multiplication[10].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\quant_scale_multiplication[10].Quantization /\reg_p_hi_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_0/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[2]' (FDRE) to 'i_0/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[5]' (FDRE) to 'i_0/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[8]' (FDRE) to 'i_0/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[9]' (FDRE) to 'i_0/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\quant_scale_multiplication[11].Quantization /\reg_p_hi_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[2]' (FDRE) to 'i_1/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[5]' (FDRE) to 'i_1/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[8]' (FDRE) to 'i_1/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[9]' (FDRE) to 'i_1/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\quant_scale_multiplication[8].Quantization /\reg_p_hi_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[2]' (FDRE) to 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[5]' (FDRE) to 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[8]' (FDRE) to 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[9]' (FDRE) to 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\quant_scale_multiplication[9].Quantization /\reg_p_hi_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[12].Quantization/reg_p_hi_reg[2]' (FDRE) to 'i_1/quant_scale_multiplication[12].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[12].Quantization/reg_p_hi_reg[5]' (FDRE) to 'i_1/quant_scale_multiplication[12].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[12].Quantization/reg_p_hi_reg[8]' (FDRE) to 'i_1/quant_scale_multiplication[12].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[12].Quantization/reg_p_hi_reg[9]' (FDRE) to 'i_1/quant_scale_multiplication[12].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\quant_scale_multiplication[12].Quantization /\reg_p_hi_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[5].Quantization/reg_p_hi_reg[2]' (FDRE) to 'i_2/quant_scale_multiplication[5].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[5].Quantization/reg_p_hi_reg[5]' (FDRE) to 'i_2/quant_scale_multiplication[5].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[5].Quantization/reg_p_hi_reg[8]' (FDRE) to 'i_2/quant_scale_multiplication[5].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[5].Quantization/reg_p_hi_reg[9]' (FDRE) to 'i_2/quant_scale_multiplication[5].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\quant_scale_multiplication[5].Quantization /\reg_p_hi_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[6].Quantization/reg_p_hi_reg[2]' (FDRE) to 'i_2/quant_scale_multiplication[6].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[6].Quantization/reg_p_hi_reg[5]' (FDRE) to 'i_2/quant_scale_multiplication[6].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[6].Quantization/reg_p_hi_reg[8]' (FDRE) to 'i_2/quant_scale_multiplication[6].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[6].Quantization/reg_p_hi_reg[9]' (FDRE) to 'i_2/quant_scale_multiplication[6].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\quant_scale_multiplication[6].Quantization /\reg_p_hi_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[7].Quantization/reg_p_hi_reg[2]' (FDRE) to 'i_2/quant_scale_multiplication[7].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[7].Quantization/reg_p_hi_reg[5]' (FDRE) to 'i_2/quant_scale_multiplication[7].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[7].Quantization/reg_p_hi_reg[8]' (FDRE) to 'i_2/quant_scale_multiplication[7].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[7].Quantization/reg_p_hi_reg[9]' (FDRE) to 'i_2/quant_scale_multiplication[7].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\quant_scale_multiplication[7].Quantization /\reg_p_hi_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[15].Quantization/reg_p_hi_reg[2]' (FDRE) to 'i_2/quant_scale_multiplication[15].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[15].Quantization/reg_p_hi_reg[5]' (FDRE) to 'i_2/quant_scale_multiplication[15].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[15].Quantization/reg_p_hi_reg[8]' (FDRE) to 'i_2/quant_scale_multiplication[15].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[15].Quantization/reg_p_hi_reg[9]' (FDRE) to 'i_2/quant_scale_multiplication[15].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\quant_scale_multiplication[15].Quantization /\reg_p_hi_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[0].Quantization/reg_p_hi_reg[2]' (FDRE) to 'i_3/quant_scale_multiplication[0].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[0].Quantization/reg_p_hi_reg[5]' (FDRE) to 'i_3/quant_scale_multiplication[0].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[0].Quantization/reg_p_hi_reg[8]' (FDRE) to 'i_3/quant_scale_multiplication[0].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[0].Quantization/reg_p_hi_reg[9]' (FDRE) to 'i_3/quant_scale_multiplication[0].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\quant_scale_multiplication[0].Quantization /\reg_p_hi_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[1].Quantization/reg_p_hi_reg[2]' (FDRE) to 'i_3/quant_scale_multiplication[1].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[1].Quantization/reg_p_hi_reg[5]' (FDRE) to 'i_3/quant_scale_multiplication[1].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[1].Quantization/reg_p_hi_reg[8]' (FDRE) to 'i_3/quant_scale_multiplication[1].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[1].Quantization/reg_p_hi_reg[9]' (FDRE) to 'i_3/quant_scale_multiplication[1].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\quant_scale_multiplication[1].Quantization /\reg_p_hi_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[2].Quantization/reg_p_hi_reg[2]' (FDRE) to 'i_3/quant_scale_multiplication[2].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[2].Quantization/reg_p_hi_reg[5]' (FDRE) to 'i_3/quant_scale_multiplication[2].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[2].Quantization/reg_p_hi_reg[8]' (FDRE) to 'i_3/quant_scale_multiplication[2].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[2].Quantization/reg_p_hi_reg[9]' (FDRE) to 'i_3/quant_scale_multiplication[2].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\quant_scale_multiplication[2].Quantization /\reg_p_hi_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[3].Quantization/reg_p_hi_reg[2]' (FDRE) to 'i_3/quant_scale_multiplication[3].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[3].Quantization/reg_p_hi_reg[5]' (FDRE) to 'i_3/quant_scale_multiplication[3].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[3].Quantization/reg_p_hi_reg[8]' (FDRE) to 'i_3/quant_scale_multiplication[3].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[3].Quantization/reg_p_hi_reg[9]' (FDRE) to 'i_3/quant_scale_multiplication[3].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\quant_scale_multiplication[3].Quantization /\reg_p_hi_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[4].Quantization/reg_p_hi_reg[2]' (FDRE) to 'i_3/quant_scale_multiplication[4].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[4].Quantization/reg_p_hi_reg[5]' (FDRE) to 'i_3/quant_scale_multiplication[4].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[4].Quantization/reg_p_hi_reg[8]' (FDRE) to 'i_3/quant_scale_multiplication[4].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[4].Quantization/reg_p_hi_reg[9]' (FDRE) to 'i_3/quant_scale_multiplication[4].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\quant_scale_multiplication[4].Quantization /\reg_p_hi_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[13].Quantization/reg_p_hi_reg[2]' (FDRE) to 'i_3/quant_scale_multiplication[13].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[13].Quantization/reg_p_hi_reg[5]' (FDRE) to 'i_3/quant_scale_multiplication[13].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[13].Quantization/reg_p_hi_reg[8]' (FDRE) to 'i_3/quant_scale_multiplication[13].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[13].Quantization/reg_p_hi_reg[9]' (FDRE) to 'i_3/quant_scale_multiplication[13].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\quant_scale_multiplication[13].Quantization /\reg_p_hi_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[14].Quantization/reg_p_hi_reg[2]' (FDRE) to 'i_3/quant_scale_multiplication[14].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[14].Quantization/reg_p_hi_reg[5]' (FDRE) to 'i_3/quant_scale_multiplication[14].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[14].Quantization/reg_p_hi_reg[8]' (FDRE) to 'i_3/quant_scale_multiplication[14].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_3/quant_scale_multiplication[14].Quantization/reg_p_hi_reg[9]' (FDRE) to 'i_3/quant_scale_multiplication[14].Quantization/reg_p_hi_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\quant_scale_multiplication[14].Quantization /\reg_p_hi_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_0/quant_scale_multiplication[10].Quantization/reg_p_hi_reg[0]' (FDRE) to 'i_0/quant_scale_multiplication[10].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/quant_scale_multiplication[10].Quantization/reg_p_hi_reg[1]' (FDRE) to 'i_0/quant_scale_multiplication[10].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/quant_scale_multiplication[10].Quantization/reg_p_hi_reg[3]' (FDRE) to 'i_0/quant_scale_multiplication[10].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/quant_scale_multiplication[10].Quantization/reg_p_hi_reg[4]' (FDRE) to 'i_0/quant_scale_multiplication[10].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/quant_scale_multiplication[10].Quantization/reg_p_hi_reg[6]' (FDRE) to 'i_0/quant_scale_multiplication[10].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/quant_scale_multiplication[10].Quantization/reg_p_hi_reg[7]' (FDRE) to 'i_0/quant_scale_multiplication[10].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/quant_scale_multiplication[10].Quantization/reg_p_hi_reg[10]' (FDRE) to 'i_0/quant_scale_multiplication[10].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[0]' (FDRE) to 'i_0/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[1]' (FDRE) to 'i_0/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[3]' (FDRE) to 'i_0/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[4]' (FDRE) to 'i_0/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[6]' (FDRE) to 'i_0/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[7]' (FDRE) to 'i_0/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[10]' (FDRE) to 'i_0/quant_scale_multiplication[11].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[0]' (FDRE) to 'i_1/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[1]' (FDRE) to 'i_1/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[3]' (FDRE) to 'i_1/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[4]' (FDRE) to 'i_1/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[6]' (FDRE) to 'i_1/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[7]' (FDRE) to 'i_1/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[10]' (FDRE) to 'i_1/quant_scale_multiplication[8].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[0]' (FDRE) to 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[1]' (FDRE) to 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[3]' (FDRE) to 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[4]' (FDRE) to 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[6]' (FDRE) to 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[7]' (FDRE) to 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[10]' (FDRE) to 'i_1/quant_scale_multiplication[9].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[12].Quantization/reg_p_hi_reg[0]' (FDRE) to 'i_1/quant_scale_multiplication[12].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[12].Quantization/reg_p_hi_reg[1]' (FDRE) to 'i_1/quant_scale_multiplication[12].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[12].Quantization/reg_p_hi_reg[3]' (FDRE) to 'i_1/quant_scale_multiplication[12].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[12].Quantization/reg_p_hi_reg[4]' (FDRE) to 'i_1/quant_scale_multiplication[12].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[12].Quantization/reg_p_hi_reg[6]' (FDRE) to 'i_1/quant_scale_multiplication[12].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[12].Quantization/reg_p_hi_reg[7]' (FDRE) to 'i_1/quant_scale_multiplication[12].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_1/quant_scale_multiplication[12].Quantization/reg_p_hi_reg[10]' (FDRE) to 'i_1/quant_scale_multiplication[12].Quantization/reg_p_hi_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_2/quant_scale_multiplication[5].Quantization/reg_p_hi_reg[0]' (FDRE) to 'i_2/quant_scale_multiplication[5].Quantization/reg_p_hi_reg[11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\quant_scale_multiplication[0].Quantization /\reg_p_hi_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\quant_scale_multiplication[1].Quantization /\reg_p_hi_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\quant_scale_multiplication[2].Quantization /\reg_p_hi_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\quant_scale_multiplication[3].Quantization /\reg_p_hi_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\quant_scale_multiplication[4].Quantization /\reg_p_hi_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\quant_scale_multiplication[13].Quantization /\reg_p_hi_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\quant_scale_multiplication[14].Quantization /\reg_p_hi_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\quant_scale_multiplication[5].Quantization /\reg_p_hi_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\quant_scale_multiplication[6].Quantization /\reg_p_hi_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\quant_scale_multiplication[7].Quantization /\reg_p_hi_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\quant_scale_multiplication[15].Quantization /\reg_p_hi_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\quant_scale_multiplication[8].Quantization /\reg_p_hi_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\quant_scale_multiplication[9].Quantization /\reg_p_hi_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\quant_scale_multiplication[12].Quantization /\reg_p_hi_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\quant_scale_multiplication[10].Quantization /\reg_p_hi_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\quant_scale_multiplication[11].Quantization /\reg_p_hi_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 1568.320 ; gain = 185.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |Expanding_Layer__GB0 |           1|     18662|
|2     |Expanding_Layer__GB1 |           1|      1023|
|3     |Expanding_Layer__GB2 |           1|      1364|
|4     |Expanding_Layer__GB3 |           1|      2625|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 2129.879 ; gain = 746.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 2129.953 ; gain = 746.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |Expanding_Layer__GB0 |           1|     18662|
|2     |Expanding_Layer__GB1 |           1|      1023|
|3     |Expanding_Layer__GB2 |           1|      1364|
|4     |Expanding_Layer__GB3 |           1|      2625|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[0].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[1].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[2].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[3].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[4].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[5].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[6].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[7].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[10].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[9].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[8].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[7].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[6].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[5].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[4].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[3].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[2].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[1].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[8].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Synth 8-4765] Removing register instance (\Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[11].Multiplier_DSP_inst/valid_reg_reg ) from module (Expanding_Layer) as it is equivalent to (\Convolution_inst/parallel_kernel_number[9].PE_Array_inst/parallel_kernel_channel[0].Multiplier_DSP_inst/valid_reg_reg ) and driving same net [D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.srcs/sources_1/imports/imports/expand_Multiplier_DSP.v:34]
INFO: [Common 17-14] Message 'Synth 8-4765' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:15 . Memory (MB): peak = 2190.977 ; gain = 807.977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 2198.555 ; gain = 815.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 2198.555 ; gain = 815.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:17 . Memory (MB): peak = 2198.555 ; gain = 815.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:17 . Memory (MB): peak = 2198.555 ; gain = 815.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:17 . Memory (MB): peak = 2198.555 ; gain = 815.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:17 . Memory (MB): peak = 2198.555 ; gain = 815.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |expand_fifo_generator_1 |         1|
|2     |expand_dsp_macro_1      |       192|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |expand_dsp_macro_1      |     1|
|2     |expand_dsp_macro_1__192 |     1|
|3     |expand_dsp_macro_1__193 |     1|
|4     |expand_dsp_macro_1__194 |     1|
|5     |expand_dsp_macro_1__195 |     1|
|6     |expand_dsp_macro_1__196 |     1|
|7     |expand_dsp_macro_1__197 |     1|
|8     |expand_dsp_macro_1__198 |     1|
|9     |expand_dsp_macro_1__199 |     1|
|10    |expand_dsp_macro_1__200 |     1|
|11    |expand_dsp_macro_1__201 |     1|
|12    |expand_dsp_macro_1__202 |     1|
|13    |expand_dsp_macro_1__203 |     1|
|14    |expand_dsp_macro_1__204 |     1|
|15    |expand_dsp_macro_1__205 |     1|
|16    |expand_dsp_macro_1__206 |     1|
|17    |expand_dsp_macro_1__207 |     1|
|18    |expand_dsp_macro_1__208 |     1|
|19    |expand_dsp_macro_1__209 |     1|
|20    |expand_dsp_macro_1__210 |     1|
|21    |expand_dsp_macro_1__211 |     1|
|22    |expand_dsp_macro_1__212 |     1|
|23    |expand_dsp_macro_1__213 |     1|
|24    |expand_dsp_macro_1__214 |     1|
|25    |expand_dsp_macro_1__215 |     1|
|26    |expand_dsp_macro_1__216 |     1|
|27    |expand_dsp_macro_1__217 |     1|
|28    |expand_dsp_macro_1__218 |     1|
|29    |expand_dsp_macro_1__219 |     1|
|30    |expand_dsp_macro_1__220 |     1|
|31    |expand_dsp_macro_1__221 |     1|
|32    |expand_dsp_macro_1__222 |     1|
|33    |expand_dsp_macro_1__223 |     1|
|34    |expand_dsp_macro_1__224 |     1|
|35    |expand_dsp_macro_1__225 |     1|
|36    |expand_dsp_macro_1__226 |     1|
|37    |expand_dsp_macro_1__227 |     1|
|38    |expand_dsp_macro_1__228 |     1|
|39    |expand_dsp_macro_1__229 |     1|
|40    |expand_dsp_macro_1__230 |     1|
|41    |expand_dsp_macro_1__231 |     1|
|42    |expand_dsp_macro_1__232 |     1|
|43    |expand_dsp_macro_1__233 |     1|
|44    |expand_dsp_macro_1__234 |     1|
|45    |expand_dsp_macro_1__235 |     1|
|46    |expand_dsp_macro_1__236 |     1|
|47    |expand_dsp_macro_1__237 |     1|
|48    |expand_dsp_macro_1__238 |     1|
|49    |expand_dsp_macro_1__239 |     1|
|50    |expand_dsp_macro_1__240 |     1|
|51    |expand_dsp_macro_1__241 |     1|
|52    |expand_dsp_macro_1__242 |     1|
|53    |expand_dsp_macro_1__243 |     1|
|54    |expand_dsp_macro_1__244 |     1|
|55    |expand_dsp_macro_1__245 |     1|
|56    |expand_dsp_macro_1__246 |     1|
|57    |expand_dsp_macro_1__247 |     1|
|58    |expand_dsp_macro_1__248 |     1|
|59    |expand_dsp_macro_1__249 |     1|
|60    |expand_dsp_macro_1__250 |     1|
|61    |expand_dsp_macro_1__251 |     1|
|62    |expand_dsp_macro_1__252 |     1|
|63    |expand_dsp_macro_1__253 |     1|
|64    |expand_dsp_macro_1__254 |     1|
|65    |expand_dsp_macro_1__255 |     1|
|66    |expand_dsp_macro_1__256 |     1|
|67    |expand_dsp_macro_1__257 |     1|
|68    |expand_dsp_macro_1__258 |     1|
|69    |expand_dsp_macro_1__259 |     1|
|70    |expand_dsp_macro_1__260 |     1|
|71    |expand_dsp_macro_1__261 |     1|
|72    |expand_dsp_macro_1__262 |     1|
|73    |expand_dsp_macro_1__263 |     1|
|74    |expand_dsp_macro_1__264 |     1|
|75    |expand_dsp_macro_1__265 |     1|
|76    |expand_dsp_macro_1__266 |     1|
|77    |expand_dsp_macro_1__267 |     1|
|78    |expand_dsp_macro_1__268 |     1|
|79    |expand_dsp_macro_1__269 |     1|
|80    |expand_dsp_macro_1__270 |     1|
|81    |expand_dsp_macro_1__271 |     1|
|82    |expand_dsp_macro_1__272 |     1|
|83    |expand_dsp_macro_1__273 |     1|
|84    |expand_dsp_macro_1__274 |     1|
|85    |expand_dsp_macro_1__275 |     1|
|86    |expand_dsp_macro_1__276 |     1|
|87    |expand_dsp_macro_1__277 |     1|
|88    |expand_dsp_macro_1__278 |     1|
|89    |expand_dsp_macro_1__279 |     1|
|90    |expand_dsp_macro_1__280 |     1|
|91    |expand_dsp_macro_1__281 |     1|
|92    |expand_dsp_macro_1__282 |     1|
|93    |expand_dsp_macro_1__283 |     1|
|94    |expand_dsp_macro_1__284 |     1|
|95    |expand_dsp_macro_1__285 |     1|
|96    |expand_dsp_macro_1__286 |     1|
|97    |expand_dsp_macro_1__287 |     1|
|98    |expand_dsp_macro_1__288 |     1|
|99    |expand_dsp_macro_1__289 |     1|
|100   |expand_dsp_macro_1__290 |     1|
|101   |expand_dsp_macro_1__291 |     1|
|102   |expand_dsp_macro_1__292 |     1|
|103   |expand_dsp_macro_1__293 |     1|
|104   |expand_dsp_macro_1__294 |     1|
|105   |expand_dsp_macro_1__295 |     1|
|106   |expand_dsp_macro_1__296 |     1|
|107   |expand_dsp_macro_1__297 |     1|
|108   |expand_dsp_macro_1__298 |     1|
|109   |expand_dsp_macro_1__299 |     1|
|110   |expand_dsp_macro_1__300 |     1|
|111   |expand_dsp_macro_1__301 |     1|
|112   |expand_dsp_macro_1__302 |     1|
|113   |expand_dsp_macro_1__303 |     1|
|114   |expand_dsp_macro_1__304 |     1|
|115   |expand_dsp_macro_1__305 |     1|
|116   |expand_dsp_macro_1__306 |     1|
|117   |expand_dsp_macro_1__307 |     1|
|118   |expand_dsp_macro_1__308 |     1|
|119   |expand_dsp_macro_1__309 |     1|
|120   |expand_dsp_macro_1__310 |     1|
|121   |expand_dsp_macro_1__311 |     1|
|122   |expand_dsp_macro_1__312 |     1|
|123   |expand_dsp_macro_1__313 |     1|
|124   |expand_dsp_macro_1__314 |     1|
|125   |expand_dsp_macro_1__315 |     1|
|126   |expand_dsp_macro_1__316 |     1|
|127   |expand_dsp_macro_1__317 |     1|
|128   |expand_dsp_macro_1__318 |     1|
|129   |expand_dsp_macro_1__319 |     1|
|130   |expand_dsp_macro_1__320 |     1|
|131   |expand_dsp_macro_1__321 |     1|
|132   |expand_dsp_macro_1__322 |     1|
|133   |expand_dsp_macro_1__323 |     1|
|134   |expand_dsp_macro_1__324 |     1|
|135   |expand_dsp_macro_1__325 |     1|
|136   |expand_dsp_macro_1__326 |     1|
|137   |expand_dsp_macro_1__327 |     1|
|138   |expand_dsp_macro_1__328 |     1|
|139   |expand_dsp_macro_1__329 |     1|
|140   |expand_dsp_macro_1__330 |     1|
|141   |expand_dsp_macro_1__331 |     1|
|142   |expand_dsp_macro_1__332 |     1|
|143   |expand_dsp_macro_1__333 |     1|
|144   |expand_dsp_macro_1__334 |     1|
|145   |expand_dsp_macro_1__335 |     1|
|146   |expand_dsp_macro_1__336 |     1|
|147   |expand_dsp_macro_1__337 |     1|
|148   |expand_dsp_macro_1__338 |     1|
|149   |expand_dsp_macro_1__339 |     1|
|150   |expand_dsp_macro_1__340 |     1|
|151   |expand_dsp_macro_1__341 |     1|
|152   |expand_dsp_macro_1__342 |     1|
|153   |expand_dsp_macro_1__343 |     1|
|154   |expand_dsp_macro_1__344 |     1|
|155   |expand_dsp_macro_1__345 |     1|
|156   |expand_dsp_macro_1__346 |     1|
|157   |expand_dsp_macro_1__347 |     1|
|158   |expand_dsp_macro_1__348 |     1|
|159   |expand_dsp_macro_1__349 |     1|
|160   |expand_dsp_macro_1__350 |     1|
|161   |expand_dsp_macro_1__351 |     1|
|162   |expand_dsp_macro_1__352 |     1|
|163   |expand_dsp_macro_1__353 |     1|
|164   |expand_dsp_macro_1__354 |     1|
|165   |expand_dsp_macro_1__355 |     1|
|166   |expand_dsp_macro_1__356 |     1|
|167   |expand_dsp_macro_1__357 |     1|
|168   |expand_dsp_macro_1__358 |     1|
|169   |expand_dsp_macro_1__359 |     1|
|170   |expand_dsp_macro_1__360 |     1|
|171   |expand_dsp_macro_1__361 |     1|
|172   |expand_dsp_macro_1__362 |     1|
|173   |expand_dsp_macro_1__363 |     1|
|174   |expand_dsp_macro_1__364 |     1|
|175   |expand_dsp_macro_1__365 |     1|
|176   |expand_dsp_macro_1__366 |     1|
|177   |expand_dsp_macro_1__367 |     1|
|178   |expand_dsp_macro_1__368 |     1|
|179   |expand_dsp_macro_1__369 |     1|
|180   |expand_dsp_macro_1__370 |     1|
|181   |expand_dsp_macro_1__371 |     1|
|182   |expand_dsp_macro_1__372 |     1|
|183   |expand_dsp_macro_1__373 |     1|
|184   |expand_dsp_macro_1__374 |     1|
|185   |expand_dsp_macro_1__375 |     1|
|186   |expand_dsp_macro_1__376 |     1|
|187   |expand_dsp_macro_1__377 |     1|
|188   |expand_dsp_macro_1__378 |     1|
|189   |expand_dsp_macro_1__379 |     1|
|190   |expand_dsp_macro_1__380 |     1|
|191   |expand_dsp_macro_1__381 |     1|
|192   |expand_dsp_macro_1__382 |     1|
|193   |expand_fifo_generator_1 |     1|
|194   |BUFG                    |     1|
|195   |CARRY8                  |   608|
|196   |LUT1                    |    51|
|197   |LUT2                    |  2278|
|198   |LUT3                    |  2067|
|199   |LUT4                    |  1703|
|200   |LUT5                    |    34|
|201   |LUT6                    |    93|
|202   |FDRE                    |  2628|
|203   |IBUF                    |   100|
|204   |OBUF                    |   132|
+------+------------------------+------+

Report Instance Areas: 
+------+--------------------------------------------------------+---------------------------------------+------+
|      |Instance                                                |Module                                 |Cells |
+------+--------------------------------------------------------+---------------------------------------+------+
|1     |top                                                     |                                       | 13282|
|2     |  Convolution_inst                                      |expand_Convolution                     | 10966|
|3     |    \parallel_kernel_number[0].Adder_Tree_inst          |expand_Adder_Tree                      |   465|
|4     |      Adder_inst_2                                      |expand_Adder_2oper__parameterized0_132 |   136|
|5     |      \fisrt_part[0].Adder_inst_0                       |expand_Adder_3oper_133                 |    61|
|6     |      \fisrt_part[1].Adder_inst_0                       |expand_Adder_3oper_134                 |    60|
|7     |      \fisrt_part[2].Adder_inst_0                       |expand_Adder_3oper_135                 |    59|
|8     |      \fisrt_part[3].Adder_inst_0                       |expand_Adder_3oper_136                 |    59|
|9     |      \second_part[0].Adder_inst_1                      |expand_Adder_2oper_137                 |    46|
|10    |      \second_part[1].Adder_inst_1                      |expand_Adder_2oper_138                 |    44|
|11    |    \parallel_kernel_number[0].PE_Array_inst            |expand_PE_Array__xdcDup__1             |   220|
|12    |      \parallel_kernel_channel[0].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__1       |    19|
|13    |      \parallel_kernel_channel[10].Multiplier_DSP_inst  |expand_Multiplier_DSP__xdcDup__11      |    18|
|14    |      \parallel_kernel_channel[11].Multiplier_DSP_inst  |expand_Multiplier_DSP__xdcDup__12      |    18|
|15    |      \parallel_kernel_channel[1].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__2       |    19|
|16    |      \parallel_kernel_channel[2].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__3       |    19|
|17    |      \parallel_kernel_channel[3].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__4       |    19|
|18    |      \parallel_kernel_channel[4].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__5       |    18|
|19    |      \parallel_kernel_channel[5].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__6       |    18|
|20    |      \parallel_kernel_channel[6].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__7       |    18|
|21    |      \parallel_kernel_channel[7].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__8       |    18|
|22    |      \parallel_kernel_channel[8].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__9       |    18|
|23    |      \parallel_kernel_channel[9].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__10      |    18|
|24    |    \parallel_kernel_number[10].Adder_Tree_inst         |expand_Adder_Tree_15                   |   465|
|25    |      Adder_inst_2                                      |expand_Adder_2oper__parameterized0_125 |   136|
|26    |      \fisrt_part[0].Adder_inst_0                       |expand_Adder_3oper_126                 |    61|
|27    |      \fisrt_part[1].Adder_inst_0                       |expand_Adder_3oper_127                 |    60|
|28    |      \fisrt_part[2].Adder_inst_0                       |expand_Adder_3oper_128                 |    59|
|29    |      \fisrt_part[3].Adder_inst_0                       |expand_Adder_3oper_129                 |    59|
|30    |      \second_part[0].Adder_inst_1                      |expand_Adder_2oper_130                 |    46|
|31    |      \second_part[1].Adder_inst_1                      |expand_Adder_2oper_131                 |    44|
|32    |    \parallel_kernel_number[10].PE_Array_inst           |expand_PE_Array__xdcDup__11            |   220|
|33    |      \parallel_kernel_channel[0].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__121     |    19|
|34    |      \parallel_kernel_channel[10].Multiplier_DSP_inst  |expand_Multiplier_DSP__xdcDup__131     |    18|
|35    |      \parallel_kernel_channel[11].Multiplier_DSP_inst  |expand_Multiplier_DSP__xdcDup__132     |    18|
|36    |      \parallel_kernel_channel[1].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__122     |    19|
|37    |      \parallel_kernel_channel[2].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__123     |    19|
|38    |      \parallel_kernel_channel[3].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__124     |    19|
|39    |      \parallel_kernel_channel[4].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__125     |    18|
|40    |      \parallel_kernel_channel[5].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__126     |    18|
|41    |      \parallel_kernel_channel[6].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__127     |    18|
|42    |      \parallel_kernel_channel[7].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__128     |    18|
|43    |      \parallel_kernel_channel[8].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__129     |    18|
|44    |      \parallel_kernel_channel[9].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__130     |    18|
|45    |    \parallel_kernel_number[11].Adder_Tree_inst         |expand_Adder_Tree_16                   |   465|
|46    |      Adder_inst_2                                      |expand_Adder_2oper__parameterized0_118 |   136|
|47    |      \fisrt_part[0].Adder_inst_0                       |expand_Adder_3oper_119                 |    61|
|48    |      \fisrt_part[1].Adder_inst_0                       |expand_Adder_3oper_120                 |    60|
|49    |      \fisrt_part[2].Adder_inst_0                       |expand_Adder_3oper_121                 |    59|
|50    |      \fisrt_part[3].Adder_inst_0                       |expand_Adder_3oper_122                 |    59|
|51    |      \second_part[0].Adder_inst_1                      |expand_Adder_2oper_123                 |    46|
|52    |      \second_part[1].Adder_inst_1                      |expand_Adder_2oper_124                 |    44|
|53    |    \parallel_kernel_number[11].PE_Array_inst           |expand_PE_Array__xdcDup__12            |   220|
|54    |      \parallel_kernel_channel[0].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__133     |    19|
|55    |      \parallel_kernel_channel[10].Multiplier_DSP_inst  |expand_Multiplier_DSP__xdcDup__143     |    18|
|56    |      \parallel_kernel_channel[11].Multiplier_DSP_inst  |expand_Multiplier_DSP__xdcDup__144     |    18|
|57    |      \parallel_kernel_channel[1].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__134     |    19|
|58    |      \parallel_kernel_channel[2].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__135     |    19|
|59    |      \parallel_kernel_channel[3].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__136     |    19|
|60    |      \parallel_kernel_channel[4].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__137     |    18|
|61    |      \parallel_kernel_channel[5].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__138     |    18|
|62    |      \parallel_kernel_channel[6].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__139     |    18|
|63    |      \parallel_kernel_channel[7].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__140     |    18|
|64    |      \parallel_kernel_channel[8].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__141     |    18|
|65    |      \parallel_kernel_channel[9].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__142     |    18|
|66    |    \parallel_kernel_number[12].Adder_Tree_inst         |expand_Adder_Tree_17                   |   465|
|67    |      Adder_inst_2                                      |expand_Adder_2oper__parameterized0_111 |   136|
|68    |      \fisrt_part[0].Adder_inst_0                       |expand_Adder_3oper_112                 |    61|
|69    |      \fisrt_part[1].Adder_inst_0                       |expand_Adder_3oper_113                 |    60|
|70    |      \fisrt_part[2].Adder_inst_0                       |expand_Adder_3oper_114                 |    59|
|71    |      \fisrt_part[3].Adder_inst_0                       |expand_Adder_3oper_115                 |    59|
|72    |      \second_part[0].Adder_inst_1                      |expand_Adder_2oper_116                 |    46|
|73    |      \second_part[1].Adder_inst_1                      |expand_Adder_2oper_117                 |    44|
|74    |    \parallel_kernel_number[12].PE_Array_inst           |expand_PE_Array__xdcDup__13            |   220|
|75    |      \parallel_kernel_channel[0].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__145     |    19|
|76    |      \parallel_kernel_channel[10].Multiplier_DSP_inst  |expand_Multiplier_DSP__xdcDup__155     |    18|
|77    |      \parallel_kernel_channel[11].Multiplier_DSP_inst  |expand_Multiplier_DSP__xdcDup__156     |    18|
|78    |      \parallel_kernel_channel[1].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__146     |    19|
|79    |      \parallel_kernel_channel[2].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__147     |    19|
|80    |      \parallel_kernel_channel[3].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__148     |    19|
|81    |      \parallel_kernel_channel[4].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__149     |    18|
|82    |      \parallel_kernel_channel[5].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__150     |    18|
|83    |      \parallel_kernel_channel[6].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__151     |    18|
|84    |      \parallel_kernel_channel[7].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__152     |    18|
|85    |      \parallel_kernel_channel[8].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__153     |    18|
|86    |      \parallel_kernel_channel[9].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__154     |    18|
|87    |    \parallel_kernel_number[13].Adder_Tree_inst         |expand_Adder_Tree_18                   |   466|
|88    |      Adder_inst_2                                      |expand_Adder_2oper__parameterized0_104 |   137|
|89    |      \fisrt_part[0].Adder_inst_0                       |expand_Adder_3oper_105                 |    61|
|90    |      \fisrt_part[1].Adder_inst_0                       |expand_Adder_3oper_106                 |    60|
|91    |      \fisrt_part[2].Adder_inst_0                       |expand_Adder_3oper_107                 |    59|
|92    |      \fisrt_part[3].Adder_inst_0                       |expand_Adder_3oper_108                 |    59|
|93    |      \second_part[0].Adder_inst_1                      |expand_Adder_2oper_109                 |    46|
|94    |      \second_part[1].Adder_inst_1                      |expand_Adder_2oper_110                 |    44|
|95    |    \parallel_kernel_number[13].PE_Array_inst           |expand_PE_Array__xdcDup__14            |   220|
|96    |      \parallel_kernel_channel[0].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__157     |    19|
|97    |      \parallel_kernel_channel[10].Multiplier_DSP_inst  |expand_Multiplier_DSP__xdcDup__167     |    18|
|98    |      \parallel_kernel_channel[11].Multiplier_DSP_inst  |expand_Multiplier_DSP__xdcDup__168     |    18|
|99    |      \parallel_kernel_channel[1].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__158     |    19|
|100   |      \parallel_kernel_channel[2].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__159     |    19|
|101   |      \parallel_kernel_channel[3].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__160     |    19|
|102   |      \parallel_kernel_channel[4].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__161     |    18|
|103   |      \parallel_kernel_channel[5].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__162     |    18|
|104   |      \parallel_kernel_channel[6].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__163     |    18|
|105   |      \parallel_kernel_channel[7].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__164     |    18|
|106   |      \parallel_kernel_channel[8].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__165     |    18|
|107   |      \parallel_kernel_channel[9].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__166     |    18|
|108   |    \parallel_kernel_number[14].Adder_Tree_inst         |expand_Adder_Tree_19                   |   465|
|109   |      Adder_inst_2                                      |expand_Adder_2oper__parameterized0_97  |   136|
|110   |      \fisrt_part[0].Adder_inst_0                       |expand_Adder_3oper_98                  |    61|
|111   |      \fisrt_part[1].Adder_inst_0                       |expand_Adder_3oper_99                  |    60|
|112   |      \fisrt_part[2].Adder_inst_0                       |expand_Adder_3oper_100                 |    59|
|113   |      \fisrt_part[3].Adder_inst_0                       |expand_Adder_3oper_101                 |    59|
|114   |      \second_part[0].Adder_inst_1                      |expand_Adder_2oper_102                 |    46|
|115   |      \second_part[1].Adder_inst_1                      |expand_Adder_2oper_103                 |    44|
|116   |    \parallel_kernel_number[14].PE_Array_inst           |expand_PE_Array__xdcDup__15            |   220|
|117   |      \parallel_kernel_channel[0].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__169     |    19|
|118   |      \parallel_kernel_channel[10].Multiplier_DSP_inst  |expand_Multiplier_DSP__xdcDup__179     |    18|
|119   |      \parallel_kernel_channel[11].Multiplier_DSP_inst  |expand_Multiplier_DSP__xdcDup__180     |    18|
|120   |      \parallel_kernel_channel[1].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__170     |    19|
|121   |      \parallel_kernel_channel[2].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__171     |    19|
|122   |      \parallel_kernel_channel[3].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__172     |    19|
|123   |      \parallel_kernel_channel[4].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__173     |    18|
|124   |      \parallel_kernel_channel[5].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__174     |    18|
|125   |      \parallel_kernel_channel[6].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__175     |    18|
|126   |      \parallel_kernel_channel[7].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__176     |    18|
|127   |      \parallel_kernel_channel[8].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__177     |    18|
|128   |      \parallel_kernel_channel[9].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__178     |    18|
|129   |    \parallel_kernel_number[15].Adder_Tree_inst         |expand_Adder_Tree_20                   |   465|
|130   |      Adder_inst_2                                      |expand_Adder_2oper__parameterized0_90  |   136|
|131   |      \fisrt_part[0].Adder_inst_0                       |expand_Adder_3oper_91                  |    61|
|132   |      \fisrt_part[1].Adder_inst_0                       |expand_Adder_3oper_92                  |    60|
|133   |      \fisrt_part[2].Adder_inst_0                       |expand_Adder_3oper_93                  |    59|
|134   |      \fisrt_part[3].Adder_inst_0                       |expand_Adder_3oper_94                  |    59|
|135   |      \second_part[0].Adder_inst_1                      |expand_Adder_2oper_95                  |    46|
|136   |      \second_part[1].Adder_inst_1                      |expand_Adder_2oper_96                  |    44|
|137   |    \parallel_kernel_number[15].PE_Array_inst           |expand_PE_Array                        |   220|
|138   |      \parallel_kernel_channel[0].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__181     |    19|
|139   |      \parallel_kernel_channel[10].Multiplier_DSP_inst  |expand_Multiplier_DSP__xdcDup__191     |    18|
|140   |      \parallel_kernel_channel[11].Multiplier_DSP_inst  |expand_Multiplier_DSP                  |    18|
|141   |      \parallel_kernel_channel[1].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__182     |    19|
|142   |      \parallel_kernel_channel[2].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__183     |    19|
|143   |      \parallel_kernel_channel[3].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__184     |    19|
|144   |      \parallel_kernel_channel[4].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__185     |    18|
|145   |      \parallel_kernel_channel[5].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__186     |    18|
|146   |      \parallel_kernel_channel[6].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__187     |    18|
|147   |      \parallel_kernel_channel[7].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__188     |    18|
|148   |      \parallel_kernel_channel[8].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__189     |    18|
|149   |      \parallel_kernel_channel[9].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__190     |    18|
|150   |    \parallel_kernel_number[1].Adder_Tree_inst          |expand_Adder_Tree_21                   |   465|
|151   |      Adder_inst_2                                      |expand_Adder_2oper__parameterized0_83  |   136|
|152   |      \fisrt_part[0].Adder_inst_0                       |expand_Adder_3oper_84                  |    61|
|153   |      \fisrt_part[1].Adder_inst_0                       |expand_Adder_3oper_85                  |    60|
|154   |      \fisrt_part[2].Adder_inst_0                       |expand_Adder_3oper_86                  |    59|
|155   |      \fisrt_part[3].Adder_inst_0                       |expand_Adder_3oper_87                  |    59|
|156   |      \second_part[0].Adder_inst_1                      |expand_Adder_2oper_88                  |    46|
|157   |      \second_part[1].Adder_inst_1                      |expand_Adder_2oper_89                  |    44|
|158   |    \parallel_kernel_number[1].PE_Array_inst            |expand_PE_Array__xdcDup__2             |   220|
|159   |      \parallel_kernel_channel[0].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__13      |    19|
|160   |      \parallel_kernel_channel[10].Multiplier_DSP_inst  |expand_Multiplier_DSP__xdcDup__23      |    18|
|161   |      \parallel_kernel_channel[11].Multiplier_DSP_inst  |expand_Multiplier_DSP__xdcDup__24      |    18|
|162   |      \parallel_kernel_channel[1].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__14      |    19|
|163   |      \parallel_kernel_channel[2].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__15      |    19|
|164   |      \parallel_kernel_channel[3].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__16      |    19|
|165   |      \parallel_kernel_channel[4].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__17      |    18|
|166   |      \parallel_kernel_channel[5].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__18      |    18|
|167   |      \parallel_kernel_channel[6].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__19      |    18|
|168   |      \parallel_kernel_channel[7].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__20      |    18|
|169   |      \parallel_kernel_channel[8].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__21      |    18|
|170   |      \parallel_kernel_channel[9].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__22      |    18|
|171   |    \parallel_kernel_number[2].Adder_Tree_inst          |expand_Adder_Tree_22                   |   465|
|172   |      Adder_inst_2                                      |expand_Adder_2oper__parameterized0_76  |   136|
|173   |      \fisrt_part[0].Adder_inst_0                       |expand_Adder_3oper_77                  |    61|
|174   |      \fisrt_part[1].Adder_inst_0                       |expand_Adder_3oper_78                  |    60|
|175   |      \fisrt_part[2].Adder_inst_0                       |expand_Adder_3oper_79                  |    59|
|176   |      \fisrt_part[3].Adder_inst_0                       |expand_Adder_3oper_80                  |    59|
|177   |      \second_part[0].Adder_inst_1                      |expand_Adder_2oper_81                  |    46|
|178   |      \second_part[1].Adder_inst_1                      |expand_Adder_2oper_82                  |    44|
|179   |    \parallel_kernel_number[2].PE_Array_inst            |expand_PE_Array__xdcDup__3             |   220|
|180   |      \parallel_kernel_channel[0].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__25      |    19|
|181   |      \parallel_kernel_channel[10].Multiplier_DSP_inst  |expand_Multiplier_DSP__xdcDup__35      |    18|
|182   |      \parallel_kernel_channel[11].Multiplier_DSP_inst  |expand_Multiplier_DSP__xdcDup__36      |    18|
|183   |      \parallel_kernel_channel[1].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__26      |    19|
|184   |      \parallel_kernel_channel[2].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__27      |    19|
|185   |      \parallel_kernel_channel[3].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__28      |    19|
|186   |      \parallel_kernel_channel[4].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__29      |    18|
|187   |      \parallel_kernel_channel[5].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__30      |    18|
|188   |      \parallel_kernel_channel[6].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__31      |    18|
|189   |      \parallel_kernel_channel[7].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__32      |    18|
|190   |      \parallel_kernel_channel[8].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__33      |    18|
|191   |      \parallel_kernel_channel[9].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__34      |    18|
|192   |    \parallel_kernel_number[3].Adder_Tree_inst          |expand_Adder_Tree_23                   |   465|
|193   |      Adder_inst_2                                      |expand_Adder_2oper__parameterized0_69  |   136|
|194   |      \fisrt_part[0].Adder_inst_0                       |expand_Adder_3oper_70                  |    61|
|195   |      \fisrt_part[1].Adder_inst_0                       |expand_Adder_3oper_71                  |    60|
|196   |      \fisrt_part[2].Adder_inst_0                       |expand_Adder_3oper_72                  |    59|
|197   |      \fisrt_part[3].Adder_inst_0                       |expand_Adder_3oper_73                  |    59|
|198   |      \second_part[0].Adder_inst_1                      |expand_Adder_2oper_74                  |    46|
|199   |      \second_part[1].Adder_inst_1                      |expand_Adder_2oper_75                  |    44|
|200   |    \parallel_kernel_number[3].PE_Array_inst            |expand_PE_Array__xdcDup__4             |   220|
|201   |      \parallel_kernel_channel[0].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__37      |    19|
|202   |      \parallel_kernel_channel[10].Multiplier_DSP_inst  |expand_Multiplier_DSP__xdcDup__47      |    18|
|203   |      \parallel_kernel_channel[11].Multiplier_DSP_inst  |expand_Multiplier_DSP__xdcDup__48      |    18|
|204   |      \parallel_kernel_channel[1].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__38      |    19|
|205   |      \parallel_kernel_channel[2].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__39      |    19|
|206   |      \parallel_kernel_channel[3].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__40      |    19|
|207   |      \parallel_kernel_channel[4].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__41      |    18|
|208   |      \parallel_kernel_channel[5].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__42      |    18|
|209   |      \parallel_kernel_channel[6].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__43      |    18|
|210   |      \parallel_kernel_channel[7].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__44      |    18|
|211   |      \parallel_kernel_channel[8].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__45      |    18|
|212   |      \parallel_kernel_channel[9].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__46      |    18|
|213   |    \parallel_kernel_number[4].Adder_Tree_inst          |expand_Adder_Tree_24                   |   465|
|214   |      Adder_inst_2                                      |expand_Adder_2oper__parameterized0_62  |   136|
|215   |      \fisrt_part[0].Adder_inst_0                       |expand_Adder_3oper_63                  |    61|
|216   |      \fisrt_part[1].Adder_inst_0                       |expand_Adder_3oper_64                  |    60|
|217   |      \fisrt_part[2].Adder_inst_0                       |expand_Adder_3oper_65                  |    59|
|218   |      \fisrt_part[3].Adder_inst_0                       |expand_Adder_3oper_66                  |    59|
|219   |      \second_part[0].Adder_inst_1                      |expand_Adder_2oper_67                  |    46|
|220   |      \second_part[1].Adder_inst_1                      |expand_Adder_2oper_68                  |    44|
|221   |    \parallel_kernel_number[4].PE_Array_inst            |expand_PE_Array__xdcDup__5             |   220|
|222   |      \parallel_kernel_channel[0].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__49      |    19|
|223   |      \parallel_kernel_channel[10].Multiplier_DSP_inst  |expand_Multiplier_DSP__xdcDup__59      |    18|
|224   |      \parallel_kernel_channel[11].Multiplier_DSP_inst  |expand_Multiplier_DSP__xdcDup__60      |    18|
|225   |      \parallel_kernel_channel[1].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__50      |    19|
|226   |      \parallel_kernel_channel[2].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__51      |    19|
|227   |      \parallel_kernel_channel[3].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__52      |    19|
|228   |      \parallel_kernel_channel[4].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__53      |    18|
|229   |      \parallel_kernel_channel[5].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__54      |    18|
|230   |      \parallel_kernel_channel[6].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__55      |    18|
|231   |      \parallel_kernel_channel[7].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__56      |    18|
|232   |      \parallel_kernel_channel[8].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__57      |    18|
|233   |      \parallel_kernel_channel[9].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__58      |    18|
|234   |    \parallel_kernel_number[5].Adder_Tree_inst          |expand_Adder_Tree_25                   |   465|
|235   |      Adder_inst_2                                      |expand_Adder_2oper__parameterized0_55  |   136|
|236   |      \fisrt_part[0].Adder_inst_0                       |expand_Adder_3oper_56                  |    61|
|237   |      \fisrt_part[1].Adder_inst_0                       |expand_Adder_3oper_57                  |    60|
|238   |      \fisrt_part[2].Adder_inst_0                       |expand_Adder_3oper_58                  |    59|
|239   |      \fisrt_part[3].Adder_inst_0                       |expand_Adder_3oper_59                  |    59|
|240   |      \second_part[0].Adder_inst_1                      |expand_Adder_2oper_60                  |    46|
|241   |      \second_part[1].Adder_inst_1                      |expand_Adder_2oper_61                  |    44|
|242   |    \parallel_kernel_number[5].PE_Array_inst            |expand_PE_Array__xdcDup__6             |   220|
|243   |      \parallel_kernel_channel[0].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__61      |    19|
|244   |      \parallel_kernel_channel[10].Multiplier_DSP_inst  |expand_Multiplier_DSP__xdcDup__71      |    18|
|245   |      \parallel_kernel_channel[11].Multiplier_DSP_inst  |expand_Multiplier_DSP__xdcDup__72      |    18|
|246   |      \parallel_kernel_channel[1].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__62      |    19|
|247   |      \parallel_kernel_channel[2].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__63      |    19|
|248   |      \parallel_kernel_channel[3].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__64      |    19|
|249   |      \parallel_kernel_channel[4].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__65      |    18|
|250   |      \parallel_kernel_channel[5].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__66      |    18|
|251   |      \parallel_kernel_channel[6].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__67      |    18|
|252   |      \parallel_kernel_channel[7].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__68      |    18|
|253   |      \parallel_kernel_channel[8].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__69      |    18|
|254   |      \parallel_kernel_channel[9].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__70      |    18|
|255   |    \parallel_kernel_number[6].Adder_Tree_inst          |expand_Adder_Tree_26                   |   465|
|256   |      Adder_inst_2                                      |expand_Adder_2oper__parameterized0_48  |   136|
|257   |      \fisrt_part[0].Adder_inst_0                       |expand_Adder_3oper_49                  |    61|
|258   |      \fisrt_part[1].Adder_inst_0                       |expand_Adder_3oper_50                  |    60|
|259   |      \fisrt_part[2].Adder_inst_0                       |expand_Adder_3oper_51                  |    59|
|260   |      \fisrt_part[3].Adder_inst_0                       |expand_Adder_3oper_52                  |    59|
|261   |      \second_part[0].Adder_inst_1                      |expand_Adder_2oper_53                  |    46|
|262   |      \second_part[1].Adder_inst_1                      |expand_Adder_2oper_54                  |    44|
|263   |    \parallel_kernel_number[6].PE_Array_inst            |expand_PE_Array__xdcDup__7             |   220|
|264   |      \parallel_kernel_channel[0].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__73      |    19|
|265   |      \parallel_kernel_channel[10].Multiplier_DSP_inst  |expand_Multiplier_DSP__xdcDup__83      |    18|
|266   |      \parallel_kernel_channel[11].Multiplier_DSP_inst  |expand_Multiplier_DSP__xdcDup__84      |    18|
|267   |      \parallel_kernel_channel[1].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__74      |    19|
|268   |      \parallel_kernel_channel[2].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__75      |    19|
|269   |      \parallel_kernel_channel[3].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__76      |    19|
|270   |      \parallel_kernel_channel[4].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__77      |    18|
|271   |      \parallel_kernel_channel[5].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__78      |    18|
|272   |      \parallel_kernel_channel[6].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__79      |    18|
|273   |      \parallel_kernel_channel[7].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__80      |    18|
|274   |      \parallel_kernel_channel[8].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__81      |    18|
|275   |      \parallel_kernel_channel[9].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__82      |    18|
|276   |    \parallel_kernel_number[7].Adder_Tree_inst          |expand_Adder_Tree_27                   |   465|
|277   |      Adder_inst_2                                      |expand_Adder_2oper__parameterized0_41  |   136|
|278   |      \fisrt_part[0].Adder_inst_0                       |expand_Adder_3oper_42                  |    61|
|279   |      \fisrt_part[1].Adder_inst_0                       |expand_Adder_3oper_43                  |    60|
|280   |      \fisrt_part[2].Adder_inst_0                       |expand_Adder_3oper_44                  |    59|
|281   |      \fisrt_part[3].Adder_inst_0                       |expand_Adder_3oper_45                  |    59|
|282   |      \second_part[0].Adder_inst_1                      |expand_Adder_2oper_46                  |    46|
|283   |      \second_part[1].Adder_inst_1                      |expand_Adder_2oper_47                  |    44|
|284   |    \parallel_kernel_number[7].PE_Array_inst            |expand_PE_Array__xdcDup__8             |   220|
|285   |      \parallel_kernel_channel[0].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__85      |    19|
|286   |      \parallel_kernel_channel[10].Multiplier_DSP_inst  |expand_Multiplier_DSP__xdcDup__95      |    18|
|287   |      \parallel_kernel_channel[11].Multiplier_DSP_inst  |expand_Multiplier_DSP__xdcDup__96      |    18|
|288   |      \parallel_kernel_channel[1].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__86      |    19|
|289   |      \parallel_kernel_channel[2].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__87      |    19|
|290   |      \parallel_kernel_channel[3].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__88      |    19|
|291   |      \parallel_kernel_channel[4].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__89      |    18|
|292   |      \parallel_kernel_channel[5].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__90      |    18|
|293   |      \parallel_kernel_channel[6].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__91      |    18|
|294   |      \parallel_kernel_channel[7].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__92      |    18|
|295   |      \parallel_kernel_channel[8].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__93      |    18|
|296   |      \parallel_kernel_channel[9].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__94      |    18|
|297   |    \parallel_kernel_number[8].Adder_Tree_inst          |expand_Adder_Tree_28                   |   465|
|298   |      Adder_inst_2                                      |expand_Adder_2oper__parameterized0_34  |   136|
|299   |      \fisrt_part[0].Adder_inst_0                       |expand_Adder_3oper_35                  |    61|
|300   |      \fisrt_part[1].Adder_inst_0                       |expand_Adder_3oper_36                  |    60|
|301   |      \fisrt_part[2].Adder_inst_0                       |expand_Adder_3oper_37                  |    59|
|302   |      \fisrt_part[3].Adder_inst_0                       |expand_Adder_3oper_38                  |    59|
|303   |      \second_part[0].Adder_inst_1                      |expand_Adder_2oper_39                  |    46|
|304   |      \second_part[1].Adder_inst_1                      |expand_Adder_2oper_40                  |    44|
|305   |    \parallel_kernel_number[8].PE_Array_inst            |expand_PE_Array__xdcDup__9             |   220|
|306   |      \parallel_kernel_channel[0].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__97      |    19|
|307   |      \parallel_kernel_channel[10].Multiplier_DSP_inst  |expand_Multiplier_DSP__xdcDup__107     |    18|
|308   |      \parallel_kernel_channel[11].Multiplier_DSP_inst  |expand_Multiplier_DSP__xdcDup__108     |    18|
|309   |      \parallel_kernel_channel[1].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__98      |    19|
|310   |      \parallel_kernel_channel[2].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__99      |    19|
|311   |      \parallel_kernel_channel[3].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__100     |    19|
|312   |      \parallel_kernel_channel[4].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__101     |    18|
|313   |      \parallel_kernel_channel[5].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__102     |    18|
|314   |      \parallel_kernel_channel[6].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__103     |    18|
|315   |      \parallel_kernel_channel[7].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__104     |    18|
|316   |      \parallel_kernel_channel[8].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__105     |    18|
|317   |      \parallel_kernel_channel[9].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__106     |    18|
|318   |    \parallel_kernel_number[9].Adder_Tree_inst          |expand_Adder_Tree_29                   |   465|
|319   |      Adder_inst_2                                      |expand_Adder_2oper__parameterized0     |   136|
|320   |      \fisrt_part[0].Adder_inst_0                       |expand_Adder_3oper                     |    61|
|321   |      \fisrt_part[1].Adder_inst_0                       |expand_Adder_3oper_30                  |    60|
|322   |      \fisrt_part[2].Adder_inst_0                       |expand_Adder_3oper_31                  |    59|
|323   |      \fisrt_part[3].Adder_inst_0                       |expand_Adder_3oper_32                  |    59|
|324   |      \second_part[0].Adder_inst_1                      |expand_Adder_2oper                     |    46|
|325   |      \second_part[1].Adder_inst_1                      |expand_Adder_2oper_33                  |    44|
|326   |    \parallel_kernel_number[9].PE_Array_inst            |expand_PE_Array__xdcDup__10            |   222|
|327   |      \parallel_kernel_channel[0].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__109     |    21|
|328   |      \parallel_kernel_channel[10].Multiplier_DSP_inst  |expand_Multiplier_DSP__xdcDup__119     |    18|
|329   |      \parallel_kernel_channel[11].Multiplier_DSP_inst  |expand_Multiplier_DSP__xdcDup__120     |    18|
|330   |      \parallel_kernel_channel[1].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__110     |    19|
|331   |      \parallel_kernel_channel[2].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__111     |    19|
|332   |      \parallel_kernel_channel[3].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__112     |    19|
|333   |      \parallel_kernel_channel[4].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__113     |    18|
|334   |      \parallel_kernel_channel[5].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__114     |    18|
|335   |      \parallel_kernel_channel[6].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__115     |    18|
|336   |      \parallel_kernel_channel[7].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__116     |    18|
|337   |      \parallel_kernel_channel[8].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__117     |    18|
|338   |      \parallel_kernel_channel[9].Multiplier_DSP_inst   |expand_Multiplier_DSP__xdcDup__118     |    18|
|339   |  \quant_scale_multiplication[0].Quantization           |expand_pipelined_multiplier_2stage     |   119|
|340   |  \quant_scale_multiplication[10].Quantization          |expand_pipelined_multiplier_2stage_0   |   119|
|341   |  \quant_scale_multiplication[11].Quantization          |expand_pipelined_multiplier_2stage_1   |   119|
|342   |  \quant_scale_multiplication[12].Quantization          |expand_pipelined_multiplier_2stage_2   |   119|
|343   |  \quant_scale_multiplication[13].Quantization          |expand_pipelined_multiplier_2stage_3   |   119|
|344   |  \quant_scale_multiplication[14].Quantization          |expand_pipelined_multiplier_2stage_4   |   119|
|345   |  \quant_scale_multiplication[15].Quantization          |expand_pipelined_multiplier_2stage_5   |   119|
|346   |  \quant_scale_multiplication[1].Quantization           |expand_pipelined_multiplier_2stage_6   |   119|
|347   |  \quant_scale_multiplication[2].Quantization           |expand_pipelined_multiplier_2stage_7   |   119|
|348   |  \quant_scale_multiplication[3].Quantization           |expand_pipelined_multiplier_2stage_8   |   119|
|349   |  \quant_scale_multiplication[4].Quantization           |expand_pipelined_multiplier_2stage_9   |   119|
|350   |  \quant_scale_multiplication[5].Quantization           |expand_pipelined_multiplier_2stage_10  |   119|
|351   |  \quant_scale_multiplication[6].Quantization           |expand_pipelined_multiplier_2stage_11  |   119|
|352   |  \quant_scale_multiplication[7].Quantization           |expand_pipelined_multiplier_2stage_12  |   119|
|353   |  \quant_scale_multiplication[8].Quantization           |expand_pipelined_multiplier_2stage_13  |   119|
|354   |  \quant_scale_multiplication[9].Quantization           |expand_pipelined_multiplier_2stage_14  |   121|
+------+--------------------------------------------------------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:17 . Memory (MB): peak = 2198.555 ; gain = 815.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:01:09 . Memory (MB): peak = 2198.555 ; gain = 678.617
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:01:18 . Memory (MB): peak = 2198.555 ; gain = 815.555
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 709 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2231.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 101 instances were transformed.
  BUFG => BUFGCE: 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 100 instances

INFO: [Common 17-83] Releasing license: Synthesis
337 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:39 . Memory (MB): peak = 2231.824 ; gain = 1925.301
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2231.824 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Github_Portfolio/AXIS_IPs_v19.1_for_Integration/AXIS_Expanding_Layer_v19.1_0910/AXIS_Expanding_Layer_v19.1_0910.runs/synth_1/Expanding_Layer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Expanding_Layer_utilization_synth.rpt -pb Expanding_Layer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 10 13:36:22 2025...
