

================================================================
== Vivado HLS Report for 'gradient_weight_x'
================================================================
* Date:           Wed Jun 24 04:23:14 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        optical
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.286|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+----------+--------+----------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min  |    max   |   min  |    max   |   Type  |
    +--------+----------+--------+----------+---------+
    |  896417|  29106053|  896417|  29106053|   none  |
    +--------+----------+--------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+--------+----------+--------------+-----------+-----------+------+----------+
        |                 |      Latency      |   Iteration  |  Initiation Interval  | Trip |          |
        |    Loop Name    |   min  |    max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +-----------------+--------+----------+--------------+-----------+-----------+------+----------+
        |- Loop 1         |  896416|  29106052| 2056 ~ 66757 |          -|          -|   436|    no    |
        | + Loop 1.1      |    2054|     66755|    2 ~ 65    |          -|          -|  1027|    no    |
        |  ++ Loop 1.1.1  |      63|        63|             9|          -|          -|     7|    no    |
        +-----------------+--------+----------+--------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 13 [1/1] (1.06ns)   --->   "br label %.loopexit" [optical_flow_sw.cpp:102]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.40>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%r_0 = phi i9 [ 0, %0 ], [ %r, %.loopexit.loopexit ]"   --->   Operation 14 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.25ns)   --->   "%icmp_ln102 = icmp eq i9 %r_0, -76" [optical_flow_sw.cpp:102]   --->   Operation 15 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 1.25> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 436, i64 436, i64 436)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.40ns)   --->   "%r = add i9 %r_0, 1" [optical_flow_sw.cpp:102]   --->   Operation 17 'add' 'r' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln102, label %7, label %.preheader1.preheader" [optical_flow_sw.cpp:102]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_5 = call i19 @_ssdm_op_BitConcatenate.i19.i9.i10(i9 %r_0, i10 0)" [optical_flow_sw.cpp:114]   --->   Operation 19 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i19 %tmp_5 to i20" [optical_flow_sw.cpp:104]   --->   Operation 20 'zext' 'zext_ln104' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.06ns)   --->   "br label %.preheader1" [optical_flow_sw.cpp:104]   --->   Operation 21 'br' <Predicate = (!icmp_ln102)> <Delay = 1.06>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "ret void" [optical_flow_sw.cpp:126]   --->   Operation 22 'ret' <Predicate = (icmp_ln102)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.63>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%c_0 = phi i11 [ %c, %6 ], [ 0, %.preheader1.preheader ]"   --->   Operation 23 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.32ns)   --->   "%icmp_ln104 = icmp eq i11 %c_0, -1021" [optical_flow_sw.cpp:104]   --->   Operation 24 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1027, i64 1027, i64 1027)"   --->   Operation 25 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.42ns)   --->   "%c = add i11 %c_0, 1" [optical_flow_sw.cpp:104]   --->   Operation 26 'add' 'c' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln104, label %.loopexit.loopexit, label %1" [optical_flow_sw.cpp:104]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.32ns)   --->   "%icmp_ln110 = icmp ugt i11 %c_0, 5" [optical_flow_sw.cpp:110]   --->   Operation 28 'icmp' 'icmp_ln110' <Predicate = (!icmp_ln104)> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node and_ln110)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %c_0, i32 10)" [optical_flow_sw.cpp:110]   --->   Operation 29 'bitselect' 'tmp_18' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln110)   --->   "%xor_ln110 = xor i1 %tmp_18, true" [optical_flow_sw.cpp:110]   --->   Operation 30 'xor' 'xor_ln110' <Predicate = (!icmp_ln104)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln110 = and i1 %icmp_ln110, %xor_ln110" [optical_flow_sw.cpp:110]   --->   Operation 31 'and' 'and_ln110' <Predicate = (!icmp_ln104)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %and_ln110, label %.preheader.preheader, label %4" [optical_flow_sw.cpp:110]   --->   Operation 32 'br' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.32ns)   --->   "%icmp_ln120 = icmp ugt i11 %c_0, 2" [optical_flow_sw.cpp:120]   --->   Operation 33 'icmp' 'icmp_ln120' <Predicate = (!icmp_ln104 & !and_ln110)> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln120, label %5, label %._crit_edge" [optical_flow_sw.cpp:120]   --->   Operation 34 'br' <Predicate = (!icmp_ln104 & !and_ln110)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.42ns)   --->   "%add_ln122 = add i11 %c_0, -3" [optical_flow_sw.cpp:122]   --->   Operation 35 'add' 'add_ln122' <Predicate = (!icmp_ln104 & !and_ln110 & icmp_ln120)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i11 %add_ln122 to i20" [optical_flow_sw.cpp:122]   --->   Operation 36 'zext' 'zext_ln122' <Predicate = (!icmp_ln104 & !and_ln110 & icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.54ns)   --->   "%add_ln122_1 = add i20 %zext_ln104, %zext_ln122" [optical_flow_sw.cpp:122]   --->   Operation 37 'add' 'add_ln122_1' <Predicate = (!icmp_ln104 & !and_ln110 & icmp_ln120)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln122_1 = zext i20 %add_ln122_1 to i64" [optical_flow_sw.cpp:122]   --->   Operation 38 'zext' 'zext_ln122_1' <Predicate = (!icmp_ln104 & !and_ln110 & icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%filt_grad_x_addr_2 = getelementptr [446464 x float]* %filt_grad_x, i64 0, i64 %zext_ln122_1" [optical_flow_sw.cpp:122]   --->   Operation 39 'getelementptr' 'filt_grad_x_addr_2' <Predicate = (!icmp_ln104 & !and_ln110 & icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%filt_grad_y_addr_2 = getelementptr [446464 x float]* %filt_grad_y, i64 0, i64 %zext_ln122_1" [optical_flow_sw.cpp:122]   --->   Operation 40 'getelementptr' 'filt_grad_y_addr_2' <Predicate = (!icmp_ln104 & !and_ln110 & icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%filt_grad_z_addr_2 = getelementptr [446464 x float]* %filt_grad_z, i64 0, i64 %zext_ln122_1" [optical_flow_sw.cpp:122]   --->   Operation 41 'getelementptr' 'filt_grad_z_addr_2' <Predicate = (!icmp_ln104 & !and_ln110 & icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.66ns)   --->   "store float 0.000000e+00, float* %filt_grad_x_addr_2, align 4" [optical_flow_sw.cpp:122]   --->   Operation 42 'store' <Predicate = (!icmp_ln104 & !and_ln110 & icmp_ln120)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_3 : Operation 43 [1/1] (2.66ns)   --->   "store float 0.000000e+00, float* %filt_grad_y_addr_2, align 4" [optical_flow_sw.cpp:122]   --->   Operation 43 'store' <Predicate = (!icmp_ln104 & !and_ln110 & icmp_ln120)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_3 : Operation 44 [1/1] (2.66ns)   --->   "store float 0.000000e+00, float* %filt_grad_z_addr_2, align 4" [optical_flow_sw.cpp:122]   --->   Operation 44 'store' <Predicate = (!icmp_ln104 & !and_ln110 & icmp_ln120)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br label %._crit_edge" [optical_flow_sw.cpp:123]   --->   Operation 45 'br' <Predicate = (!icmp_ln104 & !and_ln110 & icmp_ln120)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 46 'br' <Predicate = (!icmp_ln104 & !and_ln110)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.06ns)   --->   "br label %.preheader" [optical_flow_sw.cpp:112]   --->   Operation 47 'br' <Predicate = (!icmp_ln104 & and_ln110)> <Delay = 1.06>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 48 'br' <Predicate = (icmp_ln104)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.63>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%acc_2_0 = phi float [ %acc_z, %2 ], [ 0.000000e+00, %.preheader.preheader ]"   --->   Operation 49 'phi' 'acc_2_0' <Predicate = (and_ln110)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%acc_1_0 = phi float [ %acc_y, %2 ], [ 0.000000e+00, %.preheader.preheader ]"   --->   Operation 50 'phi' 'acc_1_0' <Predicate = (and_ln110)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%acc_0_0 = phi float [ %acc_x, %2 ], [ 0.000000e+00, %.preheader.preheader ]"   --->   Operation 51 'phi' 'acc_0_0' <Predicate = (and_ln110)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ %i, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 52 'phi' 'i_0' <Predicate = (and_ln110)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i3 %i_0 to i11" [optical_flow_sw.cpp:112]   --->   Operation 53 'zext' 'zext_ln112' <Predicate = (and_ln110)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.86ns)   --->   "%icmp_ln112 = icmp eq i3 %i_0, -1" [optical_flow_sw.cpp:112]   --->   Operation 54 'icmp' 'icmp_ln112' <Predicate = (and_ln110)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)"   --->   Operation 55 'speclooptripcount' 'empty_24' <Predicate = (and_ln110)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.16ns)   --->   "%i = add i3 %i_0, 1" [optical_flow_sw.cpp:112]   --->   Operation 56 'add' 'i' <Predicate = (and_ln110)> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln112, label %3, label %2" [optical_flow_sw.cpp:112]   --->   Operation 57 'br' <Predicate = (and_ln110)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.42ns)   --->   "%sub_ln114 = sub i11 %c_0, %zext_ln112" [optical_flow_sw.cpp:114]   --->   Operation 58 'sub' 'sub_ln114' <Predicate = (and_ln110 & !icmp_ln112)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i11 %sub_ln114 to i20" [optical_flow_sw.cpp:114]   --->   Operation 59 'zext' 'zext_ln114' <Predicate = (and_ln110 & !icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.54ns)   --->   "%add_ln114 = add i20 %zext_ln104, %zext_ln114" [optical_flow_sw.cpp:114]   --->   Operation 60 'add' 'add_ln114' <Predicate = (and_ln110 & !icmp_ln112)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i20 %add_ln114 to i64" [optical_flow_sw.cpp:114]   --->   Operation 61 'zext' 'zext_ln114_2' <Predicate = (and_ln110 & !icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%y_filtered_x_addr = getelementptr [446464 x float]* @y_filtered_x, i64 0, i64 %zext_ln114_2" [optical_flow_sw.cpp:114]   --->   Operation 62 'getelementptr' 'y_filtered_x_addr' <Predicate = (and_ln110 & !icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%y_filtered_y_addr = getelementptr [446464 x float]* @y_filtered_y, i64 0, i64 %zext_ln114_2" [optical_flow_sw.cpp:115]   --->   Operation 63 'getelementptr' 'y_filtered_y_addr' <Predicate = (and_ln110 & !icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%y_filtered_z_addr = getelementptr [446464 x float]* @y_filtered_z, i64 0, i64 %zext_ln114_2" [optical_flow_sw.cpp:116]   --->   Operation 64 'getelementptr' 'y_filtered_z_addr' <Predicate = (and_ln110 & !icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 65 [2/2] (2.66ns)   --->   "%y_filtered_x_load = load float* %y_filtered_x_addr, align 4" [optical_flow_sw.cpp:114]   --->   Operation 65 'load' 'y_filtered_x_load' <Predicate = (and_ln110 & !icmp_ln112)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i3 %i_0 to i64" [optical_flow_sw.cpp:114]   --->   Operation 66 'zext' 'zext_ln114_1' <Predicate = (and_ln110 & !icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%GRAD_FILTER_addr = getelementptr inbounds [7 x float]* @GRAD_FILTER, i64 0, i64 %zext_ln114_1" [optical_flow_sw.cpp:114]   --->   Operation 67 'getelementptr' 'GRAD_FILTER_addr' <Predicate = (and_ln110 & !icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 68 [2/2] (2.66ns)   --->   "%GRAD_FILTER_load = load float* %GRAD_FILTER_addr, align 4" [optical_flow_sw.cpp:114]   --->   Operation 68 'load' 'GRAD_FILTER_load' <Predicate = (and_ln110 & !icmp_ln112)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7> <ROM>
ST_4 : Operation 69 [2/2] (2.66ns)   --->   "%y_filtered_y_load = load float* %y_filtered_y_addr, align 4" [optical_flow_sw.cpp:115]   --->   Operation 69 'load' 'y_filtered_y_load' <Predicate = (and_ln110 & !icmp_ln112)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_4 : Operation 70 [2/2] (2.66ns)   --->   "%y_filtered_z_load = load float* %y_filtered_z_addr, align 4" [optical_flow_sw.cpp:116]   --->   Operation 70 'load' 'y_filtered_z_load' <Predicate = (and_ln110 & !icmp_ln112)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_4 : Operation 71 [1/1] (1.42ns)   --->   "%add_ln118 = add i11 %c_0, -3" [optical_flow_sw.cpp:118]   --->   Operation 71 'add' 'add_ln118' <Predicate = (and_ln110 & icmp_ln112)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i11 %add_ln118 to i20" [optical_flow_sw.cpp:118]   --->   Operation 72 'zext' 'zext_ln118' <Predicate = (and_ln110 & icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.54ns)   --->   "%add_ln118_1 = add i20 %zext_ln104, %zext_ln118" [optical_flow_sw.cpp:118]   --->   Operation 73 'add' 'add_ln118_1' <Predicate = (and_ln110 & icmp_ln112)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i20 %add_ln118_1 to i64" [optical_flow_sw.cpp:118]   --->   Operation 74 'zext' 'zext_ln118_1' <Predicate = (and_ln110 & icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%filt_grad_x_addr = getelementptr [446464 x float]* %filt_grad_x, i64 0, i64 %zext_ln118_1" [optical_flow_sw.cpp:118]   --->   Operation 75 'getelementptr' 'filt_grad_x_addr' <Predicate = (and_ln110 & icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%filt_grad_y_addr = getelementptr [446464 x float]* %filt_grad_y, i64 0, i64 %zext_ln118_1" [optical_flow_sw.cpp:118]   --->   Operation 76 'getelementptr' 'filt_grad_y_addr' <Predicate = (and_ln110 & icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%filt_grad_z_addr = getelementptr [446464 x float]* %filt_grad_z, i64 0, i64 %zext_ln118_1" [optical_flow_sw.cpp:118]   --->   Operation 77 'getelementptr' 'filt_grad_z_addr' <Predicate = (and_ln110 & icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (2.66ns)   --->   "store float %acc_0_0, float* %filt_grad_x_addr, align 4" [optical_flow_sw.cpp:118]   --->   Operation 78 'store' <Predicate = (and_ln110 & icmp_ln112)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_4 : Operation 79 [1/1] (2.66ns)   --->   "store float %acc_1_0, float* %filt_grad_y_addr, align 4" [optical_flow_sw.cpp:118]   --->   Operation 79 'store' <Predicate = (and_ln110 & icmp_ln112)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_4 : Operation 80 [1/1] (2.66ns)   --->   "store float %acc_2_0, float* %filt_grad_z_addr, align 4" [optical_flow_sw.cpp:118]   --->   Operation 80 'store' <Predicate = (and_ln110 & icmp_ln112)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "br label %6" [optical_flow_sw.cpp:119]   --->   Operation 81 'br' <Predicate = (and_ln110 & icmp_ln112)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "br label %.preheader1" [optical_flow_sw.cpp:104]   --->   Operation 82 'br' <Predicate = (icmp_ln112) | (!and_ln110)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 83 [1/2] (2.66ns)   --->   "%y_filtered_x_load = load float* %y_filtered_x_addr, align 4" [optical_flow_sw.cpp:114]   --->   Operation 83 'load' 'y_filtered_x_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_5 : Operation 84 [1/2] (2.66ns)   --->   "%GRAD_FILTER_load = load float* %GRAD_FILTER_addr, align 4" [optical_flow_sw.cpp:114]   --->   Operation 84 'load' 'GRAD_FILTER_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 7> <ROM>
ST_5 : Operation 85 [1/2] (2.66ns)   --->   "%y_filtered_y_load = load float* %y_filtered_y_addr, align 4" [optical_flow_sw.cpp:115]   --->   Operation 85 'load' 'y_filtered_y_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>
ST_5 : Operation 86 [1/2] (2.66ns)   --->   "%y_filtered_z_load = load float* %y_filtered_z_addr, align 4" [optical_flow_sw.cpp:116]   --->   Operation 86 'load' 'y_filtered_z_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 446464> <RAM>

State 6 <SV = 5> <Delay = 8.28>
ST_6 : Operation 87 [3/3] (8.28ns)   --->   "%tmp = fmul float %y_filtered_x_load, %GRAD_FILTER_load" [optical_flow_sw.cpp:114]   --->   Operation 87 'fmul' 'tmp' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [3/3] (8.28ns)   --->   "%tmp_s = fmul float %y_filtered_y_load, %GRAD_FILTER_load" [optical_flow_sw.cpp:115]   --->   Operation 88 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [3/3] (8.28ns)   --->   "%tmp_2 = fmul float %y_filtered_z_load, %GRAD_FILTER_load" [optical_flow_sw.cpp:116]   --->   Operation 89 'fmul' 'tmp_2' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.28>
ST_7 : Operation 90 [2/3] (8.28ns)   --->   "%tmp = fmul float %y_filtered_x_load, %GRAD_FILTER_load" [optical_flow_sw.cpp:114]   --->   Operation 90 'fmul' 'tmp' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [2/3] (8.28ns)   --->   "%tmp_s = fmul float %y_filtered_y_load, %GRAD_FILTER_load" [optical_flow_sw.cpp:115]   --->   Operation 91 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [2/3] (8.28ns)   --->   "%tmp_2 = fmul float %y_filtered_z_load, %GRAD_FILTER_load" [optical_flow_sw.cpp:116]   --->   Operation 92 'fmul' 'tmp_2' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.28>
ST_8 : Operation 93 [1/3] (8.28ns)   --->   "%tmp = fmul float %y_filtered_x_load, %GRAD_FILTER_load" [optical_flow_sw.cpp:114]   --->   Operation 93 'fmul' 'tmp' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/3] (8.28ns)   --->   "%tmp_s = fmul float %y_filtered_y_load, %GRAD_FILTER_load" [optical_flow_sw.cpp:115]   --->   Operation 94 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/3] (8.28ns)   --->   "%tmp_2 = fmul float %y_filtered_z_load, %GRAD_FILTER_load" [optical_flow_sw.cpp:116]   --->   Operation 95 'fmul' 'tmp_2' <Predicate = true> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.71>
ST_9 : Operation 96 [4/4] (7.71ns)   --->   "%acc_x = fadd float %acc_0_0, %tmp" [optical_flow_sw.cpp:114]   --->   Operation 96 'fadd' 'acc_x' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [4/4] (7.71ns)   --->   "%acc_y = fadd float %acc_1_0, %tmp_s" [optical_flow_sw.cpp:115]   --->   Operation 97 'fadd' 'acc_y' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [4/4] (7.71ns)   --->   "%acc_z = fadd float %acc_2_0, %tmp_2" [optical_flow_sw.cpp:116]   --->   Operation 98 'fadd' 'acc_z' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.71>
ST_10 : Operation 99 [3/4] (7.71ns)   --->   "%acc_x = fadd float %acc_0_0, %tmp" [optical_flow_sw.cpp:114]   --->   Operation 99 'fadd' 'acc_x' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [3/4] (7.71ns)   --->   "%acc_y = fadd float %acc_1_0, %tmp_s" [optical_flow_sw.cpp:115]   --->   Operation 100 'fadd' 'acc_y' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [3/4] (7.71ns)   --->   "%acc_z = fadd float %acc_2_0, %tmp_2" [optical_flow_sw.cpp:116]   --->   Operation 101 'fadd' 'acc_z' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.71>
ST_11 : Operation 102 [2/4] (7.71ns)   --->   "%acc_x = fadd float %acc_0_0, %tmp" [optical_flow_sw.cpp:114]   --->   Operation 102 'fadd' 'acc_x' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 103 [2/4] (7.71ns)   --->   "%acc_y = fadd float %acc_1_0, %tmp_s" [optical_flow_sw.cpp:115]   --->   Operation 103 'fadd' 'acc_y' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [2/4] (7.71ns)   --->   "%acc_z = fadd float %acc_2_0, %tmp_2" [optical_flow_sw.cpp:116]   --->   Operation 104 'fadd' 'acc_z' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.71>
ST_12 : Operation 105 [1/4] (7.71ns)   --->   "%acc_x = fadd float %acc_0_0, %tmp" [optical_flow_sw.cpp:114]   --->   Operation 105 'fadd' 'acc_x' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 106 [1/4] (7.71ns)   --->   "%acc_y = fadd float %acc_1_0, %tmp_s" [optical_flow_sw.cpp:115]   --->   Operation 106 'fadd' 'acc_y' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [1/4] (7.71ns)   --->   "%acc_z = fadd float %acc_2_0, %tmp_2" [optical_flow_sw.cpp:116]   --->   Operation 107 'fadd' 'acc_z' <Predicate = true> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "br label %.preheader" [optical_flow_sw.cpp:112]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', optical_flow_sw.cpp:102) [10]  (1.06 ns)

 <State 2>: 1.4ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', optical_flow_sw.cpp:102) [10]  (0 ns)
	'add' operation ('r', optical_flow_sw.cpp:102) [13]  (1.4 ns)

 <State 3>: 5.64ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', optical_flow_sw.cpp:104) [20]  (0 ns)
	'add' operation ('add_ln122', optical_flow_sw.cpp:122) [35]  (1.43 ns)
	'add' operation ('add_ln122_1', optical_flow_sw.cpp:122) [37]  (1.54 ns)
	'getelementptr' operation ('filt_grad_x_addr_2', optical_flow_sw.cpp:122) [39]  (0 ns)
	'store' operation ('store_ln122', optical_flow_sw.cpp:122) of constant 0 on array 'filt_grad_x' [42]  (2.66 ns)

 <State 4>: 5.64ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', optical_flow_sw.cpp:112) [54]  (0 ns)
	'sub' operation ('sub_ln114', optical_flow_sw.cpp:114) [61]  (1.43 ns)
	'add' operation ('add_ln114', optical_flow_sw.cpp:114) [63]  (1.54 ns)
	'getelementptr' operation ('y_filtered_x_addr', optical_flow_sw.cpp:114) [65]  (0 ns)
	'load' operation ('y_filtered_x_load', optical_flow_sw.cpp:114) on array 'y_filtered_x' [68]  (2.66 ns)

 <State 5>: 2.66ns
The critical path consists of the following:
	'load' operation ('y_filtered_x_load', optical_flow_sw.cpp:114) on array 'y_filtered_x' [68]  (2.66 ns)

 <State 6>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp', optical_flow_sw.cpp:114) [72]  (8.29 ns)

 <State 7>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp', optical_flow_sw.cpp:114) [72]  (8.29 ns)

 <State 8>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp', optical_flow_sw.cpp:114) [72]  (8.29 ns)

 <State 9>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('acc.x', optical_flow_sw.cpp:114) [73]  (7.72 ns)

 <State 10>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('acc.x', optical_flow_sw.cpp:114) [73]  (7.72 ns)

 <State 11>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('acc.x', optical_flow_sw.cpp:114) [73]  (7.72 ns)

 <State 12>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('acc.x', optical_flow_sw.cpp:114) [73]  (7.72 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
