<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Fri Apr 18 13:33:33 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     df1_lidar_top
Device,speed:    LFE5U-45F,7
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



</A><A name="FREQUENCY NET 'i_clk_50m_c' 50.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "i_clk_50m_c" 50.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 15.038ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2821">r_rst_dlycnt[6]</A>  (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_0">r_rst_dlycnt[18]</A>  (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)

   Delay:               5.198ns  (45.7% logic, 54.3% route), 14 logic levels.

 Constraint Details:

      5.198ns physical path delay SLICE_2821 to SLICE_0 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.236ns DIN_SET requirement (totaling 20.236ns) by 15.038ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:REG_DEL, 0.454,R19C59D.CLK,R19C59D.Q1,SLICE_2821:ROUTE, 0.899,R19C59D.Q1,R18C60B.A0,r_rst_dlycnt[6]:CTOF_DEL, 0.206,R18C60B.A0,R18C60B.F0,SLICE_15532:ROUTE, 0.558,R18C60B.F0,R19C62B.D1,un1_r_rst_dlycntlt12:CTOF_DEL, 0.206,R19C62B.D1,R19C62B.F1,SLICE_5547:ROUTE, 0.484,R19C62B.F1,R19C62B.B0,un1_r_rst_dlycntlt18:CTOF_DEL, 0.206,R19C62B.B0,R19C62B.F0,SLICE_5547:ROUTE, 0.882,R19C62B.F0,R19C59A.B0,r_rst_dlycnt8:C0TOFCO_DEL, 0.398,R19C59A.B0,R19C59A.FCO,SLICE_2818:ROUTE, 0.000,R19C59A.FCO,R19C59B.FCI,un1_r_rst_dlycnt_4_cry_0:FCITOFCO_DEL, 0.062,R19C59B.FCI,R19C59B.FCO,SLICE_2819:ROUTE, 0.000,R19C59B.FCO,R19C59C.FCI,un1_r_rst_dlycnt_4_cry_2:FCITOFCO_DEL, 0.062,R19C59C.FCI,R19C59C.FCO,SLICE_2820:ROUTE, 0.000,R19C59C.FCO,R19C59D.FCI,un1_r_rst_dlycnt_4_cry_4:FCITOFCO_DEL, 0.062,R19C59D.FCI,R19C59D.FCO,SLICE_2821:ROUTE, 0.000,R19C59D.FCO,R19C60A.FCI,un1_r_rst_dlycnt_4_cry_6:FCITOFCO_DEL, 0.062,R19C60A.FCI,R19C60A.FCO,SLICE_2822:ROUTE, 0.000,R19C60A.FCO,R19C60B.FCI,un1_r_rst_dlycnt_4_cry_8:FCITOFCO_DEL, 0.062,R19C60B.FCI,R19C60B.FCO,SLICE_2823:ROUTE, 0.000,R19C60B.FCO,R19C60C.FCI,un1_r_rst_dlycnt_4_cry_10:FCITOFCO_DEL, 0.062,R19C60C.FCI,R19C60C.FCO,SLICE_2824:ROUTE, 0.000,R19C60C.FCO,R19C60D.FCI,un1_r_rst_dlycnt_4_cry_12:FCITOFCO_DEL, 0.062,R19C60D.FCI,R19C60D.FCO,SLICE_2825:ROUTE, 0.000,R19C60D.FCO,R19C61A.FCI,un1_r_rst_dlycnt_4_cry_14:FCITOFCO_DEL, 0.062,R19C61A.FCI,R19C61A.FCO,SLICE_2826:ROUTE, 0.000,R19C61A.FCO,R19C61B.FCI,un1_r_rst_dlycnt_4_cry_16:FCITOF1_DEL, 0.409,R19C61B.FCI,R19C61B.F1,SLICE_0:ROUTE, 0.000,R19C61B.F1,R19C61B.DI1,un1_r_rst_dlycnt_4_cry_17_0_S1">Data path</A> SLICE_2821 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R19C59D.CLK to     R19C59D.Q1 <A href="#@comp:SLICE_2821">SLICE_2821</A> (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
ROUTE         3     0.899<A href="#@net:r_rst_dlycnt[6]:R19C59D.Q1:R18C60B.A0:0.899">     R19C59D.Q1 to R18C60B.A0    </A> <A href="#@net:r_rst_dlycnt[6]">r_rst_dlycnt[6]</A>
CTOF_DEL    ---     0.206     R18C60B.A0 to     R18C60B.F0 <A href="#@comp:SLICE_15532">SLICE_15532</A>
ROUTE         1     0.558<A href="#@net:un1_r_rst_dlycntlt12:R18C60B.F0:R19C62B.D1:0.558">     R18C60B.F0 to R19C62B.D1    </A> <A href="#@net:un1_r_rst_dlycntlt12">un1_r_rst_dlycntlt12</A>
CTOF_DEL    ---     0.206     R19C62B.D1 to     R19C62B.F1 <A href="#@comp:SLICE_5547">SLICE_5547</A>
ROUTE         1     0.484<A href="#@net:un1_r_rst_dlycntlt18:R19C62B.F1:R19C62B.B0:0.484">     R19C62B.F1 to R19C62B.B0    </A> <A href="#@net:un1_r_rst_dlycntlt18">un1_r_rst_dlycntlt18</A>
CTOF_DEL    ---     0.206     R19C62B.B0 to     R19C62B.F0 <A href="#@comp:SLICE_5547">SLICE_5547</A>
ROUTE         2     0.882<A href="#@net:r_rst_dlycnt8:R19C62B.F0:R19C59A.B0:0.882">     R19C62B.F0 to R19C59A.B0    </A> <A href="#@net:r_rst_dlycnt8">r_rst_dlycnt8</A>
C0TOFCO_DE  ---     0.398     R19C59A.B0 to    R19C59A.FCO <A href="#@comp:SLICE_2818">SLICE_2818</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_0:R19C59A.FCO:R19C59B.FCI:0.000">    R19C59A.FCO to R19C59B.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_0">un1_r_rst_dlycnt_4_cry_0</A>
FCITOFCO_D  ---     0.062    R19C59B.FCI to    R19C59B.FCO <A href="#@comp:SLICE_2819">SLICE_2819</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_2:R19C59B.FCO:R19C59C.FCI:0.000">    R19C59B.FCO to R19C59C.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_2">un1_r_rst_dlycnt_4_cry_2</A>
FCITOFCO_D  ---     0.062    R19C59C.FCI to    R19C59C.FCO <A href="#@comp:SLICE_2820">SLICE_2820</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_4:R19C59C.FCO:R19C59D.FCI:0.000">    R19C59C.FCO to R19C59D.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_4">un1_r_rst_dlycnt_4_cry_4</A>
FCITOFCO_D  ---     0.062    R19C59D.FCI to    R19C59D.FCO <A href="#@comp:SLICE_2821">SLICE_2821</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_6:R19C59D.FCO:R19C60A.FCI:0.000">    R19C59D.FCO to R19C60A.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_6">un1_r_rst_dlycnt_4_cry_6</A>
FCITOFCO_D  ---     0.062    R19C60A.FCI to    R19C60A.FCO <A href="#@comp:SLICE_2822">SLICE_2822</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_8:R19C60A.FCO:R19C60B.FCI:0.000">    R19C60A.FCO to R19C60B.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_8">un1_r_rst_dlycnt_4_cry_8</A>
FCITOFCO_D  ---     0.062    R19C60B.FCI to    R19C60B.FCO <A href="#@comp:SLICE_2823">SLICE_2823</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_10:R19C60B.FCO:R19C60C.FCI:0.000">    R19C60B.FCO to R19C60C.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_10">un1_r_rst_dlycnt_4_cry_10</A>
FCITOFCO_D  ---     0.062    R19C60C.FCI to    R19C60C.FCO <A href="#@comp:SLICE_2824">SLICE_2824</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_12:R19C60C.FCO:R19C60D.FCI:0.000">    R19C60C.FCO to R19C60D.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_12">un1_r_rst_dlycnt_4_cry_12</A>
FCITOFCO_D  ---     0.062    R19C60D.FCI to    R19C60D.FCO <A href="#@comp:SLICE_2825">SLICE_2825</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_14:R19C60D.FCO:R19C61A.FCI:0.000">    R19C60D.FCO to R19C61A.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_14">un1_r_rst_dlycnt_4_cry_14</A>
FCITOFCO_D  ---     0.062    R19C61A.FCI to    R19C61A.FCO <A href="#@comp:SLICE_2826">SLICE_2826</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_16:R19C61A.FCO:R19C61B.FCI:0.000">    R19C61A.FCO to R19C61B.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_16">un1_r_rst_dlycnt_4_cry_16</A>
FCITOF1_DE  ---     0.409    R19C61B.FCI to     R19C61B.F1 <A href="#@comp:SLICE_0">SLICE_0</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_17_0_S1:R19C61B.F1:R19C61B.DI1:0.000">     R19C61B.F1 to R19C61B.DI1   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_17_0_S1">un1_r_rst_dlycnt_4_cry_17_0_S1</A> (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
                  --------
                    5.198   (45.7% logic, 54.3% route), 14 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 2.395,A7.PADDI,R19C59D.CLK,i_clk_50m_c">Source Clock Path</A> i_clk_50m to SLICE_2821:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.395<A href="#@net:i_clk_50m_c:A7.PADDI:R19C59D.CLK:2.395">       A7.PADDI to R19C59D.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 2.395,A7.PADDI,R19C61B.CLK,i_clk_50m_c">Destination Clock Path</A> i_clk_50m to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.395<A href="#@net:i_clk_50m_c:A7.PADDI:R19C61B.CLK:2.395">       A7.PADDI to R19C61B.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 15.061ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2821">r_rst_dlycnt[6]</A>  (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_0">r_rst_dlycnt[17]</A>  (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)

   Delay:               5.172ns  (45.4% logic, 54.6% route), 14 logic levels.

 Constraint Details:

      5.172ns physical path delay SLICE_2821 to SLICE_0 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 15.061ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:REG_DEL, 0.454,R19C59D.CLK,R19C59D.Q1,SLICE_2821:ROUTE, 0.899,R19C59D.Q1,R18C60B.A0,r_rst_dlycnt[6]:CTOF_DEL, 0.206,R18C60B.A0,R18C60B.F0,SLICE_15532:ROUTE, 0.558,R18C60B.F0,R19C62B.D1,un1_r_rst_dlycntlt12:CTOF_DEL, 0.206,R19C62B.D1,R19C62B.F1,SLICE_5547:ROUTE, 0.484,R19C62B.F1,R19C62B.B0,un1_r_rst_dlycntlt18:CTOF_DEL, 0.206,R19C62B.B0,R19C62B.F0,SLICE_5547:ROUTE, 0.882,R19C62B.F0,R19C59A.B0,r_rst_dlycnt8:C0TOFCO_DEL, 0.398,R19C59A.B0,R19C59A.FCO,SLICE_2818:ROUTE, 0.000,R19C59A.FCO,R19C59B.FCI,un1_r_rst_dlycnt_4_cry_0:FCITOFCO_DEL, 0.062,R19C59B.FCI,R19C59B.FCO,SLICE_2819:ROUTE, 0.000,R19C59B.FCO,R19C59C.FCI,un1_r_rst_dlycnt_4_cry_2:FCITOFCO_DEL, 0.062,R19C59C.FCI,R19C59C.FCO,SLICE_2820:ROUTE, 0.000,R19C59C.FCO,R19C59D.FCI,un1_r_rst_dlycnt_4_cry_4:FCITOFCO_DEL, 0.062,R19C59D.FCI,R19C59D.FCO,SLICE_2821:ROUTE, 0.000,R19C59D.FCO,R19C60A.FCI,un1_r_rst_dlycnt_4_cry_6:FCITOFCO_DEL, 0.062,R19C60A.FCI,R19C60A.FCO,SLICE_2822:ROUTE, 0.000,R19C60A.FCO,R19C60B.FCI,un1_r_rst_dlycnt_4_cry_8:FCITOFCO_DEL, 0.062,R19C60B.FCI,R19C60B.FCO,SLICE_2823:ROUTE, 0.000,R19C60B.FCO,R19C60C.FCI,un1_r_rst_dlycnt_4_cry_10:FCITOFCO_DEL, 0.062,R19C60C.FCI,R19C60C.FCO,SLICE_2824:ROUTE, 0.000,R19C60C.FCO,R19C60D.FCI,un1_r_rst_dlycnt_4_cry_12:FCITOFCO_DEL, 0.062,R19C60D.FCI,R19C60D.FCO,SLICE_2825:ROUTE, 0.000,R19C60D.FCO,R19C61A.FCI,un1_r_rst_dlycnt_4_cry_14:FCITOFCO_DEL, 0.062,R19C61A.FCI,R19C61A.FCO,SLICE_2826:ROUTE, 0.000,R19C61A.FCO,R19C61B.FCI,un1_r_rst_dlycnt_4_cry_16:FCITOF0_DEL, 0.383,R19C61B.FCI,R19C61B.F0,SLICE_0:ROUTE, 0.000,R19C61B.F0,R19C61B.DI0,un1_r_rst_dlycnt_4_cry_17_0_S0">Data path</A> SLICE_2821 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R19C59D.CLK to     R19C59D.Q1 <A href="#@comp:SLICE_2821">SLICE_2821</A> (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
ROUTE         3     0.899<A href="#@net:r_rst_dlycnt[6]:R19C59D.Q1:R18C60B.A0:0.899">     R19C59D.Q1 to R18C60B.A0    </A> <A href="#@net:r_rst_dlycnt[6]">r_rst_dlycnt[6]</A>
CTOF_DEL    ---     0.206     R18C60B.A0 to     R18C60B.F0 <A href="#@comp:SLICE_15532">SLICE_15532</A>
ROUTE         1     0.558<A href="#@net:un1_r_rst_dlycntlt12:R18C60B.F0:R19C62B.D1:0.558">     R18C60B.F0 to R19C62B.D1    </A> <A href="#@net:un1_r_rst_dlycntlt12">un1_r_rst_dlycntlt12</A>
CTOF_DEL    ---     0.206     R19C62B.D1 to     R19C62B.F1 <A href="#@comp:SLICE_5547">SLICE_5547</A>
ROUTE         1     0.484<A href="#@net:un1_r_rst_dlycntlt18:R19C62B.F1:R19C62B.B0:0.484">     R19C62B.F1 to R19C62B.B0    </A> <A href="#@net:un1_r_rst_dlycntlt18">un1_r_rst_dlycntlt18</A>
CTOF_DEL    ---     0.206     R19C62B.B0 to     R19C62B.F0 <A href="#@comp:SLICE_5547">SLICE_5547</A>
ROUTE         2     0.882<A href="#@net:r_rst_dlycnt8:R19C62B.F0:R19C59A.B0:0.882">     R19C62B.F0 to R19C59A.B0    </A> <A href="#@net:r_rst_dlycnt8">r_rst_dlycnt8</A>
C0TOFCO_DE  ---     0.398     R19C59A.B0 to    R19C59A.FCO <A href="#@comp:SLICE_2818">SLICE_2818</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_0:R19C59A.FCO:R19C59B.FCI:0.000">    R19C59A.FCO to R19C59B.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_0">un1_r_rst_dlycnt_4_cry_0</A>
FCITOFCO_D  ---     0.062    R19C59B.FCI to    R19C59B.FCO <A href="#@comp:SLICE_2819">SLICE_2819</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_2:R19C59B.FCO:R19C59C.FCI:0.000">    R19C59B.FCO to R19C59C.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_2">un1_r_rst_dlycnt_4_cry_2</A>
FCITOFCO_D  ---     0.062    R19C59C.FCI to    R19C59C.FCO <A href="#@comp:SLICE_2820">SLICE_2820</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_4:R19C59C.FCO:R19C59D.FCI:0.000">    R19C59C.FCO to R19C59D.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_4">un1_r_rst_dlycnt_4_cry_4</A>
FCITOFCO_D  ---     0.062    R19C59D.FCI to    R19C59D.FCO <A href="#@comp:SLICE_2821">SLICE_2821</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_6:R19C59D.FCO:R19C60A.FCI:0.000">    R19C59D.FCO to R19C60A.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_6">un1_r_rst_dlycnt_4_cry_6</A>
FCITOFCO_D  ---     0.062    R19C60A.FCI to    R19C60A.FCO <A href="#@comp:SLICE_2822">SLICE_2822</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_8:R19C60A.FCO:R19C60B.FCI:0.000">    R19C60A.FCO to R19C60B.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_8">un1_r_rst_dlycnt_4_cry_8</A>
FCITOFCO_D  ---     0.062    R19C60B.FCI to    R19C60B.FCO <A href="#@comp:SLICE_2823">SLICE_2823</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_10:R19C60B.FCO:R19C60C.FCI:0.000">    R19C60B.FCO to R19C60C.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_10">un1_r_rst_dlycnt_4_cry_10</A>
FCITOFCO_D  ---     0.062    R19C60C.FCI to    R19C60C.FCO <A href="#@comp:SLICE_2824">SLICE_2824</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_12:R19C60C.FCO:R19C60D.FCI:0.000">    R19C60C.FCO to R19C60D.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_12">un1_r_rst_dlycnt_4_cry_12</A>
FCITOFCO_D  ---     0.062    R19C60D.FCI to    R19C60D.FCO <A href="#@comp:SLICE_2825">SLICE_2825</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_14:R19C60D.FCO:R19C61A.FCI:0.000">    R19C60D.FCO to R19C61A.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_14">un1_r_rst_dlycnt_4_cry_14</A>
FCITOFCO_D  ---     0.062    R19C61A.FCI to    R19C61A.FCO <A href="#@comp:SLICE_2826">SLICE_2826</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_16:R19C61A.FCO:R19C61B.FCI:0.000">    R19C61A.FCO to R19C61B.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_16">un1_r_rst_dlycnt_4_cry_16</A>
FCITOF0_DE  ---     0.383    R19C61B.FCI to     R19C61B.F0 <A href="#@comp:SLICE_0">SLICE_0</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_17_0_S0:R19C61B.F0:R19C61B.DI0:0.000">     R19C61B.F0 to R19C61B.DI0   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_17_0_S0">un1_r_rst_dlycnt_4_cry_17_0_S0</A> (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
                  --------
                    5.172   (45.4% logic, 54.6% route), 14 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 2.395,A7.PADDI,R19C59D.CLK,i_clk_50m_c">Source Clock Path</A> i_clk_50m to SLICE_2821:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.395<A href="#@net:i_clk_50m_c:A7.PADDI:R19C59D.CLK:2.395">       A7.PADDI to R19C59D.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 2.395,A7.PADDI,R19C61B.CLK,i_clk_50m_c">Destination Clock Path</A> i_clk_50m to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.395<A href="#@net:i_clk_50m_c:A7.PADDI:R19C61B.CLK:2.395">       A7.PADDI to R19C61B.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 15.100ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2821">r_rst_dlycnt[6]</A>  (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_2826">r_rst_dlycnt[16]</A>  (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)

   Delay:               5.136ns  (45.0% logic, 55.0% route), 13 logic levels.

 Constraint Details:

      5.136ns physical path delay SLICE_2821 to SLICE_2826 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.236ns DIN_SET requirement (totaling 20.236ns) by 15.100ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:REG_DEL, 0.454,R19C59D.CLK,R19C59D.Q1,SLICE_2821:ROUTE, 0.899,R19C59D.Q1,R18C60B.A0,r_rst_dlycnt[6]:CTOF_DEL, 0.206,R18C60B.A0,R18C60B.F0,SLICE_15532:ROUTE, 0.558,R18C60B.F0,R19C62B.D1,un1_r_rst_dlycntlt12:CTOF_DEL, 0.206,R19C62B.D1,R19C62B.F1,SLICE_5547:ROUTE, 0.484,R19C62B.F1,R19C62B.B0,un1_r_rst_dlycntlt18:CTOF_DEL, 0.206,R19C62B.B0,R19C62B.F0,SLICE_5547:ROUTE, 0.882,R19C62B.F0,R19C59A.B0,r_rst_dlycnt8:C0TOFCO_DEL, 0.398,R19C59A.B0,R19C59A.FCO,SLICE_2818:ROUTE, 0.000,R19C59A.FCO,R19C59B.FCI,un1_r_rst_dlycnt_4_cry_0:FCITOFCO_DEL, 0.062,R19C59B.FCI,R19C59B.FCO,SLICE_2819:ROUTE, 0.000,R19C59B.FCO,R19C59C.FCI,un1_r_rst_dlycnt_4_cry_2:FCITOFCO_DEL, 0.062,R19C59C.FCI,R19C59C.FCO,SLICE_2820:ROUTE, 0.000,R19C59C.FCO,R19C59D.FCI,un1_r_rst_dlycnt_4_cry_4:FCITOFCO_DEL, 0.062,R19C59D.FCI,R19C59D.FCO,SLICE_2821:ROUTE, 0.000,R19C59D.FCO,R19C60A.FCI,un1_r_rst_dlycnt_4_cry_6:FCITOFCO_DEL, 0.062,R19C60A.FCI,R19C60A.FCO,SLICE_2822:ROUTE, 0.000,R19C60A.FCO,R19C60B.FCI,un1_r_rst_dlycnt_4_cry_8:FCITOFCO_DEL, 0.062,R19C60B.FCI,R19C60B.FCO,SLICE_2823:ROUTE, 0.000,R19C60B.FCO,R19C60C.FCI,un1_r_rst_dlycnt_4_cry_10:FCITOFCO_DEL, 0.062,R19C60C.FCI,R19C60C.FCO,SLICE_2824:ROUTE, 0.000,R19C60C.FCO,R19C60D.FCI,un1_r_rst_dlycnt_4_cry_12:FCITOFCO_DEL, 0.062,R19C60D.FCI,R19C60D.FCO,SLICE_2825:ROUTE, 0.000,R19C60D.FCO,R19C61A.FCI,un1_r_rst_dlycnt_4_cry_14:FCITOF1_DEL, 0.409,R19C61A.FCI,R19C61A.F1,SLICE_2826:ROUTE, 0.000,R19C61A.F1,R19C61A.DI1,un1_r_rst_dlycnt_4_cry_15_0_S1">Data path</A> SLICE_2821 to SLICE_2826:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R19C59D.CLK to     R19C59D.Q1 <A href="#@comp:SLICE_2821">SLICE_2821</A> (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
ROUTE         3     0.899<A href="#@net:r_rst_dlycnt[6]:R19C59D.Q1:R18C60B.A0:0.899">     R19C59D.Q1 to R18C60B.A0    </A> <A href="#@net:r_rst_dlycnt[6]">r_rst_dlycnt[6]</A>
CTOF_DEL    ---     0.206     R18C60B.A0 to     R18C60B.F0 <A href="#@comp:SLICE_15532">SLICE_15532</A>
ROUTE         1     0.558<A href="#@net:un1_r_rst_dlycntlt12:R18C60B.F0:R19C62B.D1:0.558">     R18C60B.F0 to R19C62B.D1    </A> <A href="#@net:un1_r_rst_dlycntlt12">un1_r_rst_dlycntlt12</A>
CTOF_DEL    ---     0.206     R19C62B.D1 to     R19C62B.F1 <A href="#@comp:SLICE_5547">SLICE_5547</A>
ROUTE         1     0.484<A href="#@net:un1_r_rst_dlycntlt18:R19C62B.F1:R19C62B.B0:0.484">     R19C62B.F1 to R19C62B.B0    </A> <A href="#@net:un1_r_rst_dlycntlt18">un1_r_rst_dlycntlt18</A>
CTOF_DEL    ---     0.206     R19C62B.B0 to     R19C62B.F0 <A href="#@comp:SLICE_5547">SLICE_5547</A>
ROUTE         2     0.882<A href="#@net:r_rst_dlycnt8:R19C62B.F0:R19C59A.B0:0.882">     R19C62B.F0 to R19C59A.B0    </A> <A href="#@net:r_rst_dlycnt8">r_rst_dlycnt8</A>
C0TOFCO_DE  ---     0.398     R19C59A.B0 to    R19C59A.FCO <A href="#@comp:SLICE_2818">SLICE_2818</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_0:R19C59A.FCO:R19C59B.FCI:0.000">    R19C59A.FCO to R19C59B.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_0">un1_r_rst_dlycnt_4_cry_0</A>
FCITOFCO_D  ---     0.062    R19C59B.FCI to    R19C59B.FCO <A href="#@comp:SLICE_2819">SLICE_2819</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_2:R19C59B.FCO:R19C59C.FCI:0.000">    R19C59B.FCO to R19C59C.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_2">un1_r_rst_dlycnt_4_cry_2</A>
FCITOFCO_D  ---     0.062    R19C59C.FCI to    R19C59C.FCO <A href="#@comp:SLICE_2820">SLICE_2820</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_4:R19C59C.FCO:R19C59D.FCI:0.000">    R19C59C.FCO to R19C59D.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_4">un1_r_rst_dlycnt_4_cry_4</A>
FCITOFCO_D  ---     0.062    R19C59D.FCI to    R19C59D.FCO <A href="#@comp:SLICE_2821">SLICE_2821</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_6:R19C59D.FCO:R19C60A.FCI:0.000">    R19C59D.FCO to R19C60A.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_6">un1_r_rst_dlycnt_4_cry_6</A>
FCITOFCO_D  ---     0.062    R19C60A.FCI to    R19C60A.FCO <A href="#@comp:SLICE_2822">SLICE_2822</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_8:R19C60A.FCO:R19C60B.FCI:0.000">    R19C60A.FCO to R19C60B.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_8">un1_r_rst_dlycnt_4_cry_8</A>
FCITOFCO_D  ---     0.062    R19C60B.FCI to    R19C60B.FCO <A href="#@comp:SLICE_2823">SLICE_2823</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_10:R19C60B.FCO:R19C60C.FCI:0.000">    R19C60B.FCO to R19C60C.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_10">un1_r_rst_dlycnt_4_cry_10</A>
FCITOFCO_D  ---     0.062    R19C60C.FCI to    R19C60C.FCO <A href="#@comp:SLICE_2824">SLICE_2824</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_12:R19C60C.FCO:R19C60D.FCI:0.000">    R19C60C.FCO to R19C60D.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_12">un1_r_rst_dlycnt_4_cry_12</A>
FCITOFCO_D  ---     0.062    R19C60D.FCI to    R19C60D.FCO <A href="#@comp:SLICE_2825">SLICE_2825</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_14:R19C60D.FCO:R19C61A.FCI:0.000">    R19C60D.FCO to R19C61A.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_14">un1_r_rst_dlycnt_4_cry_14</A>
FCITOF1_DE  ---     0.409    R19C61A.FCI to     R19C61A.F1 <A href="#@comp:SLICE_2826">SLICE_2826</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_15_0_S1:R19C61A.F1:R19C61A.DI1:0.000">     R19C61A.F1 to R19C61A.DI1   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_15_0_S1">un1_r_rst_dlycnt_4_cry_15_0_S1</A> (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
                  --------
                    5.136   (45.0% logic, 55.0% route), 13 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 2.395,A7.PADDI,R19C59D.CLK,i_clk_50m_c">Source Clock Path</A> i_clk_50m to SLICE_2821:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.395<A href="#@net:i_clk_50m_c:A7.PADDI:R19C59D.CLK:2.395">       A7.PADDI to R19C59D.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 2.395,A7.PADDI,R19C61A.CLK,i_clk_50m_c">Destination Clock Path</A> i_clk_50m to SLICE_2826:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.395<A href="#@net:i_clk_50m_c:A7.PADDI:R19C61A.CLK:2.395">       A7.PADDI to R19C61A.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 15.123ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2821">r_rst_dlycnt[6]</A>  (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_2826">r_rst_dlycnt[15]</A>  (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)

   Delay:               5.110ns  (44.8% logic, 55.2% route), 13 logic levels.

 Constraint Details:

      5.110ns physical path delay SLICE_2821 to SLICE_2826 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 15.123ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:REG_DEL, 0.454,R19C59D.CLK,R19C59D.Q1,SLICE_2821:ROUTE, 0.899,R19C59D.Q1,R18C60B.A0,r_rst_dlycnt[6]:CTOF_DEL, 0.206,R18C60B.A0,R18C60B.F0,SLICE_15532:ROUTE, 0.558,R18C60B.F0,R19C62B.D1,un1_r_rst_dlycntlt12:CTOF_DEL, 0.206,R19C62B.D1,R19C62B.F1,SLICE_5547:ROUTE, 0.484,R19C62B.F1,R19C62B.B0,un1_r_rst_dlycntlt18:CTOF_DEL, 0.206,R19C62B.B0,R19C62B.F0,SLICE_5547:ROUTE, 0.882,R19C62B.F0,R19C59A.B0,r_rst_dlycnt8:C0TOFCO_DEL, 0.398,R19C59A.B0,R19C59A.FCO,SLICE_2818:ROUTE, 0.000,R19C59A.FCO,R19C59B.FCI,un1_r_rst_dlycnt_4_cry_0:FCITOFCO_DEL, 0.062,R19C59B.FCI,R19C59B.FCO,SLICE_2819:ROUTE, 0.000,R19C59B.FCO,R19C59C.FCI,un1_r_rst_dlycnt_4_cry_2:FCITOFCO_DEL, 0.062,R19C59C.FCI,R19C59C.FCO,SLICE_2820:ROUTE, 0.000,R19C59C.FCO,R19C59D.FCI,un1_r_rst_dlycnt_4_cry_4:FCITOFCO_DEL, 0.062,R19C59D.FCI,R19C59D.FCO,SLICE_2821:ROUTE, 0.000,R19C59D.FCO,R19C60A.FCI,un1_r_rst_dlycnt_4_cry_6:FCITOFCO_DEL, 0.062,R19C60A.FCI,R19C60A.FCO,SLICE_2822:ROUTE, 0.000,R19C60A.FCO,R19C60B.FCI,un1_r_rst_dlycnt_4_cry_8:FCITOFCO_DEL, 0.062,R19C60B.FCI,R19C60B.FCO,SLICE_2823:ROUTE, 0.000,R19C60B.FCO,R19C60C.FCI,un1_r_rst_dlycnt_4_cry_10:FCITOFCO_DEL, 0.062,R19C60C.FCI,R19C60C.FCO,SLICE_2824:ROUTE, 0.000,R19C60C.FCO,R19C60D.FCI,un1_r_rst_dlycnt_4_cry_12:FCITOFCO_DEL, 0.062,R19C60D.FCI,R19C60D.FCO,SLICE_2825:ROUTE, 0.000,R19C60D.FCO,R19C61A.FCI,un1_r_rst_dlycnt_4_cry_14:FCITOF0_DEL, 0.383,R19C61A.FCI,R19C61A.F0,SLICE_2826:ROUTE, 0.000,R19C61A.F0,R19C61A.DI0,un1_r_rst_dlycnt_4_cry_15_0_S0">Data path</A> SLICE_2821 to SLICE_2826:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R19C59D.CLK to     R19C59D.Q1 <A href="#@comp:SLICE_2821">SLICE_2821</A> (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
ROUTE         3     0.899<A href="#@net:r_rst_dlycnt[6]:R19C59D.Q1:R18C60B.A0:0.899">     R19C59D.Q1 to R18C60B.A0    </A> <A href="#@net:r_rst_dlycnt[6]">r_rst_dlycnt[6]</A>
CTOF_DEL    ---     0.206     R18C60B.A0 to     R18C60B.F0 <A href="#@comp:SLICE_15532">SLICE_15532</A>
ROUTE         1     0.558<A href="#@net:un1_r_rst_dlycntlt12:R18C60B.F0:R19C62B.D1:0.558">     R18C60B.F0 to R19C62B.D1    </A> <A href="#@net:un1_r_rst_dlycntlt12">un1_r_rst_dlycntlt12</A>
CTOF_DEL    ---     0.206     R19C62B.D1 to     R19C62B.F1 <A href="#@comp:SLICE_5547">SLICE_5547</A>
ROUTE         1     0.484<A href="#@net:un1_r_rst_dlycntlt18:R19C62B.F1:R19C62B.B0:0.484">     R19C62B.F1 to R19C62B.B0    </A> <A href="#@net:un1_r_rst_dlycntlt18">un1_r_rst_dlycntlt18</A>
CTOF_DEL    ---     0.206     R19C62B.B0 to     R19C62B.F0 <A href="#@comp:SLICE_5547">SLICE_5547</A>
ROUTE         2     0.882<A href="#@net:r_rst_dlycnt8:R19C62B.F0:R19C59A.B0:0.882">     R19C62B.F0 to R19C59A.B0    </A> <A href="#@net:r_rst_dlycnt8">r_rst_dlycnt8</A>
C0TOFCO_DE  ---     0.398     R19C59A.B0 to    R19C59A.FCO <A href="#@comp:SLICE_2818">SLICE_2818</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_0:R19C59A.FCO:R19C59B.FCI:0.000">    R19C59A.FCO to R19C59B.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_0">un1_r_rst_dlycnt_4_cry_0</A>
FCITOFCO_D  ---     0.062    R19C59B.FCI to    R19C59B.FCO <A href="#@comp:SLICE_2819">SLICE_2819</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_2:R19C59B.FCO:R19C59C.FCI:0.000">    R19C59B.FCO to R19C59C.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_2">un1_r_rst_dlycnt_4_cry_2</A>
FCITOFCO_D  ---     0.062    R19C59C.FCI to    R19C59C.FCO <A href="#@comp:SLICE_2820">SLICE_2820</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_4:R19C59C.FCO:R19C59D.FCI:0.000">    R19C59C.FCO to R19C59D.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_4">un1_r_rst_dlycnt_4_cry_4</A>
FCITOFCO_D  ---     0.062    R19C59D.FCI to    R19C59D.FCO <A href="#@comp:SLICE_2821">SLICE_2821</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_6:R19C59D.FCO:R19C60A.FCI:0.000">    R19C59D.FCO to R19C60A.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_6">un1_r_rst_dlycnt_4_cry_6</A>
FCITOFCO_D  ---     0.062    R19C60A.FCI to    R19C60A.FCO <A href="#@comp:SLICE_2822">SLICE_2822</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_8:R19C60A.FCO:R19C60B.FCI:0.000">    R19C60A.FCO to R19C60B.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_8">un1_r_rst_dlycnt_4_cry_8</A>
FCITOFCO_D  ---     0.062    R19C60B.FCI to    R19C60B.FCO <A href="#@comp:SLICE_2823">SLICE_2823</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_10:R19C60B.FCO:R19C60C.FCI:0.000">    R19C60B.FCO to R19C60C.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_10">un1_r_rst_dlycnt_4_cry_10</A>
FCITOFCO_D  ---     0.062    R19C60C.FCI to    R19C60C.FCO <A href="#@comp:SLICE_2824">SLICE_2824</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_12:R19C60C.FCO:R19C60D.FCI:0.000">    R19C60C.FCO to R19C60D.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_12">un1_r_rst_dlycnt_4_cry_12</A>
FCITOFCO_D  ---     0.062    R19C60D.FCI to    R19C60D.FCO <A href="#@comp:SLICE_2825">SLICE_2825</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_14:R19C60D.FCO:R19C61A.FCI:0.000">    R19C60D.FCO to R19C61A.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_14">un1_r_rst_dlycnt_4_cry_14</A>
FCITOF0_DE  ---     0.383    R19C61A.FCI to     R19C61A.F0 <A href="#@comp:SLICE_2826">SLICE_2826</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_15_0_S0:R19C61A.F0:R19C61A.DI0:0.000">     R19C61A.F0 to R19C61A.DI0   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_15_0_S0">un1_r_rst_dlycnt_4_cry_15_0_S0</A> (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
                  --------
                    5.110   (44.8% logic, 55.2% route), 13 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 2.395,A7.PADDI,R19C59D.CLK,i_clk_50m_c">Source Clock Path</A> i_clk_50m to SLICE_2821:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.395<A href="#@net:i_clk_50m_c:A7.PADDI:R19C59D.CLK:2.395">       A7.PADDI to R19C59D.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 2.395,A7.PADDI,R19C61A.CLK,i_clk_50m_c">Destination Clock Path</A> i_clk_50m to SLICE_2826:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.395<A href="#@net:i_clk_50m_c:A7.PADDI:R19C61A.CLK:2.395">       A7.PADDI to R19C61A.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 15.162ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2821">r_rst_dlycnt[6]</A>  (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_2825">r_rst_dlycnt[14]</A>  (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)

   Delay:               5.074ns  (44.4% logic, 55.6% route), 12 logic levels.

 Constraint Details:

      5.074ns physical path delay SLICE_2821 to SLICE_2825 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.236ns DIN_SET requirement (totaling 20.236ns) by 15.162ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:REG_DEL, 0.454,R19C59D.CLK,R19C59D.Q1,SLICE_2821:ROUTE, 0.899,R19C59D.Q1,R18C60B.A0,r_rst_dlycnt[6]:CTOF_DEL, 0.206,R18C60B.A0,R18C60B.F0,SLICE_15532:ROUTE, 0.558,R18C60B.F0,R19C62B.D1,un1_r_rst_dlycntlt12:CTOF_DEL, 0.206,R19C62B.D1,R19C62B.F1,SLICE_5547:ROUTE, 0.484,R19C62B.F1,R19C62B.B0,un1_r_rst_dlycntlt18:CTOF_DEL, 0.206,R19C62B.B0,R19C62B.F0,SLICE_5547:ROUTE, 0.882,R19C62B.F0,R19C59A.B0,r_rst_dlycnt8:C0TOFCO_DEL, 0.398,R19C59A.B0,R19C59A.FCO,SLICE_2818:ROUTE, 0.000,R19C59A.FCO,R19C59B.FCI,un1_r_rst_dlycnt_4_cry_0:FCITOFCO_DEL, 0.062,R19C59B.FCI,R19C59B.FCO,SLICE_2819:ROUTE, 0.000,R19C59B.FCO,R19C59C.FCI,un1_r_rst_dlycnt_4_cry_2:FCITOFCO_DEL, 0.062,R19C59C.FCI,R19C59C.FCO,SLICE_2820:ROUTE, 0.000,R19C59C.FCO,R19C59D.FCI,un1_r_rst_dlycnt_4_cry_4:FCITOFCO_DEL, 0.062,R19C59D.FCI,R19C59D.FCO,SLICE_2821:ROUTE, 0.000,R19C59D.FCO,R19C60A.FCI,un1_r_rst_dlycnt_4_cry_6:FCITOFCO_DEL, 0.062,R19C60A.FCI,R19C60A.FCO,SLICE_2822:ROUTE, 0.000,R19C60A.FCO,R19C60B.FCI,un1_r_rst_dlycnt_4_cry_8:FCITOFCO_DEL, 0.062,R19C60B.FCI,R19C60B.FCO,SLICE_2823:ROUTE, 0.000,R19C60B.FCO,R19C60C.FCI,un1_r_rst_dlycnt_4_cry_10:FCITOFCO_DEL, 0.062,R19C60C.FCI,R19C60C.FCO,SLICE_2824:ROUTE, 0.000,R19C60C.FCO,R19C60D.FCI,un1_r_rst_dlycnt_4_cry_12:FCITOF1_DEL, 0.409,R19C60D.FCI,R19C60D.F1,SLICE_2825:ROUTE, 0.000,R19C60D.F1,R19C60D.DI1,un1_r_rst_dlycnt_4_cry_13_0_S1">Data path</A> SLICE_2821 to SLICE_2825:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R19C59D.CLK to     R19C59D.Q1 <A href="#@comp:SLICE_2821">SLICE_2821</A> (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
ROUTE         3     0.899<A href="#@net:r_rst_dlycnt[6]:R19C59D.Q1:R18C60B.A0:0.899">     R19C59D.Q1 to R18C60B.A0    </A> <A href="#@net:r_rst_dlycnt[6]">r_rst_dlycnt[6]</A>
CTOF_DEL    ---     0.206     R18C60B.A0 to     R18C60B.F0 <A href="#@comp:SLICE_15532">SLICE_15532</A>
ROUTE         1     0.558<A href="#@net:un1_r_rst_dlycntlt12:R18C60B.F0:R19C62B.D1:0.558">     R18C60B.F0 to R19C62B.D1    </A> <A href="#@net:un1_r_rst_dlycntlt12">un1_r_rst_dlycntlt12</A>
CTOF_DEL    ---     0.206     R19C62B.D1 to     R19C62B.F1 <A href="#@comp:SLICE_5547">SLICE_5547</A>
ROUTE         1     0.484<A href="#@net:un1_r_rst_dlycntlt18:R19C62B.F1:R19C62B.B0:0.484">     R19C62B.F1 to R19C62B.B0    </A> <A href="#@net:un1_r_rst_dlycntlt18">un1_r_rst_dlycntlt18</A>
CTOF_DEL    ---     0.206     R19C62B.B0 to     R19C62B.F0 <A href="#@comp:SLICE_5547">SLICE_5547</A>
ROUTE         2     0.882<A href="#@net:r_rst_dlycnt8:R19C62B.F0:R19C59A.B0:0.882">     R19C62B.F0 to R19C59A.B0    </A> <A href="#@net:r_rst_dlycnt8">r_rst_dlycnt8</A>
C0TOFCO_DE  ---     0.398     R19C59A.B0 to    R19C59A.FCO <A href="#@comp:SLICE_2818">SLICE_2818</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_0:R19C59A.FCO:R19C59B.FCI:0.000">    R19C59A.FCO to R19C59B.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_0">un1_r_rst_dlycnt_4_cry_0</A>
FCITOFCO_D  ---     0.062    R19C59B.FCI to    R19C59B.FCO <A href="#@comp:SLICE_2819">SLICE_2819</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_2:R19C59B.FCO:R19C59C.FCI:0.000">    R19C59B.FCO to R19C59C.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_2">un1_r_rst_dlycnt_4_cry_2</A>
FCITOFCO_D  ---     0.062    R19C59C.FCI to    R19C59C.FCO <A href="#@comp:SLICE_2820">SLICE_2820</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_4:R19C59C.FCO:R19C59D.FCI:0.000">    R19C59C.FCO to R19C59D.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_4">un1_r_rst_dlycnt_4_cry_4</A>
FCITOFCO_D  ---     0.062    R19C59D.FCI to    R19C59D.FCO <A href="#@comp:SLICE_2821">SLICE_2821</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_6:R19C59D.FCO:R19C60A.FCI:0.000">    R19C59D.FCO to R19C60A.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_6">un1_r_rst_dlycnt_4_cry_6</A>
FCITOFCO_D  ---     0.062    R19C60A.FCI to    R19C60A.FCO <A href="#@comp:SLICE_2822">SLICE_2822</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_8:R19C60A.FCO:R19C60B.FCI:0.000">    R19C60A.FCO to R19C60B.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_8">un1_r_rst_dlycnt_4_cry_8</A>
FCITOFCO_D  ---     0.062    R19C60B.FCI to    R19C60B.FCO <A href="#@comp:SLICE_2823">SLICE_2823</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_10:R19C60B.FCO:R19C60C.FCI:0.000">    R19C60B.FCO to R19C60C.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_10">un1_r_rst_dlycnt_4_cry_10</A>
FCITOFCO_D  ---     0.062    R19C60C.FCI to    R19C60C.FCO <A href="#@comp:SLICE_2824">SLICE_2824</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_12:R19C60C.FCO:R19C60D.FCI:0.000">    R19C60C.FCO to R19C60D.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_12">un1_r_rst_dlycnt_4_cry_12</A>
FCITOF1_DE  ---     0.409    R19C60D.FCI to     R19C60D.F1 <A href="#@comp:SLICE_2825">SLICE_2825</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_13_0_S1:R19C60D.F1:R19C60D.DI1:0.000">     R19C60D.F1 to R19C60D.DI1   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_13_0_S1">un1_r_rst_dlycnt_4_cry_13_0_S1</A> (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
                  --------
                    5.074   (44.4% logic, 55.6% route), 12 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 2.395,A7.PADDI,R19C59D.CLK,i_clk_50m_c">Source Clock Path</A> i_clk_50m to SLICE_2821:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.395<A href="#@net:i_clk_50m_c:A7.PADDI:R19C59D.CLK:2.395">       A7.PADDI to R19C59D.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 2.395,A7.PADDI,R19C60D.CLK,i_clk_50m_c">Destination Clock Path</A> i_clk_50m to SLICE_2825:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.395<A href="#@net:i_clk_50m_c:A7.PADDI:R19C60D.CLK:2.395">       A7.PADDI to R19C60D.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 15.185ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2821">r_rst_dlycnt[5]</A>  (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_0">r_rst_dlycnt[18]</A>  (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)

   Delay:               5.051ns  (47.1% logic, 52.9% route), 14 logic levels.

 Constraint Details:

      5.051ns physical path delay SLICE_2821 to SLICE_0 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.236ns DIN_SET requirement (totaling 20.236ns) by 15.185ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:REG_DEL, 0.457,R19C59D.CLK,R19C59D.Q0,SLICE_2821:ROUTE, 0.749,R19C59D.Q0,R18C60B.C0,r_rst_dlycnt[5]:CTOF_DEL, 0.206,R18C60B.C0,R18C60B.F0,SLICE_15532:ROUTE, 0.558,R18C60B.F0,R19C62B.D1,un1_r_rst_dlycntlt12:CTOF_DEL, 0.206,R19C62B.D1,R19C62B.F1,SLICE_5547:ROUTE, 0.484,R19C62B.F1,R19C62B.B0,un1_r_rst_dlycntlt18:CTOF_DEL, 0.206,R19C62B.B0,R19C62B.F0,SLICE_5547:ROUTE, 0.882,R19C62B.F0,R19C59A.B0,r_rst_dlycnt8:C0TOFCO_DEL, 0.398,R19C59A.B0,R19C59A.FCO,SLICE_2818:ROUTE, 0.000,R19C59A.FCO,R19C59B.FCI,un1_r_rst_dlycnt_4_cry_0:FCITOFCO_DEL, 0.062,R19C59B.FCI,R19C59B.FCO,SLICE_2819:ROUTE, 0.000,R19C59B.FCO,R19C59C.FCI,un1_r_rst_dlycnt_4_cry_2:FCITOFCO_DEL, 0.062,R19C59C.FCI,R19C59C.FCO,SLICE_2820:ROUTE, 0.000,R19C59C.FCO,R19C59D.FCI,un1_r_rst_dlycnt_4_cry_4:FCITOFCO_DEL, 0.062,R19C59D.FCI,R19C59D.FCO,SLICE_2821:ROUTE, 0.000,R19C59D.FCO,R19C60A.FCI,un1_r_rst_dlycnt_4_cry_6:FCITOFCO_DEL, 0.062,R19C60A.FCI,R19C60A.FCO,SLICE_2822:ROUTE, 0.000,R19C60A.FCO,R19C60B.FCI,un1_r_rst_dlycnt_4_cry_8:FCITOFCO_DEL, 0.062,R19C60B.FCI,R19C60B.FCO,SLICE_2823:ROUTE, 0.000,R19C60B.FCO,R19C60C.FCI,un1_r_rst_dlycnt_4_cry_10:FCITOFCO_DEL, 0.062,R19C60C.FCI,R19C60C.FCO,SLICE_2824:ROUTE, 0.000,R19C60C.FCO,R19C60D.FCI,un1_r_rst_dlycnt_4_cry_12:FCITOFCO_DEL, 0.062,R19C60D.FCI,R19C60D.FCO,SLICE_2825:ROUTE, 0.000,R19C60D.FCO,R19C61A.FCI,un1_r_rst_dlycnt_4_cry_14:FCITOFCO_DEL, 0.062,R19C61A.FCI,R19C61A.FCO,SLICE_2826:ROUTE, 0.000,R19C61A.FCO,R19C61B.FCI,un1_r_rst_dlycnt_4_cry_16:FCITOF1_DEL, 0.409,R19C61B.FCI,R19C61B.F1,SLICE_0:ROUTE, 0.000,R19C61B.F1,R19C61B.DI1,un1_r_rst_dlycnt_4_cry_17_0_S1">Data path</A> SLICE_2821 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R19C59D.CLK to     R19C59D.Q0 <A href="#@comp:SLICE_2821">SLICE_2821</A> (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
ROUTE         3     0.749<A href="#@net:r_rst_dlycnt[5]:R19C59D.Q0:R18C60B.C0:0.749">     R19C59D.Q0 to R18C60B.C0    </A> <A href="#@net:r_rst_dlycnt[5]">r_rst_dlycnt[5]</A>
CTOF_DEL    ---     0.206     R18C60B.C0 to     R18C60B.F0 <A href="#@comp:SLICE_15532">SLICE_15532</A>
ROUTE         1     0.558<A href="#@net:un1_r_rst_dlycntlt12:R18C60B.F0:R19C62B.D1:0.558">     R18C60B.F0 to R19C62B.D1    </A> <A href="#@net:un1_r_rst_dlycntlt12">un1_r_rst_dlycntlt12</A>
CTOF_DEL    ---     0.206     R19C62B.D1 to     R19C62B.F1 <A href="#@comp:SLICE_5547">SLICE_5547</A>
ROUTE         1     0.484<A href="#@net:un1_r_rst_dlycntlt18:R19C62B.F1:R19C62B.B0:0.484">     R19C62B.F1 to R19C62B.B0    </A> <A href="#@net:un1_r_rst_dlycntlt18">un1_r_rst_dlycntlt18</A>
CTOF_DEL    ---     0.206     R19C62B.B0 to     R19C62B.F0 <A href="#@comp:SLICE_5547">SLICE_5547</A>
ROUTE         2     0.882<A href="#@net:r_rst_dlycnt8:R19C62B.F0:R19C59A.B0:0.882">     R19C62B.F0 to R19C59A.B0    </A> <A href="#@net:r_rst_dlycnt8">r_rst_dlycnt8</A>
C0TOFCO_DE  ---     0.398     R19C59A.B0 to    R19C59A.FCO <A href="#@comp:SLICE_2818">SLICE_2818</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_0:R19C59A.FCO:R19C59B.FCI:0.000">    R19C59A.FCO to R19C59B.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_0">un1_r_rst_dlycnt_4_cry_0</A>
FCITOFCO_D  ---     0.062    R19C59B.FCI to    R19C59B.FCO <A href="#@comp:SLICE_2819">SLICE_2819</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_2:R19C59B.FCO:R19C59C.FCI:0.000">    R19C59B.FCO to R19C59C.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_2">un1_r_rst_dlycnt_4_cry_2</A>
FCITOFCO_D  ---     0.062    R19C59C.FCI to    R19C59C.FCO <A href="#@comp:SLICE_2820">SLICE_2820</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_4:R19C59C.FCO:R19C59D.FCI:0.000">    R19C59C.FCO to R19C59D.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_4">un1_r_rst_dlycnt_4_cry_4</A>
FCITOFCO_D  ---     0.062    R19C59D.FCI to    R19C59D.FCO <A href="#@comp:SLICE_2821">SLICE_2821</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_6:R19C59D.FCO:R19C60A.FCI:0.000">    R19C59D.FCO to R19C60A.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_6">un1_r_rst_dlycnt_4_cry_6</A>
FCITOFCO_D  ---     0.062    R19C60A.FCI to    R19C60A.FCO <A href="#@comp:SLICE_2822">SLICE_2822</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_8:R19C60A.FCO:R19C60B.FCI:0.000">    R19C60A.FCO to R19C60B.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_8">un1_r_rst_dlycnt_4_cry_8</A>
FCITOFCO_D  ---     0.062    R19C60B.FCI to    R19C60B.FCO <A href="#@comp:SLICE_2823">SLICE_2823</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_10:R19C60B.FCO:R19C60C.FCI:0.000">    R19C60B.FCO to R19C60C.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_10">un1_r_rst_dlycnt_4_cry_10</A>
FCITOFCO_D  ---     0.062    R19C60C.FCI to    R19C60C.FCO <A href="#@comp:SLICE_2824">SLICE_2824</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_12:R19C60C.FCO:R19C60D.FCI:0.000">    R19C60C.FCO to R19C60D.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_12">un1_r_rst_dlycnt_4_cry_12</A>
FCITOFCO_D  ---     0.062    R19C60D.FCI to    R19C60D.FCO <A href="#@comp:SLICE_2825">SLICE_2825</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_14:R19C60D.FCO:R19C61A.FCI:0.000">    R19C60D.FCO to R19C61A.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_14">un1_r_rst_dlycnt_4_cry_14</A>
FCITOFCO_D  ---     0.062    R19C61A.FCI to    R19C61A.FCO <A href="#@comp:SLICE_2826">SLICE_2826</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_16:R19C61A.FCO:R19C61B.FCI:0.000">    R19C61A.FCO to R19C61B.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_16">un1_r_rst_dlycnt_4_cry_16</A>
FCITOF1_DE  ---     0.409    R19C61B.FCI to     R19C61B.F1 <A href="#@comp:SLICE_0">SLICE_0</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_17_0_S1:R19C61B.F1:R19C61B.DI1:0.000">     R19C61B.F1 to R19C61B.DI1   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_17_0_S1">un1_r_rst_dlycnt_4_cry_17_0_S1</A> (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
                  --------
                    5.051   (47.1% logic, 52.9% route), 14 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 2.395,A7.PADDI,R19C59D.CLK,i_clk_50m_c">Source Clock Path</A> i_clk_50m to SLICE_2821:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.395<A href="#@net:i_clk_50m_c:A7.PADDI:R19C59D.CLK:2.395">       A7.PADDI to R19C59D.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 2.395,A7.PADDI,R19C61B.CLK,i_clk_50m_c">Destination Clock Path</A> i_clk_50m to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.395<A href="#@net:i_clk_50m_c:A7.PADDI:R19C61B.CLK:2.395">       A7.PADDI to R19C61B.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 15.185ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2821">r_rst_dlycnt[6]</A>  (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_2825">r_rst_dlycnt[13]</A>  (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)

   Delay:               5.048ns  (44.1% logic, 55.9% route), 12 logic levels.

 Constraint Details:

      5.048ns physical path delay SLICE_2821 to SLICE_2825 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 15.185ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:REG_DEL, 0.454,R19C59D.CLK,R19C59D.Q1,SLICE_2821:ROUTE, 0.899,R19C59D.Q1,R18C60B.A0,r_rst_dlycnt[6]:CTOF_DEL, 0.206,R18C60B.A0,R18C60B.F0,SLICE_15532:ROUTE, 0.558,R18C60B.F0,R19C62B.D1,un1_r_rst_dlycntlt12:CTOF_DEL, 0.206,R19C62B.D1,R19C62B.F1,SLICE_5547:ROUTE, 0.484,R19C62B.F1,R19C62B.B0,un1_r_rst_dlycntlt18:CTOF_DEL, 0.206,R19C62B.B0,R19C62B.F0,SLICE_5547:ROUTE, 0.882,R19C62B.F0,R19C59A.B0,r_rst_dlycnt8:C0TOFCO_DEL, 0.398,R19C59A.B0,R19C59A.FCO,SLICE_2818:ROUTE, 0.000,R19C59A.FCO,R19C59B.FCI,un1_r_rst_dlycnt_4_cry_0:FCITOFCO_DEL, 0.062,R19C59B.FCI,R19C59B.FCO,SLICE_2819:ROUTE, 0.000,R19C59B.FCO,R19C59C.FCI,un1_r_rst_dlycnt_4_cry_2:FCITOFCO_DEL, 0.062,R19C59C.FCI,R19C59C.FCO,SLICE_2820:ROUTE, 0.000,R19C59C.FCO,R19C59D.FCI,un1_r_rst_dlycnt_4_cry_4:FCITOFCO_DEL, 0.062,R19C59D.FCI,R19C59D.FCO,SLICE_2821:ROUTE, 0.000,R19C59D.FCO,R19C60A.FCI,un1_r_rst_dlycnt_4_cry_6:FCITOFCO_DEL, 0.062,R19C60A.FCI,R19C60A.FCO,SLICE_2822:ROUTE, 0.000,R19C60A.FCO,R19C60B.FCI,un1_r_rst_dlycnt_4_cry_8:FCITOFCO_DEL, 0.062,R19C60B.FCI,R19C60B.FCO,SLICE_2823:ROUTE, 0.000,R19C60B.FCO,R19C60C.FCI,un1_r_rst_dlycnt_4_cry_10:FCITOFCO_DEL, 0.062,R19C60C.FCI,R19C60C.FCO,SLICE_2824:ROUTE, 0.000,R19C60C.FCO,R19C60D.FCI,un1_r_rst_dlycnt_4_cry_12:FCITOF0_DEL, 0.383,R19C60D.FCI,R19C60D.F0,SLICE_2825:ROUTE, 0.000,R19C60D.F0,R19C60D.DI0,un1_r_rst_dlycnt_4_cry_13_0_S0">Data path</A> SLICE_2821 to SLICE_2825:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R19C59D.CLK to     R19C59D.Q1 <A href="#@comp:SLICE_2821">SLICE_2821</A> (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
ROUTE         3     0.899<A href="#@net:r_rst_dlycnt[6]:R19C59D.Q1:R18C60B.A0:0.899">     R19C59D.Q1 to R18C60B.A0    </A> <A href="#@net:r_rst_dlycnt[6]">r_rst_dlycnt[6]</A>
CTOF_DEL    ---     0.206     R18C60B.A0 to     R18C60B.F0 <A href="#@comp:SLICE_15532">SLICE_15532</A>
ROUTE         1     0.558<A href="#@net:un1_r_rst_dlycntlt12:R18C60B.F0:R19C62B.D1:0.558">     R18C60B.F0 to R19C62B.D1    </A> <A href="#@net:un1_r_rst_dlycntlt12">un1_r_rst_dlycntlt12</A>
CTOF_DEL    ---     0.206     R19C62B.D1 to     R19C62B.F1 <A href="#@comp:SLICE_5547">SLICE_5547</A>
ROUTE         1     0.484<A href="#@net:un1_r_rst_dlycntlt18:R19C62B.F1:R19C62B.B0:0.484">     R19C62B.F1 to R19C62B.B0    </A> <A href="#@net:un1_r_rst_dlycntlt18">un1_r_rst_dlycntlt18</A>
CTOF_DEL    ---     0.206     R19C62B.B0 to     R19C62B.F0 <A href="#@comp:SLICE_5547">SLICE_5547</A>
ROUTE         2     0.882<A href="#@net:r_rst_dlycnt8:R19C62B.F0:R19C59A.B0:0.882">     R19C62B.F0 to R19C59A.B0    </A> <A href="#@net:r_rst_dlycnt8">r_rst_dlycnt8</A>
C0TOFCO_DE  ---     0.398     R19C59A.B0 to    R19C59A.FCO <A href="#@comp:SLICE_2818">SLICE_2818</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_0:R19C59A.FCO:R19C59B.FCI:0.000">    R19C59A.FCO to R19C59B.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_0">un1_r_rst_dlycnt_4_cry_0</A>
FCITOFCO_D  ---     0.062    R19C59B.FCI to    R19C59B.FCO <A href="#@comp:SLICE_2819">SLICE_2819</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_2:R19C59B.FCO:R19C59C.FCI:0.000">    R19C59B.FCO to R19C59C.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_2">un1_r_rst_dlycnt_4_cry_2</A>
FCITOFCO_D  ---     0.062    R19C59C.FCI to    R19C59C.FCO <A href="#@comp:SLICE_2820">SLICE_2820</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_4:R19C59C.FCO:R19C59D.FCI:0.000">    R19C59C.FCO to R19C59D.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_4">un1_r_rst_dlycnt_4_cry_4</A>
FCITOFCO_D  ---     0.062    R19C59D.FCI to    R19C59D.FCO <A href="#@comp:SLICE_2821">SLICE_2821</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_6:R19C59D.FCO:R19C60A.FCI:0.000">    R19C59D.FCO to R19C60A.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_6">un1_r_rst_dlycnt_4_cry_6</A>
FCITOFCO_D  ---     0.062    R19C60A.FCI to    R19C60A.FCO <A href="#@comp:SLICE_2822">SLICE_2822</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_8:R19C60A.FCO:R19C60B.FCI:0.000">    R19C60A.FCO to R19C60B.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_8">un1_r_rst_dlycnt_4_cry_8</A>
FCITOFCO_D  ---     0.062    R19C60B.FCI to    R19C60B.FCO <A href="#@comp:SLICE_2823">SLICE_2823</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_10:R19C60B.FCO:R19C60C.FCI:0.000">    R19C60B.FCO to R19C60C.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_10">un1_r_rst_dlycnt_4_cry_10</A>
FCITOFCO_D  ---     0.062    R19C60C.FCI to    R19C60C.FCO <A href="#@comp:SLICE_2824">SLICE_2824</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_12:R19C60C.FCO:R19C60D.FCI:0.000">    R19C60C.FCO to R19C60D.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_12">un1_r_rst_dlycnt_4_cry_12</A>
FCITOF0_DE  ---     0.383    R19C60D.FCI to     R19C60D.F0 <A href="#@comp:SLICE_2825">SLICE_2825</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_13_0_S0:R19C60D.F0:R19C60D.DI0:0.000">     R19C60D.F0 to R19C60D.DI0   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_13_0_S0">un1_r_rst_dlycnt_4_cry_13_0_S0</A> (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
                  --------
                    5.048   (44.1% logic, 55.9% route), 12 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 2.395,A7.PADDI,R19C59D.CLK,i_clk_50m_c">Source Clock Path</A> i_clk_50m to SLICE_2821:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.395<A href="#@net:i_clk_50m_c:A7.PADDI:R19C59D.CLK:2.395">       A7.PADDI to R19C59D.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 2.395,A7.PADDI,R19C60D.CLK,i_clk_50m_c">Destination Clock Path</A> i_clk_50m to SLICE_2825:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.395<A href="#@net:i_clk_50m_c:A7.PADDI:R19C60D.CLK:2.395">       A7.PADDI to R19C60D.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 15.208ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2821">r_rst_dlycnt[5]</A>  (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_0">r_rst_dlycnt[17]</A>  (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)

   Delay:               5.025ns  (46.8% logic, 53.2% route), 14 logic levels.

 Constraint Details:

      5.025ns physical path delay SLICE_2821 to SLICE_0 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 15.208ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:REG_DEL, 0.457,R19C59D.CLK,R19C59D.Q0,SLICE_2821:ROUTE, 0.749,R19C59D.Q0,R18C60B.C0,r_rst_dlycnt[5]:CTOF_DEL, 0.206,R18C60B.C0,R18C60B.F0,SLICE_15532:ROUTE, 0.558,R18C60B.F0,R19C62B.D1,un1_r_rst_dlycntlt12:CTOF_DEL, 0.206,R19C62B.D1,R19C62B.F1,SLICE_5547:ROUTE, 0.484,R19C62B.F1,R19C62B.B0,un1_r_rst_dlycntlt18:CTOF_DEL, 0.206,R19C62B.B0,R19C62B.F0,SLICE_5547:ROUTE, 0.882,R19C62B.F0,R19C59A.B0,r_rst_dlycnt8:C0TOFCO_DEL, 0.398,R19C59A.B0,R19C59A.FCO,SLICE_2818:ROUTE, 0.000,R19C59A.FCO,R19C59B.FCI,un1_r_rst_dlycnt_4_cry_0:FCITOFCO_DEL, 0.062,R19C59B.FCI,R19C59B.FCO,SLICE_2819:ROUTE, 0.000,R19C59B.FCO,R19C59C.FCI,un1_r_rst_dlycnt_4_cry_2:FCITOFCO_DEL, 0.062,R19C59C.FCI,R19C59C.FCO,SLICE_2820:ROUTE, 0.000,R19C59C.FCO,R19C59D.FCI,un1_r_rst_dlycnt_4_cry_4:FCITOFCO_DEL, 0.062,R19C59D.FCI,R19C59D.FCO,SLICE_2821:ROUTE, 0.000,R19C59D.FCO,R19C60A.FCI,un1_r_rst_dlycnt_4_cry_6:FCITOFCO_DEL, 0.062,R19C60A.FCI,R19C60A.FCO,SLICE_2822:ROUTE, 0.000,R19C60A.FCO,R19C60B.FCI,un1_r_rst_dlycnt_4_cry_8:FCITOFCO_DEL, 0.062,R19C60B.FCI,R19C60B.FCO,SLICE_2823:ROUTE, 0.000,R19C60B.FCO,R19C60C.FCI,un1_r_rst_dlycnt_4_cry_10:FCITOFCO_DEL, 0.062,R19C60C.FCI,R19C60C.FCO,SLICE_2824:ROUTE, 0.000,R19C60C.FCO,R19C60D.FCI,un1_r_rst_dlycnt_4_cry_12:FCITOFCO_DEL, 0.062,R19C60D.FCI,R19C60D.FCO,SLICE_2825:ROUTE, 0.000,R19C60D.FCO,R19C61A.FCI,un1_r_rst_dlycnt_4_cry_14:FCITOFCO_DEL, 0.062,R19C61A.FCI,R19C61A.FCO,SLICE_2826:ROUTE, 0.000,R19C61A.FCO,R19C61B.FCI,un1_r_rst_dlycnt_4_cry_16:FCITOF0_DEL, 0.383,R19C61B.FCI,R19C61B.F0,SLICE_0:ROUTE, 0.000,R19C61B.F0,R19C61B.DI0,un1_r_rst_dlycnt_4_cry_17_0_S0">Data path</A> SLICE_2821 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R19C59D.CLK to     R19C59D.Q0 <A href="#@comp:SLICE_2821">SLICE_2821</A> (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
ROUTE         3     0.749<A href="#@net:r_rst_dlycnt[5]:R19C59D.Q0:R18C60B.C0:0.749">     R19C59D.Q0 to R18C60B.C0    </A> <A href="#@net:r_rst_dlycnt[5]">r_rst_dlycnt[5]</A>
CTOF_DEL    ---     0.206     R18C60B.C0 to     R18C60B.F0 <A href="#@comp:SLICE_15532">SLICE_15532</A>
ROUTE         1     0.558<A href="#@net:un1_r_rst_dlycntlt12:R18C60B.F0:R19C62B.D1:0.558">     R18C60B.F0 to R19C62B.D1    </A> <A href="#@net:un1_r_rst_dlycntlt12">un1_r_rst_dlycntlt12</A>
CTOF_DEL    ---     0.206     R19C62B.D1 to     R19C62B.F1 <A href="#@comp:SLICE_5547">SLICE_5547</A>
ROUTE         1     0.484<A href="#@net:un1_r_rst_dlycntlt18:R19C62B.F1:R19C62B.B0:0.484">     R19C62B.F1 to R19C62B.B0    </A> <A href="#@net:un1_r_rst_dlycntlt18">un1_r_rst_dlycntlt18</A>
CTOF_DEL    ---     0.206     R19C62B.B0 to     R19C62B.F0 <A href="#@comp:SLICE_5547">SLICE_5547</A>
ROUTE         2     0.882<A href="#@net:r_rst_dlycnt8:R19C62B.F0:R19C59A.B0:0.882">     R19C62B.F0 to R19C59A.B0    </A> <A href="#@net:r_rst_dlycnt8">r_rst_dlycnt8</A>
C0TOFCO_DE  ---     0.398     R19C59A.B0 to    R19C59A.FCO <A href="#@comp:SLICE_2818">SLICE_2818</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_0:R19C59A.FCO:R19C59B.FCI:0.000">    R19C59A.FCO to R19C59B.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_0">un1_r_rst_dlycnt_4_cry_0</A>
FCITOFCO_D  ---     0.062    R19C59B.FCI to    R19C59B.FCO <A href="#@comp:SLICE_2819">SLICE_2819</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_2:R19C59B.FCO:R19C59C.FCI:0.000">    R19C59B.FCO to R19C59C.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_2">un1_r_rst_dlycnt_4_cry_2</A>
FCITOFCO_D  ---     0.062    R19C59C.FCI to    R19C59C.FCO <A href="#@comp:SLICE_2820">SLICE_2820</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_4:R19C59C.FCO:R19C59D.FCI:0.000">    R19C59C.FCO to R19C59D.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_4">un1_r_rst_dlycnt_4_cry_4</A>
FCITOFCO_D  ---     0.062    R19C59D.FCI to    R19C59D.FCO <A href="#@comp:SLICE_2821">SLICE_2821</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_6:R19C59D.FCO:R19C60A.FCI:0.000">    R19C59D.FCO to R19C60A.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_6">un1_r_rst_dlycnt_4_cry_6</A>
FCITOFCO_D  ---     0.062    R19C60A.FCI to    R19C60A.FCO <A href="#@comp:SLICE_2822">SLICE_2822</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_8:R19C60A.FCO:R19C60B.FCI:0.000">    R19C60A.FCO to R19C60B.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_8">un1_r_rst_dlycnt_4_cry_8</A>
FCITOFCO_D  ---     0.062    R19C60B.FCI to    R19C60B.FCO <A href="#@comp:SLICE_2823">SLICE_2823</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_10:R19C60B.FCO:R19C60C.FCI:0.000">    R19C60B.FCO to R19C60C.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_10">un1_r_rst_dlycnt_4_cry_10</A>
FCITOFCO_D  ---     0.062    R19C60C.FCI to    R19C60C.FCO <A href="#@comp:SLICE_2824">SLICE_2824</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_12:R19C60C.FCO:R19C60D.FCI:0.000">    R19C60C.FCO to R19C60D.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_12">un1_r_rst_dlycnt_4_cry_12</A>
FCITOFCO_D  ---     0.062    R19C60D.FCI to    R19C60D.FCO <A href="#@comp:SLICE_2825">SLICE_2825</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_14:R19C60D.FCO:R19C61A.FCI:0.000">    R19C60D.FCO to R19C61A.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_14">un1_r_rst_dlycnt_4_cry_14</A>
FCITOFCO_D  ---     0.062    R19C61A.FCI to    R19C61A.FCO <A href="#@comp:SLICE_2826">SLICE_2826</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_16:R19C61A.FCO:R19C61B.FCI:0.000">    R19C61A.FCO to R19C61B.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_16">un1_r_rst_dlycnt_4_cry_16</A>
FCITOF0_DE  ---     0.383    R19C61B.FCI to     R19C61B.F0 <A href="#@comp:SLICE_0">SLICE_0</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_17_0_S0:R19C61B.F0:R19C61B.DI0:0.000">     R19C61B.F0 to R19C61B.DI0   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_17_0_S0">un1_r_rst_dlycnt_4_cry_17_0_S0</A> (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
                  --------
                    5.025   (46.8% logic, 53.2% route), 14 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 2.395,A7.PADDI,R19C59D.CLK,i_clk_50m_c">Source Clock Path</A> i_clk_50m to SLICE_2821:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.395<A href="#@net:i_clk_50m_c:A7.PADDI:R19C59D.CLK:2.395">       A7.PADDI to R19C59D.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 2.395,A7.PADDI,R19C61B.CLK,i_clk_50m_c">Destination Clock Path</A> i_clk_50m to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.395<A href="#@net:i_clk_50m_c:A7.PADDI:R19C61B.CLK:2.395">       A7.PADDI to R19C61B.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 15.224ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2821">r_rst_dlycnt[6]</A>  (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_2824">r_rst_dlycnt[12]</A>  (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)

   Delay:               5.012ns  (43.7% logic, 56.3% route), 11 logic levels.

 Constraint Details:

      5.012ns physical path delay SLICE_2821 to SLICE_2824 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.236ns DIN_SET requirement (totaling 20.236ns) by 15.224ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:REG_DEL, 0.454,R19C59D.CLK,R19C59D.Q1,SLICE_2821:ROUTE, 0.899,R19C59D.Q1,R18C60B.A0,r_rst_dlycnt[6]:CTOF_DEL, 0.206,R18C60B.A0,R18C60B.F0,SLICE_15532:ROUTE, 0.558,R18C60B.F0,R19C62B.D1,un1_r_rst_dlycntlt12:CTOF_DEL, 0.206,R19C62B.D1,R19C62B.F1,SLICE_5547:ROUTE, 0.484,R19C62B.F1,R19C62B.B0,un1_r_rst_dlycntlt18:CTOF_DEL, 0.206,R19C62B.B0,R19C62B.F0,SLICE_5547:ROUTE, 0.882,R19C62B.F0,R19C59A.B0,r_rst_dlycnt8:C0TOFCO_DEL, 0.398,R19C59A.B0,R19C59A.FCO,SLICE_2818:ROUTE, 0.000,R19C59A.FCO,R19C59B.FCI,un1_r_rst_dlycnt_4_cry_0:FCITOFCO_DEL, 0.062,R19C59B.FCI,R19C59B.FCO,SLICE_2819:ROUTE, 0.000,R19C59B.FCO,R19C59C.FCI,un1_r_rst_dlycnt_4_cry_2:FCITOFCO_DEL, 0.062,R19C59C.FCI,R19C59C.FCO,SLICE_2820:ROUTE, 0.000,R19C59C.FCO,R19C59D.FCI,un1_r_rst_dlycnt_4_cry_4:FCITOFCO_DEL, 0.062,R19C59D.FCI,R19C59D.FCO,SLICE_2821:ROUTE, 0.000,R19C59D.FCO,R19C60A.FCI,un1_r_rst_dlycnt_4_cry_6:FCITOFCO_DEL, 0.062,R19C60A.FCI,R19C60A.FCO,SLICE_2822:ROUTE, 0.000,R19C60A.FCO,R19C60B.FCI,un1_r_rst_dlycnt_4_cry_8:FCITOFCO_DEL, 0.062,R19C60B.FCI,R19C60B.FCO,SLICE_2823:ROUTE, 0.000,R19C60B.FCO,R19C60C.FCI,un1_r_rst_dlycnt_4_cry_10:FCITOF1_DEL, 0.409,R19C60C.FCI,R19C60C.F1,SLICE_2824:ROUTE, 0.000,R19C60C.F1,R19C60C.DI1,un1_r_rst_dlycnt_4_cry_11_0_S1">Data path</A> SLICE_2821 to SLICE_2824:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R19C59D.CLK to     R19C59D.Q1 <A href="#@comp:SLICE_2821">SLICE_2821</A> (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
ROUTE         3     0.899<A href="#@net:r_rst_dlycnt[6]:R19C59D.Q1:R18C60B.A0:0.899">     R19C59D.Q1 to R18C60B.A0    </A> <A href="#@net:r_rst_dlycnt[6]">r_rst_dlycnt[6]</A>
CTOF_DEL    ---     0.206     R18C60B.A0 to     R18C60B.F0 <A href="#@comp:SLICE_15532">SLICE_15532</A>
ROUTE         1     0.558<A href="#@net:un1_r_rst_dlycntlt12:R18C60B.F0:R19C62B.D1:0.558">     R18C60B.F0 to R19C62B.D1    </A> <A href="#@net:un1_r_rst_dlycntlt12">un1_r_rst_dlycntlt12</A>
CTOF_DEL    ---     0.206     R19C62B.D1 to     R19C62B.F1 <A href="#@comp:SLICE_5547">SLICE_5547</A>
ROUTE         1     0.484<A href="#@net:un1_r_rst_dlycntlt18:R19C62B.F1:R19C62B.B0:0.484">     R19C62B.F1 to R19C62B.B0    </A> <A href="#@net:un1_r_rst_dlycntlt18">un1_r_rst_dlycntlt18</A>
CTOF_DEL    ---     0.206     R19C62B.B0 to     R19C62B.F0 <A href="#@comp:SLICE_5547">SLICE_5547</A>
ROUTE         2     0.882<A href="#@net:r_rst_dlycnt8:R19C62B.F0:R19C59A.B0:0.882">     R19C62B.F0 to R19C59A.B0    </A> <A href="#@net:r_rst_dlycnt8">r_rst_dlycnt8</A>
C0TOFCO_DE  ---     0.398     R19C59A.B0 to    R19C59A.FCO <A href="#@comp:SLICE_2818">SLICE_2818</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_0:R19C59A.FCO:R19C59B.FCI:0.000">    R19C59A.FCO to R19C59B.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_0">un1_r_rst_dlycnt_4_cry_0</A>
FCITOFCO_D  ---     0.062    R19C59B.FCI to    R19C59B.FCO <A href="#@comp:SLICE_2819">SLICE_2819</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_2:R19C59B.FCO:R19C59C.FCI:0.000">    R19C59B.FCO to R19C59C.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_2">un1_r_rst_dlycnt_4_cry_2</A>
FCITOFCO_D  ---     0.062    R19C59C.FCI to    R19C59C.FCO <A href="#@comp:SLICE_2820">SLICE_2820</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_4:R19C59C.FCO:R19C59D.FCI:0.000">    R19C59C.FCO to R19C59D.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_4">un1_r_rst_dlycnt_4_cry_4</A>
FCITOFCO_D  ---     0.062    R19C59D.FCI to    R19C59D.FCO <A href="#@comp:SLICE_2821">SLICE_2821</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_6:R19C59D.FCO:R19C60A.FCI:0.000">    R19C59D.FCO to R19C60A.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_6">un1_r_rst_dlycnt_4_cry_6</A>
FCITOFCO_D  ---     0.062    R19C60A.FCI to    R19C60A.FCO <A href="#@comp:SLICE_2822">SLICE_2822</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_8:R19C60A.FCO:R19C60B.FCI:0.000">    R19C60A.FCO to R19C60B.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_8">un1_r_rst_dlycnt_4_cry_8</A>
FCITOFCO_D  ---     0.062    R19C60B.FCI to    R19C60B.FCO <A href="#@comp:SLICE_2823">SLICE_2823</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_10:R19C60B.FCO:R19C60C.FCI:0.000">    R19C60B.FCO to R19C60C.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_10">un1_r_rst_dlycnt_4_cry_10</A>
FCITOF1_DE  ---     0.409    R19C60C.FCI to     R19C60C.F1 <A href="#@comp:SLICE_2824">SLICE_2824</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_11_0_S1:R19C60C.F1:R19C60C.DI1:0.000">     R19C60C.F1 to R19C60C.DI1   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_11_0_S1">un1_r_rst_dlycnt_4_cry_11_0_S1</A> (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
                  --------
                    5.012   (43.7% logic, 56.3% route), 11 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 2.395,A7.PADDI,R19C59D.CLK,i_clk_50m_c">Source Clock Path</A> i_clk_50m to SLICE_2821:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.395<A href="#@net:i_clk_50m_c:A7.PADDI:R19C59D.CLK:2.395">       A7.PADDI to R19C59D.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 2.395,A7.PADDI,R19C60C.CLK,i_clk_50m_c">Destination Clock Path</A> i_clk_50m to SLICE_2824:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.395<A href="#@net:i_clk_50m_c:A7.PADDI:R19C60C.CLK:2.395">       A7.PADDI to R19C60C.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 15.239ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_2822">r_rst_dlycnt[8]</A>  (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_0">r_rst_dlycnt[18]</A>  (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A> +)

   Delay:               4.997ns  (47.5% logic, 52.5% route), 14 logic levels.

 Constraint Details:

      4.997ns physical path delay SLICE_2822 to SLICE_0 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.236ns DIN_SET requirement (totaling 20.236ns) by 15.239ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:REG_DEL, 0.454,R19C60A.CLK,R19C60A.Q1,SLICE_2822:ROUTE, 0.698,R19C60A.Q1,R18C60B.B0,r_rst_dlycnt[8]:CTOF_DEL, 0.206,R18C60B.B0,R18C60B.F0,SLICE_15532:ROUTE, 0.558,R18C60B.F0,R19C62B.D1,un1_r_rst_dlycntlt12:CTOF_DEL, 0.206,R19C62B.D1,R19C62B.F1,SLICE_5547:ROUTE, 0.484,R19C62B.F1,R19C62B.B0,un1_r_rst_dlycntlt18:CTOF_DEL, 0.206,R19C62B.B0,R19C62B.F0,SLICE_5547:ROUTE, 0.882,R19C62B.F0,R19C59A.B0,r_rst_dlycnt8:C0TOFCO_DEL, 0.398,R19C59A.B0,R19C59A.FCO,SLICE_2818:ROUTE, 0.000,R19C59A.FCO,R19C59B.FCI,un1_r_rst_dlycnt_4_cry_0:FCITOFCO_DEL, 0.062,R19C59B.FCI,R19C59B.FCO,SLICE_2819:ROUTE, 0.000,R19C59B.FCO,R19C59C.FCI,un1_r_rst_dlycnt_4_cry_2:FCITOFCO_DEL, 0.062,R19C59C.FCI,R19C59C.FCO,SLICE_2820:ROUTE, 0.000,R19C59C.FCO,R19C59D.FCI,un1_r_rst_dlycnt_4_cry_4:FCITOFCO_DEL, 0.062,R19C59D.FCI,R19C59D.FCO,SLICE_2821:ROUTE, 0.000,R19C59D.FCO,R19C60A.FCI,un1_r_rst_dlycnt_4_cry_6:FCITOFCO_DEL, 0.062,R19C60A.FCI,R19C60A.FCO,SLICE_2822:ROUTE, 0.000,R19C60A.FCO,R19C60B.FCI,un1_r_rst_dlycnt_4_cry_8:FCITOFCO_DEL, 0.062,R19C60B.FCI,R19C60B.FCO,SLICE_2823:ROUTE, 0.000,R19C60B.FCO,R19C60C.FCI,un1_r_rst_dlycnt_4_cry_10:FCITOFCO_DEL, 0.062,R19C60C.FCI,R19C60C.FCO,SLICE_2824:ROUTE, 0.000,R19C60C.FCO,R19C60D.FCI,un1_r_rst_dlycnt_4_cry_12:FCITOFCO_DEL, 0.062,R19C60D.FCI,R19C60D.FCO,SLICE_2825:ROUTE, 0.000,R19C60D.FCO,R19C61A.FCI,un1_r_rst_dlycnt_4_cry_14:FCITOFCO_DEL, 0.062,R19C61A.FCI,R19C61A.FCO,SLICE_2826:ROUTE, 0.000,R19C61A.FCO,R19C61B.FCI,un1_r_rst_dlycnt_4_cry_16:FCITOF1_DEL, 0.409,R19C61B.FCI,R19C61B.F1,SLICE_0:ROUTE, 0.000,R19C61B.F1,R19C61B.DI1,un1_r_rst_dlycnt_4_cry_17_0_S1">Data path</A> SLICE_2822 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R19C60A.CLK to     R19C60A.Q1 <A href="#@comp:SLICE_2822">SLICE_2822</A> (from <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
ROUTE         3     0.698<A href="#@net:r_rst_dlycnt[8]:R19C60A.Q1:R18C60B.B0:0.698">     R19C60A.Q1 to R18C60B.B0    </A> <A href="#@net:r_rst_dlycnt[8]">r_rst_dlycnt[8]</A>
CTOF_DEL    ---     0.206     R18C60B.B0 to     R18C60B.F0 <A href="#@comp:SLICE_15532">SLICE_15532</A>
ROUTE         1     0.558<A href="#@net:un1_r_rst_dlycntlt12:R18C60B.F0:R19C62B.D1:0.558">     R18C60B.F0 to R19C62B.D1    </A> <A href="#@net:un1_r_rst_dlycntlt12">un1_r_rst_dlycntlt12</A>
CTOF_DEL    ---     0.206     R19C62B.D1 to     R19C62B.F1 <A href="#@comp:SLICE_5547">SLICE_5547</A>
ROUTE         1     0.484<A href="#@net:un1_r_rst_dlycntlt18:R19C62B.F1:R19C62B.B0:0.484">     R19C62B.F1 to R19C62B.B0    </A> <A href="#@net:un1_r_rst_dlycntlt18">un1_r_rst_dlycntlt18</A>
CTOF_DEL    ---     0.206     R19C62B.B0 to     R19C62B.F0 <A href="#@comp:SLICE_5547">SLICE_5547</A>
ROUTE         2     0.882<A href="#@net:r_rst_dlycnt8:R19C62B.F0:R19C59A.B0:0.882">     R19C62B.F0 to R19C59A.B0    </A> <A href="#@net:r_rst_dlycnt8">r_rst_dlycnt8</A>
C0TOFCO_DE  ---     0.398     R19C59A.B0 to    R19C59A.FCO <A href="#@comp:SLICE_2818">SLICE_2818</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_0:R19C59A.FCO:R19C59B.FCI:0.000">    R19C59A.FCO to R19C59B.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_0">un1_r_rst_dlycnt_4_cry_0</A>
FCITOFCO_D  ---     0.062    R19C59B.FCI to    R19C59B.FCO <A href="#@comp:SLICE_2819">SLICE_2819</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_2:R19C59B.FCO:R19C59C.FCI:0.000">    R19C59B.FCO to R19C59C.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_2">un1_r_rst_dlycnt_4_cry_2</A>
FCITOFCO_D  ---     0.062    R19C59C.FCI to    R19C59C.FCO <A href="#@comp:SLICE_2820">SLICE_2820</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_4:R19C59C.FCO:R19C59D.FCI:0.000">    R19C59C.FCO to R19C59D.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_4">un1_r_rst_dlycnt_4_cry_4</A>
FCITOFCO_D  ---     0.062    R19C59D.FCI to    R19C59D.FCO <A href="#@comp:SLICE_2821">SLICE_2821</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_6:R19C59D.FCO:R19C60A.FCI:0.000">    R19C59D.FCO to R19C60A.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_6">un1_r_rst_dlycnt_4_cry_6</A>
FCITOFCO_D  ---     0.062    R19C60A.FCI to    R19C60A.FCO <A href="#@comp:SLICE_2822">SLICE_2822</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_8:R19C60A.FCO:R19C60B.FCI:0.000">    R19C60A.FCO to R19C60B.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_8">un1_r_rst_dlycnt_4_cry_8</A>
FCITOFCO_D  ---     0.062    R19C60B.FCI to    R19C60B.FCO <A href="#@comp:SLICE_2823">SLICE_2823</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_10:R19C60B.FCO:R19C60C.FCI:0.000">    R19C60B.FCO to R19C60C.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_10">un1_r_rst_dlycnt_4_cry_10</A>
FCITOFCO_D  ---     0.062    R19C60C.FCI to    R19C60C.FCO <A href="#@comp:SLICE_2824">SLICE_2824</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_12:R19C60C.FCO:R19C60D.FCI:0.000">    R19C60C.FCO to R19C60D.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_12">un1_r_rst_dlycnt_4_cry_12</A>
FCITOFCO_D  ---     0.062    R19C60D.FCI to    R19C60D.FCO <A href="#@comp:SLICE_2825">SLICE_2825</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_14:R19C60D.FCO:R19C61A.FCI:0.000">    R19C60D.FCO to R19C61A.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_14">un1_r_rst_dlycnt_4_cry_14</A>
FCITOFCO_D  ---     0.062    R19C61A.FCI to    R19C61A.FCO <A href="#@comp:SLICE_2826">SLICE_2826</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_16:R19C61A.FCO:R19C61B.FCI:0.000">    R19C61A.FCO to R19C61B.FCI   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_16">un1_r_rst_dlycnt_4_cry_16</A>
FCITOF1_DE  ---     0.409    R19C61B.FCI to     R19C61B.F1 <A href="#@comp:SLICE_0">SLICE_0</A>
ROUTE         1     0.000<A href="#@net:un1_r_rst_dlycnt_4_cry_17_0_S1:R19C61B.F1:R19C61B.DI1:0.000">     R19C61B.F1 to R19C61B.DI1   </A> <A href="#@net:un1_r_rst_dlycnt_4_cry_17_0_S1">un1_r_rst_dlycnt_4_cry_17_0_S1</A> (to <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>)
                  --------
                    4.997   (47.5% logic, 52.5% route), 14 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 2.395,A7.PADDI,R19C60A.CLK,i_clk_50m_c">Source Clock Path</A> i_clk_50m to SLICE_2822:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.395<A href="#@net:i_clk_50m_c:A7.PADDI:R19C60A.CLK:2.395">       A7.PADDI to R19C60A.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_clk_50m_c' 50.000000 MHz ;:ROUTE, 2.395,A7.PADDI,R19C61B.CLK,i_clk_50m_c">Destination Clock Path</A> i_clk_50m to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.395<A href="#@net:i_clk_50m_c:A7.PADDI:R19C61B.CLK:2.395">       A7.PADDI to R19C61B.CLK   </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

Report:  201.532MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "u_eth_top.w_ethphy_refclk_90" 50.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 14.870ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0</A>(ASIC)  (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)
   Destination:    FF         Data in        <A href="#@comp:o_ethphy_txd[1]_MGIOL">u_eth_top_u_rmii_top_u_rmii_tx_o_ethphy_txdio[1]</A>  (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)

   Delay:               5.001ns  (16.8% logic, 83.2% route), 1 logic levels.

 Constraint Details:

      5.001ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0 to o_ethphy_txd[1]_MGIOL meets
     20.000ns delay constraint less
      0.000ns skew and
      0.129ns DO_SET requirement (totaling 19.871ns) by 14.870ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:C2Q_DEL, 0.841,EBR_R34C53.CLKB,EBR_R34C53.DOB1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0:ROUTE, 4.160,EBR_R34C53.DOB1,IOL_T6A.TXDATA0,u_eth_top.u_rmii_top.u_rmii_tx.o_ethphy_txd_rst1">Data path</A> u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0 to o_ethphy_txd[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.841 EBR_R34C53.CLKB to EBR_R34C53.DOB1 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0</A> (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
ROUTE         1     4.160<A href="#@net:u_eth_top.u_rmii_top.u_rmii_tx.o_ethphy_txd_rst1:EBR_R34C53.DOB1:IOL_T6A.TXDATA0:4.160"> EBR_R34C53.DOB1 to IOL_T6A.TXDATA0</A> <A href="#@net:u_eth_top.u_rmii_top.u_rmii_tx.o_ethphy_txd_rst1">u_eth_top.u_rmii_top.u_rmii_tx.o_ethphy_txd_rst1</A> (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
                  --------
                    5.001   (16.8% logic, 83.2% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 2.350,PLL_TL0.CLKOS,EBR_R34C53.CLKB,u_eth_top.w_ethphy_refclk_90">Source Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.350<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:EBR_R34C53.CLKB:2.350">  PLL_TL0.CLKOS to EBR_R34C53.CLKB</A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    2.350   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 2.350,PLL_TL0.CLKOS,IOL_T6A.CLK,u_eth_top.w_ethphy_refclk_90">Destination Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to o_ethphy_txd[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.350<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:IOL_T6A.CLK:2.350">  PLL_TL0.CLKOS to IOL_T6A.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    2.350   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 15.111ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0</A>(ASIC)  (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)
   Destination:    FF         Data in        <A href="#@comp:o_ethphy_txd[0]_MGIOL">u_eth_top_u_rmii_top_u_rmii_tx_o_ethphy_txdio[0]</A>  (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)

   Delay:               4.760ns  (17.7% logic, 82.3% route), 1 logic levels.

 Constraint Details:

      4.760ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0 to o_ethphy_txd[0]_MGIOL meets
     20.000ns delay constraint less
      0.000ns skew and
      0.129ns DO_SET requirement (totaling 19.871ns) by 15.111ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:C2Q_DEL, 0.841,EBR_R34C53.CLKB,EBR_R34C53.DOB0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0:ROUTE, 3.919,EBR_R34C53.DOB0,IOL_T6B.TXDATA0,u_eth_top.u_rmii_top.u_rmii_tx.o_ethphy_txd_rst0">Data path</A> u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0 to o_ethphy_txd[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.841 EBR_R34C53.CLKB to EBR_R34C53.DOB0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0</A> (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
ROUTE         1     3.919<A href="#@net:u_eth_top.u_rmii_top.u_rmii_tx.o_ethphy_txd_rst0:EBR_R34C53.DOB0:IOL_T6B.TXDATA0:3.919"> EBR_R34C53.DOB0 to IOL_T6B.TXDATA0</A> <A href="#@net:u_eth_top.u_rmii_top.u_rmii_tx.o_ethphy_txd_rst0">u_eth_top.u_rmii_top.u_rmii_tx.o_ethphy_txd_rst0</A> (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
                  --------
                    4.760   (17.7% logic, 82.3% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 2.350,PLL_TL0.CLKOS,EBR_R34C53.CLKB,u_eth_top.w_ethphy_refclk_90">Source Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.350<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:EBR_R34C53.CLKB:2.350">  PLL_TL0.CLKOS to EBR_R34C53.CLKB</A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    2.350   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 2.350,PLL_TL0.CLKOS,IOL_T6B.CLK,u_eth_top.w_ethphy_refclk_90">Destination Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to o_ethphy_txd[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.350<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:IOL_T6B.CLK:2.350">  PLL_TL0.CLKOS to IOL_T6B.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    2.350   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 15.669ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_19</A>  (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_1</A>  (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)

   Delay:               4.564ns  (44.2% logic, 55.8% route), 11 logic levels.

 Constraint Details:

      4.564ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 15.669ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:REG_DEL, 0.454,R39C57C.CLK,R39C57C.Q1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174:ROUTE, 0.914,R39C57C.Q1,R38C56B.A0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r28:CTOF_DEL, 0.206,R38C56B.A0,R38C56B.F0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12563:ROUTE, 0.756,R38C56B.F0,R38C56B.B1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_1:CTOF_DEL, 0.206,R38C56B.B1,R38C56B.F1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12563:ROUTE, 0.875,R38C56B.F1,R39C55B.B1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r1:C1TOFCO_DEL, 0.398,R39C55B.B1,R39C55B.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2386:ROUTE, 0.000,R39C55B.FCO,R39C55C.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co0_2:FCITOFCO_DEL, 0.062,R39C55C.FCI,R39C55C.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2387:ROUTE, 0.000,R39C55C.FCO,R39C55D.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2:FCITOFCO_DEL, 0.062,R39C55D.FCI,R39C55D.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2388:ROUTE, 0.000,R39C55D.FCO,R39C56A.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2:FCITOFCO_DEL, 0.062,R39C56A.FCI,R39C56A.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2389:ROUTE, 0.000,R39C56A.FCO,R39C56B.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2:FCITOFCO_DEL, 0.062,R39C56B.FCI,R39C56B.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2390:ROUTE, 0.000,R39C56B.FCO,R39C56C.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2:FCITOFCO_DEL, 0.062,R39C56C.FCI,R39C56C.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2391:ROUTE, 0.000,R39C56C.FCO,R39C56D.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2:FCITOFCO_DEL, 0.062,R39C56D.FCI,R39C56D.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2392:ROUTE, 0.000,R39C56D.FCO,R39C57A.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c:FCITOF0_DEL, 0.383,R39C57A.FCI,R39C57A.F0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393:ROUTE, 0.000,R39C57A.F0,R39C57A.DI0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d">Data path</A> u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R39C57C.CLK to     R39C57C.Q1 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174</A> (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
ROUTE         4     0.914<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r28:R39C57C.Q1:R38C56B.A0:0.914">     R39C57C.Q1 to R38C56B.A0    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r28">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r28</A>
CTOF_DEL    ---     0.206     R38C56B.A0 to     R38C56B.F0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12563">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12563</A>
ROUTE         6     0.756<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_1:R38C56B.F0:R38C56B.B1:0.756">     R38C56B.F0 to R38C56B.B1    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_1">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_1</A>
CTOF_DEL    ---     0.206     R38C56B.B1 to     R38C56B.F1 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12563">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12563</A>
ROUTE         1     0.875<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r1:R38C56B.F1:R39C55B.B1:0.875">     R38C56B.F1 to R39C55B.B1    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r1">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r1</A>
C1TOFCO_DE  ---     0.398     R39C55B.B1 to    R39C55B.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2386">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2386</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co0_2:R39C55B.FCO:R39C55C.FCI:0.000">    R39C55B.FCO to R39C55C.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co0_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co0_2</A>
FCITOFCO_D  ---     0.062    R39C55C.FCI to    R39C55C.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2387">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2387</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2:R39C55C.FCO:R39C55D.FCI:0.000">    R39C55C.FCO to R39C55D.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2</A>
FCITOFCO_D  ---     0.062    R39C55D.FCI to    R39C55D.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2388">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2388</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2:R39C55D.FCO:R39C56A.FCI:0.000">    R39C55D.FCO to R39C56A.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2</A>
FCITOFCO_D  ---     0.062    R39C56A.FCI to    R39C56A.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2389">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2389</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2:R39C56A.FCO:R39C56B.FCI:0.000">    R39C56A.FCO to R39C56B.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2</A>
FCITOFCO_D  ---     0.062    R39C56B.FCI to    R39C56B.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2390">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2390</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2:R39C56B.FCO:R39C56C.FCI:0.000">    R39C56B.FCO to R39C56C.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2</A>
FCITOFCO_D  ---     0.062    R39C56C.FCI to    R39C56C.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2391">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2391</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2:R39C56C.FCO:R39C56D.FCI:0.000">    R39C56C.FCO to R39C56D.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2</A>
FCITOFCO_D  ---     0.062    R39C56D.FCI to    R39C56D.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2392">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2392</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c:R39C56D.FCO:R39C57A.FCI:0.000">    R39C56D.FCO to R39C57A.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c</A>
FCITOF0_DE  ---     0.383    R39C57A.FCI to     R39C57A.F0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d:R39C57A.F0:R39C57A.DI0:0.000">     R39C57A.F0 to R39C57A.DI0   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d</A> (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
                  --------
                    4.564   (44.2% logic, 55.8% route), 11 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 2.262,PLL_TL0.CLKOS,R39C57C.CLK,u_eth_top.w_ethphy_refclk_90">Source Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R39C57C.CLK:2.262">  PLL_TL0.CLKOS to R39C57C.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 2.262,PLL_TL0.CLKOS,R39C57A.CLK,u_eth_top.w_ethphy_refclk_90">Destination Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R39C57A.CLK:2.262">  PLL_TL0.CLKOS to R39C57A.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 15.713ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_19</A>  (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_1</A>  (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)

   Delay:               4.520ns  (43.3% logic, 56.7% route), 10 logic levels.

 Constraint Details:

      4.520ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 15.713ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:REG_DEL, 0.454,R39C57C.CLK,R39C57C.Q1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174:ROUTE, 0.914,R39C57C.Q1,R38C56B.A0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r28:CTOF_DEL, 0.206,R38C56B.A0,R38C56B.F0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12563:ROUTE, 0.756,R38C56B.F0,R38C55B.B1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_1:CTOF_DEL, 0.206,R38C55B.B1,R38C55B.F1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12566:ROUTE, 0.893,R38C55B.F1,R39C55C.A0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r2:C0TOFCO_DEL, 0.398,R39C55C.A0,R39C55C.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2387:ROUTE, 0.000,R39C55C.FCO,R39C55D.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2:FCITOFCO_DEL, 0.062,R39C55D.FCI,R39C55D.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2388:ROUTE, 0.000,R39C55D.FCO,R39C56A.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2:FCITOFCO_DEL, 0.062,R39C56A.FCI,R39C56A.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2389:ROUTE, 0.000,R39C56A.FCO,R39C56B.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2:FCITOFCO_DEL, 0.062,R39C56B.FCI,R39C56B.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2390:ROUTE, 0.000,R39C56B.FCO,R39C56C.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2:FCITOFCO_DEL, 0.062,R39C56C.FCI,R39C56C.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2391:ROUTE, 0.000,R39C56C.FCO,R39C56D.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2:FCITOFCO_DEL, 0.062,R39C56D.FCI,R39C56D.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2392:ROUTE, 0.000,R39C56D.FCO,R39C57A.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c:FCITOF0_DEL, 0.383,R39C57A.FCI,R39C57A.F0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393:ROUTE, 0.000,R39C57A.F0,R39C57A.DI0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d">Data path</A> u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R39C57C.CLK to     R39C57C.Q1 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174</A> (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
ROUTE         4     0.914<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r28:R39C57C.Q1:R38C56B.A0:0.914">     R39C57C.Q1 to R38C56B.A0    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r28">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r28</A>
CTOF_DEL    ---     0.206     R38C56B.A0 to     R38C56B.F0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12563">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12563</A>
ROUTE         6     0.756<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_1:R38C56B.F0:R38C55B.B1:0.756">     R38C56B.F0 to R38C55B.B1    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_1">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_1</A>
CTOF_DEL    ---     0.206     R38C55B.B1 to     R38C55B.F1 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12566">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12566</A>
ROUTE         1     0.893<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r2:R38C55B.F1:R39C55C.A0:0.893">     R38C55B.F1 to R39C55C.A0    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r2</A>
C0TOFCO_DE  ---     0.398     R39C55C.A0 to    R39C55C.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2387">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2387</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2:R39C55C.FCO:R39C55D.FCI:0.000">    R39C55C.FCO to R39C55D.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2</A>
FCITOFCO_D  ---     0.062    R39C55D.FCI to    R39C55D.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2388">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2388</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2:R39C55D.FCO:R39C56A.FCI:0.000">    R39C55D.FCO to R39C56A.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2</A>
FCITOFCO_D  ---     0.062    R39C56A.FCI to    R39C56A.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2389">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2389</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2:R39C56A.FCO:R39C56B.FCI:0.000">    R39C56A.FCO to R39C56B.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2</A>
FCITOFCO_D  ---     0.062    R39C56B.FCI to    R39C56B.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2390">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2390</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2:R39C56B.FCO:R39C56C.FCI:0.000">    R39C56B.FCO to R39C56C.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2</A>
FCITOFCO_D  ---     0.062    R39C56C.FCI to    R39C56C.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2391">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2391</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2:R39C56C.FCO:R39C56D.FCI:0.000">    R39C56C.FCO to R39C56D.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2</A>
FCITOFCO_D  ---     0.062    R39C56D.FCI to    R39C56D.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2392">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2392</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c:R39C56D.FCO:R39C57A.FCI:0.000">    R39C56D.FCO to R39C57A.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c</A>
FCITOF0_DE  ---     0.383    R39C57A.FCI to     R39C57A.F0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d:R39C57A.F0:R39C57A.DI0:0.000">     R39C57A.F0 to R39C57A.DI0   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d</A> (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
                  --------
                    4.520   (43.3% logic, 56.7% route), 10 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 2.262,PLL_TL0.CLKOS,R39C57C.CLK,u_eth_top.w_ethphy_refclk_90">Source Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R39C57C.CLK:2.262">  PLL_TL0.CLKOS to R39C57C.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 2.262,PLL_TL0.CLKOS,R39C57A.CLK,u_eth_top.w_ethphy_refclk_90">Destination Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R39C57A.CLK:2.262">  PLL_TL0.CLKOS to R39C57A.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 15.739ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/SLICE_8243">u_eth_top/u_rmii_top/u_rmii_tx/r1_dcfifo_rden</A>  (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)
   Destination:    FF         Data in        <A href="#@comp:o_ethphy_txen_MGIOL">u_eth_top_u_rmii_top_u_rmii_tx_o_ethphy_txenio</A>  (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)

   Delay:               4.220ns  (10.8% logic, 89.2% route), 1 logic levels.

 Constraint Details:

      4.220ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/SLICE_8243 to o_ethphy_txen_MGIOL meets
     20.000ns delay constraint less
     -0.088ns skew and
      0.129ns DO_SET requirement (totaling 19.959ns) by 15.739ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:REG_DEL, 0.457,R27C54A.CLK,R27C54A.Q0,u_eth_top/u_rmii_top/u_rmii_tx/SLICE_8243:ROUTE, 3.763,R27C54A.Q0,IOL_T9A.TXDATA0,u_eth_top.u_rmii_top.u_rmii_tx.o_ethphy_txen_rst">Data path</A> u_eth_top/u_rmii_top/u_rmii_tx/SLICE_8243 to o_ethphy_txen_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R27C54A.CLK to     R27C54A.Q0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/SLICE_8243">u_eth_top/u_rmii_top/u_rmii_tx/SLICE_8243</A> (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
ROUTE         1     3.763<A href="#@net:u_eth_top.u_rmii_top.u_rmii_tx.o_ethphy_txen_rst:R27C54A.Q0:IOL_T9A.TXDATA0:3.763">     R27C54A.Q0 to IOL_T9A.TXDATA0</A> <A href="#@net:u_eth_top.u_rmii_top.u_rmii_tx.o_ethphy_txen_rst">u_eth_top.u_rmii_top.u_rmii_tx.o_ethphy_txen_rst</A> (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
                  --------
                    4.220   (10.8% logic, 89.2% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 2.262,PLL_TL0.CLKOS,R27C54A.CLK,u_eth_top.w_ethphy_refclk_90">Source Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/SLICE_8243:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R27C54A.CLK:2.262">  PLL_TL0.CLKOS to R27C54A.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 2.350,PLL_TL0.CLKOS,IOL_T9A.CLK,u_eth_top.w_ethphy_refclk_90">Destination Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to o_ethphy_txen_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.350<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:IOL_T9A.CLK:2.350">  PLL_TL0.CLKOS to IOL_T9A.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    2.350   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 15.830ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_20</A>  (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_1</A>  (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)

   Delay:               4.403ns  (45.9% logic, 54.1% route), 11 logic levels.

 Constraint Details:

      4.403ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 15.830ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:REG_DEL, 0.457,R39C57C.CLK,R39C57C.Q0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174:ROUTE, 0.750,R39C57C.Q0,R38C56B.C0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r27:CTOF_DEL, 0.206,R38C56B.C0,R38C56B.F0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12563:ROUTE, 0.756,R38C56B.F0,R38C56B.B1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_1:CTOF_DEL, 0.206,R38C56B.B1,R38C56B.F1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12563:ROUTE, 0.875,R38C56B.F1,R39C55B.B1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r1:C1TOFCO_DEL, 0.398,R39C55B.B1,R39C55B.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2386:ROUTE, 0.000,R39C55B.FCO,R39C55C.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co0_2:FCITOFCO_DEL, 0.062,R39C55C.FCI,R39C55C.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2387:ROUTE, 0.000,R39C55C.FCO,R39C55D.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2:FCITOFCO_DEL, 0.062,R39C55D.FCI,R39C55D.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2388:ROUTE, 0.000,R39C55D.FCO,R39C56A.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2:FCITOFCO_DEL, 0.062,R39C56A.FCI,R39C56A.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2389:ROUTE, 0.000,R39C56A.FCO,R39C56B.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2:FCITOFCO_DEL, 0.062,R39C56B.FCI,R39C56B.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2390:ROUTE, 0.000,R39C56B.FCO,R39C56C.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2:FCITOFCO_DEL, 0.062,R39C56C.FCI,R39C56C.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2391:ROUTE, 0.000,R39C56C.FCO,R39C56D.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2:FCITOFCO_DEL, 0.062,R39C56D.FCI,R39C56D.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2392:ROUTE, 0.000,R39C56D.FCO,R39C57A.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c:FCITOF0_DEL, 0.383,R39C57A.FCI,R39C57A.F0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393:ROUTE, 0.000,R39C57A.F0,R39C57A.DI0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d">Data path</A> u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R39C57C.CLK to     R39C57C.Q0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174</A> (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
ROUTE         3     0.750<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r27:R39C57C.Q0:R38C56B.C0:0.750">     R39C57C.Q0 to R38C56B.C0    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r27">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r27</A>
CTOF_DEL    ---     0.206     R38C56B.C0 to     R38C56B.F0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12563">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12563</A>
ROUTE         6     0.756<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_1:R38C56B.F0:R38C56B.B1:0.756">     R38C56B.F0 to R38C56B.B1    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_1">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_1</A>
CTOF_DEL    ---     0.206     R38C56B.B1 to     R38C56B.F1 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12563">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12563</A>
ROUTE         1     0.875<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r1:R38C56B.F1:R39C55B.B1:0.875">     R38C56B.F1 to R39C55B.B1    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r1">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r1</A>
C1TOFCO_DE  ---     0.398     R39C55B.B1 to    R39C55B.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2386">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2386</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co0_2:R39C55B.FCO:R39C55C.FCI:0.000">    R39C55B.FCO to R39C55C.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co0_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co0_2</A>
FCITOFCO_D  ---     0.062    R39C55C.FCI to    R39C55C.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2387">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2387</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2:R39C55C.FCO:R39C55D.FCI:0.000">    R39C55C.FCO to R39C55D.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2</A>
FCITOFCO_D  ---     0.062    R39C55D.FCI to    R39C55D.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2388">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2388</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2:R39C55D.FCO:R39C56A.FCI:0.000">    R39C55D.FCO to R39C56A.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2</A>
FCITOFCO_D  ---     0.062    R39C56A.FCI to    R39C56A.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2389">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2389</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2:R39C56A.FCO:R39C56B.FCI:0.000">    R39C56A.FCO to R39C56B.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2</A>
FCITOFCO_D  ---     0.062    R39C56B.FCI to    R39C56B.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2390">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2390</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2:R39C56B.FCO:R39C56C.FCI:0.000">    R39C56B.FCO to R39C56C.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2</A>
FCITOFCO_D  ---     0.062    R39C56C.FCI to    R39C56C.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2391">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2391</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2:R39C56C.FCO:R39C56D.FCI:0.000">    R39C56C.FCO to R39C56D.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2</A>
FCITOFCO_D  ---     0.062    R39C56D.FCI to    R39C56D.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2392">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2392</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c:R39C56D.FCO:R39C57A.FCI:0.000">    R39C56D.FCO to R39C57A.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c</A>
FCITOF0_DE  ---     0.383    R39C57A.FCI to     R39C57A.F0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d:R39C57A.F0:R39C57A.DI0:0.000">     R39C57A.F0 to R39C57A.DI0   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d</A> (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
                  --------
                    4.403   (45.9% logic, 54.1% route), 11 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 2.262,PLL_TL0.CLKOS,R39C57C.CLK,u_eth_top.w_ethphy_refclk_90">Source Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R39C57C.CLK:2.262">  PLL_TL0.CLKOS to R39C57C.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 2.262,PLL_TL0.CLKOS,R39C57A.CLK,u_eth_top.w_ethphy_refclk_90">Destination Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R39C57A.CLK:2.262">  PLL_TL0.CLKOS to R39C57A.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 15.865ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_19</A>  (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_1</A>  (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)

   Delay:               4.368ns  (46.2% logic, 53.8% route), 11 logic levels.

 Constraint Details:

      4.368ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 15.865ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:REG_DEL, 0.454,R39C57C.CLK,R39C57C.Q1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174:ROUTE, 0.914,R39C57C.Q1,R38C56B.A0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r28:CTOF_DEL, 0.206,R38C56B.A0,R38C56B.F0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12563:ROUTE, 0.756,R38C56B.F0,R38C55A.B1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_1:CTOF_DEL, 0.206,R38C55A.B1,R38C55A.F1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12562:ROUTE, 0.679,R38C55A.F1,R39C55B.B0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r0:C0TOFCO_DEL, 0.398,R39C55B.B0,R39C55B.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2386:ROUTE, 0.000,R39C55B.FCO,R39C55C.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co0_2:FCITOFCO_DEL, 0.062,R39C55C.FCI,R39C55C.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2387:ROUTE, 0.000,R39C55C.FCO,R39C55D.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2:FCITOFCO_DEL, 0.062,R39C55D.FCI,R39C55D.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2388:ROUTE, 0.000,R39C55D.FCO,R39C56A.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2:FCITOFCO_DEL, 0.062,R39C56A.FCI,R39C56A.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2389:ROUTE, 0.000,R39C56A.FCO,R39C56B.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2:FCITOFCO_DEL, 0.062,R39C56B.FCI,R39C56B.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2390:ROUTE, 0.000,R39C56B.FCO,R39C56C.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2:FCITOFCO_DEL, 0.062,R39C56C.FCI,R39C56C.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2391:ROUTE, 0.000,R39C56C.FCO,R39C56D.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2:FCITOFCO_DEL, 0.062,R39C56D.FCI,R39C56D.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2392:ROUTE, 0.000,R39C56D.FCO,R39C57A.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c:FCITOF0_DEL, 0.383,R39C57A.FCI,R39C57A.F0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393:ROUTE, 0.000,R39C57A.F0,R39C57A.DI0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d">Data path</A> u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R39C57C.CLK to     R39C57C.Q1 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174</A> (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
ROUTE         4     0.914<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r28:R39C57C.Q1:R38C56B.A0:0.914">     R39C57C.Q1 to R38C56B.A0    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r28">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r28</A>
CTOF_DEL    ---     0.206     R38C56B.A0 to     R38C56B.F0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12563">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12563</A>
ROUTE         6     0.756<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_1:R38C56B.F0:R38C55A.B1:0.756">     R38C56B.F0 to R38C55A.B1    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_1">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_1</A>
CTOF_DEL    ---     0.206     R38C55A.B1 to     R38C55A.F1 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12562">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12562</A>
ROUTE         1     0.679<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r0:R38C55A.F1:R39C55B.B0:0.679">     R38C55A.F1 to R39C55B.B0    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r0">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r0</A>
C0TOFCO_DE  ---     0.398     R39C55B.B0 to    R39C55B.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2386">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2386</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co0_2:R39C55B.FCO:R39C55C.FCI:0.000">    R39C55B.FCO to R39C55C.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co0_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co0_2</A>
FCITOFCO_D  ---     0.062    R39C55C.FCI to    R39C55C.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2387">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2387</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2:R39C55C.FCO:R39C55D.FCI:0.000">    R39C55C.FCO to R39C55D.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2</A>
FCITOFCO_D  ---     0.062    R39C55D.FCI to    R39C55D.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2388">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2388</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2:R39C55D.FCO:R39C56A.FCI:0.000">    R39C55D.FCO to R39C56A.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2</A>
FCITOFCO_D  ---     0.062    R39C56A.FCI to    R39C56A.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2389">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2389</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2:R39C56A.FCO:R39C56B.FCI:0.000">    R39C56A.FCO to R39C56B.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2</A>
FCITOFCO_D  ---     0.062    R39C56B.FCI to    R39C56B.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2390">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2390</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2:R39C56B.FCO:R39C56C.FCI:0.000">    R39C56B.FCO to R39C56C.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2</A>
FCITOFCO_D  ---     0.062    R39C56C.FCI to    R39C56C.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2391">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2391</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2:R39C56C.FCO:R39C56D.FCI:0.000">    R39C56C.FCO to R39C56D.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2</A>
FCITOFCO_D  ---     0.062    R39C56D.FCI to    R39C56D.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2392">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2392</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c:R39C56D.FCO:R39C57A.FCI:0.000">    R39C56D.FCO to R39C57A.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c</A>
FCITOF0_DE  ---     0.383    R39C57A.FCI to     R39C57A.F0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d:R39C57A.F0:R39C57A.DI0:0.000">     R39C57A.F0 to R39C57A.DI0   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d</A> (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
                  --------
                    4.368   (46.2% logic, 53.8% route), 11 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 2.262,PLL_TL0.CLKOS,R39C57C.CLK,u_eth_top.w_ethphy_refclk_90">Source Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R39C57C.CLK:2.262">  PLL_TL0.CLKOS to R39C57C.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 2.262,PLL_TL0.CLKOS,R39C57A.CLK,u_eth_top.w_ethphy_refclk_90">Destination Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R39C57A.CLK:2.262">  PLL_TL0.CLKOS to R39C57A.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 15.874ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_20</A>  (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_1</A>  (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)

   Delay:               4.359ns  (45.0% logic, 55.0% route), 10 logic levels.

 Constraint Details:

      4.359ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 15.874ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:REG_DEL, 0.457,R39C57C.CLK,R39C57C.Q0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174:ROUTE, 0.750,R39C57C.Q0,R38C56B.C0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r27:CTOF_DEL, 0.206,R38C56B.C0,R38C56B.F0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12563:ROUTE, 0.756,R38C56B.F0,R38C55B.B1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_1:CTOF_DEL, 0.206,R38C55B.B1,R38C55B.F1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12566:ROUTE, 0.893,R38C55B.F1,R39C55C.A0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r2:C0TOFCO_DEL, 0.398,R39C55C.A0,R39C55C.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2387:ROUTE, 0.000,R39C55C.FCO,R39C55D.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2:FCITOFCO_DEL, 0.062,R39C55D.FCI,R39C55D.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2388:ROUTE, 0.000,R39C55D.FCO,R39C56A.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2:FCITOFCO_DEL, 0.062,R39C56A.FCI,R39C56A.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2389:ROUTE, 0.000,R39C56A.FCO,R39C56B.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2:FCITOFCO_DEL, 0.062,R39C56B.FCI,R39C56B.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2390:ROUTE, 0.000,R39C56B.FCO,R39C56C.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2:FCITOFCO_DEL, 0.062,R39C56C.FCI,R39C56C.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2391:ROUTE, 0.000,R39C56C.FCO,R39C56D.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2:FCITOFCO_DEL, 0.062,R39C56D.FCI,R39C56D.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2392:ROUTE, 0.000,R39C56D.FCO,R39C57A.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c:FCITOF0_DEL, 0.383,R39C57A.FCI,R39C57A.F0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393:ROUTE, 0.000,R39C57A.F0,R39C57A.DI0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d">Data path</A> u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R39C57C.CLK to     R39C57C.Q0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174</A> (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
ROUTE         3     0.750<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r27:R39C57C.Q0:R38C56B.C0:0.750">     R39C57C.Q0 to R38C56B.C0    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r27">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r27</A>
CTOF_DEL    ---     0.206     R38C56B.C0 to     R38C56B.F0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12563">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12563</A>
ROUTE         6     0.756<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_1:R38C56B.F0:R38C55B.B1:0.756">     R38C56B.F0 to R38C55B.B1    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_1">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_1</A>
CTOF_DEL    ---     0.206     R38C55B.B1 to     R38C55B.F1 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12566">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12566</A>
ROUTE         1     0.893<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r2:R38C55B.F1:R39C55C.A0:0.893">     R38C55B.F1 to R39C55C.A0    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r2</A>
C0TOFCO_DE  ---     0.398     R39C55C.A0 to    R39C55C.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2387">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2387</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2:R39C55C.FCO:R39C55D.FCI:0.000">    R39C55C.FCO to R39C55D.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2</A>
FCITOFCO_D  ---     0.062    R39C55D.FCI to    R39C55D.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2388">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2388</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2:R39C55D.FCO:R39C56A.FCI:0.000">    R39C55D.FCO to R39C56A.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2</A>
FCITOFCO_D  ---     0.062    R39C56A.FCI to    R39C56A.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2389">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2389</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2:R39C56A.FCO:R39C56B.FCI:0.000">    R39C56A.FCO to R39C56B.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2</A>
FCITOFCO_D  ---     0.062    R39C56B.FCI to    R39C56B.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2390">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2390</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2:R39C56B.FCO:R39C56C.FCI:0.000">    R39C56B.FCO to R39C56C.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2</A>
FCITOFCO_D  ---     0.062    R39C56C.FCI to    R39C56C.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2391">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2391</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2:R39C56C.FCO:R39C56D.FCI:0.000">    R39C56C.FCO to R39C56D.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2</A>
FCITOFCO_D  ---     0.062    R39C56D.FCI to    R39C56D.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2392">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2392</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c:R39C56D.FCO:R39C57A.FCI:0.000">    R39C56D.FCO to R39C57A.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c</A>
FCITOF0_DE  ---     0.383    R39C57A.FCI to     R39C57A.F0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d:R39C57A.F0:R39C57A.DI0:0.000">     R39C57A.F0 to R39C57A.DI0   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d</A> (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
                  --------
                    4.359   (45.0% logic, 55.0% route), 10 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 2.262,PLL_TL0.CLKOS,R39C57C.CLK,u_eth_top.w_ethphy_refclk_90">Source Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9174:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R39C57C.CLK:2.262">  PLL_TL0.CLKOS to R39C57C.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 2.262,PLL_TL0.CLKOS,R39C57A.CLK,u_eth_top.w_ethphy_refclk_90">Destination Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R39C57A.CLK:2.262">  PLL_TL0.CLKOS to R39C57A.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 15.886ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9173">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_21</A>  (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_1</A>  (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)

   Delay:               4.347ns  (46.4% logic, 53.6% route), 11 logic levels.

 Constraint Details:

      4.347ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9173 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 15.886ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:REG_DEL, 0.454,R38C57D.CLK,R38C57D.Q1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9173:ROUTE, 0.697,R38C57D.Q1,R38C56B.B0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r26:CTOF_DEL, 0.206,R38C56B.B0,R38C56B.F0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12563:ROUTE, 0.756,R38C56B.F0,R38C56B.B1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_1:CTOF_DEL, 0.206,R38C56B.B1,R38C56B.F1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12563:ROUTE, 0.875,R38C56B.F1,R39C55B.B1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r1:C1TOFCO_DEL, 0.398,R39C55B.B1,R39C55B.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2386:ROUTE, 0.000,R39C55B.FCO,R39C55C.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co0_2:FCITOFCO_DEL, 0.062,R39C55C.FCI,R39C55C.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2387:ROUTE, 0.000,R39C55C.FCO,R39C55D.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2:FCITOFCO_DEL, 0.062,R39C55D.FCI,R39C55D.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2388:ROUTE, 0.000,R39C55D.FCO,R39C56A.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2:FCITOFCO_DEL, 0.062,R39C56A.FCI,R39C56A.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2389:ROUTE, 0.000,R39C56A.FCO,R39C56B.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2:FCITOFCO_DEL, 0.062,R39C56B.FCI,R39C56B.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2390:ROUTE, 0.000,R39C56B.FCO,R39C56C.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2:FCITOFCO_DEL, 0.062,R39C56C.FCI,R39C56C.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2391:ROUTE, 0.000,R39C56C.FCO,R39C56D.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2:FCITOFCO_DEL, 0.062,R39C56D.FCI,R39C56D.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2392:ROUTE, 0.000,R39C56D.FCO,R39C57A.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c:FCITOF0_DEL, 0.383,R39C57A.FCI,R39C57A.F0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393:ROUTE, 0.000,R39C57A.F0,R39C57A.DI0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d">Data path</A> u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9173 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R38C57D.CLK to     R38C57D.Q1 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9173">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9173</A> (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
ROUTE         2     0.697<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r26:R38C57D.Q1:R38C56B.B0:0.697">     R38C57D.Q1 to R38C56B.B0    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r26">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r26</A>
CTOF_DEL    ---     0.206     R38C56B.B0 to     R38C56B.F0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12563">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12563</A>
ROUTE         6     0.756<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_1:R38C56B.F0:R38C56B.B1:0.756">     R38C56B.F0 to R38C56B.B1    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_1">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_1</A>
CTOF_DEL    ---     0.206     R38C56B.B1 to     R38C56B.F1 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12563">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12563</A>
ROUTE         1     0.875<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r1:R38C56B.F1:R39C55B.B1:0.875">     R38C56B.F1 to R39C55B.B1    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r1">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r1</A>
C1TOFCO_DE  ---     0.398     R39C55B.B1 to    R39C55B.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2386">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2386</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co0_2:R39C55B.FCO:R39C55C.FCI:0.000">    R39C55B.FCO to R39C55C.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co0_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co0_2</A>
FCITOFCO_D  ---     0.062    R39C55C.FCI to    R39C55C.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2387">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2387</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2:R39C55C.FCO:R39C55D.FCI:0.000">    R39C55C.FCO to R39C55D.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2</A>
FCITOFCO_D  ---     0.062    R39C55D.FCI to    R39C55D.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2388">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2388</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2:R39C55D.FCO:R39C56A.FCI:0.000">    R39C55D.FCO to R39C56A.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2</A>
FCITOFCO_D  ---     0.062    R39C56A.FCI to    R39C56A.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2389">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2389</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2:R39C56A.FCO:R39C56B.FCI:0.000">    R39C56A.FCO to R39C56B.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2</A>
FCITOFCO_D  ---     0.062    R39C56B.FCI to    R39C56B.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2390">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2390</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2:R39C56B.FCO:R39C56C.FCI:0.000">    R39C56B.FCO to R39C56C.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2</A>
FCITOFCO_D  ---     0.062    R39C56C.FCI to    R39C56C.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2391">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2391</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2:R39C56C.FCO:R39C56D.FCI:0.000">    R39C56C.FCO to R39C56D.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2</A>
FCITOFCO_D  ---     0.062    R39C56D.FCI to    R39C56D.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2392">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2392</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c:R39C56D.FCO:R39C57A.FCI:0.000">    R39C56D.FCO to R39C57A.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c</A>
FCITOF0_DE  ---     0.383    R39C57A.FCI to     R39C57A.F0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d:R39C57A.F0:R39C57A.DI0:0.000">     R39C57A.F0 to R39C57A.DI0   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d</A> (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
                  --------
                    4.347   (46.4% logic, 53.6% route), 11 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 2.262,PLL_TL0.CLKOS,R38C57D.CLK,u_eth_top.w_ethphy_refclk_90">Source Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R38C57D.CLK:2.262">  PLL_TL0.CLKOS to R38C57D.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 2.262,PLL_TL0.CLKOS,R39C57A.CLK,u_eth_top.w_ethphy_refclk_90">Destination Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R39C57A.CLK:2.262">  PLL_TL0.CLKOS to R39C57A.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 15.930ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9173">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_21</A>  (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/FF_1</A>  (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A> +)

   Delay:               4.303ns  (45.5% logic, 54.5% route), 10 logic levels.

 Constraint Details:

      4.303ns physical path delay u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9173 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 15.930ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:REG_DEL, 0.454,R38C57D.CLK,R38C57D.Q1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9173:ROUTE, 0.697,R38C57D.Q1,R38C56B.B0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r26:CTOF_DEL, 0.206,R38C56B.B0,R38C56B.F0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12563:ROUTE, 0.756,R38C56B.F0,R38C55B.B1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_1:CTOF_DEL, 0.206,R38C55B.B1,R38C55B.F1,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12566:ROUTE, 0.893,R38C55B.F1,R39C55C.A0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r2:C0TOFCO_DEL, 0.398,R39C55C.A0,R39C55C.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2387:ROUTE, 0.000,R39C55C.FCO,R39C55D.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2:FCITOFCO_DEL, 0.062,R39C55D.FCI,R39C55D.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2388:ROUTE, 0.000,R39C55D.FCO,R39C56A.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2:FCITOFCO_DEL, 0.062,R39C56A.FCI,R39C56A.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2389:ROUTE, 0.000,R39C56A.FCO,R39C56B.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2:FCITOFCO_DEL, 0.062,R39C56B.FCI,R39C56B.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2390:ROUTE, 0.000,R39C56B.FCO,R39C56C.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2:FCITOFCO_DEL, 0.062,R39C56C.FCI,R39C56C.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2391:ROUTE, 0.000,R39C56C.FCO,R39C56D.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2:FCITOFCO_DEL, 0.062,R39C56D.FCI,R39C56D.FCO,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2392:ROUTE, 0.000,R39C56D.FCO,R39C57A.FCI,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c:FCITOF0_DEL, 0.383,R39C57A.FCI,R39C57A.F0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393:ROUTE, 0.000,R39C57A.F0,R39C57A.DI0,u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d">Data path</A> u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9173 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R38C57D.CLK to     R38C57D.Q1 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9173">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9173</A> (from <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
ROUTE         2     0.697<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r26:R38C57D.Q1:R38C56B.B0:0.697">     R38C57D.Q1 to R38C56B.B0    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r26">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_gcount_r26</A>
CTOF_DEL    ---     0.206     R38C56B.B0 to     R38C56B.F0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12563">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12563</A>
ROUTE         6     0.756<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_1:R38C56B.F0:R38C55B.B1:0.756">     R38C56B.F0 to R38C55B.B1    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_1">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_g2b_xor_cluster_1</A>
CTOF_DEL    ---     0.206     R38C55B.B1 to     R38C55B.F1 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12566">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_12566</A>
ROUTE         1     0.893<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r2:R38C55B.F1:R39C55C.A0:0.893">     R38C55B.F1 to R39C55C.A0    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wcount_r2</A>
C0TOFCO_DE  ---     0.398     R39C55C.A0 to    R39C55C.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2387">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2387</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2:R39C55C.FCO:R39C55D.FCI:0.000">    R39C55C.FCO to R39C55D.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co1_2</A>
FCITOFCO_D  ---     0.062    R39C55D.FCI to    R39C55D.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2388">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2388</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2:R39C55D.FCO:R39C56A.FCI:0.000">    R39C55D.FCO to R39C56A.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co2_2</A>
FCITOFCO_D  ---     0.062    R39C56A.FCI to    R39C56A.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2389">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2389</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2:R39C56A.FCO:R39C56B.FCI:0.000">    R39C56A.FCO to R39C56B.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co3_2</A>
FCITOFCO_D  ---     0.062    R39C56B.FCI to    R39C56B.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2390">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2390</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2:R39C56B.FCO:R39C56C.FCI:0.000">    R39C56B.FCO to R39C56C.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co4_2</A>
FCITOFCO_D  ---     0.062    R39C56C.FCI to    R39C56C.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2391">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2391</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2:R39C56C.FCO:R39C56D.FCI:0.000">    R39C56C.FCO to R39C56D.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/co5_2</A>
FCITOFCO_D  ---     0.062    R39C56D.FCI to    R39C56D.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2392">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2392</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c:R39C56D.FCO:R39C57A.FCI:0.000">    R39C56D.FCO to R39C57A.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d_c</A>
FCITOF0_DE  ---     0.383    R39C57A.FCI to     R39C57A.F0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d:R39C57A.F0:R39C57A.DI0:0.000">     R39C57A.F0 to R39C57A.DI0   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d">u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/empty_d</A> (to <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>)
                  --------
                    4.303   (45.5% logic, 54.5% route), 10 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 2.262,PLL_TL0.CLKOS,R38C57D.CLK,u_eth_top.w_ethphy_refclk_90">Source Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_9173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R38C57D.CLK:2.262">  PLL_TL0.CLKOS to R38C57D.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_eth_top.w_ethphy_refclk_90' 50.000000 MHz ;:ROUTE, 2.262,PLL_TL0.CLKOS,R39C57A.CLK,u_eth_top.w_ethphy_refclk_90">Destination Clock Path</A> u_eth_top/u_eth_pll/PLLInst_0 to u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/SLICE_2393:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        41     2.262<A href="#@net:u_eth_top.w_ethphy_refclk_90:PLL_TL0.CLKOS:R39C57A.CLK:2.262">  PLL_TL0.CLKOS to R39C57A.CLK   </A> <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

Report:  194.932MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "i_ethphy_refclk_c" 50.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 14.843ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:i_ethphy_rxdv_MGIOL">u_eth_top_u_rmii_top_u_rmii_rx_r_ethphy_rxdvio</A>  (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_0</A>  (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)

   Delay:               5.301ns  (30.0% logic, 70.0% route), 7 logic levels.

 Constraint Details:

      5.301ns physical path delay i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420 meets
     20.000ns delay constraint less
      0.089ns skew and
     -0.233ns DIN_SET requirement (totaling 20.144ns) by 14.843ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:C2INP_DEL, 0.418,IOL_T18B.CLK,IOL_T18B.INFF,i_ethphy_rxdv_MGIOL:ROUTE, 2.403,IOL_T18B.INFF,R11C55A.D0,u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv:CTOF_DEL, 0.206,R11C55A.D0,R11C55A.F0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_14890:ROUTE, 1.307,R11C55A.F0,R14C57A.A1,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i:C1TOFCO_DEL, 0.398,R14C57A.A1,R14C57A.FCO,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2416:ROUTE, 0.000,R14C57A.FCO,R14C57B.FCI,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/cmp_ci_1:FCITOFCO_DEL, 0.062,R14C57B.FCI,R14C57B.FCO,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2417:ROUTE, 0.000,R14C57B.FCO,R14C57C.FCI,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co0_3:FCITOFCO_DEL, 0.062,R14C57C.FCI,R14C57C.FCO,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2418:ROUTE, 0.000,R14C57C.FCO,R14C57D.FCI,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co1_3:FCITOFCO_DEL, 0.062,R14C57D.FCI,R14C57D.FCO,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2419:ROUTE, 0.000,R14C57D.FCO,R14C58A.FCI,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d_c:FCITOF0_DEL, 0.383,R14C58A.FCI,R14C58A.F0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420:ROUTE, 0.000,R14C58A.F0,R14C58A.DI0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d">Data path</A> i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.418   IOL_T18B.CLK to  IOL_T18B.INFF <A href="#@comp:i_ethphy_rxdv_MGIOL">i_ethphy_rxdv_MGIOL</A> (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
ROUTE         1     2.403<A href="#@net:u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv:IOL_T18B.INFF:R11C55A.D0:2.403">  IOL_T18B.INFF to R11C55A.D0    </A> <A href="#@net:u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv">u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv</A>
CTOF_DEL    ---     0.206     R11C55A.D0 to     R11C55A.F0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_14890">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_14890</A>
ROUTE        13     1.307<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i:R11C55A.F0:R14C57A.A1:1.307">     R11C55A.F0 to R14C57A.A1    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i</A>
C1TOFCO_DE  ---     0.398     R14C57A.A1 to    R14C57A.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2416">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2416</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/cmp_ci_1:R14C57A.FCO:R14C57B.FCI:0.000">    R14C57A.FCO to R14C57B.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/cmp_ci_1">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/cmp_ci_1</A>
FCITOFCO_D  ---     0.062    R14C57B.FCI to    R14C57B.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2417">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2417</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co0_3:R14C57B.FCO:R14C57C.FCI:0.000">    R14C57B.FCO to R14C57C.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co0_3">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co0_3</A>
FCITOFCO_D  ---     0.062    R14C57C.FCI to    R14C57C.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2418">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2418</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co1_3:R14C57C.FCO:R14C57D.FCI:0.000">    R14C57C.FCO to R14C57D.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co1_3">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co1_3</A>
FCITOFCO_D  ---     0.062    R14C57D.FCI to    R14C57D.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2419">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2419</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d_c:R14C57D.FCO:R14C58A.FCI:0.000">    R14C57D.FCO to R14C58A.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d_c">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d_c</A>
FCITOF0_DE  ---     0.383    R14C58A.FCI to     R14C58A.F0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d:R14C58A.F0:R14C58A.DI0:0.000">     R14C58A.F0 to R14C58A.DI0   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d</A> (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
                  --------
                    5.301   (30.0% logic, 70.0% route), 7 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 2.484,C7.PADDI,IOL_T18B.CLK,i_ethphy_refclk_c">Source Clock Path</A> i_ethphy_refclk to i_ethphy_rxdv_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484<A href="#@net:i_ethphy_refclk_c:C7.PADDI:IOL_T18B.CLK:2.484">       C7.PADDI to IOL_T18B.CLK  </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 2.395,C7.PADDI,R14C58A.CLK,i_ethphy_refclk_c">Destination Clock Path</A> i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.395<A href="#@net:i_ethphy_refclk_c:C7.PADDI:R14C58A.CLK:2.395">       C7.PADDI to R14C58A.CLK   </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 14.848ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:i_ethphy_rxdv_MGIOL">u_eth_top_u_rmii_top_u_rmii_rx_r_ethphy_rxdvio</A>  (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_0</A>  (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)

   Delay:               5.296ns  (30.0% logic, 70.0% route), 7 logic levels.

 Constraint Details:

      5.296ns physical path delay i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420 meets
     20.000ns delay constraint less
      0.089ns skew and
     -0.233ns DIN_SET requirement (totaling 20.144ns) by 14.848ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:C2INP_DEL, 0.418,IOL_T18B.CLK,IOL_T18B.INFF,i_ethphy_rxdv_MGIOL:ROUTE, 2.403,IOL_T18B.INFF,R11C55A.D0,u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv:CTOF_DEL, 0.206,R11C55A.D0,R11C55A.F0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_14890:ROUTE, 1.302,R11C55A.F0,R14C57A.B1,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i:C1TOFCO_DEL, 0.398,R14C57A.B1,R14C57A.FCO,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2416:ROUTE, 0.000,R14C57A.FCO,R14C57B.FCI,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/cmp_ci_1:FCITOFCO_DEL, 0.062,R14C57B.FCI,R14C57B.FCO,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2417:ROUTE, 0.000,R14C57B.FCO,R14C57C.FCI,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co0_3:FCITOFCO_DEL, 0.062,R14C57C.FCI,R14C57C.FCO,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2418:ROUTE, 0.000,R14C57C.FCO,R14C57D.FCI,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co1_3:FCITOFCO_DEL, 0.062,R14C57D.FCI,R14C57D.FCO,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2419:ROUTE, 0.000,R14C57D.FCO,R14C58A.FCI,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d_c:FCITOF0_DEL, 0.383,R14C58A.FCI,R14C58A.F0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420:ROUTE, 0.000,R14C58A.F0,R14C58A.DI0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d">Data path</A> i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.418   IOL_T18B.CLK to  IOL_T18B.INFF <A href="#@comp:i_ethphy_rxdv_MGIOL">i_ethphy_rxdv_MGIOL</A> (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
ROUTE         1     2.403<A href="#@net:u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv:IOL_T18B.INFF:R11C55A.D0:2.403">  IOL_T18B.INFF to R11C55A.D0    </A> <A href="#@net:u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv">u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv</A>
CTOF_DEL    ---     0.206     R11C55A.D0 to     R11C55A.F0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_14890">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_14890</A>
ROUTE        13     1.302<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i:R11C55A.F0:R14C57A.B1:1.302">     R11C55A.F0 to R14C57A.B1    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i</A>
C1TOFCO_DE  ---     0.398     R14C57A.B1 to    R14C57A.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2416">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2416</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/cmp_ci_1:R14C57A.FCO:R14C57B.FCI:0.000">    R14C57A.FCO to R14C57B.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/cmp_ci_1">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/cmp_ci_1</A>
FCITOFCO_D  ---     0.062    R14C57B.FCI to    R14C57B.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2417">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2417</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co0_3:R14C57B.FCO:R14C57C.FCI:0.000">    R14C57B.FCO to R14C57C.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co0_3">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co0_3</A>
FCITOFCO_D  ---     0.062    R14C57C.FCI to    R14C57C.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2418">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2418</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co1_3:R14C57C.FCO:R14C57D.FCI:0.000">    R14C57C.FCO to R14C57D.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co1_3">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co1_3</A>
FCITOFCO_D  ---     0.062    R14C57D.FCI to    R14C57D.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2419">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2419</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d_c:R14C57D.FCO:R14C58A.FCI:0.000">    R14C57D.FCO to R14C58A.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d_c">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d_c</A>
FCITOF0_DE  ---     0.383    R14C58A.FCI to     R14C58A.F0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d:R14C58A.F0:R14C58A.DI0:0.000">     R14C58A.F0 to R14C58A.DI0   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d</A> (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
                  --------
                    5.296   (30.0% logic, 70.0% route), 7 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 2.484,C7.PADDI,IOL_T18B.CLK,i_ethphy_refclk_c">Source Clock Path</A> i_ethphy_refclk to i_ethphy_rxdv_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484<A href="#@net:i_ethphy_refclk_c:C7.PADDI:IOL_T18B.CLK:2.484">       C7.PADDI to IOL_T18B.CLK  </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 2.395,C7.PADDI,R14C58A.CLK,i_ethphy_refclk_c">Destination Clock Path</A> i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.395<A href="#@net:i_ethphy_refclk_c:C7.PADDI:R14C58A.CLK:2.395">       C7.PADDI to R14C58A.CLK   </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 15.823ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:i_ethphy_rxdv_MGIOL">u_eth_top_u_rmii_top_u_rmii_rx_r_ethphy_rxdvio</A>  (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)
   Destination:    DP16KD     Port           <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/pdp_ram_0_0_0">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/pdp_ram_0_0_0</A>(ASIC)  (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)

   Delay:               3.969ns  (15.7% logic, 84.3% route), 2 logic levels.

 Constraint Details:

      3.969ns physical path delay i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/pdp_ram_0_0_0 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.208ns CE_SET requirement (totaling 19.792ns) by 15.823ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:C2INP_DEL, 0.418,IOL_T18B.CLK,IOL_T18B.INFF,i_ethphy_rxdv_MGIOL:ROUTE, 2.403,IOL_T18B.INFF,R11C55A.D0,u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv:CTOF_DEL, 0.206,R11C55A.D0,R11C55A.F0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_14890:ROUTE, 0.942,R11C55A.F0,EBR_R10C53.OCEA,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i">Data path</A> i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.418   IOL_T18B.CLK to  IOL_T18B.INFF <A href="#@comp:i_ethphy_rxdv_MGIOL">i_ethphy_rxdv_MGIOL</A> (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
ROUTE         1     2.403<A href="#@net:u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv:IOL_T18B.INFF:R11C55A.D0:2.403">  IOL_T18B.INFF to R11C55A.D0    </A> <A href="#@net:u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv">u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv</A>
CTOF_DEL    ---     0.206     R11C55A.D0 to     R11C55A.F0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_14890">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_14890</A>
ROUTE        13     0.942<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i:R11C55A.F0:EBR_R10C53.OCEA:0.942">     R11C55A.F0 to EBR_R10C53.OCEA</A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i</A> (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
                  --------
                    3.969   (15.7% logic, 84.3% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 2.484,C7.PADDI,IOL_T18B.CLK,i_ethphy_refclk_c">Source Clock Path</A> i_ethphy_refclk to i_ethphy_rxdv_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484<A href="#@net:i_ethphy_refclk_c:C7.PADDI:IOL_T18B.CLK:2.484">       C7.PADDI to IOL_T18B.CLK  </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 2.484,C7.PADDI,EBR_R10C53.CLKA,i_ethphy_refclk_c">Destination Clock Path</A> i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484<A href="#@net:i_ethphy_refclk_c:C7.PADDI:EBR_R10C53.CLKA:2.484">       C7.PADDI to EBR_R10C53.CLKA</A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 15.847ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:i_ethphy_rxdv_MGIOL">u_eth_top_u_rmii_top_u_rmii_rx_r_ethphy_rxdvio</A>  (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)
   Destination:    DP16KD     Port           <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/pdp_ram_0_0_0">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/pdp_ram_0_0_0</A>(ASIC)  (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)

   Delay:               3.969ns  (15.7% logic, 84.3% route), 2 logic levels.

 Constraint Details:

      3.969ns physical path delay i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/pdp_ram_0_0_0 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.184ns CE_SET requirement (totaling 19.816ns) by 15.847ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:C2INP_DEL, 0.418,IOL_T18B.CLK,IOL_T18B.INFF,i_ethphy_rxdv_MGIOL:ROUTE, 2.403,IOL_T18B.INFF,R11C55A.D0,u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv:CTOF_DEL, 0.206,R11C55A.D0,R11C55A.F0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_14890:ROUTE, 0.942,R11C55A.F0,EBR_R10C53.CEA,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i">Data path</A> i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.418   IOL_T18B.CLK to  IOL_T18B.INFF <A href="#@comp:i_ethphy_rxdv_MGIOL">i_ethphy_rxdv_MGIOL</A> (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
ROUTE         1     2.403<A href="#@net:u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv:IOL_T18B.INFF:R11C55A.D0:2.403">  IOL_T18B.INFF to R11C55A.D0    </A> <A href="#@net:u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv">u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv</A>
CTOF_DEL    ---     0.206     R11C55A.D0 to     R11C55A.F0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_14890">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_14890</A>
ROUTE        13     0.942<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i:R11C55A.F0:EBR_R10C53.CEA:0.942">     R11C55A.F0 to EBR_R10C53.CEA</A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i</A> (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
                  --------
                    3.969   (15.7% logic, 84.3% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 2.484,C7.PADDI,IOL_T18B.CLK,i_ethphy_refclk_c">Source Clock Path</A> i_ethphy_refclk to i_ethphy_rxdv_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484<A href="#@net:i_ethphy_refclk_c:C7.PADDI:IOL_T18B.CLK:2.484">       C7.PADDI to IOL_T18B.CLK  </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 2.484,C7.PADDI,EBR_R10C53.CLKA,i_ethphy_refclk_c">Destination Clock Path</A> i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484<A href="#@net:i_ethphy_refclk_c:C7.PADDI:EBR_R10C53.CLKA:2.484">       C7.PADDI to EBR_R10C53.CLKA</A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 16.017ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:i_ethphy_rxdv_MGIOL">u_eth_top_u_rmii_top_u_rmii_rx_r_ethphy_rxdvio</A>  (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9117">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_50</A>  (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)
                   FF                        <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_51">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_51</A>

   Delay:               4.011ns  (15.6% logic, 84.4% route), 2 logic levels.

 Constraint Details:

      4.011ns physical path delay i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9117 meets
     20.000ns delay constraint less
      0.089ns skew and
     -0.117ns CE_SET requirement (totaling 20.028ns) by 16.017ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:C2INP_DEL, 0.418,IOL_T18B.CLK,IOL_T18B.INFF,i_ethphy_rxdv_MGIOL:ROUTE, 2.403,IOL_T18B.INFF,R11C55A.D0,u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv:CTOF_DEL, 0.206,R11C55A.D0,R11C55A.F0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_14890:ROUTE, 0.984,R11C55A.F0,R13C56C.CE,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i">Data path</A> i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9117:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.418   IOL_T18B.CLK to  IOL_T18B.INFF <A href="#@comp:i_ethphy_rxdv_MGIOL">i_ethphy_rxdv_MGIOL</A> (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
ROUTE         1     2.403<A href="#@net:u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv:IOL_T18B.INFF:R11C55A.D0:2.403">  IOL_T18B.INFF to R11C55A.D0    </A> <A href="#@net:u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv">u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv</A>
CTOF_DEL    ---     0.206     R11C55A.D0 to     R11C55A.F0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_14890">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_14890</A>
ROUTE        13     0.984<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i:R11C55A.F0:R13C56C.CE:0.984">     R11C55A.F0 to R13C56C.CE    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i</A> (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
                  --------
                    4.011   (15.6% logic, 84.4% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 2.484,C7.PADDI,IOL_T18B.CLK,i_ethphy_refclk_c">Source Clock Path</A> i_ethphy_refclk to i_ethphy_rxdv_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484<A href="#@net:i_ethphy_refclk_c:C7.PADDI:IOL_T18B.CLK:2.484">       C7.PADDI to IOL_T18B.CLK  </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 2.395,C7.PADDI,R13C56C.CLK,i_ethphy_refclk_c">Destination Clock Path</A> i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9117:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.395<A href="#@net:i_ethphy_refclk_c:C7.PADDI:R13C56C.CLK:2.395">       C7.PADDI to R13C56C.CLK   </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 16.017ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:i_ethphy_rxdv_MGIOL">u_eth_top_u_rmii_top_u_rmii_rx_r_ethphy_rxdvio</A>  (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9126">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_44</A>  (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)
                   FF                        <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_45">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_45</A>

   Delay:               4.011ns  (15.6% logic, 84.4% route), 2 logic levels.

 Constraint Details:

      4.011ns physical path delay i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9126 meets
     20.000ns delay constraint less
      0.089ns skew and
     -0.117ns CE_SET requirement (totaling 20.028ns) by 16.017ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:C2INP_DEL, 0.418,IOL_T18B.CLK,IOL_T18B.INFF,i_ethphy_rxdv_MGIOL:ROUTE, 2.403,IOL_T18B.INFF,R11C55A.D0,u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv:CTOF_DEL, 0.206,R11C55A.D0,R11C55A.F0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_14890:ROUTE, 0.984,R11C55A.F0,R13C56A.CE,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i">Data path</A> i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9126:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.418   IOL_T18B.CLK to  IOL_T18B.INFF <A href="#@comp:i_ethphy_rxdv_MGIOL">i_ethphy_rxdv_MGIOL</A> (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
ROUTE         1     2.403<A href="#@net:u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv:IOL_T18B.INFF:R11C55A.D0:2.403">  IOL_T18B.INFF to R11C55A.D0    </A> <A href="#@net:u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv">u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv</A>
CTOF_DEL    ---     0.206     R11C55A.D0 to     R11C55A.F0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_14890">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_14890</A>
ROUTE        13     0.984<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i:R11C55A.F0:R13C56A.CE:0.984">     R11C55A.F0 to R13C56A.CE    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i</A> (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
                  --------
                    4.011   (15.6% logic, 84.4% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 2.484,C7.PADDI,IOL_T18B.CLK,i_ethphy_refclk_c">Source Clock Path</A> i_ethphy_refclk to i_ethphy_rxdv_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484<A href="#@net:i_ethphy_refclk_c:C7.PADDI:IOL_T18B.CLK:2.484">       C7.PADDI to IOL_T18B.CLK  </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 2.395,C7.PADDI,R13C56A.CLK,i_ethphy_refclk_c">Destination Clock Path</A> i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9126:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.395<A href="#@net:i_ethphy_refclk_c:C7.PADDI:R13C56A.CLK:2.395">       C7.PADDI to R13C56A.CLK   </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 16.064ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:i_ethphy_rxdv_MGIOL">u_eth_top_u_rmii_top_u_rmii_rx_r_ethphy_rxdvio</A>  (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9125">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_46</A>  (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)
                   FF                        <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_47">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_47</A>

   Delay:               3.964ns  (15.7% logic, 84.3% route), 2 logic levels.

 Constraint Details:

      3.964ns physical path delay i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9125 meets
     20.000ns delay constraint less
      0.089ns skew and
     -0.117ns CE_SET requirement (totaling 20.028ns) by 16.064ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:C2INP_DEL, 0.418,IOL_T18B.CLK,IOL_T18B.INFF,i_ethphy_rxdv_MGIOL:ROUTE, 2.403,IOL_T18B.INFF,R11C55A.D0,u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv:CTOF_DEL, 0.206,R11C55A.D0,R11C55A.F0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_14890:ROUTE, 0.937,R11C55A.F0,R12C55D.CE,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i">Data path</A> i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9125:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.418   IOL_T18B.CLK to  IOL_T18B.INFF <A href="#@comp:i_ethphy_rxdv_MGIOL">i_ethphy_rxdv_MGIOL</A> (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
ROUTE         1     2.403<A href="#@net:u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv:IOL_T18B.INFF:R11C55A.D0:2.403">  IOL_T18B.INFF to R11C55A.D0    </A> <A href="#@net:u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv">u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv</A>
CTOF_DEL    ---     0.206     R11C55A.D0 to     R11C55A.F0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_14890">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_14890</A>
ROUTE        13     0.937<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i:R11C55A.F0:R12C55D.CE:0.937">     R11C55A.F0 to R12C55D.CE    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i</A> (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
                  --------
                    3.964   (15.7% logic, 84.3% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 2.484,C7.PADDI,IOL_T18B.CLK,i_ethphy_refclk_c">Source Clock Path</A> i_ethphy_refclk to i_ethphy_rxdv_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484<A href="#@net:i_ethphy_refclk_c:C7.PADDI:IOL_T18B.CLK:2.484">       C7.PADDI to IOL_T18B.CLK  </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 2.395,C7.PADDI,R12C55D.CLK,i_ethphy_refclk_c">Destination Clock Path</A> i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_9125:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.395<A href="#@net:i_ethphy_refclk_c:C7.PADDI:R12C55D.CLK:2.395">       C7.PADDI to R12C55D.CLK   </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 16.091ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_0</A>  (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_0</A>  (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)

   Delay:               4.142ns  (39.4% logic, 60.6% route), 7 logic levels.

 Constraint Details:

      4.142ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 16.091ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:REG_DEL, 0.457,R14C58A.CLK,R14C58A.Q0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420:ROUTE, 1.205,R14C58A.Q0,R11C55A.B0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/Full:CTOF_DEL, 0.206,R11C55A.B0,R11C55A.F0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_14890:ROUTE, 1.307,R11C55A.F0,R14C57A.A1,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i:C1TOFCO_DEL, 0.398,R14C57A.A1,R14C57A.FCO,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2416:ROUTE, 0.000,R14C57A.FCO,R14C57B.FCI,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/cmp_ci_1:FCITOFCO_DEL, 0.062,R14C57B.FCI,R14C57B.FCO,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2417:ROUTE, 0.000,R14C57B.FCO,R14C57C.FCI,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co0_3:FCITOFCO_DEL, 0.062,R14C57C.FCI,R14C57C.FCO,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2418:ROUTE, 0.000,R14C57C.FCO,R14C57D.FCI,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co1_3:FCITOFCO_DEL, 0.062,R14C57D.FCI,R14C57D.FCO,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2419:ROUTE, 0.000,R14C57D.FCO,R14C58A.FCI,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d_c:FCITOF0_DEL, 0.383,R14C58A.FCI,R14C58A.F0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420:ROUTE, 0.000,R14C58A.F0,R14C58A.DI0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d">Data path</A> u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R14C58A.CLK to     R14C58A.Q0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420</A> (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
ROUTE         1     1.205<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/Full:R14C58A.Q0:R11C55A.B0:1.205">     R14C58A.Q0 to R11C55A.B0    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/Full">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/Full</A>
CTOF_DEL    ---     0.206     R11C55A.B0 to     R11C55A.F0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_14890">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_14890</A>
ROUTE        13     1.307<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i:R11C55A.F0:R14C57A.A1:1.307">     R11C55A.F0 to R14C57A.A1    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i</A>
C1TOFCO_DE  ---     0.398     R14C57A.A1 to    R14C57A.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2416">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2416</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/cmp_ci_1:R14C57A.FCO:R14C57B.FCI:0.000">    R14C57A.FCO to R14C57B.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/cmp_ci_1">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/cmp_ci_1</A>
FCITOFCO_D  ---     0.062    R14C57B.FCI to    R14C57B.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2417">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2417</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co0_3:R14C57B.FCO:R14C57C.FCI:0.000">    R14C57B.FCO to R14C57C.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co0_3">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co0_3</A>
FCITOFCO_D  ---     0.062    R14C57C.FCI to    R14C57C.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2418">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2418</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co1_3:R14C57C.FCO:R14C57D.FCI:0.000">    R14C57C.FCO to R14C57D.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co1_3">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co1_3</A>
FCITOFCO_D  ---     0.062    R14C57D.FCI to    R14C57D.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2419">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2419</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d_c:R14C57D.FCO:R14C58A.FCI:0.000">    R14C57D.FCO to R14C58A.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d_c">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d_c</A>
FCITOF0_DE  ---     0.383    R14C58A.FCI to     R14C58A.F0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d:R14C58A.F0:R14C58A.DI0:0.000">     R14C58A.F0 to R14C58A.DI0   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d</A> (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
                  --------
                    4.142   (39.4% logic, 60.6% route), 7 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 2.395,C7.PADDI,R14C58A.CLK,i_ethphy_refclk_c">Source Clock Path</A> i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.395<A href="#@net:i_ethphy_refclk_c:C7.PADDI:R14C58A.CLK:2.395">       C7.PADDI to R14C58A.CLK   </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 2.395,C7.PADDI,R14C58A.CLK,i_ethphy_refclk_c">Destination Clock Path</A> i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.395<A href="#@net:i_ethphy_refclk_c:C7.PADDI:R14C58A.CLK:2.395">       C7.PADDI to R14C58A.CLK   </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 16.096ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_0</A>  (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_0</A>  (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)

   Delay:               4.137ns  (39.4% logic, 60.6% route), 7 logic levels.

 Constraint Details:

      4.137ns physical path delay u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 16.096ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:REG_DEL, 0.457,R14C58A.CLK,R14C58A.Q0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420:ROUTE, 1.205,R14C58A.Q0,R11C55A.B0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/Full:CTOF_DEL, 0.206,R11C55A.B0,R11C55A.F0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_14890:ROUTE, 1.302,R11C55A.F0,R14C57A.B1,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i:C1TOFCO_DEL, 0.398,R14C57A.B1,R14C57A.FCO,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2416:ROUTE, 0.000,R14C57A.FCO,R14C57B.FCI,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/cmp_ci_1:FCITOFCO_DEL, 0.062,R14C57B.FCI,R14C57B.FCO,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2417:ROUTE, 0.000,R14C57B.FCO,R14C57C.FCI,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co0_3:FCITOFCO_DEL, 0.062,R14C57C.FCI,R14C57C.FCO,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2418:ROUTE, 0.000,R14C57C.FCO,R14C57D.FCI,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co1_3:FCITOFCO_DEL, 0.062,R14C57D.FCI,R14C57D.FCO,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2419:ROUTE, 0.000,R14C57D.FCO,R14C58A.FCI,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d_c:FCITOF0_DEL, 0.383,R14C58A.FCI,R14C58A.F0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420:ROUTE, 0.000,R14C58A.F0,R14C58A.DI0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d">Data path</A> u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420 to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R14C58A.CLK to     R14C58A.Q0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420</A> (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
ROUTE         1     1.205<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/Full:R14C58A.Q0:R11C55A.B0:1.205">     R14C58A.Q0 to R11C55A.B0    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/Full">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/Full</A>
CTOF_DEL    ---     0.206     R11C55A.B0 to     R11C55A.F0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_14890">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_14890</A>
ROUTE        13     1.302<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i:R11C55A.F0:R14C57A.B1:1.302">     R11C55A.F0 to R14C57A.B1    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i</A>
C1TOFCO_DE  ---     0.398     R14C57A.B1 to    R14C57A.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2416">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2416</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/cmp_ci_1:R14C57A.FCO:R14C57B.FCI:0.000">    R14C57A.FCO to R14C57B.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/cmp_ci_1">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/cmp_ci_1</A>
FCITOFCO_D  ---     0.062    R14C57B.FCI to    R14C57B.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2417">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2417</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co0_3:R14C57B.FCO:R14C57C.FCI:0.000">    R14C57B.FCO to R14C57C.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co0_3">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co0_3</A>
FCITOFCO_D  ---     0.062    R14C57C.FCI to    R14C57C.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2418">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2418</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co1_3:R14C57C.FCO:R14C57D.FCI:0.000">    R14C57C.FCO to R14C57D.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co1_3">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/co1_3</A>
FCITOFCO_D  ---     0.062    R14C57D.FCI to    R14C57D.FCO <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2419">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2419</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d_c:R14C57D.FCO:R14C58A.FCI:0.000">    R14C57D.FCO to R14C58A.FCI   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d_c">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d_c</A>
FCITOF0_DE  ---     0.383    R14C58A.FCI to     R14C58A.F0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d:R14C58A.F0:R14C58A.DI0:0.000">     R14C58A.F0 to R14C58A.DI0   </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/full_d</A> (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
                  --------
                    4.137   (39.4% logic, 60.6% route), 7 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 2.395,C7.PADDI,R14C58A.CLK,i_ethphy_refclk_c">Source Clock Path</A> i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.395<A href="#@net:i_ethphy_refclk_c:C7.PADDI:R14C58A.CLK:2.395">       C7.PADDI to R14C58A.CLK   </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 2.395,C7.PADDI,R14C58A.CLK,i_ethphy_refclk_c">Destination Clock Path</A> i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2420:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.395<A href="#@net:i_ethphy_refclk_c:C7.PADDI:R14C58A.CLK:2.395">       C7.PADDI to R14C58A.CLK   </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 16.200ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:i_ethphy_rxdv_MGIOL">u_eth_top_u_rmii_top_u_rmii_rx_r_ethphy_rxdvio</A>  (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2404">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_60</A>  (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A> +)
                   FF                        <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_61">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/FF_61</A>

   Delay:               3.828ns  (16.3% logic, 83.7% route), 2 logic levels.

 Constraint Details:

      3.828ns physical path delay i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2404 meets
     20.000ns delay constraint less
      0.089ns skew and
     -0.117ns CE_SET requirement (totaling 20.028ns) by 16.200ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:C2INP_DEL, 0.418,IOL_T18B.CLK,IOL_T18B.INFF,i_ethphy_rxdv_MGIOL:ROUTE, 2.403,IOL_T18B.INFF,R11C55A.D0,u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv:CTOF_DEL, 0.206,R11C55A.D0,R11C55A.F0,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_14890:ROUTE, 0.801,R11C55A.F0,R12C57B.CE,u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i">Data path</A> i_ethphy_rxdv_MGIOL to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2404:

   Name    Fanout   Delay (ns)          Site               Resource
C2INP_DEL   ---     0.418   IOL_T18B.CLK to  IOL_T18B.INFF <A href="#@comp:i_ethphy_rxdv_MGIOL">i_ethphy_rxdv_MGIOL</A> (from <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
ROUTE         1     2.403<A href="#@net:u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv:IOL_T18B.INFF:R11C55A.D0:2.403">  IOL_T18B.INFF to R11C55A.D0    </A> <A href="#@net:u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv">u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv</A>
CTOF_DEL    ---     0.206     R11C55A.D0 to     R11C55A.F0 <A href="#@comp:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_14890">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_14890</A>
ROUTE        13     0.801<A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i:R11C55A.F0:R12C57B.CE:0.801">     R11C55A.F0 to R12C57B.CE    </A> <A href="#@net:u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i">u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i</A> (to <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>)
                  --------
                    3.828   (16.3% logic, 83.7% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 2.484,C7.PADDI,IOL_T18B.CLK,i_ethphy_refclk_c">Source Clock Path</A> i_ethphy_refclk to i_ethphy_rxdv_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.484<A href="#@net:i_ethphy_refclk_c:C7.PADDI:IOL_T18B.CLK:2.484">       C7.PADDI to IOL_T18B.CLK  </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    2.484   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'i_ethphy_refclk_c' 50.000000 MHz ;:ROUTE, 2.395,C7.PADDI,R12C57B.CLK,i_ethphy_refclk_c">Destination Clock Path</A> i_ethphy_refclk to u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/SLICE_2404:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        21     2.395<A href="#@net:i_ethphy_refclk_c:C7.PADDI:R12C57B.CLK:2.395">       C7.PADDI to R12C57B.CLK   </A> <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>
                  --------
                    2.395   (0.0% logic, 100.0% route), 0 logic levels.

Report:  193.911MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY NET 'u_eth_top/u_eth_pll/CLKOP' 50.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "u_eth_top/u_eth_pll/CLKOP" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c' 100.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c" 100.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


</A><A name="FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos" 100.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 5.525ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[0]</A>  (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6603">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[5]</A>  (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)

   Delay:               4.708ns  (22.8% logic, 77.2% route), 4 logic levels.

 Constraint Details:

      4.708ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6603 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 5.525ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:REG_DEL, 0.457,R65C37D.CLK,R65C37D.Q0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594:ROUTE, 1.774,R65C37D.Q0,R66C38D.B1,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/CO0:CTOF_DEL, 0.206,R66C38D.B1,R66C38D.F1,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_13299:ROUTE, 1.169,R66C38D.F1,R65C41D.A1,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync_0_0_o2[5]:CTOF_DEL, 0.206,R65C41D.A1,R65C41D.F1,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6603:ROUTE, 0.690,R65C41D.F1,R65C41D.B0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_59:CTOF_DEL, 0.206,R65C41D.B0,R65C41D.F0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6603:ROUTE, 0.000,R65C41D.F0,R65C41D.DI0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync[5]">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6603:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R65C37D.CLK to     R65C37D.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594</A> (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
ROUTE        11     1.774<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/CO0:R65C37D.Q0:R66C38D.B1:1.774">     R65C37D.Q0 to R66C38D.B1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/CO0">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/CO0</A>
CTOF_DEL    ---     0.206     R66C38D.B1 to     R66C38D.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_13299">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_13299</A>
ROUTE         4     1.169<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync_0_0_o2[5]:R66C38D.F1:R65C41D.A1:1.169">     R66C38D.F1 to R65C41D.A1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync_0_0_o2[5]">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync_0_0_o2[5]</A>
CTOF_DEL    ---     0.206     R65C41D.A1 to     R65C41D.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6603">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6603</A>
ROUTE         1     0.690<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_59:R65C41D.F1:R65C41D.B0:0.690">     R65C41D.F1 to R65C41D.B0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_59">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_59</A>
CTOF_DEL    ---     0.206     R65C41D.B0 to     R65C41D.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6603">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6603</A>
ROUTE         1     0.000<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync[5]:R65C41D.F0:R65C41D.DI0:0.000">     R65C41D.F0 to R65C41D.DI0   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync[5]">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync[5]</A> (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
                  --------
                    4.708   (22.8% logic, 77.2% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 2.262,PLL_BL0.CLKOS,R65C37D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R65C37D.CLK:2.262">  PLL_BL0.CLKOS to R65C37D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 2.262,PLL_BL0.CLKOS,R65C41D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6603:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R65C41D.CLK:2.262">  PLL_BL0.CLKOS to R65C41D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 5.726ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6607">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[1]</A>  (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[0]</A>  (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)

   Delay:               4.391ns  (19.8% logic, 80.2% route), 3 logic levels.

 Constraint Details:

      4.391ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6607 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.117ns CE_SET requirement (totaling 10.117ns) by 5.726ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:REG_DEL, 0.457,R67C38D.CLK,R67C38D.Q0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6607:ROUTE, 1.570,R67C38D.Q0,R64C37D.A1,u_ddr3/ddr3_ipcore_inst/U1_clocking/uddcntln_sync:CTOF_DEL, 0.206,R64C37D.A1,R64C37D.F1,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_11769:ROUTE, 0.489,R64C37D.F1,R64C37D.A0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_0_0:CTOF_DEL, 0.206,R64C37D.A0,R64C37D.F0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_11769:ROUTE, 1.463,R64C37D.F0,R64C41D.CE,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_i">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6607 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R67C38D.CLK to     R67C38D.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6607">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6607</A> (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
ROUTE         7     1.570<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/uddcntln_sync:R67C38D.Q0:R64C37D.A1:1.570">     R67C38D.Q0 to R64C37D.A1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/uddcntln_sync">u_ddr3/ddr3_ipcore_inst/U1_clocking/uddcntln_sync</A>
CTOF_DEL    ---     0.206     R64C37D.A1 to     R64C37D.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_11769">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_11769</A>
ROUTE         1     0.489<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_0_0:R64C37D.F1:R64C37D.A0:0.489">     R64C37D.F1 to R64C37D.A0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_0_0">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_0_0</A>
CTOF_DEL    ---     0.206     R64C37D.A0 to     R64C37D.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_11769">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_11769</A>
ROUTE         6     1.463<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_i:R64C37D.F0:R64C41D.CE:1.463">     R64C37D.F0 to R64C41D.CE    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_i">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_i</A> (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
                  --------
                    4.391   (19.8% logic, 80.2% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 2.262,PLL_BL0.CLKOS,R67C38D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6607:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R67C38D.CLK:2.262">  PLL_BL0.CLKOS to R67C38D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 2.262,PLL_BL0.CLKOS,R64C41D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R64C41D.CLK:2.262">  PLL_BL0.CLKOS to R64C41D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 5.779ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[1]</A>  (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6603">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[5]</A>  (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)

   Delay:               4.454ns  (24.1% logic, 75.9% route), 4 logic levels.

 Constraint Details:

      4.454ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6603 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 5.779ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:REG_DEL, 0.457,R65C38D.CLK,R65C38D.Q0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595:ROUTE, 1.520,R65C38D.Q0,R66C38D.A1,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[1]:CTOF_DEL, 0.206,R66C38D.A1,R66C38D.F1,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_13299:ROUTE, 1.169,R66C38D.F1,R65C41D.A1,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync_0_0_o2[5]:CTOF_DEL, 0.206,R65C41D.A1,R65C41D.F1,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6603:ROUTE, 0.690,R65C41D.F1,R65C41D.B0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_59:CTOF_DEL, 0.206,R65C41D.B0,R65C41D.F0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6603:ROUTE, 0.000,R65C41D.F0,R65C41D.DI0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync[5]">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6603:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R65C38D.CLK to     R65C38D.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595</A> (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
ROUTE        10     1.520<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[1]:R65C38D.Q0:R66C38D.A1:1.520">     R65C38D.Q0 to R66C38D.A1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[1]">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[1]</A>
CTOF_DEL    ---     0.206     R66C38D.A1 to     R66C38D.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_13299">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_13299</A>
ROUTE         4     1.169<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync_0_0_o2[5]:R66C38D.F1:R65C41D.A1:1.169">     R66C38D.F1 to R65C41D.A1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync_0_0_o2[5]">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync_0_0_o2[5]</A>
CTOF_DEL    ---     0.206     R65C41D.A1 to     R65C41D.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6603">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6603</A>
ROUTE         1     0.690<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_59:R65C41D.F1:R65C41D.B0:0.690">     R65C41D.F1 to R65C41D.B0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_59">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_59</A>
CTOF_DEL    ---     0.206     R65C41D.B0 to     R65C41D.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6603">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6603</A>
ROUTE         1     0.000<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync[5]:R65C41D.F0:R65C41D.DI0:0.000">     R65C41D.F0 to R65C41D.DI0   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync[5]">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync[5]</A> (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
                  --------
                    4.454   (24.1% logic, 75.9% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 2.262,PLL_BL0.CLKOS,R65C38D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R65C38D.CLK:2.262">  PLL_BL0.CLKOS to R65C38D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 2.262,PLL_BL0.CLKOS,R65C41D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6603:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R65C41D.CLK:2.262">  PLL_BL0.CLKOS to R65C41D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 5.799ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[1]</A>  (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[2]</A>  (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)

   Delay:               4.437ns  (24.2% logic, 75.8% route), 4 logic levels.

 Constraint Details:

      4.437ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.236ns DIN_SET requirement (totaling 10.236ns) by 5.799ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:REG_DEL, 0.457,R65C38D.CLK,R65C38D.Q0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595:ROUTE, 2.359,R65C38D.Q0,R64C38D.A1,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[1]:CTOF_DEL, 0.206,R64C38D.A1,R64C38D.F1,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_12952:ROUTE, 0.641,R64C38D.F1,R64C38D.B0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_76:CTOF_DEL, 0.206,R64C38D.B0,R64C38D.F0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_12952:ROUTE, 0.362,R64C38D.F0,R65C38D.D1,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count_3_i_0[2]:CTOF_DEL, 0.206,R65C38D.D1,R65C38D.F1,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595:ROUTE, 0.000,R65C38D.F1,R65C38D.DI1,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_13_i">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R65C38D.CLK to     R65C38D.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595</A> (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
ROUTE        10     2.359<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[1]:R65C38D.Q0:R64C38D.A1:2.359">     R65C38D.Q0 to R64C38D.A1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[1]">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[1]</A>
CTOF_DEL    ---     0.206     R64C38D.A1 to     R64C38D.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_12952">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_12952</A>
ROUTE         1     0.641<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_76:R64C38D.F1:R64C38D.B0:0.641">     R64C38D.F1 to R64C38D.B0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_76">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_76</A>
CTOF_DEL    ---     0.206     R64C38D.B0 to     R64C38D.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_12952">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_12952</A>
ROUTE         1     0.362<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count_3_i_0[2]:R64C38D.F0:R65C38D.D1:0.362">     R64C38D.F0 to R65C38D.D1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count_3_i_0[2]">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count_3_i_0[2]</A>
CTOF_DEL    ---     0.206     R65C38D.D1 to     R65C38D.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595</A>
ROUTE         1     0.000<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_13_i:R65C38D.F1:R65C38D.DI1:0.000">     R65C38D.F1 to R65C38D.DI1   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_13_i">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_13_i</A> (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
                  --------
                    4.437   (24.2% logic, 75.8% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 2.262,PLL_BL0.CLKOS,R65C38D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R65C38D.CLK:2.262">  PLL_BL0.CLKOS to R65C38D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 2.262,PLL_BL0.CLKOS,R65C38D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R65C38D.CLK:2.262">  PLL_BL0.CLKOS to R65C38D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 5.880ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[0]</A>  (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[0]</A>  (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)

   Delay:               4.237ns  (20.5% logic, 79.5% route), 3 logic levels.

 Constraint Details:

      4.237ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.117ns CE_SET requirement (totaling 10.117ns) by 5.880ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:REG_DEL, 0.457,R64C41D.CLK,R64C41D.Q0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604:ROUTE, 1.416,R64C41D.Q0,R64C37D.B1,u_ddr3/ddr3_ipcore_inst/U1_clocking/ready:CTOF_DEL, 0.206,R64C37D.B1,R64C37D.F1,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_11769:ROUTE, 0.489,R64C37D.F1,R64C37D.A0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_0_0:CTOF_DEL, 0.206,R64C37D.A0,R64C37D.F0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_11769:ROUTE, 1.463,R64C37D.F0,R64C41D.CE,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_i">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R64C41D.CLK to     R64C41D.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604</A> (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
ROUTE        11     1.416<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/ready:R64C41D.Q0:R64C37D.B1:1.416">     R64C41D.Q0 to R64C37D.B1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/ready">u_ddr3/ddr3_ipcore_inst/U1_clocking/ready</A>
CTOF_DEL    ---     0.206     R64C37D.B1 to     R64C37D.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_11769">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_11769</A>
ROUTE         1     0.489<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_0_0:R64C37D.F1:R64C37D.A0:0.489">     R64C37D.F1 to R64C37D.A0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_0_0">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_0_0</A>
CTOF_DEL    ---     0.206     R64C37D.A0 to     R64C37D.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_11769">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_11769</A>
ROUTE         6     1.463<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_i:R64C37D.F0:R64C41D.CE:1.463">     R64C37D.F0 to R64C41D.CE    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_i">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_i</A> (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
                  --------
                    4.237   (20.5% logic, 79.5% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 2.262,PLL_BL0.CLKOS,R64C41D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R64C41D.CLK:2.262">  PLL_BL0.CLKOS to R64C41D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 2.262,PLL_BL0.CLKOS,R64C41D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R64C41D.CLK:2.262">  PLL_BL0.CLKOS to R64C41D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 5.921ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6607">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[1]</A>  (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6603">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[5]</A>  (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)

   Delay:               4.196ns  (20.7% logic, 79.3% route), 3 logic levels.

 Constraint Details:

      4.196ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6607 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6603 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.117ns CE_SET requirement (totaling 10.117ns) by 5.921ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:REG_DEL, 0.457,R67C38D.CLK,R67C38D.Q0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6607:ROUTE, 1.570,R67C38D.Q0,R64C37D.A1,u_ddr3/ddr3_ipcore_inst/U1_clocking/uddcntln_sync:CTOF_DEL, 0.206,R64C37D.A1,R64C37D.F1,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_11769:ROUTE, 0.489,R64C37D.F1,R64C37D.A0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_0_0:CTOF_DEL, 0.206,R64C37D.A0,R64C37D.F0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_11769:ROUTE, 1.268,R64C37D.F0,R65C41D.CE,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_i">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6607 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6603:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R67C38D.CLK to     R67C38D.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6607">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6607</A> (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
ROUTE         7     1.570<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/uddcntln_sync:R67C38D.Q0:R64C37D.A1:1.570">     R67C38D.Q0 to R64C37D.A1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/uddcntln_sync">u_ddr3/ddr3_ipcore_inst/U1_clocking/uddcntln_sync</A>
CTOF_DEL    ---     0.206     R64C37D.A1 to     R64C37D.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_11769">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_11769</A>
ROUTE         1     0.489<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_0_0:R64C37D.F1:R64C37D.A0:0.489">     R64C37D.F1 to R64C37D.A0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_0_0">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_0_0</A>
CTOF_DEL    ---     0.206     R64C37D.A0 to     R64C37D.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_11769">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_11769</A>
ROUTE         6     1.268<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_i:R64C37D.F0:R65C41D.CE:1.268">     R64C37D.F0 to R65C41D.CE    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_i">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_i</A> (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
                  --------
                    4.196   (20.7% logic, 79.3% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 2.262,PLL_BL0.CLKOS,R67C38D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6607:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R67C38D.CLK:2.262">  PLL_BL0.CLKOS to R67C38D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 2.262,PLL_BL0.CLKOS,R65C41D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6603:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R65C41D.CLK:2.262">  PLL_BL0.CLKOS to R65C41D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 5.935ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[1]</A>  (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[2]</A>  (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)

   Delay:               4.298ns  (25.0% logic, 75.0% route), 4 logic levels.

 Constraint Details:

      4.298ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 5.935ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:REG_DEL, 0.457,R65C38D.CLK,R65C38D.Q0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595:ROUTE, 2.158,R65C38D.Q0,R66C39D.B1,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[1]:CTOF_DEL, 0.206,R66C39D.B1,R66C39D.F1,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_13298:ROUTE, 0.692,R66C39D.F1,R67C39D.C1,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync_0_0_a3_0_2[2]:CTOF_DEL, 0.206,R67C39D.C1,R67C39D.F1,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600:ROUTE, 0.373,R67C39D.F1,R67C39D.D0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync_0_0_a3_0[2]:CTOF_DEL, 0.206,R67C39D.D0,R67C39D.F0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600:ROUTE, 0.000,R67C39D.F0,R67C39D.DI0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync[2]">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R65C38D.CLK to     R65C38D.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595</A> (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
ROUTE        10     2.158<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[1]:R65C38D.Q0:R66C39D.B1:2.158">     R65C38D.Q0 to R66C39D.B1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[1]">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[1]</A>
CTOF_DEL    ---     0.206     R66C39D.B1 to     R66C39D.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_13298">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_13298</A>
ROUTE         1     0.692<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync_0_0_a3_0_2[2]:R66C39D.F1:R67C39D.C1:0.692">     R66C39D.F1 to R67C39D.C1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync_0_0_a3_0_2[2]">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync_0_0_a3_0_2[2]</A>
CTOF_DEL    ---     0.206     R67C39D.C1 to     R67C39D.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600</A>
ROUTE         1     0.373<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync_0_0_a3_0[2]:R67C39D.F1:R67C39D.D0:0.373">     R67C39D.F1 to R67C39D.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync_0_0_a3_0[2]">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync_0_0_a3_0[2]</A>
CTOF_DEL    ---     0.206     R67C39D.D0 to     R67C39D.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600</A>
ROUTE         1     0.000<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync[2]:R67C39D.F0:R67C39D.DI0:0.000">     R67C39D.F0 to R67C39D.DI0   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync[2]">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync[2]</A> (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
                  --------
                    4.298   (25.0% logic, 75.0% route), 4 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 2.262,PLL_BL0.CLKOS,R65C38D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6595:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R65C38D.CLK:2.262">  PLL_BL0.CLKOS to R65C38D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 2.262,PLL_BL0.CLKOS,R67C39D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R67C39D.CLK:2.262">  PLL_BL0.CLKOS to R67C39D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 6.057ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/count[0]</A>  (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6605">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[4]</A>  (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)

   Delay:               4.176ns  (20.8% logic, 79.2% route), 3 logic levels.

 Constraint Details:

      4.176ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6605 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 6.057ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:REG_DEL, 0.457,R65C37D.CLK,R65C37D.Q0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594:ROUTE, 1.774,R65C37D.Q0,R66C38D.B1,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/CO0:CTOF_DEL, 0.206,R66C38D.B1,R66C38D.F1,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_13299:ROUTE, 1.533,R66C38D.F1,R67C40D.B0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync_0_0_o2[5]:CTOF_DEL, 0.206,R67C40D.B0,R67C40D.F0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6605:ROUTE, 0.000,R67C40D.F0,R67C40D.DI0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_88_i">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6605:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R65C37D.CLK to     R65C37D.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594</A> (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
ROUTE        11     1.774<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/CO0:R65C37D.Q0:R66C38D.B1:1.774">     R65C37D.Q0 to R66C38D.B1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/CO0">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/CO0</A>
CTOF_DEL    ---     0.206     R66C38D.B1 to     R66C38D.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_13299">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_13299</A>
ROUTE         4     1.533<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync_0_0_o2[5]:R66C38D.F1:R67C40D.B0:1.533">     R66C38D.F1 to R67C40D.B0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync_0_0_o2[5]">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/ns_memsync_0_0_o2[5]</A>
CTOF_DEL    ---     0.206     R67C40D.B0 to     R67C40D.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6605">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6605</A>
ROUTE         1     0.000<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_88_i:R67C40D.F0:R67C40D.DI0:0.000">     R67C40D.F0 to R67C40D.DI0   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_88_i">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/N_88_i</A> (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
                  --------
                    4.176   (20.8% logic, 79.2% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 2.262,PLL_BL0.CLKOS,R65C37D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6594:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R65C37D.CLK:2.262">  PLL_BL0.CLKOS to R65C37D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 2.262,PLL_BL0.CLKOS,R67C40D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6605:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R67C40D.CLK:2.262">  PLL_BL0.CLKOS to R67C40D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 6.075ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[0]</A>  (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6603">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[5]</A>  (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)

   Delay:               4.042ns  (21.5% logic, 78.5% route), 3 logic levels.

 Constraint Details:

      4.042ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6603 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.117ns CE_SET requirement (totaling 10.117ns) by 6.075ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:REG_DEL, 0.457,R64C41D.CLK,R64C41D.Q0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604:ROUTE, 1.416,R64C41D.Q0,R64C37D.B1,u_ddr3/ddr3_ipcore_inst/U1_clocking/ready:CTOF_DEL, 0.206,R64C37D.B1,R64C37D.F1,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_11769:ROUTE, 0.489,R64C37D.F1,R64C37D.A0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_0_0:CTOF_DEL, 0.206,R64C37D.A0,R64C37D.F0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_11769:ROUTE, 1.268,R64C37D.F0,R65C41D.CE,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_i">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6603:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R64C41D.CLK to     R64C41D.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604</A> (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
ROUTE        11     1.416<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/ready:R64C41D.Q0:R64C37D.B1:1.416">     R64C41D.Q0 to R64C37D.B1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/ready">u_ddr3/ddr3_ipcore_inst/U1_clocking/ready</A>
CTOF_DEL    ---     0.206     R64C37D.B1 to     R64C37D.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_11769">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_11769</A>
ROUTE         1     0.489<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_0_0:R64C37D.F1:R64C37D.A0:0.489">     R64C37D.F1 to R64C37D.A0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_0_0">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_0_0</A>
CTOF_DEL    ---     0.206     R64C37D.A0 to     R64C37D.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_11769">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_11769</A>
ROUTE         6     1.268<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_i:R64C37D.F0:R65C41D.CE:1.268">     R64C37D.F0 to R65C41D.CE    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_i">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_i</A> (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
                  --------
                    4.042   (21.5% logic, 78.5% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 2.262,PLL_BL0.CLKOS,R64C41D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R64C41D.CLK:2.262">  PLL_BL0.CLKOS to R64C41D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 2.262,PLL_BL0.CLKOS,R65C41D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6603:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R65C41D.CLK:2.262">  PLL_BL0.CLKOS to R65C41D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 6.114ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[2]</A>  (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[0]</A>  (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)

   Delay:               4.003ns  (21.7% logic, 78.3% route), 3 logic levels.

 Constraint Details:

      4.003ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.117ns CE_SET requirement (totaling 10.117ns) by 6.114ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:REG_DEL, 0.457,R67C39D.CLK,R67C39D.Q0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600:ROUTE, 1.182,R67C39D.Q0,R64C37D.D1,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/mem_sync_pause:CTOF_DEL, 0.206,R64C37D.D1,R64C37D.F1,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_11769:ROUTE, 0.489,R64C37D.F1,R64C37D.A0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_0_0:CTOF_DEL, 0.206,R64C37D.A0,R64C37D.F0,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_11769:ROUTE, 1.463,R64C37D.F0,R64C41D.CE,u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_i">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R67C39D.CLK to     R67C39D.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600</A> (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
ROUTE        12     1.182<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/mem_sync_pause:R67C39D.Q0:R64C37D.D1:1.182">     R67C39D.Q0 to R64C37D.D1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/mem_sync_pause">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/mem_sync_pause</A>
CTOF_DEL    ---     0.206     R64C37D.D1 to     R64C37D.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_11769">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_11769</A>
ROUTE         1     0.489<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_0_0:R64C37D.F1:R64C37D.A0:0.489">     R64C37D.F1 to R64C37D.A0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_0_0">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_0_0</A>
CTOF_DEL    ---     0.206     R64C37D.A0 to     R64C37D.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_11769">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_11769</A>
ROUTE         6     1.463<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_i:R64C37D.F0:R64C41D.CE:1.463">     R64C37D.F0 to R64C41D.CE    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_i">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_i</A> (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
                  --------
                    4.003   (21.7% logic, 78.3% route), 3 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 2.262,PLL_BL0.CLKOS,R67C39D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R67C39D.CLK:2.262">  PLL_BL0.CLKOS to R67C39D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos' 100.000000 MHz ;:ROUTE, 2.262,PLL_BL0.CLKOS,R64C41D.CLK,u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 to u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.262<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos:PLL_BL0.CLKOS:R64C41D.CLK:2.262">  PLL_BL0.CLKOS to R64C41D.CLK   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

Report:  223.464MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY NET 'u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop' 300.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop" 300.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.483ns
         The internal maximum frequency of the following component is 350.877 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    IOLOGIC    ECLK           <A href="#@comp:em_ddr_data[10]_MGIOL">em_ddr_data[10]_MGIOL</A>

   Delay:               2.850ns -- based on Minimum Pulse Width

Report:  350.877MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY PORT 'i_clk_50m' 50.000000 MH"></A>================================================================================
Preference: FREQUENCY PORT "i_clk_50m" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 15.000ns
         The internal maximum frequency of the following component is 200.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    PIO        PAD            <A href="#@comp:i_clk_50m">i_clk_50m</A>

   Delay:               5.000ns -- based on Minimum Pulse Width

Report:  200.000MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY PORT 'i_ddrclk_100m' 100.000000 MH"></A>================================================================================
Preference: FREQUENCY PORT "i_ddrclk_100m" 100.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 7.150ns
         The internal maximum frequency of the following component is 350.877 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    IOLOGIC    ECLK           <A href="#@comp:em_ddr_clk_MGIOL">em_ddr_clk_MGIOL</A>

   Delay:               2.850ns -- based on Minimum Pulse Width

Report:  350.877MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY PORT 'i_ethphy_refclk' 50.000000 MH"></A>================================================================================
Preference: FREQUENCY PORT "i_ethphy_refclk" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 15.000ns
         The internal maximum frequency of the following component is 200.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    PIO        PAD            <A href="#@comp:i_ethphy_refclk">i_ethphy_refclk</A>

   Delay:               5.000ns -- based on Minimum Pulse Width

Report:  200.000MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY NET 'w_pll_50m' 50.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 2.112ns (weighted slack = 4.224ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:SLICE_5546">r_initload_done</A>  (from <A href="#@net:w_pll_100m">w_pll_100m</A> +)
   Destination:    FF         Data in        <A href="#@comp:o_da_pwm_MGIOL">u_HV_control_u_hvpwm_ctrl_r_da_pwm_iio</A>  (to <A href="#@net:w_pll_50m">w_pll_50m</A> +)

   Delay:               7.847ns  (8.4% logic, 91.6% route), 2 logic levels.

 Constraint Details:

      7.847ns physical path delay SLICE_5546 to o_da_pwm_MGIOL meets
     10.000ns delay constraint less
     -0.088ns skew and
      0.000ns feedback compensation and
      0.129ns DO_SET requirement (totaling 9.959ns) by 2.112ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:REG_DEL, 0.457,R27C59D.CLK,R27C59D.Q0,SLICE_5546:ROUTE, 3.354,R27C59D.Q0,R61C32C.D0,r_initload_done:CTOF_DEL, 0.206,R61C32C.D0,R61C32C.F0,u_HV_control/u_hvpwm_ctrl/SLICE_11888:ROUTE, 3.830,R61C32C.F0,IOL_R44B.TXDATA0,u_HV_control.u_hvpwm_ctrl.r_da_pwm_5_i">Data path</A> SLICE_5546 to o_da_pwm_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R27C59D.CLK to     R27C59D.Q0 <A href="#@comp:SLICE_5546">SLICE_5546</A> (from <A href="#@net:w_pll_100m">w_pll_100m</A>)
ROUTE       317     3.354<A href="#@net:r_initload_done:R27C59D.Q0:R61C32C.D0:3.354">     R27C59D.Q0 to R61C32C.D0    </A> <A href="#@net:r_initload_done">r_initload_done</A>
CTOF_DEL    ---     0.206     R61C32C.D0 to     R61C32C.F0 <A href="#@comp:u_HV_control/u_hvpwm_ctrl/SLICE_11888">u_HV_control/u_hvpwm_ctrl/SLICE_11888</A>
ROUTE         1     3.830<A href="#@net:u_HV_control.u_hvpwm_ctrl.r_da_pwm_5_i:R61C32C.F0:IOL_R44B.TXDATA0:3.830">     R61C32C.F0 to IOL_R44B.TXDATA0</A> <A href="#@net:u_HV_control.u_hvpwm_ctrl.r_da_pwm_5_i">u_HV_control.u_hvpwm_ctrl.r_da_pwm_5_i</A> (to <A href="#@net:w_pll_50m">w_pll_50m</A>)
                  --------
                    7.847   (8.4% logic, 91.6% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:PADI_DEL, 1.066,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 2.484,A7.PADDI,PLL_TR0.CLKI,i_clk_50m_c:CLKI2OS_DEL, 0.000,PLL_TR0.CLKI,PLL_TR0.CLKOS,u_pll/PLLInst_0:ROUTE, 2.262,PLL_TR0.CLKOS,R27C59D.CLK,w_pll_100m">Source Clock Path</A> i_clk_50m to SLICE_5546:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     2.484<A href="#@net:i_clk_50m_c:A7.PADDI:PLL_TR0.CLKI:2.484">       A7.PADDI to PLL_TR0.CLKI  </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       999     2.262<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:R27C59D.CLK:2.262">  PLL_TR0.CLKOS to R27C59D.CLK   </A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     2.350<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:PLL_TR0.CLKFB:2.350">  PLL_TR0.CLKOP to PLL_TR0.CLKFB </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:PADI_DEL, 1.066,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 2.484,A7.PADDI,PLL_TR0.CLKI,i_clk_50m_c:CLKI2OP_DEL, 0.000,PLL_TR0.CLKI,PLL_TR0.CLKOP,u_pll/PLLInst_0:ROUTE, 2.350,PLL_TR0.CLKOP,IOL_R44B.CLK,w_pll_50m">Destination Clock Path</A> i_clk_50m to o_da_pwm_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     2.484<A href="#@net:i_clk_50m_c:A7.PADDI:PLL_TR0.CLKI:2.484">       A7.PADDI to PLL_TR0.CLKI  </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
CLKI2OP_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     2.350<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:IOL_R44B.CLK:2.350">  PLL_TR0.CLKOP to IOL_R44B.CLK  </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    5.900   (18.1% logic, 81.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     2.350<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:PLL_TR0.CLKFB:2.350">  PLL_TR0.CLKOP to PLL_TR0.CLKFB </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.589ns (weighted slack = 5.178ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555">u_eth_top/u_udpcom_control/u_parameter_init/r_config_mode[1]</A>  (from <A href="#@net:w_pll_100m">w_pll_100m</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_953">u_motor_control/u2_motor_drive/r_fg_frequency[27]</A>  (to <A href="#@net:w_pll_50m">w_pll_50m</A> +)

   Delay:               7.644ns  (32.1% logic, 67.9% route), 18 logic levels.

 Constraint Details:

      7.644ns physical path delay u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555 to u_motor_control/u2_motor_drive/SLICE_953 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 2.589ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:REG_DEL, 0.457,R39C27C.CLK,R39C27C.Q0,u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555:ROUTE, 3.682,R39C27C.Q0,R54C21D.D1,reveal_ist_59:CTOF_DEL, 0.206,R54C21D.D1,R54C21D.F1,u_motor_control/u2_motor_drive/SLICE_11954:ROUTE, 0.518,R54C21D.F1,R54C21D.A0,u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1:CTOF_DEL, 0.206,R54C21D.A0,R54C21D.F0,u_motor_control/u2_motor_drive/SLICE_11954:ROUTE, 0.988,R54C21D.F0,R54C18A.A0,u_motor_control/u2_motor_drive/r_fg_frequency:C0TOFCO_DEL, 0.398,R54C18A.A0,R54C18A.FCO,u_motor_control/u2_motor_drive/SLICE_939:ROUTE, 0.000,R54C18A.FCO,R54C18B.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[0]:FCITOFCO_DEL, 0.062,R54C18B.FCI,R54C18B.FCO,u_motor_control/u2_motor_drive/SLICE_940:ROUTE, 0.000,R54C18B.FCO,R54C18C.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]:FCITOFCO_DEL, 0.062,R54C18C.FCI,R54C18C.FCO,u_motor_control/u2_motor_drive/SLICE_941:ROUTE, 0.000,R54C18C.FCO,R54C18D.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]:FCITOFCO_DEL, 0.062,R54C18D.FCI,R54C18D.FCO,u_motor_control/u2_motor_drive/SLICE_942:ROUTE, 0.000,R54C18D.FCO,R54C19A.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]:FCITOFCO_DEL, 0.062,R54C19A.FCI,R54C19A.FCO,u_motor_control/u2_motor_drive/SLICE_943:ROUTE, 0.000,R54C19A.FCO,R54C19B.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]:FCITOFCO_DEL, 0.062,R54C19B.FCI,R54C19B.FCO,u_motor_control/u2_motor_drive/SLICE_944:ROUTE, 0.000,R54C19B.FCO,R54C19C.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]:FCITOFCO_DEL, 0.062,R54C19C.FCI,R54C19C.FCO,u_motor_control/u2_motor_drive/SLICE_945:ROUTE, 0.000,R54C19C.FCO,R54C19D.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]:FCITOFCO_DEL, 0.062,R54C19D.FCI,R54C19D.FCO,u_motor_control/u2_motor_drive/SLICE_946:ROUTE, 0.000,R54C19D.FCO,R54C20A.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]:FCITOFCO_DEL, 0.062,R54C20A.FCI,R54C20A.FCO,u_motor_control/u2_motor_drive/SLICE_947:ROUTE, 0.000,R54C20A.FCO,R54C20B.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]:FCITOFCO_DEL, 0.062,R54C20B.FCI,R54C20B.FCO,u_motor_control/u2_motor_drive/SLICE_948:ROUTE, 0.000,R54C20B.FCO,R54C20C.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]:FCITOFCO_DEL, 0.062,R54C20C.FCI,R54C20C.FCO,u_motor_control/u2_motor_drive/SLICE_949:ROUTE, 0.000,R54C20C.FCO,R54C20D.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]:FCITOFCO_DEL, 0.062,R54C20D.FCI,R54C20D.FCO,u_motor_control/u2_motor_drive/SLICE_950:ROUTE, 0.000,R54C20D.FCO,R54C21A.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]:FCITOFCO_DEL, 0.062,R54C21A.FCI,R54C21A.FCO,u_motor_control/u2_motor_drive/SLICE_951:ROUTE, 0.000,R54C21A.FCO,R54C21B.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[24]:FCITOFCO_DEL, 0.062,R54C21B.FCI,R54C21B.FCO,u_motor_control/u2_motor_drive/SLICE_952:ROUTE, 0.000,R54C21B.FCO,R54C21C.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[26]:FCITOF0_DEL, 0.383,R54C21C.FCI,R54C21C.F0,u_motor_control/u2_motor_drive/SLICE_953:ROUTE, 0.000,R54C21C.F0,R54C21C.DI0,u_motor_control/u2_motor_drive/r_fg_frequency_s[27]">Data path</A> u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555 to u_motor_control/u2_motor_drive/SLICE_953:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R39C27C.CLK to     R39C27C.Q0 <A href="#@comp:u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555">u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555</A> (from <A href="#@net:w_pll_100m">w_pll_100m</A>)
ROUTE        10     3.682<A href="#@net:reveal_ist_59:R39C27C.Q0:R54C21D.D1:3.682">     R39C27C.Q0 to R54C21D.D1    </A> <A href="#@net:reveal_ist_59">reveal_ist_59</A>
CTOF_DEL    ---     0.206     R54C21D.D1 to     R54C21D.F1 <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_11954">u_motor_control/u2_motor_drive/SLICE_11954</A>
ROUTE        11     0.518<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1:R54C21D.F1:R54C21D.A0:0.518">     R54C21D.F1 to R54C21D.A0    </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1">u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1</A>
CTOF_DEL    ---     0.206     R54C21D.A0 to     R54C21D.F0 <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_11954">u_motor_control/u2_motor_drive/SLICE_11954</A>
ROUTE        29     0.988<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency:R54C21D.F0:R54C18A.A0:0.988">     R54C21D.F0 to R54C18A.A0    </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency">u_motor_control/u2_motor_drive/r_fg_frequency</A>
C0TOFCO_DE  ---     0.398     R54C18A.A0 to    R54C18A.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_939">u_motor_control/u2_motor_drive/SLICE_939</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[0]:R54C18A.FCO:R54C18B.FCI:0.000">    R54C18A.FCO to R54C18B.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[0]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[0]</A>
FCITOFCO_D  ---     0.062    R54C18B.FCI to    R54C18B.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_940">u_motor_control/u2_motor_drive/SLICE_940</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]:R54C18B.FCO:R54C18C.FCI:0.000">    R54C18B.FCO to R54C18C.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]</A>
FCITOFCO_D  ---     0.062    R54C18C.FCI to    R54C18C.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_941">u_motor_control/u2_motor_drive/SLICE_941</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]:R54C18C.FCO:R54C18D.FCI:0.000">    R54C18C.FCO to R54C18D.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]</A>
FCITOFCO_D  ---     0.062    R54C18D.FCI to    R54C18D.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_942">u_motor_control/u2_motor_drive/SLICE_942</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]:R54C18D.FCO:R54C19A.FCI:0.000">    R54C18D.FCO to R54C19A.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]</A>
FCITOFCO_D  ---     0.062    R54C19A.FCI to    R54C19A.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_943">u_motor_control/u2_motor_drive/SLICE_943</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]:R54C19A.FCO:R54C19B.FCI:0.000">    R54C19A.FCO to R54C19B.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]</A>
FCITOFCO_D  ---     0.062    R54C19B.FCI to    R54C19B.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_944">u_motor_control/u2_motor_drive/SLICE_944</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]:R54C19B.FCO:R54C19C.FCI:0.000">    R54C19B.FCO to R54C19C.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]</A>
FCITOFCO_D  ---     0.062    R54C19C.FCI to    R54C19C.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_945">u_motor_control/u2_motor_drive/SLICE_945</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]:R54C19C.FCO:R54C19D.FCI:0.000">    R54C19C.FCO to R54C19D.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]</A>
FCITOFCO_D  ---     0.062    R54C19D.FCI to    R54C19D.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_946">u_motor_control/u2_motor_drive/SLICE_946</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]:R54C19D.FCO:R54C20A.FCI:0.000">    R54C19D.FCO to R54C20A.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]</A>
FCITOFCO_D  ---     0.062    R54C20A.FCI to    R54C20A.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_947">u_motor_control/u2_motor_drive/SLICE_947</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]:R54C20A.FCO:R54C20B.FCI:0.000">    R54C20A.FCO to R54C20B.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]</A>
FCITOFCO_D  ---     0.062    R54C20B.FCI to    R54C20B.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_948">u_motor_control/u2_motor_drive/SLICE_948</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]:R54C20B.FCO:R54C20C.FCI:0.000">    R54C20B.FCO to R54C20C.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]</A>
FCITOFCO_D  ---     0.062    R54C20C.FCI to    R54C20C.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_949">u_motor_control/u2_motor_drive/SLICE_949</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]:R54C20C.FCO:R54C20D.FCI:0.000">    R54C20C.FCO to R54C20D.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]</A>
FCITOFCO_D  ---     0.062    R54C20D.FCI to    R54C20D.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_950">u_motor_control/u2_motor_drive/SLICE_950</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]:R54C20D.FCO:R54C21A.FCI:0.000">    R54C20D.FCO to R54C21A.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]</A>
FCITOFCO_D  ---     0.062    R54C21A.FCI to    R54C21A.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_951">u_motor_control/u2_motor_drive/SLICE_951</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[24]:R54C21A.FCO:R54C21B.FCI:0.000">    R54C21A.FCO to R54C21B.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[24]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[24]</A>
FCITOFCO_D  ---     0.062    R54C21B.FCI to    R54C21B.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_952">u_motor_control/u2_motor_drive/SLICE_952</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[26]:R54C21B.FCO:R54C21C.FCI:0.000">    R54C21B.FCO to R54C21C.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[26]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[26]</A>
FCITOF0_DE  ---     0.383    R54C21C.FCI to     R54C21C.F0 <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_953">u_motor_control/u2_motor_drive/SLICE_953</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_s[27]:R54C21C.F0:R54C21C.DI0:0.000">     R54C21C.F0 to R54C21C.DI0   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_s[27]">u_motor_control/u2_motor_drive/r_fg_frequency_s[27]</A> (to <A href="#@net:w_pll_50m">w_pll_50m</A>)
                  --------
                    7.644   (32.1% logic, 67.9% route), 18 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:PADI_DEL, 1.066,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 2.484,A7.PADDI,PLL_TR0.CLKI,i_clk_50m_c:CLKI2OS_DEL, 0.000,PLL_TR0.CLKI,PLL_TR0.CLKOS,u_pll/PLLInst_0:ROUTE, 2.262,PLL_TR0.CLKOS,R39C27C.CLK,w_pll_100m">Source Clock Path</A> i_clk_50m to u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     2.484<A href="#@net:i_clk_50m_c:A7.PADDI:PLL_TR0.CLKI:2.484">       A7.PADDI to PLL_TR0.CLKI  </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       999     2.262<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:R39C27C.CLK:2.262">  PLL_TR0.CLKOS to R39C27C.CLK   </A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     2.350<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:PLL_TR0.CLKFB:2.350">  PLL_TR0.CLKOP to PLL_TR0.CLKFB </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:PADI_DEL, 1.066,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 2.484,A7.PADDI,PLL_TR0.CLKI,i_clk_50m_c:CLKI2OP_DEL, 0.000,PLL_TR0.CLKI,PLL_TR0.CLKOP,u_pll/PLLInst_0:ROUTE, 2.262,PLL_TR0.CLKOP,R54C21C.CLK,w_pll_50m">Destination Clock Path</A> i_clk_50m to u_motor_control/u2_motor_drive/SLICE_953:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     2.484<A href="#@net:i_clk_50m_c:A7.PADDI:PLL_TR0.CLKI:2.484">       A7.PADDI to PLL_TR0.CLKI  </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
CLKI2OP_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     2.262<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:R54C21C.CLK:2.262">  PLL_TR0.CLKOP to R54C21C.CLK   </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     2.350<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:PLL_TR0.CLKFB:2.350">  PLL_TR0.CLKOP to PLL_TR0.CLKFB </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.589ns (weighted slack = 5.178ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555">u_eth_top/u_udpcom_control/u_parameter_init/r_config_mode[1]</A>  (from <A href="#@net:w_pll_100m">w_pll_100m</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_953">u_motor_control/u2_motor_drive/r_fg_frequency[27]</A>  (to <A href="#@net:w_pll_50m">w_pll_50m</A> +)

   Delay:               7.644ns  (32.1% logic, 67.9% route), 18 logic levels.

 Constraint Details:

      7.644ns physical path delay u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555 to u_motor_control/u2_motor_drive/SLICE_953 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 2.589ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:REG_DEL, 0.457,R39C27C.CLK,R39C27C.Q0,u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555:ROUTE, 3.682,R39C27C.Q0,R54C21D.D1,reveal_ist_59:CTOF_DEL, 0.206,R54C21D.D1,R54C21D.F1,u_motor_control/u2_motor_drive/SLICE_11954:ROUTE, 0.518,R54C21D.F1,R54C21D.A0,u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1:CTOF_DEL, 0.206,R54C21D.A0,R54C21D.F0,u_motor_control/u2_motor_drive/SLICE_11954:ROUTE, 0.988,R54C21D.F0,R54C18A.A1,u_motor_control/u2_motor_drive/r_fg_frequency:C1TOFCO_DEL, 0.398,R54C18A.A1,R54C18A.FCO,u_motor_control/u2_motor_drive/SLICE_939:ROUTE, 0.000,R54C18A.FCO,R54C18B.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[0]:FCITOFCO_DEL, 0.062,R54C18B.FCI,R54C18B.FCO,u_motor_control/u2_motor_drive/SLICE_940:ROUTE, 0.000,R54C18B.FCO,R54C18C.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]:FCITOFCO_DEL, 0.062,R54C18C.FCI,R54C18C.FCO,u_motor_control/u2_motor_drive/SLICE_941:ROUTE, 0.000,R54C18C.FCO,R54C18D.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]:FCITOFCO_DEL, 0.062,R54C18D.FCI,R54C18D.FCO,u_motor_control/u2_motor_drive/SLICE_942:ROUTE, 0.000,R54C18D.FCO,R54C19A.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]:FCITOFCO_DEL, 0.062,R54C19A.FCI,R54C19A.FCO,u_motor_control/u2_motor_drive/SLICE_943:ROUTE, 0.000,R54C19A.FCO,R54C19B.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]:FCITOFCO_DEL, 0.062,R54C19B.FCI,R54C19B.FCO,u_motor_control/u2_motor_drive/SLICE_944:ROUTE, 0.000,R54C19B.FCO,R54C19C.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]:FCITOFCO_DEL, 0.062,R54C19C.FCI,R54C19C.FCO,u_motor_control/u2_motor_drive/SLICE_945:ROUTE, 0.000,R54C19C.FCO,R54C19D.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]:FCITOFCO_DEL, 0.062,R54C19D.FCI,R54C19D.FCO,u_motor_control/u2_motor_drive/SLICE_946:ROUTE, 0.000,R54C19D.FCO,R54C20A.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]:FCITOFCO_DEL, 0.062,R54C20A.FCI,R54C20A.FCO,u_motor_control/u2_motor_drive/SLICE_947:ROUTE, 0.000,R54C20A.FCO,R54C20B.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]:FCITOFCO_DEL, 0.062,R54C20B.FCI,R54C20B.FCO,u_motor_control/u2_motor_drive/SLICE_948:ROUTE, 0.000,R54C20B.FCO,R54C20C.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]:FCITOFCO_DEL, 0.062,R54C20C.FCI,R54C20C.FCO,u_motor_control/u2_motor_drive/SLICE_949:ROUTE, 0.000,R54C20C.FCO,R54C20D.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]:FCITOFCO_DEL, 0.062,R54C20D.FCI,R54C20D.FCO,u_motor_control/u2_motor_drive/SLICE_950:ROUTE, 0.000,R54C20D.FCO,R54C21A.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]:FCITOFCO_DEL, 0.062,R54C21A.FCI,R54C21A.FCO,u_motor_control/u2_motor_drive/SLICE_951:ROUTE, 0.000,R54C21A.FCO,R54C21B.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[24]:FCITOFCO_DEL, 0.062,R54C21B.FCI,R54C21B.FCO,u_motor_control/u2_motor_drive/SLICE_952:ROUTE, 0.000,R54C21B.FCO,R54C21C.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[26]:FCITOF0_DEL, 0.383,R54C21C.FCI,R54C21C.F0,u_motor_control/u2_motor_drive/SLICE_953:ROUTE, 0.000,R54C21C.F0,R54C21C.DI0,u_motor_control/u2_motor_drive/r_fg_frequency_s[27]">Data path</A> u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555 to u_motor_control/u2_motor_drive/SLICE_953:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R39C27C.CLK to     R39C27C.Q0 <A href="#@comp:u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555">u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555</A> (from <A href="#@net:w_pll_100m">w_pll_100m</A>)
ROUTE        10     3.682<A href="#@net:reveal_ist_59:R39C27C.Q0:R54C21D.D1:3.682">     R39C27C.Q0 to R54C21D.D1    </A> <A href="#@net:reveal_ist_59">reveal_ist_59</A>
CTOF_DEL    ---     0.206     R54C21D.D1 to     R54C21D.F1 <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_11954">u_motor_control/u2_motor_drive/SLICE_11954</A>
ROUTE        11     0.518<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1:R54C21D.F1:R54C21D.A0:0.518">     R54C21D.F1 to R54C21D.A0    </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1">u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1</A>
CTOF_DEL    ---     0.206     R54C21D.A0 to     R54C21D.F0 <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_11954">u_motor_control/u2_motor_drive/SLICE_11954</A>
ROUTE        29     0.988<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency:R54C21D.F0:R54C18A.A1:0.988">     R54C21D.F0 to R54C18A.A1    </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency">u_motor_control/u2_motor_drive/r_fg_frequency</A>
C1TOFCO_DE  ---     0.398     R54C18A.A1 to    R54C18A.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_939">u_motor_control/u2_motor_drive/SLICE_939</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[0]:R54C18A.FCO:R54C18B.FCI:0.000">    R54C18A.FCO to R54C18B.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[0]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[0]</A>
FCITOFCO_D  ---     0.062    R54C18B.FCI to    R54C18B.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_940">u_motor_control/u2_motor_drive/SLICE_940</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]:R54C18B.FCO:R54C18C.FCI:0.000">    R54C18B.FCO to R54C18C.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]</A>
FCITOFCO_D  ---     0.062    R54C18C.FCI to    R54C18C.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_941">u_motor_control/u2_motor_drive/SLICE_941</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]:R54C18C.FCO:R54C18D.FCI:0.000">    R54C18C.FCO to R54C18D.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]</A>
FCITOFCO_D  ---     0.062    R54C18D.FCI to    R54C18D.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_942">u_motor_control/u2_motor_drive/SLICE_942</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]:R54C18D.FCO:R54C19A.FCI:0.000">    R54C18D.FCO to R54C19A.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]</A>
FCITOFCO_D  ---     0.062    R54C19A.FCI to    R54C19A.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_943">u_motor_control/u2_motor_drive/SLICE_943</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]:R54C19A.FCO:R54C19B.FCI:0.000">    R54C19A.FCO to R54C19B.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]</A>
FCITOFCO_D  ---     0.062    R54C19B.FCI to    R54C19B.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_944">u_motor_control/u2_motor_drive/SLICE_944</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]:R54C19B.FCO:R54C19C.FCI:0.000">    R54C19B.FCO to R54C19C.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]</A>
FCITOFCO_D  ---     0.062    R54C19C.FCI to    R54C19C.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_945">u_motor_control/u2_motor_drive/SLICE_945</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]:R54C19C.FCO:R54C19D.FCI:0.000">    R54C19C.FCO to R54C19D.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]</A>
FCITOFCO_D  ---     0.062    R54C19D.FCI to    R54C19D.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_946">u_motor_control/u2_motor_drive/SLICE_946</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]:R54C19D.FCO:R54C20A.FCI:0.000">    R54C19D.FCO to R54C20A.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]</A>
FCITOFCO_D  ---     0.062    R54C20A.FCI to    R54C20A.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_947">u_motor_control/u2_motor_drive/SLICE_947</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]:R54C20A.FCO:R54C20B.FCI:0.000">    R54C20A.FCO to R54C20B.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]</A>
FCITOFCO_D  ---     0.062    R54C20B.FCI to    R54C20B.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_948">u_motor_control/u2_motor_drive/SLICE_948</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]:R54C20B.FCO:R54C20C.FCI:0.000">    R54C20B.FCO to R54C20C.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]</A>
FCITOFCO_D  ---     0.062    R54C20C.FCI to    R54C20C.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_949">u_motor_control/u2_motor_drive/SLICE_949</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]:R54C20C.FCO:R54C20D.FCI:0.000">    R54C20C.FCO to R54C20D.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]</A>
FCITOFCO_D  ---     0.062    R54C20D.FCI to    R54C20D.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_950">u_motor_control/u2_motor_drive/SLICE_950</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]:R54C20D.FCO:R54C21A.FCI:0.000">    R54C20D.FCO to R54C21A.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]</A>
FCITOFCO_D  ---     0.062    R54C21A.FCI to    R54C21A.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_951">u_motor_control/u2_motor_drive/SLICE_951</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[24]:R54C21A.FCO:R54C21B.FCI:0.000">    R54C21A.FCO to R54C21B.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[24]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[24]</A>
FCITOFCO_D  ---     0.062    R54C21B.FCI to    R54C21B.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_952">u_motor_control/u2_motor_drive/SLICE_952</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[26]:R54C21B.FCO:R54C21C.FCI:0.000">    R54C21B.FCO to R54C21C.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[26]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[26]</A>
FCITOF0_DE  ---     0.383    R54C21C.FCI to     R54C21C.F0 <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_953">u_motor_control/u2_motor_drive/SLICE_953</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_s[27]:R54C21C.F0:R54C21C.DI0:0.000">     R54C21C.F0 to R54C21C.DI0   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_s[27]">u_motor_control/u2_motor_drive/r_fg_frequency_s[27]</A> (to <A href="#@net:w_pll_50m">w_pll_50m</A>)
                  --------
                    7.644   (32.1% logic, 67.9% route), 18 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:PADI_DEL, 1.066,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 2.484,A7.PADDI,PLL_TR0.CLKI,i_clk_50m_c:CLKI2OS_DEL, 0.000,PLL_TR0.CLKI,PLL_TR0.CLKOS,u_pll/PLLInst_0:ROUTE, 2.262,PLL_TR0.CLKOS,R39C27C.CLK,w_pll_100m">Source Clock Path</A> i_clk_50m to u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     2.484<A href="#@net:i_clk_50m_c:A7.PADDI:PLL_TR0.CLKI:2.484">       A7.PADDI to PLL_TR0.CLKI  </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       999     2.262<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:R39C27C.CLK:2.262">  PLL_TR0.CLKOS to R39C27C.CLK   </A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     2.350<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:PLL_TR0.CLKFB:2.350">  PLL_TR0.CLKOP to PLL_TR0.CLKFB </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:PADI_DEL, 1.066,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 2.484,A7.PADDI,PLL_TR0.CLKI,i_clk_50m_c:CLKI2OP_DEL, 0.000,PLL_TR0.CLKI,PLL_TR0.CLKOP,u_pll/PLLInst_0:ROUTE, 2.262,PLL_TR0.CLKOP,R54C21C.CLK,w_pll_50m">Destination Clock Path</A> i_clk_50m to u_motor_control/u2_motor_drive/SLICE_953:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     2.484<A href="#@net:i_clk_50m_c:A7.PADDI:PLL_TR0.CLKI:2.484">       A7.PADDI to PLL_TR0.CLKI  </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
CLKI2OP_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     2.262<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:R54C21C.CLK:2.262">  PLL_TR0.CLKOP to R54C21C.CLK   </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     2.350<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:PLL_TR0.CLKFB:2.350">  PLL_TR0.CLKOP to PLL_TR0.CLKFB </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.628ns (weighted slack = 5.256ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555">u_eth_top/u_udpcom_control/u_parameter_init/r_config_mode[1]</A>  (from <A href="#@net:w_pll_100m">w_pll_100m</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_952">u_motor_control/u2_motor_drive/r_fg_frequency[26]</A>  (to <A href="#@net:w_pll_50m">w_pll_50m</A> +)

   Delay:               7.608ns  (31.8% logic, 68.2% route), 17 logic levels.

 Constraint Details:

      7.608ns physical path delay u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555 to u_motor_control/u2_motor_drive/SLICE_952 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.236ns DIN_SET requirement (totaling 10.236ns) by 2.628ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:REG_DEL, 0.457,R39C27C.CLK,R39C27C.Q0,u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555:ROUTE, 3.682,R39C27C.Q0,R54C21D.D1,reveal_ist_59:CTOF_DEL, 0.206,R54C21D.D1,R54C21D.F1,u_motor_control/u2_motor_drive/SLICE_11954:ROUTE, 0.518,R54C21D.F1,R54C21D.A0,u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1:CTOF_DEL, 0.206,R54C21D.A0,R54C21D.F0,u_motor_control/u2_motor_drive/SLICE_11954:ROUTE, 0.988,R54C21D.F0,R54C18A.A0,u_motor_control/u2_motor_drive/r_fg_frequency:C0TOFCO_DEL, 0.398,R54C18A.A0,R54C18A.FCO,u_motor_control/u2_motor_drive/SLICE_939:ROUTE, 0.000,R54C18A.FCO,R54C18B.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[0]:FCITOFCO_DEL, 0.062,R54C18B.FCI,R54C18B.FCO,u_motor_control/u2_motor_drive/SLICE_940:ROUTE, 0.000,R54C18B.FCO,R54C18C.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]:FCITOFCO_DEL, 0.062,R54C18C.FCI,R54C18C.FCO,u_motor_control/u2_motor_drive/SLICE_941:ROUTE, 0.000,R54C18C.FCO,R54C18D.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]:FCITOFCO_DEL, 0.062,R54C18D.FCI,R54C18D.FCO,u_motor_control/u2_motor_drive/SLICE_942:ROUTE, 0.000,R54C18D.FCO,R54C19A.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]:FCITOFCO_DEL, 0.062,R54C19A.FCI,R54C19A.FCO,u_motor_control/u2_motor_drive/SLICE_943:ROUTE, 0.000,R54C19A.FCO,R54C19B.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]:FCITOFCO_DEL, 0.062,R54C19B.FCI,R54C19B.FCO,u_motor_control/u2_motor_drive/SLICE_944:ROUTE, 0.000,R54C19B.FCO,R54C19C.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]:FCITOFCO_DEL, 0.062,R54C19C.FCI,R54C19C.FCO,u_motor_control/u2_motor_drive/SLICE_945:ROUTE, 0.000,R54C19C.FCO,R54C19D.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]:FCITOFCO_DEL, 0.062,R54C19D.FCI,R54C19D.FCO,u_motor_control/u2_motor_drive/SLICE_946:ROUTE, 0.000,R54C19D.FCO,R54C20A.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]:FCITOFCO_DEL, 0.062,R54C20A.FCI,R54C20A.FCO,u_motor_control/u2_motor_drive/SLICE_947:ROUTE, 0.000,R54C20A.FCO,R54C20B.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]:FCITOFCO_DEL, 0.062,R54C20B.FCI,R54C20B.FCO,u_motor_control/u2_motor_drive/SLICE_948:ROUTE, 0.000,R54C20B.FCO,R54C20C.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]:FCITOFCO_DEL, 0.062,R54C20C.FCI,R54C20C.FCO,u_motor_control/u2_motor_drive/SLICE_949:ROUTE, 0.000,R54C20C.FCO,R54C20D.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]:FCITOFCO_DEL, 0.062,R54C20D.FCI,R54C20D.FCO,u_motor_control/u2_motor_drive/SLICE_950:ROUTE, 0.000,R54C20D.FCO,R54C21A.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]:FCITOFCO_DEL, 0.062,R54C21A.FCI,R54C21A.FCO,u_motor_control/u2_motor_drive/SLICE_951:ROUTE, 0.000,R54C21A.FCO,R54C21B.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[24]:FCITOF1_DEL, 0.409,R54C21B.FCI,R54C21B.F1,u_motor_control/u2_motor_drive/SLICE_952:ROUTE, 0.000,R54C21B.F1,R54C21B.DI1,u_motor_control/u2_motor_drive/r_fg_frequency_s[26]">Data path</A> u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555 to u_motor_control/u2_motor_drive/SLICE_952:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R39C27C.CLK to     R39C27C.Q0 <A href="#@comp:u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555">u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555</A> (from <A href="#@net:w_pll_100m">w_pll_100m</A>)
ROUTE        10     3.682<A href="#@net:reveal_ist_59:R39C27C.Q0:R54C21D.D1:3.682">     R39C27C.Q0 to R54C21D.D1    </A> <A href="#@net:reveal_ist_59">reveal_ist_59</A>
CTOF_DEL    ---     0.206     R54C21D.D1 to     R54C21D.F1 <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_11954">u_motor_control/u2_motor_drive/SLICE_11954</A>
ROUTE        11     0.518<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1:R54C21D.F1:R54C21D.A0:0.518">     R54C21D.F1 to R54C21D.A0    </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1">u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1</A>
CTOF_DEL    ---     0.206     R54C21D.A0 to     R54C21D.F0 <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_11954">u_motor_control/u2_motor_drive/SLICE_11954</A>
ROUTE        29     0.988<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency:R54C21D.F0:R54C18A.A0:0.988">     R54C21D.F0 to R54C18A.A0    </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency">u_motor_control/u2_motor_drive/r_fg_frequency</A>
C0TOFCO_DE  ---     0.398     R54C18A.A0 to    R54C18A.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_939">u_motor_control/u2_motor_drive/SLICE_939</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[0]:R54C18A.FCO:R54C18B.FCI:0.000">    R54C18A.FCO to R54C18B.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[0]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[0]</A>
FCITOFCO_D  ---     0.062    R54C18B.FCI to    R54C18B.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_940">u_motor_control/u2_motor_drive/SLICE_940</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]:R54C18B.FCO:R54C18C.FCI:0.000">    R54C18B.FCO to R54C18C.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]</A>
FCITOFCO_D  ---     0.062    R54C18C.FCI to    R54C18C.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_941">u_motor_control/u2_motor_drive/SLICE_941</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]:R54C18C.FCO:R54C18D.FCI:0.000">    R54C18C.FCO to R54C18D.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]</A>
FCITOFCO_D  ---     0.062    R54C18D.FCI to    R54C18D.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_942">u_motor_control/u2_motor_drive/SLICE_942</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]:R54C18D.FCO:R54C19A.FCI:0.000">    R54C18D.FCO to R54C19A.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]</A>
FCITOFCO_D  ---     0.062    R54C19A.FCI to    R54C19A.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_943">u_motor_control/u2_motor_drive/SLICE_943</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]:R54C19A.FCO:R54C19B.FCI:0.000">    R54C19A.FCO to R54C19B.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]</A>
FCITOFCO_D  ---     0.062    R54C19B.FCI to    R54C19B.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_944">u_motor_control/u2_motor_drive/SLICE_944</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]:R54C19B.FCO:R54C19C.FCI:0.000">    R54C19B.FCO to R54C19C.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]</A>
FCITOFCO_D  ---     0.062    R54C19C.FCI to    R54C19C.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_945">u_motor_control/u2_motor_drive/SLICE_945</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]:R54C19C.FCO:R54C19D.FCI:0.000">    R54C19C.FCO to R54C19D.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]</A>
FCITOFCO_D  ---     0.062    R54C19D.FCI to    R54C19D.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_946">u_motor_control/u2_motor_drive/SLICE_946</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]:R54C19D.FCO:R54C20A.FCI:0.000">    R54C19D.FCO to R54C20A.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]</A>
FCITOFCO_D  ---     0.062    R54C20A.FCI to    R54C20A.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_947">u_motor_control/u2_motor_drive/SLICE_947</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]:R54C20A.FCO:R54C20B.FCI:0.000">    R54C20A.FCO to R54C20B.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]</A>
FCITOFCO_D  ---     0.062    R54C20B.FCI to    R54C20B.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_948">u_motor_control/u2_motor_drive/SLICE_948</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]:R54C20B.FCO:R54C20C.FCI:0.000">    R54C20B.FCO to R54C20C.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]</A>
FCITOFCO_D  ---     0.062    R54C20C.FCI to    R54C20C.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_949">u_motor_control/u2_motor_drive/SLICE_949</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]:R54C20C.FCO:R54C20D.FCI:0.000">    R54C20C.FCO to R54C20D.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]</A>
FCITOFCO_D  ---     0.062    R54C20D.FCI to    R54C20D.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_950">u_motor_control/u2_motor_drive/SLICE_950</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]:R54C20D.FCO:R54C21A.FCI:0.000">    R54C20D.FCO to R54C21A.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]</A>
FCITOFCO_D  ---     0.062    R54C21A.FCI to    R54C21A.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_951">u_motor_control/u2_motor_drive/SLICE_951</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[24]:R54C21A.FCO:R54C21B.FCI:0.000">    R54C21A.FCO to R54C21B.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[24]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[24]</A>
FCITOF1_DE  ---     0.409    R54C21B.FCI to     R54C21B.F1 <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_952">u_motor_control/u2_motor_drive/SLICE_952</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_s[26]:R54C21B.F1:R54C21B.DI1:0.000">     R54C21B.F1 to R54C21B.DI1   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_s[26]">u_motor_control/u2_motor_drive/r_fg_frequency_s[26]</A> (to <A href="#@net:w_pll_50m">w_pll_50m</A>)
                  --------
                    7.608   (31.8% logic, 68.2% route), 17 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:PADI_DEL, 1.066,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 2.484,A7.PADDI,PLL_TR0.CLKI,i_clk_50m_c:CLKI2OS_DEL, 0.000,PLL_TR0.CLKI,PLL_TR0.CLKOS,u_pll/PLLInst_0:ROUTE, 2.262,PLL_TR0.CLKOS,R39C27C.CLK,w_pll_100m">Source Clock Path</A> i_clk_50m to u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     2.484<A href="#@net:i_clk_50m_c:A7.PADDI:PLL_TR0.CLKI:2.484">       A7.PADDI to PLL_TR0.CLKI  </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       999     2.262<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:R39C27C.CLK:2.262">  PLL_TR0.CLKOS to R39C27C.CLK   </A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     2.350<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:PLL_TR0.CLKFB:2.350">  PLL_TR0.CLKOP to PLL_TR0.CLKFB </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:PADI_DEL, 1.066,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 2.484,A7.PADDI,PLL_TR0.CLKI,i_clk_50m_c:CLKI2OP_DEL, 0.000,PLL_TR0.CLKI,PLL_TR0.CLKOP,u_pll/PLLInst_0:ROUTE, 2.262,PLL_TR0.CLKOP,R54C21B.CLK,w_pll_50m">Destination Clock Path</A> i_clk_50m to u_motor_control/u2_motor_drive/SLICE_952:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     2.484<A href="#@net:i_clk_50m_c:A7.PADDI:PLL_TR0.CLKI:2.484">       A7.PADDI to PLL_TR0.CLKI  </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
CLKI2OP_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     2.262<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:R54C21B.CLK:2.262">  PLL_TR0.CLKOP to R54C21B.CLK   </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     2.350<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:PLL_TR0.CLKFB:2.350">  PLL_TR0.CLKOP to PLL_TR0.CLKFB </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.628ns (weighted slack = 5.256ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555">u_eth_top/u_udpcom_control/u_parameter_init/r_config_mode[1]</A>  (from <A href="#@net:w_pll_100m">w_pll_100m</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_952">u_motor_control/u2_motor_drive/r_fg_frequency[26]</A>  (to <A href="#@net:w_pll_50m">w_pll_50m</A> +)

   Delay:               7.608ns  (31.8% logic, 68.2% route), 17 logic levels.

 Constraint Details:

      7.608ns physical path delay u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555 to u_motor_control/u2_motor_drive/SLICE_952 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.236ns DIN_SET requirement (totaling 10.236ns) by 2.628ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:REG_DEL, 0.457,R39C27C.CLK,R39C27C.Q0,u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555:ROUTE, 3.682,R39C27C.Q0,R54C21D.D1,reveal_ist_59:CTOF_DEL, 0.206,R54C21D.D1,R54C21D.F1,u_motor_control/u2_motor_drive/SLICE_11954:ROUTE, 0.518,R54C21D.F1,R54C21D.A0,u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1:CTOF_DEL, 0.206,R54C21D.A0,R54C21D.F0,u_motor_control/u2_motor_drive/SLICE_11954:ROUTE, 0.988,R54C21D.F0,R54C18A.A1,u_motor_control/u2_motor_drive/r_fg_frequency:C1TOFCO_DEL, 0.398,R54C18A.A1,R54C18A.FCO,u_motor_control/u2_motor_drive/SLICE_939:ROUTE, 0.000,R54C18A.FCO,R54C18B.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[0]:FCITOFCO_DEL, 0.062,R54C18B.FCI,R54C18B.FCO,u_motor_control/u2_motor_drive/SLICE_940:ROUTE, 0.000,R54C18B.FCO,R54C18C.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]:FCITOFCO_DEL, 0.062,R54C18C.FCI,R54C18C.FCO,u_motor_control/u2_motor_drive/SLICE_941:ROUTE, 0.000,R54C18C.FCO,R54C18D.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]:FCITOFCO_DEL, 0.062,R54C18D.FCI,R54C18D.FCO,u_motor_control/u2_motor_drive/SLICE_942:ROUTE, 0.000,R54C18D.FCO,R54C19A.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]:FCITOFCO_DEL, 0.062,R54C19A.FCI,R54C19A.FCO,u_motor_control/u2_motor_drive/SLICE_943:ROUTE, 0.000,R54C19A.FCO,R54C19B.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]:FCITOFCO_DEL, 0.062,R54C19B.FCI,R54C19B.FCO,u_motor_control/u2_motor_drive/SLICE_944:ROUTE, 0.000,R54C19B.FCO,R54C19C.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]:FCITOFCO_DEL, 0.062,R54C19C.FCI,R54C19C.FCO,u_motor_control/u2_motor_drive/SLICE_945:ROUTE, 0.000,R54C19C.FCO,R54C19D.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]:FCITOFCO_DEL, 0.062,R54C19D.FCI,R54C19D.FCO,u_motor_control/u2_motor_drive/SLICE_946:ROUTE, 0.000,R54C19D.FCO,R54C20A.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]:FCITOFCO_DEL, 0.062,R54C20A.FCI,R54C20A.FCO,u_motor_control/u2_motor_drive/SLICE_947:ROUTE, 0.000,R54C20A.FCO,R54C20B.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]:FCITOFCO_DEL, 0.062,R54C20B.FCI,R54C20B.FCO,u_motor_control/u2_motor_drive/SLICE_948:ROUTE, 0.000,R54C20B.FCO,R54C20C.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]:FCITOFCO_DEL, 0.062,R54C20C.FCI,R54C20C.FCO,u_motor_control/u2_motor_drive/SLICE_949:ROUTE, 0.000,R54C20C.FCO,R54C20D.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]:FCITOFCO_DEL, 0.062,R54C20D.FCI,R54C20D.FCO,u_motor_control/u2_motor_drive/SLICE_950:ROUTE, 0.000,R54C20D.FCO,R54C21A.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]:FCITOFCO_DEL, 0.062,R54C21A.FCI,R54C21A.FCO,u_motor_control/u2_motor_drive/SLICE_951:ROUTE, 0.000,R54C21A.FCO,R54C21B.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[24]:FCITOF1_DEL, 0.409,R54C21B.FCI,R54C21B.F1,u_motor_control/u2_motor_drive/SLICE_952:ROUTE, 0.000,R54C21B.F1,R54C21B.DI1,u_motor_control/u2_motor_drive/r_fg_frequency_s[26]">Data path</A> u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555 to u_motor_control/u2_motor_drive/SLICE_952:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R39C27C.CLK to     R39C27C.Q0 <A href="#@comp:u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555">u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555</A> (from <A href="#@net:w_pll_100m">w_pll_100m</A>)
ROUTE        10     3.682<A href="#@net:reveal_ist_59:R39C27C.Q0:R54C21D.D1:3.682">     R39C27C.Q0 to R54C21D.D1    </A> <A href="#@net:reveal_ist_59">reveal_ist_59</A>
CTOF_DEL    ---     0.206     R54C21D.D1 to     R54C21D.F1 <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_11954">u_motor_control/u2_motor_drive/SLICE_11954</A>
ROUTE        11     0.518<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1:R54C21D.F1:R54C21D.A0:0.518">     R54C21D.F1 to R54C21D.A0    </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1">u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1</A>
CTOF_DEL    ---     0.206     R54C21D.A0 to     R54C21D.F0 <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_11954">u_motor_control/u2_motor_drive/SLICE_11954</A>
ROUTE        29     0.988<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency:R54C21D.F0:R54C18A.A1:0.988">     R54C21D.F0 to R54C18A.A1    </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency">u_motor_control/u2_motor_drive/r_fg_frequency</A>
C1TOFCO_DE  ---     0.398     R54C18A.A1 to    R54C18A.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_939">u_motor_control/u2_motor_drive/SLICE_939</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[0]:R54C18A.FCO:R54C18B.FCI:0.000">    R54C18A.FCO to R54C18B.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[0]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[0]</A>
FCITOFCO_D  ---     0.062    R54C18B.FCI to    R54C18B.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_940">u_motor_control/u2_motor_drive/SLICE_940</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]:R54C18B.FCO:R54C18C.FCI:0.000">    R54C18B.FCO to R54C18C.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]</A>
FCITOFCO_D  ---     0.062    R54C18C.FCI to    R54C18C.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_941">u_motor_control/u2_motor_drive/SLICE_941</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]:R54C18C.FCO:R54C18D.FCI:0.000">    R54C18C.FCO to R54C18D.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]</A>
FCITOFCO_D  ---     0.062    R54C18D.FCI to    R54C18D.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_942">u_motor_control/u2_motor_drive/SLICE_942</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]:R54C18D.FCO:R54C19A.FCI:0.000">    R54C18D.FCO to R54C19A.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]</A>
FCITOFCO_D  ---     0.062    R54C19A.FCI to    R54C19A.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_943">u_motor_control/u2_motor_drive/SLICE_943</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]:R54C19A.FCO:R54C19B.FCI:0.000">    R54C19A.FCO to R54C19B.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]</A>
FCITOFCO_D  ---     0.062    R54C19B.FCI to    R54C19B.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_944">u_motor_control/u2_motor_drive/SLICE_944</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]:R54C19B.FCO:R54C19C.FCI:0.000">    R54C19B.FCO to R54C19C.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]</A>
FCITOFCO_D  ---     0.062    R54C19C.FCI to    R54C19C.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_945">u_motor_control/u2_motor_drive/SLICE_945</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]:R54C19C.FCO:R54C19D.FCI:0.000">    R54C19C.FCO to R54C19D.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]</A>
FCITOFCO_D  ---     0.062    R54C19D.FCI to    R54C19D.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_946">u_motor_control/u2_motor_drive/SLICE_946</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]:R54C19D.FCO:R54C20A.FCI:0.000">    R54C19D.FCO to R54C20A.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]</A>
FCITOFCO_D  ---     0.062    R54C20A.FCI to    R54C20A.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_947">u_motor_control/u2_motor_drive/SLICE_947</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]:R54C20A.FCO:R54C20B.FCI:0.000">    R54C20A.FCO to R54C20B.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]</A>
FCITOFCO_D  ---     0.062    R54C20B.FCI to    R54C20B.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_948">u_motor_control/u2_motor_drive/SLICE_948</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]:R54C20B.FCO:R54C20C.FCI:0.000">    R54C20B.FCO to R54C20C.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]</A>
FCITOFCO_D  ---     0.062    R54C20C.FCI to    R54C20C.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_949">u_motor_control/u2_motor_drive/SLICE_949</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]:R54C20C.FCO:R54C20D.FCI:0.000">    R54C20C.FCO to R54C20D.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]</A>
FCITOFCO_D  ---     0.062    R54C20D.FCI to    R54C20D.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_950">u_motor_control/u2_motor_drive/SLICE_950</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]:R54C20D.FCO:R54C21A.FCI:0.000">    R54C20D.FCO to R54C21A.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]</A>
FCITOFCO_D  ---     0.062    R54C21A.FCI to    R54C21A.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_951">u_motor_control/u2_motor_drive/SLICE_951</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[24]:R54C21A.FCO:R54C21B.FCI:0.000">    R54C21A.FCO to R54C21B.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[24]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[24]</A>
FCITOF1_DE  ---     0.409    R54C21B.FCI to     R54C21B.F1 <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_952">u_motor_control/u2_motor_drive/SLICE_952</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_s[26]:R54C21B.F1:R54C21B.DI1:0.000">     R54C21B.F1 to R54C21B.DI1   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_s[26]">u_motor_control/u2_motor_drive/r_fg_frequency_s[26]</A> (to <A href="#@net:w_pll_50m">w_pll_50m</A>)
                  --------
                    7.608   (31.8% logic, 68.2% route), 17 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:PADI_DEL, 1.066,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 2.484,A7.PADDI,PLL_TR0.CLKI,i_clk_50m_c:CLKI2OS_DEL, 0.000,PLL_TR0.CLKI,PLL_TR0.CLKOS,u_pll/PLLInst_0:ROUTE, 2.262,PLL_TR0.CLKOS,R39C27C.CLK,w_pll_100m">Source Clock Path</A> i_clk_50m to u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     2.484<A href="#@net:i_clk_50m_c:A7.PADDI:PLL_TR0.CLKI:2.484">       A7.PADDI to PLL_TR0.CLKI  </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       999     2.262<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:R39C27C.CLK:2.262">  PLL_TR0.CLKOS to R39C27C.CLK   </A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     2.350<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:PLL_TR0.CLKFB:2.350">  PLL_TR0.CLKOP to PLL_TR0.CLKFB </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:PADI_DEL, 1.066,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 2.484,A7.PADDI,PLL_TR0.CLKI,i_clk_50m_c:CLKI2OP_DEL, 0.000,PLL_TR0.CLKI,PLL_TR0.CLKOP,u_pll/PLLInst_0:ROUTE, 2.262,PLL_TR0.CLKOP,R54C21B.CLK,w_pll_50m">Destination Clock Path</A> i_clk_50m to u_motor_control/u2_motor_drive/SLICE_952:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     2.484<A href="#@net:i_clk_50m_c:A7.PADDI:PLL_TR0.CLKI:2.484">       A7.PADDI to PLL_TR0.CLKI  </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
CLKI2OP_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     2.262<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:R54C21B.CLK:2.262">  PLL_TR0.CLKOP to R54C21B.CLK   </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     2.350<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:PLL_TR0.CLKFB:2.350">  PLL_TR0.CLKOP to PLL_TR0.CLKFB </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.651ns (weighted slack = 5.302ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555">u_eth_top/u_udpcom_control/u_parameter_init/r_config_mode[1]</A>  (from <A href="#@net:w_pll_100m">w_pll_100m</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_952">u_motor_control/u2_motor_drive/r_fg_frequency[25]</A>  (to <A href="#@net:w_pll_50m">w_pll_50m</A> +)

   Delay:               7.582ns  (31.6% logic, 68.4% route), 17 logic levels.

 Constraint Details:

      7.582ns physical path delay u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555 to u_motor_control/u2_motor_drive/SLICE_952 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 2.651ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:REG_DEL, 0.457,R39C27C.CLK,R39C27C.Q0,u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555:ROUTE, 3.682,R39C27C.Q0,R54C21D.D1,reveal_ist_59:CTOF_DEL, 0.206,R54C21D.D1,R54C21D.F1,u_motor_control/u2_motor_drive/SLICE_11954:ROUTE, 0.518,R54C21D.F1,R54C21D.A0,u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1:CTOF_DEL, 0.206,R54C21D.A0,R54C21D.F0,u_motor_control/u2_motor_drive/SLICE_11954:ROUTE, 0.988,R54C21D.F0,R54C18A.A0,u_motor_control/u2_motor_drive/r_fg_frequency:C0TOFCO_DEL, 0.398,R54C18A.A0,R54C18A.FCO,u_motor_control/u2_motor_drive/SLICE_939:ROUTE, 0.000,R54C18A.FCO,R54C18B.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[0]:FCITOFCO_DEL, 0.062,R54C18B.FCI,R54C18B.FCO,u_motor_control/u2_motor_drive/SLICE_940:ROUTE, 0.000,R54C18B.FCO,R54C18C.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]:FCITOFCO_DEL, 0.062,R54C18C.FCI,R54C18C.FCO,u_motor_control/u2_motor_drive/SLICE_941:ROUTE, 0.000,R54C18C.FCO,R54C18D.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]:FCITOFCO_DEL, 0.062,R54C18D.FCI,R54C18D.FCO,u_motor_control/u2_motor_drive/SLICE_942:ROUTE, 0.000,R54C18D.FCO,R54C19A.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]:FCITOFCO_DEL, 0.062,R54C19A.FCI,R54C19A.FCO,u_motor_control/u2_motor_drive/SLICE_943:ROUTE, 0.000,R54C19A.FCO,R54C19B.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]:FCITOFCO_DEL, 0.062,R54C19B.FCI,R54C19B.FCO,u_motor_control/u2_motor_drive/SLICE_944:ROUTE, 0.000,R54C19B.FCO,R54C19C.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]:FCITOFCO_DEL, 0.062,R54C19C.FCI,R54C19C.FCO,u_motor_control/u2_motor_drive/SLICE_945:ROUTE, 0.000,R54C19C.FCO,R54C19D.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]:FCITOFCO_DEL, 0.062,R54C19D.FCI,R54C19D.FCO,u_motor_control/u2_motor_drive/SLICE_946:ROUTE, 0.000,R54C19D.FCO,R54C20A.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]:FCITOFCO_DEL, 0.062,R54C20A.FCI,R54C20A.FCO,u_motor_control/u2_motor_drive/SLICE_947:ROUTE, 0.000,R54C20A.FCO,R54C20B.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]:FCITOFCO_DEL, 0.062,R54C20B.FCI,R54C20B.FCO,u_motor_control/u2_motor_drive/SLICE_948:ROUTE, 0.000,R54C20B.FCO,R54C20C.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]:FCITOFCO_DEL, 0.062,R54C20C.FCI,R54C20C.FCO,u_motor_control/u2_motor_drive/SLICE_949:ROUTE, 0.000,R54C20C.FCO,R54C20D.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]:FCITOFCO_DEL, 0.062,R54C20D.FCI,R54C20D.FCO,u_motor_control/u2_motor_drive/SLICE_950:ROUTE, 0.000,R54C20D.FCO,R54C21A.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]:FCITOFCO_DEL, 0.062,R54C21A.FCI,R54C21A.FCO,u_motor_control/u2_motor_drive/SLICE_951:ROUTE, 0.000,R54C21A.FCO,R54C21B.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[24]:FCITOF0_DEL, 0.383,R54C21B.FCI,R54C21B.F0,u_motor_control/u2_motor_drive/SLICE_952:ROUTE, 0.000,R54C21B.F0,R54C21B.DI0,u_motor_control/u2_motor_drive/r_fg_frequency_s[25]">Data path</A> u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555 to u_motor_control/u2_motor_drive/SLICE_952:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R39C27C.CLK to     R39C27C.Q0 <A href="#@comp:u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555">u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555</A> (from <A href="#@net:w_pll_100m">w_pll_100m</A>)
ROUTE        10     3.682<A href="#@net:reveal_ist_59:R39C27C.Q0:R54C21D.D1:3.682">     R39C27C.Q0 to R54C21D.D1    </A> <A href="#@net:reveal_ist_59">reveal_ist_59</A>
CTOF_DEL    ---     0.206     R54C21D.D1 to     R54C21D.F1 <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_11954">u_motor_control/u2_motor_drive/SLICE_11954</A>
ROUTE        11     0.518<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1:R54C21D.F1:R54C21D.A0:0.518">     R54C21D.F1 to R54C21D.A0    </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1">u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1</A>
CTOF_DEL    ---     0.206     R54C21D.A0 to     R54C21D.F0 <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_11954">u_motor_control/u2_motor_drive/SLICE_11954</A>
ROUTE        29     0.988<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency:R54C21D.F0:R54C18A.A0:0.988">     R54C21D.F0 to R54C18A.A0    </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency">u_motor_control/u2_motor_drive/r_fg_frequency</A>
C0TOFCO_DE  ---     0.398     R54C18A.A0 to    R54C18A.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_939">u_motor_control/u2_motor_drive/SLICE_939</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[0]:R54C18A.FCO:R54C18B.FCI:0.000">    R54C18A.FCO to R54C18B.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[0]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[0]</A>
FCITOFCO_D  ---     0.062    R54C18B.FCI to    R54C18B.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_940">u_motor_control/u2_motor_drive/SLICE_940</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]:R54C18B.FCO:R54C18C.FCI:0.000">    R54C18B.FCO to R54C18C.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]</A>
FCITOFCO_D  ---     0.062    R54C18C.FCI to    R54C18C.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_941">u_motor_control/u2_motor_drive/SLICE_941</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]:R54C18C.FCO:R54C18D.FCI:0.000">    R54C18C.FCO to R54C18D.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]</A>
FCITOFCO_D  ---     0.062    R54C18D.FCI to    R54C18D.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_942">u_motor_control/u2_motor_drive/SLICE_942</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]:R54C18D.FCO:R54C19A.FCI:0.000">    R54C18D.FCO to R54C19A.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]</A>
FCITOFCO_D  ---     0.062    R54C19A.FCI to    R54C19A.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_943">u_motor_control/u2_motor_drive/SLICE_943</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]:R54C19A.FCO:R54C19B.FCI:0.000">    R54C19A.FCO to R54C19B.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]</A>
FCITOFCO_D  ---     0.062    R54C19B.FCI to    R54C19B.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_944">u_motor_control/u2_motor_drive/SLICE_944</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]:R54C19B.FCO:R54C19C.FCI:0.000">    R54C19B.FCO to R54C19C.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]</A>
FCITOFCO_D  ---     0.062    R54C19C.FCI to    R54C19C.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_945">u_motor_control/u2_motor_drive/SLICE_945</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]:R54C19C.FCO:R54C19D.FCI:0.000">    R54C19C.FCO to R54C19D.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]</A>
FCITOFCO_D  ---     0.062    R54C19D.FCI to    R54C19D.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_946">u_motor_control/u2_motor_drive/SLICE_946</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]:R54C19D.FCO:R54C20A.FCI:0.000">    R54C19D.FCO to R54C20A.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]</A>
FCITOFCO_D  ---     0.062    R54C20A.FCI to    R54C20A.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_947">u_motor_control/u2_motor_drive/SLICE_947</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]:R54C20A.FCO:R54C20B.FCI:0.000">    R54C20A.FCO to R54C20B.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]</A>
FCITOFCO_D  ---     0.062    R54C20B.FCI to    R54C20B.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_948">u_motor_control/u2_motor_drive/SLICE_948</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]:R54C20B.FCO:R54C20C.FCI:0.000">    R54C20B.FCO to R54C20C.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]</A>
FCITOFCO_D  ---     0.062    R54C20C.FCI to    R54C20C.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_949">u_motor_control/u2_motor_drive/SLICE_949</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]:R54C20C.FCO:R54C20D.FCI:0.000">    R54C20C.FCO to R54C20D.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]</A>
FCITOFCO_D  ---     0.062    R54C20D.FCI to    R54C20D.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_950">u_motor_control/u2_motor_drive/SLICE_950</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]:R54C20D.FCO:R54C21A.FCI:0.000">    R54C20D.FCO to R54C21A.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]</A>
FCITOFCO_D  ---     0.062    R54C21A.FCI to    R54C21A.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_951">u_motor_control/u2_motor_drive/SLICE_951</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[24]:R54C21A.FCO:R54C21B.FCI:0.000">    R54C21A.FCO to R54C21B.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[24]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[24]</A>
FCITOF0_DE  ---     0.383    R54C21B.FCI to     R54C21B.F0 <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_952">u_motor_control/u2_motor_drive/SLICE_952</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_s[25]:R54C21B.F0:R54C21B.DI0:0.000">     R54C21B.F0 to R54C21B.DI0   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_s[25]">u_motor_control/u2_motor_drive/r_fg_frequency_s[25]</A> (to <A href="#@net:w_pll_50m">w_pll_50m</A>)
                  --------
                    7.582   (31.6% logic, 68.4% route), 17 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:PADI_DEL, 1.066,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 2.484,A7.PADDI,PLL_TR0.CLKI,i_clk_50m_c:CLKI2OS_DEL, 0.000,PLL_TR0.CLKI,PLL_TR0.CLKOS,u_pll/PLLInst_0:ROUTE, 2.262,PLL_TR0.CLKOS,R39C27C.CLK,w_pll_100m">Source Clock Path</A> i_clk_50m to u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     2.484<A href="#@net:i_clk_50m_c:A7.PADDI:PLL_TR0.CLKI:2.484">       A7.PADDI to PLL_TR0.CLKI  </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       999     2.262<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:R39C27C.CLK:2.262">  PLL_TR0.CLKOS to R39C27C.CLK   </A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     2.350<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:PLL_TR0.CLKFB:2.350">  PLL_TR0.CLKOP to PLL_TR0.CLKFB </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:PADI_DEL, 1.066,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 2.484,A7.PADDI,PLL_TR0.CLKI,i_clk_50m_c:CLKI2OP_DEL, 0.000,PLL_TR0.CLKI,PLL_TR0.CLKOP,u_pll/PLLInst_0:ROUTE, 2.262,PLL_TR0.CLKOP,R54C21B.CLK,w_pll_50m">Destination Clock Path</A> i_clk_50m to u_motor_control/u2_motor_drive/SLICE_952:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     2.484<A href="#@net:i_clk_50m_c:A7.PADDI:PLL_TR0.CLKI:2.484">       A7.PADDI to PLL_TR0.CLKI  </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
CLKI2OP_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     2.262<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:R54C21B.CLK:2.262">  PLL_TR0.CLKOP to R54C21B.CLK   </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     2.350<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:PLL_TR0.CLKFB:2.350">  PLL_TR0.CLKOP to PLL_TR0.CLKFB </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.651ns (weighted slack = 5.302ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555">u_eth_top/u_udpcom_control/u_parameter_init/r_config_mode[1]</A>  (from <A href="#@net:w_pll_100m">w_pll_100m</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_953">u_motor_control/u2_motor_drive/r_fg_frequency[27]</A>  (to <A href="#@net:w_pll_50m">w_pll_50m</A> +)

   Delay:               7.582ns  (31.6% logic, 68.4% route), 17 logic levels.

 Constraint Details:

      7.582ns physical path delay u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555 to u_motor_control/u2_motor_drive/SLICE_953 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 2.651ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:REG_DEL, 0.457,R39C27C.CLK,R39C27C.Q0,u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555:ROUTE, 3.682,R39C27C.Q0,R54C21D.D1,reveal_ist_59:CTOF_DEL, 0.206,R54C21D.D1,R54C21D.F1,u_motor_control/u2_motor_drive/SLICE_11954:ROUTE, 0.518,R54C21D.F1,R54C21D.A0,u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1:CTOF_DEL, 0.206,R54C21D.A0,R54C21D.F0,u_motor_control/u2_motor_drive/SLICE_11954:ROUTE, 0.988,R54C21D.F0,R54C18B.A1,u_motor_control/u2_motor_drive/r_fg_frequency:C1TOFCO_DEL, 0.398,R54C18B.A1,R54C18B.FCO,u_motor_control/u2_motor_drive/SLICE_940:ROUTE, 0.000,R54C18B.FCO,R54C18C.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]:FCITOFCO_DEL, 0.062,R54C18C.FCI,R54C18C.FCO,u_motor_control/u2_motor_drive/SLICE_941:ROUTE, 0.000,R54C18C.FCO,R54C18D.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]:FCITOFCO_DEL, 0.062,R54C18D.FCI,R54C18D.FCO,u_motor_control/u2_motor_drive/SLICE_942:ROUTE, 0.000,R54C18D.FCO,R54C19A.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]:FCITOFCO_DEL, 0.062,R54C19A.FCI,R54C19A.FCO,u_motor_control/u2_motor_drive/SLICE_943:ROUTE, 0.000,R54C19A.FCO,R54C19B.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]:FCITOFCO_DEL, 0.062,R54C19B.FCI,R54C19B.FCO,u_motor_control/u2_motor_drive/SLICE_944:ROUTE, 0.000,R54C19B.FCO,R54C19C.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]:FCITOFCO_DEL, 0.062,R54C19C.FCI,R54C19C.FCO,u_motor_control/u2_motor_drive/SLICE_945:ROUTE, 0.000,R54C19C.FCO,R54C19D.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]:FCITOFCO_DEL, 0.062,R54C19D.FCI,R54C19D.FCO,u_motor_control/u2_motor_drive/SLICE_946:ROUTE, 0.000,R54C19D.FCO,R54C20A.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]:FCITOFCO_DEL, 0.062,R54C20A.FCI,R54C20A.FCO,u_motor_control/u2_motor_drive/SLICE_947:ROUTE, 0.000,R54C20A.FCO,R54C20B.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]:FCITOFCO_DEL, 0.062,R54C20B.FCI,R54C20B.FCO,u_motor_control/u2_motor_drive/SLICE_948:ROUTE, 0.000,R54C20B.FCO,R54C20C.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]:FCITOFCO_DEL, 0.062,R54C20C.FCI,R54C20C.FCO,u_motor_control/u2_motor_drive/SLICE_949:ROUTE, 0.000,R54C20C.FCO,R54C20D.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]:FCITOFCO_DEL, 0.062,R54C20D.FCI,R54C20D.FCO,u_motor_control/u2_motor_drive/SLICE_950:ROUTE, 0.000,R54C20D.FCO,R54C21A.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]:FCITOFCO_DEL, 0.062,R54C21A.FCI,R54C21A.FCO,u_motor_control/u2_motor_drive/SLICE_951:ROUTE, 0.000,R54C21A.FCO,R54C21B.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[24]:FCITOFCO_DEL, 0.062,R54C21B.FCI,R54C21B.FCO,u_motor_control/u2_motor_drive/SLICE_952:ROUTE, 0.000,R54C21B.FCO,R54C21C.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[26]:FCITOF0_DEL, 0.383,R54C21C.FCI,R54C21C.F0,u_motor_control/u2_motor_drive/SLICE_953:ROUTE, 0.000,R54C21C.F0,R54C21C.DI0,u_motor_control/u2_motor_drive/r_fg_frequency_s[27]">Data path</A> u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555 to u_motor_control/u2_motor_drive/SLICE_953:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R39C27C.CLK to     R39C27C.Q0 <A href="#@comp:u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555">u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555</A> (from <A href="#@net:w_pll_100m">w_pll_100m</A>)
ROUTE        10     3.682<A href="#@net:reveal_ist_59:R39C27C.Q0:R54C21D.D1:3.682">     R39C27C.Q0 to R54C21D.D1    </A> <A href="#@net:reveal_ist_59">reveal_ist_59</A>
CTOF_DEL    ---     0.206     R54C21D.D1 to     R54C21D.F1 <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_11954">u_motor_control/u2_motor_drive/SLICE_11954</A>
ROUTE        11     0.518<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1:R54C21D.F1:R54C21D.A0:0.518">     R54C21D.F1 to R54C21D.A0    </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1">u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1</A>
CTOF_DEL    ---     0.206     R54C21D.A0 to     R54C21D.F0 <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_11954">u_motor_control/u2_motor_drive/SLICE_11954</A>
ROUTE        29     0.988<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency:R54C21D.F0:R54C18B.A1:0.988">     R54C21D.F0 to R54C18B.A1    </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency">u_motor_control/u2_motor_drive/r_fg_frequency</A>
C1TOFCO_DE  ---     0.398     R54C18B.A1 to    R54C18B.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_940">u_motor_control/u2_motor_drive/SLICE_940</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]:R54C18B.FCO:R54C18C.FCI:0.000">    R54C18B.FCO to R54C18C.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]</A>
FCITOFCO_D  ---     0.062    R54C18C.FCI to    R54C18C.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_941">u_motor_control/u2_motor_drive/SLICE_941</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]:R54C18C.FCO:R54C18D.FCI:0.000">    R54C18C.FCO to R54C18D.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]</A>
FCITOFCO_D  ---     0.062    R54C18D.FCI to    R54C18D.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_942">u_motor_control/u2_motor_drive/SLICE_942</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]:R54C18D.FCO:R54C19A.FCI:0.000">    R54C18D.FCO to R54C19A.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]</A>
FCITOFCO_D  ---     0.062    R54C19A.FCI to    R54C19A.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_943">u_motor_control/u2_motor_drive/SLICE_943</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]:R54C19A.FCO:R54C19B.FCI:0.000">    R54C19A.FCO to R54C19B.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]</A>
FCITOFCO_D  ---     0.062    R54C19B.FCI to    R54C19B.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_944">u_motor_control/u2_motor_drive/SLICE_944</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]:R54C19B.FCO:R54C19C.FCI:0.000">    R54C19B.FCO to R54C19C.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]</A>
FCITOFCO_D  ---     0.062    R54C19C.FCI to    R54C19C.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_945">u_motor_control/u2_motor_drive/SLICE_945</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]:R54C19C.FCO:R54C19D.FCI:0.000">    R54C19C.FCO to R54C19D.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]</A>
FCITOFCO_D  ---     0.062    R54C19D.FCI to    R54C19D.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_946">u_motor_control/u2_motor_drive/SLICE_946</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]:R54C19D.FCO:R54C20A.FCI:0.000">    R54C19D.FCO to R54C20A.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]</A>
FCITOFCO_D  ---     0.062    R54C20A.FCI to    R54C20A.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_947">u_motor_control/u2_motor_drive/SLICE_947</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]:R54C20A.FCO:R54C20B.FCI:0.000">    R54C20A.FCO to R54C20B.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]</A>
FCITOFCO_D  ---     0.062    R54C20B.FCI to    R54C20B.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_948">u_motor_control/u2_motor_drive/SLICE_948</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]:R54C20B.FCO:R54C20C.FCI:0.000">    R54C20B.FCO to R54C20C.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]</A>
FCITOFCO_D  ---     0.062    R54C20C.FCI to    R54C20C.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_949">u_motor_control/u2_motor_drive/SLICE_949</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]:R54C20C.FCO:R54C20D.FCI:0.000">    R54C20C.FCO to R54C20D.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]</A>
FCITOFCO_D  ---     0.062    R54C20D.FCI to    R54C20D.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_950">u_motor_control/u2_motor_drive/SLICE_950</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]:R54C20D.FCO:R54C21A.FCI:0.000">    R54C20D.FCO to R54C21A.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]</A>
FCITOFCO_D  ---     0.062    R54C21A.FCI to    R54C21A.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_951">u_motor_control/u2_motor_drive/SLICE_951</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[24]:R54C21A.FCO:R54C21B.FCI:0.000">    R54C21A.FCO to R54C21B.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[24]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[24]</A>
FCITOFCO_D  ---     0.062    R54C21B.FCI to    R54C21B.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_952">u_motor_control/u2_motor_drive/SLICE_952</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[26]:R54C21B.FCO:R54C21C.FCI:0.000">    R54C21B.FCO to R54C21C.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[26]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[26]</A>
FCITOF0_DE  ---     0.383    R54C21C.FCI to     R54C21C.F0 <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_953">u_motor_control/u2_motor_drive/SLICE_953</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_s[27]:R54C21C.F0:R54C21C.DI0:0.000">     R54C21C.F0 to R54C21C.DI0   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_s[27]">u_motor_control/u2_motor_drive/r_fg_frequency_s[27]</A> (to <A href="#@net:w_pll_50m">w_pll_50m</A>)
                  --------
                    7.582   (31.6% logic, 68.4% route), 17 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:PADI_DEL, 1.066,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 2.484,A7.PADDI,PLL_TR0.CLKI,i_clk_50m_c:CLKI2OS_DEL, 0.000,PLL_TR0.CLKI,PLL_TR0.CLKOS,u_pll/PLLInst_0:ROUTE, 2.262,PLL_TR0.CLKOS,R39C27C.CLK,w_pll_100m">Source Clock Path</A> i_clk_50m to u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     2.484<A href="#@net:i_clk_50m_c:A7.PADDI:PLL_TR0.CLKI:2.484">       A7.PADDI to PLL_TR0.CLKI  </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       999     2.262<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:R39C27C.CLK:2.262">  PLL_TR0.CLKOS to R39C27C.CLK   </A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     2.350<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:PLL_TR0.CLKFB:2.350">  PLL_TR0.CLKOP to PLL_TR0.CLKFB </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:PADI_DEL, 1.066,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 2.484,A7.PADDI,PLL_TR0.CLKI,i_clk_50m_c:CLKI2OP_DEL, 0.000,PLL_TR0.CLKI,PLL_TR0.CLKOP,u_pll/PLLInst_0:ROUTE, 2.262,PLL_TR0.CLKOP,R54C21C.CLK,w_pll_50m">Destination Clock Path</A> i_clk_50m to u_motor_control/u2_motor_drive/SLICE_953:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     2.484<A href="#@net:i_clk_50m_c:A7.PADDI:PLL_TR0.CLKI:2.484">       A7.PADDI to PLL_TR0.CLKI  </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
CLKI2OP_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     2.262<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:R54C21C.CLK:2.262">  PLL_TR0.CLKOP to R54C21C.CLK   </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     2.350<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:PLL_TR0.CLKFB:2.350">  PLL_TR0.CLKOP to PLL_TR0.CLKFB </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.651ns (weighted slack = 5.302ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555">u_eth_top/u_udpcom_control/u_parameter_init/r_config_mode[1]</A>  (from <A href="#@net:w_pll_100m">w_pll_100m</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_953">u_motor_control/u2_motor_drive/r_fg_frequency[27]</A>  (to <A href="#@net:w_pll_50m">w_pll_50m</A> +)

   Delay:               7.582ns  (31.6% logic, 68.4% route), 17 logic levels.

 Constraint Details:

      7.582ns physical path delay u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555 to u_motor_control/u2_motor_drive/SLICE_953 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 2.651ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:REG_DEL, 0.457,R39C27C.CLK,R39C27C.Q0,u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555:ROUTE, 3.682,R39C27C.Q0,R54C21D.D1,reveal_ist_59:CTOF_DEL, 0.206,R54C21D.D1,R54C21D.F1,u_motor_control/u2_motor_drive/SLICE_11954:ROUTE, 0.518,R54C21D.F1,R54C21D.A0,u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1:CTOF_DEL, 0.206,R54C21D.A0,R54C21D.F0,u_motor_control/u2_motor_drive/SLICE_11954:ROUTE, 0.988,R54C21D.F0,R54C18B.A0,u_motor_control/u2_motor_drive/r_fg_frequency:C0TOFCO_DEL, 0.398,R54C18B.A0,R54C18B.FCO,u_motor_control/u2_motor_drive/SLICE_940:ROUTE, 0.000,R54C18B.FCO,R54C18C.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]:FCITOFCO_DEL, 0.062,R54C18C.FCI,R54C18C.FCO,u_motor_control/u2_motor_drive/SLICE_941:ROUTE, 0.000,R54C18C.FCO,R54C18D.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]:FCITOFCO_DEL, 0.062,R54C18D.FCI,R54C18D.FCO,u_motor_control/u2_motor_drive/SLICE_942:ROUTE, 0.000,R54C18D.FCO,R54C19A.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]:FCITOFCO_DEL, 0.062,R54C19A.FCI,R54C19A.FCO,u_motor_control/u2_motor_drive/SLICE_943:ROUTE, 0.000,R54C19A.FCO,R54C19B.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]:FCITOFCO_DEL, 0.062,R54C19B.FCI,R54C19B.FCO,u_motor_control/u2_motor_drive/SLICE_944:ROUTE, 0.000,R54C19B.FCO,R54C19C.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]:FCITOFCO_DEL, 0.062,R54C19C.FCI,R54C19C.FCO,u_motor_control/u2_motor_drive/SLICE_945:ROUTE, 0.000,R54C19C.FCO,R54C19D.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]:FCITOFCO_DEL, 0.062,R54C19D.FCI,R54C19D.FCO,u_motor_control/u2_motor_drive/SLICE_946:ROUTE, 0.000,R54C19D.FCO,R54C20A.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]:FCITOFCO_DEL, 0.062,R54C20A.FCI,R54C20A.FCO,u_motor_control/u2_motor_drive/SLICE_947:ROUTE, 0.000,R54C20A.FCO,R54C20B.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]:FCITOFCO_DEL, 0.062,R54C20B.FCI,R54C20B.FCO,u_motor_control/u2_motor_drive/SLICE_948:ROUTE, 0.000,R54C20B.FCO,R54C20C.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]:FCITOFCO_DEL, 0.062,R54C20C.FCI,R54C20C.FCO,u_motor_control/u2_motor_drive/SLICE_949:ROUTE, 0.000,R54C20C.FCO,R54C20D.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]:FCITOFCO_DEL, 0.062,R54C20D.FCI,R54C20D.FCO,u_motor_control/u2_motor_drive/SLICE_950:ROUTE, 0.000,R54C20D.FCO,R54C21A.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]:FCITOFCO_DEL, 0.062,R54C21A.FCI,R54C21A.FCO,u_motor_control/u2_motor_drive/SLICE_951:ROUTE, 0.000,R54C21A.FCO,R54C21B.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[24]:FCITOFCO_DEL, 0.062,R54C21B.FCI,R54C21B.FCO,u_motor_control/u2_motor_drive/SLICE_952:ROUTE, 0.000,R54C21B.FCO,R54C21C.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[26]:FCITOF0_DEL, 0.383,R54C21C.FCI,R54C21C.F0,u_motor_control/u2_motor_drive/SLICE_953:ROUTE, 0.000,R54C21C.F0,R54C21C.DI0,u_motor_control/u2_motor_drive/r_fg_frequency_s[27]">Data path</A> u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555 to u_motor_control/u2_motor_drive/SLICE_953:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R39C27C.CLK to     R39C27C.Q0 <A href="#@comp:u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555">u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555</A> (from <A href="#@net:w_pll_100m">w_pll_100m</A>)
ROUTE        10     3.682<A href="#@net:reveal_ist_59:R39C27C.Q0:R54C21D.D1:3.682">     R39C27C.Q0 to R54C21D.D1    </A> <A href="#@net:reveal_ist_59">reveal_ist_59</A>
CTOF_DEL    ---     0.206     R54C21D.D1 to     R54C21D.F1 <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_11954">u_motor_control/u2_motor_drive/SLICE_11954</A>
ROUTE        11     0.518<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1:R54C21D.F1:R54C21D.A0:0.518">     R54C21D.F1 to R54C21D.A0    </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1">u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1</A>
CTOF_DEL    ---     0.206     R54C21D.A0 to     R54C21D.F0 <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_11954">u_motor_control/u2_motor_drive/SLICE_11954</A>
ROUTE        29     0.988<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency:R54C21D.F0:R54C18B.A0:0.988">     R54C21D.F0 to R54C18B.A0    </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency">u_motor_control/u2_motor_drive/r_fg_frequency</A>
C0TOFCO_DE  ---     0.398     R54C18B.A0 to    R54C18B.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_940">u_motor_control/u2_motor_drive/SLICE_940</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]:R54C18B.FCO:R54C18C.FCI:0.000">    R54C18B.FCO to R54C18C.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]</A>
FCITOFCO_D  ---     0.062    R54C18C.FCI to    R54C18C.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_941">u_motor_control/u2_motor_drive/SLICE_941</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]:R54C18C.FCO:R54C18D.FCI:0.000">    R54C18C.FCO to R54C18D.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]</A>
FCITOFCO_D  ---     0.062    R54C18D.FCI to    R54C18D.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_942">u_motor_control/u2_motor_drive/SLICE_942</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]:R54C18D.FCO:R54C19A.FCI:0.000">    R54C18D.FCO to R54C19A.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]</A>
FCITOFCO_D  ---     0.062    R54C19A.FCI to    R54C19A.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_943">u_motor_control/u2_motor_drive/SLICE_943</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]:R54C19A.FCO:R54C19B.FCI:0.000">    R54C19A.FCO to R54C19B.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]</A>
FCITOFCO_D  ---     0.062    R54C19B.FCI to    R54C19B.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_944">u_motor_control/u2_motor_drive/SLICE_944</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]:R54C19B.FCO:R54C19C.FCI:0.000">    R54C19B.FCO to R54C19C.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]</A>
FCITOFCO_D  ---     0.062    R54C19C.FCI to    R54C19C.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_945">u_motor_control/u2_motor_drive/SLICE_945</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]:R54C19C.FCO:R54C19D.FCI:0.000">    R54C19C.FCO to R54C19D.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]</A>
FCITOFCO_D  ---     0.062    R54C19D.FCI to    R54C19D.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_946">u_motor_control/u2_motor_drive/SLICE_946</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]:R54C19D.FCO:R54C20A.FCI:0.000">    R54C19D.FCO to R54C20A.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]</A>
FCITOFCO_D  ---     0.062    R54C20A.FCI to    R54C20A.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_947">u_motor_control/u2_motor_drive/SLICE_947</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]:R54C20A.FCO:R54C20B.FCI:0.000">    R54C20A.FCO to R54C20B.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]</A>
FCITOFCO_D  ---     0.062    R54C20B.FCI to    R54C20B.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_948">u_motor_control/u2_motor_drive/SLICE_948</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]:R54C20B.FCO:R54C20C.FCI:0.000">    R54C20B.FCO to R54C20C.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]</A>
FCITOFCO_D  ---     0.062    R54C20C.FCI to    R54C20C.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_949">u_motor_control/u2_motor_drive/SLICE_949</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]:R54C20C.FCO:R54C20D.FCI:0.000">    R54C20C.FCO to R54C20D.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]</A>
FCITOFCO_D  ---     0.062    R54C20D.FCI to    R54C20D.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_950">u_motor_control/u2_motor_drive/SLICE_950</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]:R54C20D.FCO:R54C21A.FCI:0.000">    R54C20D.FCO to R54C21A.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]</A>
FCITOFCO_D  ---     0.062    R54C21A.FCI to    R54C21A.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_951">u_motor_control/u2_motor_drive/SLICE_951</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[24]:R54C21A.FCO:R54C21B.FCI:0.000">    R54C21A.FCO to R54C21B.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[24]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[24]</A>
FCITOFCO_D  ---     0.062    R54C21B.FCI to    R54C21B.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_952">u_motor_control/u2_motor_drive/SLICE_952</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[26]:R54C21B.FCO:R54C21C.FCI:0.000">    R54C21B.FCO to R54C21C.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[26]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[26]</A>
FCITOF0_DE  ---     0.383    R54C21C.FCI to     R54C21C.F0 <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_953">u_motor_control/u2_motor_drive/SLICE_953</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_s[27]:R54C21C.F0:R54C21C.DI0:0.000">     R54C21C.F0 to R54C21C.DI0   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_s[27]">u_motor_control/u2_motor_drive/r_fg_frequency_s[27]</A> (to <A href="#@net:w_pll_50m">w_pll_50m</A>)
                  --------
                    7.582   (31.6% logic, 68.4% route), 17 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:PADI_DEL, 1.066,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 2.484,A7.PADDI,PLL_TR0.CLKI,i_clk_50m_c:CLKI2OS_DEL, 0.000,PLL_TR0.CLKI,PLL_TR0.CLKOS,u_pll/PLLInst_0:ROUTE, 2.262,PLL_TR0.CLKOS,R39C27C.CLK,w_pll_100m">Source Clock Path</A> i_clk_50m to u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     2.484<A href="#@net:i_clk_50m_c:A7.PADDI:PLL_TR0.CLKI:2.484">       A7.PADDI to PLL_TR0.CLKI  </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       999     2.262<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:R39C27C.CLK:2.262">  PLL_TR0.CLKOS to R39C27C.CLK   </A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     2.350<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:PLL_TR0.CLKFB:2.350">  PLL_TR0.CLKOP to PLL_TR0.CLKFB </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:PADI_DEL, 1.066,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 2.484,A7.PADDI,PLL_TR0.CLKI,i_clk_50m_c:CLKI2OP_DEL, 0.000,PLL_TR0.CLKI,PLL_TR0.CLKOP,u_pll/PLLInst_0:ROUTE, 2.262,PLL_TR0.CLKOP,R54C21C.CLK,w_pll_50m">Destination Clock Path</A> i_clk_50m to u_motor_control/u2_motor_drive/SLICE_953:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     2.484<A href="#@net:i_clk_50m_c:A7.PADDI:PLL_TR0.CLKI:2.484">       A7.PADDI to PLL_TR0.CLKI  </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
CLKI2OP_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     2.262<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:R54C21C.CLK:2.262">  PLL_TR0.CLKOP to R54C21C.CLK   </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     2.350<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:PLL_TR0.CLKFB:2.350">  PLL_TR0.CLKOP to PLL_TR0.CLKFB </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.651ns (weighted slack = 5.302ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555">u_eth_top/u_udpcom_control/u_parameter_init/r_config_mode[1]</A>  (from <A href="#@net:w_pll_100m">w_pll_100m</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_952">u_motor_control/u2_motor_drive/r_fg_frequency[25]</A>  (to <A href="#@net:w_pll_50m">w_pll_50m</A> +)

   Delay:               7.582ns  (31.6% logic, 68.4% route), 17 logic levels.

 Constraint Details:

      7.582ns physical path delay u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555 to u_motor_control/u2_motor_drive/SLICE_952 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 2.651ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:REG_DEL, 0.457,R39C27C.CLK,R39C27C.Q0,u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555:ROUTE, 3.682,R39C27C.Q0,R54C21D.D1,reveal_ist_59:CTOF_DEL, 0.206,R54C21D.D1,R54C21D.F1,u_motor_control/u2_motor_drive/SLICE_11954:ROUTE, 0.518,R54C21D.F1,R54C21D.A0,u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1:CTOF_DEL, 0.206,R54C21D.A0,R54C21D.F0,u_motor_control/u2_motor_drive/SLICE_11954:ROUTE, 0.988,R54C21D.F0,R54C18A.A1,u_motor_control/u2_motor_drive/r_fg_frequency:C1TOFCO_DEL, 0.398,R54C18A.A1,R54C18A.FCO,u_motor_control/u2_motor_drive/SLICE_939:ROUTE, 0.000,R54C18A.FCO,R54C18B.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[0]:FCITOFCO_DEL, 0.062,R54C18B.FCI,R54C18B.FCO,u_motor_control/u2_motor_drive/SLICE_940:ROUTE, 0.000,R54C18B.FCO,R54C18C.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]:FCITOFCO_DEL, 0.062,R54C18C.FCI,R54C18C.FCO,u_motor_control/u2_motor_drive/SLICE_941:ROUTE, 0.000,R54C18C.FCO,R54C18D.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]:FCITOFCO_DEL, 0.062,R54C18D.FCI,R54C18D.FCO,u_motor_control/u2_motor_drive/SLICE_942:ROUTE, 0.000,R54C18D.FCO,R54C19A.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]:FCITOFCO_DEL, 0.062,R54C19A.FCI,R54C19A.FCO,u_motor_control/u2_motor_drive/SLICE_943:ROUTE, 0.000,R54C19A.FCO,R54C19B.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]:FCITOFCO_DEL, 0.062,R54C19B.FCI,R54C19B.FCO,u_motor_control/u2_motor_drive/SLICE_944:ROUTE, 0.000,R54C19B.FCO,R54C19C.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]:FCITOFCO_DEL, 0.062,R54C19C.FCI,R54C19C.FCO,u_motor_control/u2_motor_drive/SLICE_945:ROUTE, 0.000,R54C19C.FCO,R54C19D.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]:FCITOFCO_DEL, 0.062,R54C19D.FCI,R54C19D.FCO,u_motor_control/u2_motor_drive/SLICE_946:ROUTE, 0.000,R54C19D.FCO,R54C20A.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]:FCITOFCO_DEL, 0.062,R54C20A.FCI,R54C20A.FCO,u_motor_control/u2_motor_drive/SLICE_947:ROUTE, 0.000,R54C20A.FCO,R54C20B.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]:FCITOFCO_DEL, 0.062,R54C20B.FCI,R54C20B.FCO,u_motor_control/u2_motor_drive/SLICE_948:ROUTE, 0.000,R54C20B.FCO,R54C20C.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]:FCITOFCO_DEL, 0.062,R54C20C.FCI,R54C20C.FCO,u_motor_control/u2_motor_drive/SLICE_949:ROUTE, 0.000,R54C20C.FCO,R54C20D.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]:FCITOFCO_DEL, 0.062,R54C20D.FCI,R54C20D.FCO,u_motor_control/u2_motor_drive/SLICE_950:ROUTE, 0.000,R54C20D.FCO,R54C21A.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]:FCITOFCO_DEL, 0.062,R54C21A.FCI,R54C21A.FCO,u_motor_control/u2_motor_drive/SLICE_951:ROUTE, 0.000,R54C21A.FCO,R54C21B.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[24]:FCITOF0_DEL, 0.383,R54C21B.FCI,R54C21B.F0,u_motor_control/u2_motor_drive/SLICE_952:ROUTE, 0.000,R54C21B.F0,R54C21B.DI0,u_motor_control/u2_motor_drive/r_fg_frequency_s[25]">Data path</A> u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555 to u_motor_control/u2_motor_drive/SLICE_952:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R39C27C.CLK to     R39C27C.Q0 <A href="#@comp:u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555">u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555</A> (from <A href="#@net:w_pll_100m">w_pll_100m</A>)
ROUTE        10     3.682<A href="#@net:reveal_ist_59:R39C27C.Q0:R54C21D.D1:3.682">     R39C27C.Q0 to R54C21D.D1    </A> <A href="#@net:reveal_ist_59">reveal_ist_59</A>
CTOF_DEL    ---     0.206     R54C21D.D1 to     R54C21D.F1 <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_11954">u_motor_control/u2_motor_drive/SLICE_11954</A>
ROUTE        11     0.518<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1:R54C21D.F1:R54C21D.A0:0.518">     R54C21D.F1 to R54C21D.A0    </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1">u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1</A>
CTOF_DEL    ---     0.206     R54C21D.A0 to     R54C21D.F0 <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_11954">u_motor_control/u2_motor_drive/SLICE_11954</A>
ROUTE        29     0.988<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency:R54C21D.F0:R54C18A.A1:0.988">     R54C21D.F0 to R54C18A.A1    </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency">u_motor_control/u2_motor_drive/r_fg_frequency</A>
C1TOFCO_DE  ---     0.398     R54C18A.A1 to    R54C18A.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_939">u_motor_control/u2_motor_drive/SLICE_939</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[0]:R54C18A.FCO:R54C18B.FCI:0.000">    R54C18A.FCO to R54C18B.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[0]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[0]</A>
FCITOFCO_D  ---     0.062    R54C18B.FCI to    R54C18B.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_940">u_motor_control/u2_motor_drive/SLICE_940</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]:R54C18B.FCO:R54C18C.FCI:0.000">    R54C18B.FCO to R54C18C.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]</A>
FCITOFCO_D  ---     0.062    R54C18C.FCI to    R54C18C.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_941">u_motor_control/u2_motor_drive/SLICE_941</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]:R54C18C.FCO:R54C18D.FCI:0.000">    R54C18C.FCO to R54C18D.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]</A>
FCITOFCO_D  ---     0.062    R54C18D.FCI to    R54C18D.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_942">u_motor_control/u2_motor_drive/SLICE_942</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]:R54C18D.FCO:R54C19A.FCI:0.000">    R54C18D.FCO to R54C19A.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]</A>
FCITOFCO_D  ---     0.062    R54C19A.FCI to    R54C19A.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_943">u_motor_control/u2_motor_drive/SLICE_943</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]:R54C19A.FCO:R54C19B.FCI:0.000">    R54C19A.FCO to R54C19B.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]</A>
FCITOFCO_D  ---     0.062    R54C19B.FCI to    R54C19B.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_944">u_motor_control/u2_motor_drive/SLICE_944</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]:R54C19B.FCO:R54C19C.FCI:0.000">    R54C19B.FCO to R54C19C.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]</A>
FCITOFCO_D  ---     0.062    R54C19C.FCI to    R54C19C.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_945">u_motor_control/u2_motor_drive/SLICE_945</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]:R54C19C.FCO:R54C19D.FCI:0.000">    R54C19C.FCO to R54C19D.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]</A>
FCITOFCO_D  ---     0.062    R54C19D.FCI to    R54C19D.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_946">u_motor_control/u2_motor_drive/SLICE_946</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]:R54C19D.FCO:R54C20A.FCI:0.000">    R54C19D.FCO to R54C20A.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]</A>
FCITOFCO_D  ---     0.062    R54C20A.FCI to    R54C20A.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_947">u_motor_control/u2_motor_drive/SLICE_947</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]:R54C20A.FCO:R54C20B.FCI:0.000">    R54C20A.FCO to R54C20B.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]</A>
FCITOFCO_D  ---     0.062    R54C20B.FCI to    R54C20B.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_948">u_motor_control/u2_motor_drive/SLICE_948</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]:R54C20B.FCO:R54C20C.FCI:0.000">    R54C20B.FCO to R54C20C.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]</A>
FCITOFCO_D  ---     0.062    R54C20C.FCI to    R54C20C.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_949">u_motor_control/u2_motor_drive/SLICE_949</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]:R54C20C.FCO:R54C20D.FCI:0.000">    R54C20C.FCO to R54C20D.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]</A>
FCITOFCO_D  ---     0.062    R54C20D.FCI to    R54C20D.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_950">u_motor_control/u2_motor_drive/SLICE_950</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]:R54C20D.FCO:R54C21A.FCI:0.000">    R54C20D.FCO to R54C21A.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]</A>
FCITOFCO_D  ---     0.062    R54C21A.FCI to    R54C21A.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_951">u_motor_control/u2_motor_drive/SLICE_951</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[24]:R54C21A.FCO:R54C21B.FCI:0.000">    R54C21A.FCO to R54C21B.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[24]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[24]</A>
FCITOF0_DE  ---     0.383    R54C21B.FCI to     R54C21B.F0 <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_952">u_motor_control/u2_motor_drive/SLICE_952</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_s[25]:R54C21B.F0:R54C21B.DI0:0.000">     R54C21B.F0 to R54C21B.DI0   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_s[25]">u_motor_control/u2_motor_drive/r_fg_frequency_s[25]</A> (to <A href="#@net:w_pll_50m">w_pll_50m</A>)
                  --------
                    7.582   (31.6% logic, 68.4% route), 17 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:PADI_DEL, 1.066,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 2.484,A7.PADDI,PLL_TR0.CLKI,i_clk_50m_c:CLKI2OS_DEL, 0.000,PLL_TR0.CLKI,PLL_TR0.CLKOS,u_pll/PLLInst_0:ROUTE, 2.262,PLL_TR0.CLKOS,R39C27C.CLK,w_pll_100m">Source Clock Path</A> i_clk_50m to u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     2.484<A href="#@net:i_clk_50m_c:A7.PADDI:PLL_TR0.CLKI:2.484">       A7.PADDI to PLL_TR0.CLKI  </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       999     2.262<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:R39C27C.CLK:2.262">  PLL_TR0.CLKOS to R39C27C.CLK   </A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     2.350<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:PLL_TR0.CLKFB:2.350">  PLL_TR0.CLKOP to PLL_TR0.CLKFB </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:PADI_DEL, 1.066,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 2.484,A7.PADDI,PLL_TR0.CLKI,i_clk_50m_c:CLKI2OP_DEL, 0.000,PLL_TR0.CLKI,PLL_TR0.CLKOP,u_pll/PLLInst_0:ROUTE, 2.262,PLL_TR0.CLKOP,R54C21B.CLK,w_pll_50m">Destination Clock Path</A> i_clk_50m to u_motor_control/u2_motor_drive/SLICE_952:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     2.484<A href="#@net:i_clk_50m_c:A7.PADDI:PLL_TR0.CLKI:2.484">       A7.PADDI to PLL_TR0.CLKI  </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
CLKI2OP_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     2.262<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:R54C21B.CLK:2.262">  PLL_TR0.CLKOP to R54C21B.CLK   </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     2.350<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:PLL_TR0.CLKFB:2.350">  PLL_TR0.CLKOP to PLL_TR0.CLKFB </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.690ns (weighted slack = 5.380ns)
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555">u_eth_top/u_udpcom_control/u_parameter_init/r_config_mode[1]</A>  (from <A href="#@net:w_pll_100m">w_pll_100m</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_951">u_motor_control/u2_motor_drive/r_fg_frequency[24]</A>  (to <A href="#@net:w_pll_50m">w_pll_50m</A> +)

   Delay:               7.546ns  (31.2% logic, 68.8% route), 16 logic levels.

 Constraint Details:

      7.546ns physical path delay u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555 to u_motor_control/u2_motor_drive/SLICE_951 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
     -0.236ns DIN_SET requirement (totaling 10.236ns) by 2.690ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:REG_DEL, 0.457,R39C27C.CLK,R39C27C.Q0,u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555:ROUTE, 3.682,R39C27C.Q0,R54C21D.D1,reveal_ist_59:CTOF_DEL, 0.206,R54C21D.D1,R54C21D.F1,u_motor_control/u2_motor_drive/SLICE_11954:ROUTE, 0.518,R54C21D.F1,R54C21D.A0,u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1:CTOF_DEL, 0.206,R54C21D.A0,R54C21D.F0,u_motor_control/u2_motor_drive/SLICE_11954:ROUTE, 0.988,R54C21D.F0,R54C18A.A0,u_motor_control/u2_motor_drive/r_fg_frequency:C0TOFCO_DEL, 0.398,R54C18A.A0,R54C18A.FCO,u_motor_control/u2_motor_drive/SLICE_939:ROUTE, 0.000,R54C18A.FCO,R54C18B.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[0]:FCITOFCO_DEL, 0.062,R54C18B.FCI,R54C18B.FCO,u_motor_control/u2_motor_drive/SLICE_940:ROUTE, 0.000,R54C18B.FCO,R54C18C.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]:FCITOFCO_DEL, 0.062,R54C18C.FCI,R54C18C.FCO,u_motor_control/u2_motor_drive/SLICE_941:ROUTE, 0.000,R54C18C.FCO,R54C18D.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]:FCITOFCO_DEL, 0.062,R54C18D.FCI,R54C18D.FCO,u_motor_control/u2_motor_drive/SLICE_942:ROUTE, 0.000,R54C18D.FCO,R54C19A.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]:FCITOFCO_DEL, 0.062,R54C19A.FCI,R54C19A.FCO,u_motor_control/u2_motor_drive/SLICE_943:ROUTE, 0.000,R54C19A.FCO,R54C19B.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]:FCITOFCO_DEL, 0.062,R54C19B.FCI,R54C19B.FCO,u_motor_control/u2_motor_drive/SLICE_944:ROUTE, 0.000,R54C19B.FCO,R54C19C.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]:FCITOFCO_DEL, 0.062,R54C19C.FCI,R54C19C.FCO,u_motor_control/u2_motor_drive/SLICE_945:ROUTE, 0.000,R54C19C.FCO,R54C19D.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]:FCITOFCO_DEL, 0.062,R54C19D.FCI,R54C19D.FCO,u_motor_control/u2_motor_drive/SLICE_946:ROUTE, 0.000,R54C19D.FCO,R54C20A.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]:FCITOFCO_DEL, 0.062,R54C20A.FCI,R54C20A.FCO,u_motor_control/u2_motor_drive/SLICE_947:ROUTE, 0.000,R54C20A.FCO,R54C20B.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]:FCITOFCO_DEL, 0.062,R54C20B.FCI,R54C20B.FCO,u_motor_control/u2_motor_drive/SLICE_948:ROUTE, 0.000,R54C20B.FCO,R54C20C.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]:FCITOFCO_DEL, 0.062,R54C20C.FCI,R54C20C.FCO,u_motor_control/u2_motor_drive/SLICE_949:ROUTE, 0.000,R54C20C.FCO,R54C20D.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]:FCITOFCO_DEL, 0.062,R54C20D.FCI,R54C20D.FCO,u_motor_control/u2_motor_drive/SLICE_950:ROUTE, 0.000,R54C20D.FCO,R54C21A.FCI,u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]:FCITOF1_DEL, 0.409,R54C21A.FCI,R54C21A.F1,u_motor_control/u2_motor_drive/SLICE_951:ROUTE, 0.000,R54C21A.F1,R54C21A.DI1,u_motor_control/u2_motor_drive/r_fg_frequency_s[24]">Data path</A> u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555 to u_motor_control/u2_motor_drive/SLICE_951:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R39C27C.CLK to     R39C27C.Q0 <A href="#@comp:u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555">u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555</A> (from <A href="#@net:w_pll_100m">w_pll_100m</A>)
ROUTE        10     3.682<A href="#@net:reveal_ist_59:R39C27C.Q0:R54C21D.D1:3.682">     R39C27C.Q0 to R54C21D.D1    </A> <A href="#@net:reveal_ist_59">reveal_ist_59</A>
CTOF_DEL    ---     0.206     R54C21D.D1 to     R54C21D.F1 <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_11954">u_motor_control/u2_motor_drive/SLICE_11954</A>
ROUTE        11     0.518<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1:R54C21D.F1:R54C21D.A0:0.518">     R54C21D.F1 to R54C21D.A0    </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1">u_motor_control/u2_motor_drive/r_fg_frequency_2_sqmuxa_1</A>
CTOF_DEL    ---     0.206     R54C21D.A0 to     R54C21D.F0 <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_11954">u_motor_control/u2_motor_drive/SLICE_11954</A>
ROUTE        29     0.988<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency:R54C21D.F0:R54C18A.A0:0.988">     R54C21D.F0 to R54C18A.A0    </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency">u_motor_control/u2_motor_drive/r_fg_frequency</A>
C0TOFCO_DE  ---     0.398     R54C18A.A0 to    R54C18A.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_939">u_motor_control/u2_motor_drive/SLICE_939</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[0]:R54C18A.FCO:R54C18B.FCI:0.000">    R54C18A.FCO to R54C18B.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[0]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[0]</A>
FCITOFCO_D  ---     0.062    R54C18B.FCI to    R54C18B.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_940">u_motor_control/u2_motor_drive/SLICE_940</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]:R54C18B.FCO:R54C18C.FCI:0.000">    R54C18B.FCO to R54C18C.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[2]</A>
FCITOFCO_D  ---     0.062    R54C18C.FCI to    R54C18C.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_941">u_motor_control/u2_motor_drive/SLICE_941</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]:R54C18C.FCO:R54C18D.FCI:0.000">    R54C18C.FCO to R54C18D.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[4]</A>
FCITOFCO_D  ---     0.062    R54C18D.FCI to    R54C18D.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_942">u_motor_control/u2_motor_drive/SLICE_942</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]:R54C18D.FCO:R54C19A.FCI:0.000">    R54C18D.FCO to R54C19A.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[6]</A>
FCITOFCO_D  ---     0.062    R54C19A.FCI to    R54C19A.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_943">u_motor_control/u2_motor_drive/SLICE_943</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]:R54C19A.FCO:R54C19B.FCI:0.000">    R54C19A.FCO to R54C19B.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[8]</A>
FCITOFCO_D  ---     0.062    R54C19B.FCI to    R54C19B.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_944">u_motor_control/u2_motor_drive/SLICE_944</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]:R54C19B.FCO:R54C19C.FCI:0.000">    R54C19B.FCO to R54C19C.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[10]</A>
FCITOFCO_D  ---     0.062    R54C19C.FCI to    R54C19C.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_945">u_motor_control/u2_motor_drive/SLICE_945</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]:R54C19C.FCO:R54C19D.FCI:0.000">    R54C19C.FCO to R54C19D.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[12]</A>
FCITOFCO_D  ---     0.062    R54C19D.FCI to    R54C19D.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_946">u_motor_control/u2_motor_drive/SLICE_946</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]:R54C19D.FCO:R54C20A.FCI:0.000">    R54C19D.FCO to R54C20A.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[14]</A>
FCITOFCO_D  ---     0.062    R54C20A.FCI to    R54C20A.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_947">u_motor_control/u2_motor_drive/SLICE_947</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]:R54C20A.FCO:R54C20B.FCI:0.000">    R54C20A.FCO to R54C20B.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[16]</A>
FCITOFCO_D  ---     0.062    R54C20B.FCI to    R54C20B.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_948">u_motor_control/u2_motor_drive/SLICE_948</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]:R54C20B.FCO:R54C20C.FCI:0.000">    R54C20B.FCO to R54C20C.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[18]</A>
FCITOFCO_D  ---     0.062    R54C20C.FCI to    R54C20C.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_949">u_motor_control/u2_motor_drive/SLICE_949</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]:R54C20C.FCO:R54C20D.FCI:0.000">    R54C20C.FCO to R54C20D.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[20]</A>
FCITOFCO_D  ---     0.062    R54C20D.FCI to    R54C20D.FCO <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_950">u_motor_control/u2_motor_drive/SLICE_950</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]:R54C20D.FCO:R54C21A.FCI:0.000">    R54C20D.FCO to R54C21A.FCI   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]">u_motor_control/u2_motor_drive/r_fg_frequency_cry[22]</A>
FCITOF1_DE  ---     0.409    R54C21A.FCI to     R54C21A.F1 <A href="#@comp:u_motor_control/u2_motor_drive/SLICE_951">u_motor_control/u2_motor_drive/SLICE_951</A>
ROUTE         1     0.000<A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_s[24]:R54C21A.F1:R54C21A.DI1:0.000">     R54C21A.F1 to R54C21A.DI1   </A> <A href="#@net:u_motor_control/u2_motor_drive/r_fg_frequency_s[24]">u_motor_control/u2_motor_drive/r_fg_frequency_s[24]</A> (to <A href="#@net:w_pll_50m">w_pll_50m</A>)
                  --------
                    7.546   (31.2% logic, 68.8% route), 16 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:PADI_DEL, 1.066,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 2.484,A7.PADDI,PLL_TR0.CLKI,i_clk_50m_c:CLKI2OS_DEL, 0.000,PLL_TR0.CLKI,PLL_TR0.CLKOS,u_pll/PLLInst_0:ROUTE, 2.262,PLL_TR0.CLKOS,R39C27C.CLK,w_pll_100m">Source Clock Path</A> i_clk_50m to u_eth_top/u_udpcom_control/u_parameter_init/SLICE_5555:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     2.484<A href="#@net:i_clk_50m_c:A7.PADDI:PLL_TR0.CLKI:2.484">       A7.PADDI to PLL_TR0.CLKI  </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
CLKI2OS_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOS <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       999     2.262<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:R39C27C.CLK:2.262">  PLL_TR0.CLKOS to R39C27C.CLK   </A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     2.350<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:PLL_TR0.CLKFB:2.350">  PLL_TR0.CLKOP to PLL_TR0.CLKFB </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_50m' 50.000000 MHz ;:PADI_DEL, 1.066,A7.PAD,A7.PADDI,i_clk_50m:ROUTE, 2.484,A7.PADDI,PLL_TR0.CLKI,i_clk_50m_c:CLKI2OP_DEL, 0.000,PLL_TR0.CLKI,PLL_TR0.CLKOP,u_pll/PLLInst_0:ROUTE, 2.262,PLL_TR0.CLKOP,R54C21A.CLK,w_pll_50m">Destination Clock Path</A> i_clk_50m to u_motor_control/u2_motor_drive/SLICE_951:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.066         A7.PAD to       A7.PADDI <A href="#@comp:i_clk_50m">i_clk_50m</A>
ROUTE        13     2.484<A href="#@net:i_clk_50m_c:A7.PADDI:PLL_TR0.CLKI:2.484">       A7.PADDI to PLL_TR0.CLKI  </A> <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>
CLKI2OP_DE  ---     0.000   PLL_TR0.CLKI to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     2.262<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:R54C21A.CLK:2.262">  PLL_TR0.CLKOP to R54C21A.CLK   </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    5.812   (18.3% logic, 81.7% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_TR0.CLKFB to  PLL_TR0.CLKOP <A href="#@comp:u_pll/PLLInst_0">u_pll/PLLInst_0</A>
ROUTE       646     2.350<A href="#@net:w_pll_50m:PLL_TR0.CLKOP:PLL_TR0.CLKFB:2.350">  PLL_TR0.CLKOP to PLL_TR0.CLKFB </A> <A href="#@net:w_pll_50m">w_pll_50m</A>
                  --------
                    2.350   (0.0% logic, 100.0% route), 1 logic levels.

Report:   63.387MHz is the maximum frequency for this preference.


</A><A name="FREQUENCY NET 'w_pll_100m' 100.000000 MH"></A>================================================================================
Preference: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;
            10 items scored, 10 timing errors detected.
--------------------------------------------------------------------------------
<font color=#FF0000> 

Error: The following path exceeds requirements by 2.108ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9289">u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[14]</A>  (from <A href="#@net:w_pll_100m">w_pll_100m</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata[6]</A>  (to <A href="#@net:w_pll_100m">w_pll_100m</A> +)

   Delay:              12.341ns  (26.6% logic, 73.4% route), 14 logic levels.

 Constraint Details:

     12.341ns physical path delay u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9289 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569 exceeds
     10.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 2.108ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:REG_DEL, 0.457,R35C30B.CLK,R35C30B.Q0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9289:ROUTE, 0.879,R35C30B.Q0,R35C32D.A1,u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[14]:CTOF_DEL, 0.206,R35C32D.A1,R35C32D.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294:ROUTE, 0.499,R35C32D.F1,R35C32D.A0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_m2_e_3:CTOF_DEL, 0.206,R35C32D.A0,R35C32D.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294:ROUTE, 0.679,R35C32D.F0,R33C33B.D1,u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_14:CTOF_DEL, 0.206,R33C33B.D1,R33C33B.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12205:ROUTE, 0.655,R33C33B.F1,R35C33D.D1,u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12:CTOF_DEL, 0.206,R35C33D.D1,R35C33D.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9306:ROUTE, 0.827,R35C33D.F1,R33C33C.C1,u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30:CTOF_DEL, 0.206,R33C33C.C1,R33C33C.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260:ROUTE, 0.489,R33C33C.F1,R33C33C.A0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1:CTOF_DEL, 0.206,R33C33C.A0,R33C33C.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260:ROUTE, 0.759,R33C33C.F0,R33C37D.C0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5:CTOF_DEL, 0.206,R33C37D.C0,R33C37D.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12246:ROUTE, 0.829,R33C37D.F0,R35C35A.C1,u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1:CTOF_DEL, 0.206,R35C35A.C1,R35C35A.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12216:ROUTE, 0.763,R35C35A.F1,R35C40B.D0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux:CTOF_DEL, 0.206,R35C40B.D0,R35C40B.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_11672:ROUTE, 0.690,R35C40B.F0,R33C34A.D0,u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2:CTOF_DEL, 0.206,R33C34A.D0,R33C34A.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9310:ROUTE, 0.685,R33C34A.F0,R35C34C.C1,u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77:CTOF_DEL, 0.206,R35C34C.C1,R35C34C.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12151:ROUTE, 0.627,R35C34C.F1,R33C34B.D1,u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0:CTOF_DEL, 0.206,R33C34B.D1,R33C34B.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12307:ROUTE, 0.679,R33C34B.F1,R33C36B.B0,u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0:CTOOFX_DEL, 0.352,R33C36B.B0,R33C36B.OFX0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569:ROUTE, 0.000,R33C36B.OFX0,R33C36B.DI0,u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]">Data path</A> u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9289 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R35C30B.CLK to     R35C30B.Q0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9289">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9289</A> (from <A href="#@net:w_pll_100m">w_pll_100m</A>)
ROUTE         5     0.879<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[14]:R35C30B.Q0:R35C32D.A1:0.879">     R35C30B.Q0 to R35C32D.A1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[14]">u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[14]</A>
CTOF_DEL    ---     0.206     R35C32D.A1 to     R35C32D.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294</A>
ROUTE         2     0.499<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m2_e_3:R35C32D.F1:R35C32D.A0:0.499">     R35C32D.F1 to R35C32D.A0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m2_e_3">u_eth_top/u_udpcom_control/u_datagram_parser/un1_m2_e_3</A>
CTOF_DEL    ---     0.206     R35C32D.A0 to     R35C32D.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294</A>
ROUTE         2     0.679<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_14:R35C32D.F0:R33C33B.D1:0.679">     R35C32D.F0 to R33C33B.D1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_14">u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_14</A>
CTOF_DEL    ---     0.206     R33C33B.D1 to     R33C33B.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12205">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12205</A>
ROUTE         4     0.655<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12:R33C33B.F1:R35C33D.D1:0.655">     R33C33B.F1 to R35C33D.D1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12">u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12</A>
CTOF_DEL    ---     0.206     R35C33D.D1 to     R35C33D.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9306">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9306</A>
ROUTE         5     0.827<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30:R35C33D.F1:R33C33C.C1:0.827">     R35C33D.F1 to R33C33C.C1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30">u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30</A>
CTOF_DEL    ---     0.206     R33C33C.C1 to     R33C33C.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260</A>
ROUTE         1     0.489<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1:R33C33C.F1:R33C33C.A0:0.489">     R33C33C.F1 to R33C33C.A0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1">u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1</A>
CTOF_DEL    ---     0.206     R33C33C.A0 to     R33C33C.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260</A>
ROUTE         1     0.759<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5:R33C33C.F0:R33C37D.C0:0.759">     R33C33C.F0 to R33C37D.C0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5">u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5</A>
CTOF_DEL    ---     0.206     R33C37D.C0 to     R33C37D.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12246">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12246</A>
ROUTE         1     0.829<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1:R33C37D.F0:R35C35A.C1:0.829">     R33C37D.F0 to R35C35A.C1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1">u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1</A>
CTOF_DEL    ---     0.206     R35C35A.C1 to     R35C35A.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12216">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12216</A>
ROUTE         9     0.763<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux:R35C35A.F1:R35C40B.D0:0.763">     R35C35A.F1 to R35C40B.D0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux">u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux</A>
CTOF_DEL    ---     0.206     R35C40B.D0 to     R35C40B.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_11672">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_11672</A>
ROUTE         1     0.690<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2:R35C40B.F0:R33C34A.D0:0.690">     R35C40B.F0 to R33C34A.D0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2</A>
CTOF_DEL    ---     0.206     R33C34A.D0 to     R33C34A.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9310">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9310</A>
ROUTE        14     0.685<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77:R33C34A.F0:R35C34C.C1:0.685">     R33C34A.F0 to R35C34C.C1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77</A>
CTOF_DEL    ---     0.206     R35C34C.C1 to     R35C34C.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12151">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12151</A>
ROUTE         1     0.627<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0:R35C34C.F1:R33C34B.D1:0.627">     R35C34C.F1 to R33C34B.D1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0">u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0</A>
CTOF_DEL    ---     0.206     R33C34B.D1 to     R33C34B.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12307">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12307</A>
ROUTE         1     0.679<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0:R33C34B.F1:R33C36B.B0:0.679">     R33C34B.F1 to R33C36B.B0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0">u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0</A>
CTOOFX_DEL  ---     0.352     R33C36B.B0 to   R33C36B.OFX0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]:R33C36B.OFX0:R33C36B.DI0:0.000">   R33C36B.OFX0 to R33C36B.DI0   </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]</A> (to <A href="#@net:w_pll_100m">w_pll_100m</A>)
                  --------
                   12.341   (26.6% logic, 73.4% route), 14 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:ROUTE, 2.262,PLL_TR0.CLKOS,R35C30B.CLK,w_pll_100m">Source Clock Path</A> u_pll/PLLInst_0 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9289:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.262<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:R35C30B.CLK:2.262">  PLL_TR0.CLKOS to R35C30B.CLK   </A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:ROUTE, 2.262,PLL_TR0.CLKOS,R33C36B.CLK,w_pll_100m">Destination Clock Path</A> u_pll/PLLInst_0 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.262<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:R33C36B.CLK:2.262">  PLL_TR0.CLKOS to R33C36B.CLK   </A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 2.052ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9285">u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[7]</A>  (from <A href="#@net:w_pll_100m">w_pll_100m</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata[6]</A>  (to <A href="#@net:w_pll_100m">w_pll_100m</A> +)

   Delay:              12.285ns  (26.7% logic, 73.3% route), 14 logic levels.

 Constraint Details:

     12.285ns physical path delay u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9285 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569 exceeds
     10.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 2.052ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:REG_DEL, 0.454,R33C32C.CLK,R33C32C.Q1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9285:ROUTE, 0.826,R33C32C.Q1,R35C32D.C1,u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[7]:CTOF_DEL, 0.206,R35C32D.C1,R35C32D.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294:ROUTE, 0.499,R35C32D.F1,R35C32D.A0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_m2_e_3:CTOF_DEL, 0.206,R35C32D.A0,R35C32D.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294:ROUTE, 0.679,R35C32D.F0,R33C33B.D1,u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_14:CTOF_DEL, 0.206,R33C33B.D1,R33C33B.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12205:ROUTE, 0.655,R33C33B.F1,R35C33D.D1,u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12:CTOF_DEL, 0.206,R35C33D.D1,R35C33D.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9306:ROUTE, 0.827,R35C33D.F1,R33C33C.C1,u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30:CTOF_DEL, 0.206,R33C33C.C1,R33C33C.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260:ROUTE, 0.489,R33C33C.F1,R33C33C.A0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1:CTOF_DEL, 0.206,R33C33C.A0,R33C33C.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260:ROUTE, 0.759,R33C33C.F0,R33C37D.C0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5:CTOF_DEL, 0.206,R33C37D.C0,R33C37D.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12246:ROUTE, 0.829,R33C37D.F0,R35C35A.C1,u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1:CTOF_DEL, 0.206,R35C35A.C1,R35C35A.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12216:ROUTE, 0.763,R35C35A.F1,R35C40B.D0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux:CTOF_DEL, 0.206,R35C40B.D0,R35C40B.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_11672:ROUTE, 0.690,R35C40B.F0,R33C34A.D0,u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2:CTOF_DEL, 0.206,R33C34A.D0,R33C34A.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9310:ROUTE, 0.685,R33C34A.F0,R35C34C.C1,u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77:CTOF_DEL, 0.206,R35C34C.C1,R35C34C.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12151:ROUTE, 0.627,R35C34C.F1,R33C34B.D1,u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0:CTOF_DEL, 0.206,R33C34B.D1,R33C34B.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12307:ROUTE, 0.679,R33C34B.F1,R33C36B.B0,u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0:CTOOFX_DEL, 0.352,R33C36B.B0,R33C36B.OFX0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569:ROUTE, 0.000,R33C36B.OFX0,R33C36B.DI0,u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]">Data path</A> u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9285 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R33C32C.CLK to     R33C32C.Q1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9285">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9285</A> (from <A href="#@net:w_pll_100m">w_pll_100m</A>)
ROUTE         6     0.826<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[7]:R33C32C.Q1:R35C32D.C1:0.826">     R33C32C.Q1 to R35C32D.C1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[7]">u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[7]</A>
CTOF_DEL    ---     0.206     R35C32D.C1 to     R35C32D.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294</A>
ROUTE         2     0.499<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m2_e_3:R35C32D.F1:R35C32D.A0:0.499">     R35C32D.F1 to R35C32D.A0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m2_e_3">u_eth_top/u_udpcom_control/u_datagram_parser/un1_m2_e_3</A>
CTOF_DEL    ---     0.206     R35C32D.A0 to     R35C32D.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294</A>
ROUTE         2     0.679<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_14:R35C32D.F0:R33C33B.D1:0.679">     R35C32D.F0 to R33C33B.D1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_14">u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_14</A>
CTOF_DEL    ---     0.206     R33C33B.D1 to     R33C33B.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12205">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12205</A>
ROUTE         4     0.655<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12:R33C33B.F1:R35C33D.D1:0.655">     R33C33B.F1 to R35C33D.D1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12">u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12</A>
CTOF_DEL    ---     0.206     R35C33D.D1 to     R35C33D.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9306">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9306</A>
ROUTE         5     0.827<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30:R35C33D.F1:R33C33C.C1:0.827">     R35C33D.F1 to R33C33C.C1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30">u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30</A>
CTOF_DEL    ---     0.206     R33C33C.C1 to     R33C33C.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260</A>
ROUTE         1     0.489<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1:R33C33C.F1:R33C33C.A0:0.489">     R33C33C.F1 to R33C33C.A0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1">u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1</A>
CTOF_DEL    ---     0.206     R33C33C.A0 to     R33C33C.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260</A>
ROUTE         1     0.759<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5:R33C33C.F0:R33C37D.C0:0.759">     R33C33C.F0 to R33C37D.C0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5">u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5</A>
CTOF_DEL    ---     0.206     R33C37D.C0 to     R33C37D.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12246">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12246</A>
ROUTE         1     0.829<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1:R33C37D.F0:R35C35A.C1:0.829">     R33C37D.F0 to R35C35A.C1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1">u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1</A>
CTOF_DEL    ---     0.206     R35C35A.C1 to     R35C35A.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12216">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12216</A>
ROUTE         9     0.763<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux:R35C35A.F1:R35C40B.D0:0.763">     R35C35A.F1 to R35C40B.D0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux">u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux</A>
CTOF_DEL    ---     0.206     R35C40B.D0 to     R35C40B.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_11672">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_11672</A>
ROUTE         1     0.690<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2:R35C40B.F0:R33C34A.D0:0.690">     R35C40B.F0 to R33C34A.D0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2</A>
CTOF_DEL    ---     0.206     R33C34A.D0 to     R33C34A.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9310">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9310</A>
ROUTE        14     0.685<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77:R33C34A.F0:R35C34C.C1:0.685">     R33C34A.F0 to R35C34C.C1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77</A>
CTOF_DEL    ---     0.206     R35C34C.C1 to     R35C34C.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12151">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12151</A>
ROUTE         1     0.627<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0:R35C34C.F1:R33C34B.D1:0.627">     R35C34C.F1 to R33C34B.D1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0">u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0</A>
CTOF_DEL    ---     0.206     R33C34B.D1 to     R33C34B.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12307">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12307</A>
ROUTE         1     0.679<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0:R33C34B.F1:R33C36B.B0:0.679">     R33C34B.F1 to R33C36B.B0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0">u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0</A>
CTOOFX_DEL  ---     0.352     R33C36B.B0 to   R33C36B.OFX0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]:R33C36B.OFX0:R33C36B.DI0:0.000">   R33C36B.OFX0 to R33C36B.DI0   </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]</A> (to <A href="#@net:w_pll_100m">w_pll_100m</A>)
                  --------
                   12.285   (26.7% logic, 73.3% route), 14 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:ROUTE, 2.262,PLL_TR0.CLKOS,R33C32C.CLK,w_pll_100m">Source Clock Path</A> u_pll/PLLInst_0 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9285:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.262<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:R33C32C.CLK:2.262">  PLL_TR0.CLKOS to R33C32C.CLK   </A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:ROUTE, 2.262,PLL_TR0.CLKOS,R33C36B.CLK,w_pll_100m">Destination Clock Path</A> u_pll/PLLInst_0 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.262<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:R33C36B.CLK:2.262">  PLL_TR0.CLKOS to R33C36B.CLK   </A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 2.024ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9284">u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[5]</A>  (from <A href="#@net:w_pll_100m">w_pll_100m</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata[6]</A>  (to <A href="#@net:w_pll_100m">w_pll_100m</A> +)

   Delay:              12.257ns  (26.7% logic, 73.3% route), 14 logic levels.

 Constraint Details:

     12.257ns physical path delay u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9284 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569 exceeds
     10.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 2.024ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:REG_DEL, 0.454,R33C32D.CLK,R33C32D.Q1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9284:ROUTE, 0.813,R33C32D.Q1,R35C32A.A1,u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[5]:CTOF_DEL, 0.206,R35C32A.A1,R35C32A.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_13555:ROUTE, 0.484,R35C32A.F1,R35C32D.B0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_m2_e_1:CTOF_DEL, 0.206,R35C32D.B0,R35C32D.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294:ROUTE, 0.679,R35C32D.F0,R33C33B.D1,u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_14:CTOF_DEL, 0.206,R33C33B.D1,R33C33B.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12205:ROUTE, 0.655,R33C33B.F1,R35C33D.D1,u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12:CTOF_DEL, 0.206,R35C33D.D1,R35C33D.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9306:ROUTE, 0.827,R35C33D.F1,R33C33C.C1,u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30:CTOF_DEL, 0.206,R33C33C.C1,R33C33C.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260:ROUTE, 0.489,R33C33C.F1,R33C33C.A0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1:CTOF_DEL, 0.206,R33C33C.A0,R33C33C.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260:ROUTE, 0.759,R33C33C.F0,R33C37D.C0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5:CTOF_DEL, 0.206,R33C37D.C0,R33C37D.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12246:ROUTE, 0.829,R33C37D.F0,R35C35A.C1,u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1:CTOF_DEL, 0.206,R35C35A.C1,R35C35A.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12216:ROUTE, 0.763,R35C35A.F1,R35C40B.D0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux:CTOF_DEL, 0.206,R35C40B.D0,R35C40B.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_11672:ROUTE, 0.690,R35C40B.F0,R33C34A.D0,u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2:CTOF_DEL, 0.206,R33C34A.D0,R33C34A.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9310:ROUTE, 0.685,R33C34A.F0,R35C34C.C1,u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77:CTOF_DEL, 0.206,R35C34C.C1,R35C34C.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12151:ROUTE, 0.627,R35C34C.F1,R33C34B.D1,u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0:CTOF_DEL, 0.206,R33C34B.D1,R33C34B.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12307:ROUTE, 0.679,R33C34B.F1,R33C36B.B0,u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0:CTOOFX_DEL, 0.352,R33C36B.B0,R33C36B.OFX0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569:ROUTE, 0.000,R33C36B.OFX0,R33C36B.DI0,u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]">Data path</A> u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9284 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R33C32D.CLK to     R33C32D.Q1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9284">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9284</A> (from <A href="#@net:w_pll_100m">w_pll_100m</A>)
ROUTE         8     0.813<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[5]:R33C32D.Q1:R35C32A.A1:0.813">     R33C32D.Q1 to R35C32A.A1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[5]">u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[5]</A>
CTOF_DEL    ---     0.206     R35C32A.A1 to     R35C32A.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_13555">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_13555</A>
ROUTE         1     0.484<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m2_e_1:R35C32A.F1:R35C32D.B0:0.484">     R35C32A.F1 to R35C32D.B0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m2_e_1">u_eth_top/u_udpcom_control/u_datagram_parser/un1_m2_e_1</A>
CTOF_DEL    ---     0.206     R35C32D.B0 to     R35C32D.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294</A>
ROUTE         2     0.679<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_14:R35C32D.F0:R33C33B.D1:0.679">     R35C32D.F0 to R33C33B.D1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_14">u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_14</A>
CTOF_DEL    ---     0.206     R33C33B.D1 to     R33C33B.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12205">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12205</A>
ROUTE         4     0.655<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12:R33C33B.F1:R35C33D.D1:0.655">     R33C33B.F1 to R35C33D.D1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12">u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12</A>
CTOF_DEL    ---     0.206     R35C33D.D1 to     R35C33D.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9306">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9306</A>
ROUTE         5     0.827<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30:R35C33D.F1:R33C33C.C1:0.827">     R35C33D.F1 to R33C33C.C1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30">u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30</A>
CTOF_DEL    ---     0.206     R33C33C.C1 to     R33C33C.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260</A>
ROUTE         1     0.489<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1:R33C33C.F1:R33C33C.A0:0.489">     R33C33C.F1 to R33C33C.A0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1">u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1</A>
CTOF_DEL    ---     0.206     R33C33C.A0 to     R33C33C.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260</A>
ROUTE         1     0.759<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5:R33C33C.F0:R33C37D.C0:0.759">     R33C33C.F0 to R33C37D.C0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5">u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5</A>
CTOF_DEL    ---     0.206     R33C37D.C0 to     R33C37D.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12246">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12246</A>
ROUTE         1     0.829<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1:R33C37D.F0:R35C35A.C1:0.829">     R33C37D.F0 to R35C35A.C1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1">u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1</A>
CTOF_DEL    ---     0.206     R35C35A.C1 to     R35C35A.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12216">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12216</A>
ROUTE         9     0.763<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux:R35C35A.F1:R35C40B.D0:0.763">     R35C35A.F1 to R35C40B.D0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux">u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux</A>
CTOF_DEL    ---     0.206     R35C40B.D0 to     R35C40B.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_11672">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_11672</A>
ROUTE         1     0.690<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2:R35C40B.F0:R33C34A.D0:0.690">     R35C40B.F0 to R33C34A.D0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2</A>
CTOF_DEL    ---     0.206     R33C34A.D0 to     R33C34A.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9310">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9310</A>
ROUTE        14     0.685<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77:R33C34A.F0:R35C34C.C1:0.685">     R33C34A.F0 to R35C34C.C1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77</A>
CTOF_DEL    ---     0.206     R35C34C.C1 to     R35C34C.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12151">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12151</A>
ROUTE         1     0.627<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0:R35C34C.F1:R33C34B.D1:0.627">     R35C34C.F1 to R33C34B.D1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0">u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0</A>
CTOF_DEL    ---     0.206     R33C34B.D1 to     R33C34B.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12307">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12307</A>
ROUTE         1     0.679<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0:R33C34B.F1:R33C36B.B0:0.679">     R33C34B.F1 to R33C36B.B0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0">u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0</A>
CTOOFX_DEL  ---     0.352     R33C36B.B0 to   R33C36B.OFX0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]:R33C36B.OFX0:R33C36B.DI0:0.000">   R33C36B.OFX0 to R33C36B.DI0   </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]</A> (to <A href="#@net:w_pll_100m">w_pll_100m</A>)
                  --------
                   12.257   (26.7% logic, 73.3% route), 14 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:ROUTE, 2.262,PLL_TR0.CLKOS,R33C32D.CLK,w_pll_100m">Source Clock Path</A> u_pll/PLLInst_0 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9284:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.262<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:R33C32D.CLK:2.262">  PLL_TR0.CLKOS to R33C32D.CLK   </A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:ROUTE, 2.262,PLL_TR0.CLKOS,R33C36B.CLK,w_pll_100m">Destination Clock Path</A> u_pll/PLLInst_0 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.262<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:R33C36B.CLK:2.262">  PLL_TR0.CLKOS to R33C36B.CLK   </A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 1.952ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9286">u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[8]</A>  (from <A href="#@net:w_pll_100m">w_pll_100m</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata[6]</A>  (to <A href="#@net:w_pll_100m">w_pll_100m</A> +)

   Delay:              12.185ns  (26.9% logic, 73.1% route), 14 logic levels.

 Constraint Details:

     12.185ns physical path delay u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9286 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569 exceeds
     10.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 1.952ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:REG_DEL, 0.457,R33C29C.CLK,R33C29C.Q0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9286:ROUTE, 0.723,R33C29C.Q0,R35C32D.D1,u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[8]:CTOF_DEL, 0.206,R35C32D.D1,R35C32D.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294:ROUTE, 0.499,R35C32D.F1,R35C32D.A0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_m2_e_3:CTOF_DEL, 0.206,R35C32D.A0,R35C32D.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294:ROUTE, 0.679,R35C32D.F0,R33C33B.D1,u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_14:CTOF_DEL, 0.206,R33C33B.D1,R33C33B.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12205:ROUTE, 0.655,R33C33B.F1,R35C33D.D1,u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12:CTOF_DEL, 0.206,R35C33D.D1,R35C33D.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9306:ROUTE, 0.827,R35C33D.F1,R33C33C.C1,u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30:CTOF_DEL, 0.206,R33C33C.C1,R33C33C.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260:ROUTE, 0.489,R33C33C.F1,R33C33C.A0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1:CTOF_DEL, 0.206,R33C33C.A0,R33C33C.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260:ROUTE, 0.759,R33C33C.F0,R33C37D.C0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5:CTOF_DEL, 0.206,R33C37D.C0,R33C37D.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12246:ROUTE, 0.829,R33C37D.F0,R35C35A.C1,u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1:CTOF_DEL, 0.206,R35C35A.C1,R35C35A.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12216:ROUTE, 0.763,R35C35A.F1,R35C40B.D0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux:CTOF_DEL, 0.206,R35C40B.D0,R35C40B.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_11672:ROUTE, 0.690,R35C40B.F0,R33C34A.D0,u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2:CTOF_DEL, 0.206,R33C34A.D0,R33C34A.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9310:ROUTE, 0.685,R33C34A.F0,R35C34C.C1,u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77:CTOF_DEL, 0.206,R35C34C.C1,R35C34C.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12151:ROUTE, 0.627,R35C34C.F1,R33C34B.D1,u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0:CTOF_DEL, 0.206,R33C34B.D1,R33C34B.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12307:ROUTE, 0.679,R33C34B.F1,R33C36B.B0,u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0:CTOOFX_DEL, 0.352,R33C36B.B0,R33C36B.OFX0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569:ROUTE, 0.000,R33C36B.OFX0,R33C36B.DI0,u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]">Data path</A> u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9286 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R33C29C.CLK to     R33C29C.Q0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9286">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9286</A> (from <A href="#@net:w_pll_100m">w_pll_100m</A>)
ROUTE         6     0.723<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[8]:R33C29C.Q0:R35C32D.D1:0.723">     R33C29C.Q0 to R35C32D.D1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[8]">u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[8]</A>
CTOF_DEL    ---     0.206     R35C32D.D1 to     R35C32D.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294</A>
ROUTE         2     0.499<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m2_e_3:R35C32D.F1:R35C32D.A0:0.499">     R35C32D.F1 to R35C32D.A0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m2_e_3">u_eth_top/u_udpcom_control/u_datagram_parser/un1_m2_e_3</A>
CTOF_DEL    ---     0.206     R35C32D.A0 to     R35C32D.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294</A>
ROUTE         2     0.679<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_14:R35C32D.F0:R33C33B.D1:0.679">     R35C32D.F0 to R33C33B.D1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_14">u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_14</A>
CTOF_DEL    ---     0.206     R33C33B.D1 to     R33C33B.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12205">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12205</A>
ROUTE         4     0.655<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12:R33C33B.F1:R35C33D.D1:0.655">     R33C33B.F1 to R35C33D.D1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12">u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12</A>
CTOF_DEL    ---     0.206     R35C33D.D1 to     R35C33D.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9306">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9306</A>
ROUTE         5     0.827<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30:R35C33D.F1:R33C33C.C1:0.827">     R35C33D.F1 to R33C33C.C1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30">u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30</A>
CTOF_DEL    ---     0.206     R33C33C.C1 to     R33C33C.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260</A>
ROUTE         1     0.489<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1:R33C33C.F1:R33C33C.A0:0.489">     R33C33C.F1 to R33C33C.A0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1">u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1</A>
CTOF_DEL    ---     0.206     R33C33C.A0 to     R33C33C.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260</A>
ROUTE         1     0.759<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5:R33C33C.F0:R33C37D.C0:0.759">     R33C33C.F0 to R33C37D.C0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5">u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5</A>
CTOF_DEL    ---     0.206     R33C37D.C0 to     R33C37D.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12246">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12246</A>
ROUTE         1     0.829<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1:R33C37D.F0:R35C35A.C1:0.829">     R33C37D.F0 to R35C35A.C1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1">u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1</A>
CTOF_DEL    ---     0.206     R35C35A.C1 to     R35C35A.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12216">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12216</A>
ROUTE         9     0.763<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux:R35C35A.F1:R35C40B.D0:0.763">     R35C35A.F1 to R35C40B.D0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux">u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux</A>
CTOF_DEL    ---     0.206     R35C40B.D0 to     R35C40B.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_11672">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_11672</A>
ROUTE         1     0.690<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2:R35C40B.F0:R33C34A.D0:0.690">     R35C40B.F0 to R33C34A.D0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2</A>
CTOF_DEL    ---     0.206     R33C34A.D0 to     R33C34A.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9310">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9310</A>
ROUTE        14     0.685<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77:R33C34A.F0:R35C34C.C1:0.685">     R33C34A.F0 to R35C34C.C1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77</A>
CTOF_DEL    ---     0.206     R35C34C.C1 to     R35C34C.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12151">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12151</A>
ROUTE         1     0.627<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0:R35C34C.F1:R33C34B.D1:0.627">     R35C34C.F1 to R33C34B.D1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0">u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0</A>
CTOF_DEL    ---     0.206     R33C34B.D1 to     R33C34B.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12307">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12307</A>
ROUTE         1     0.679<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0:R33C34B.F1:R33C36B.B0:0.679">     R33C34B.F1 to R33C36B.B0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0">u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0</A>
CTOOFX_DEL  ---     0.352     R33C36B.B0 to   R33C36B.OFX0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]:R33C36B.OFX0:R33C36B.DI0:0.000">   R33C36B.OFX0 to R33C36B.DI0   </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]</A> (to <A href="#@net:w_pll_100m">w_pll_100m</A>)
                  --------
                   12.185   (26.9% logic, 73.1% route), 14 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:ROUTE, 2.262,PLL_TR0.CLKOS,R33C29C.CLK,w_pll_100m">Source Clock Path</A> u_pll/PLLInst_0 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9286:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.262<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:R33C29C.CLK:2.262">  PLL_TR0.CLKOS to R33C29C.CLK   </A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:ROUTE, 2.262,PLL_TR0.CLKOS,R33C36B.CLK,w_pll_100m">Destination Clock Path</A> u_pll/PLLInst_0 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.262<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:R33C36B.CLK:2.262">  PLL_TR0.CLKOS to R33C36B.CLK   </A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 1.930ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9289">u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[15]</A>  (from <A href="#@net:w_pll_100m">w_pll_100m</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata[6]</A>  (to <A href="#@net:w_pll_100m">w_pll_100m</A> +)

   Delay:              12.163ns  (27.0% logic, 73.0% route), 14 logic levels.

 Constraint Details:

     12.163ns physical path delay u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9289 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569 exceeds
     10.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 1.930ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:REG_DEL, 0.454,R35C30B.CLK,R35C30B.Q1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9289:ROUTE, 0.704,R35C30B.Q1,R35C32D.B1,u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[15]:CTOF_DEL, 0.206,R35C32D.B1,R35C32D.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294:ROUTE, 0.499,R35C32D.F1,R35C32D.A0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_m2_e_3:CTOF_DEL, 0.206,R35C32D.A0,R35C32D.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294:ROUTE, 0.679,R35C32D.F0,R33C33B.D1,u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_14:CTOF_DEL, 0.206,R33C33B.D1,R33C33B.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12205:ROUTE, 0.655,R33C33B.F1,R35C33D.D1,u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12:CTOF_DEL, 0.206,R35C33D.D1,R35C33D.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9306:ROUTE, 0.827,R35C33D.F1,R33C33C.C1,u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30:CTOF_DEL, 0.206,R33C33C.C1,R33C33C.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260:ROUTE, 0.489,R33C33C.F1,R33C33C.A0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1:CTOF_DEL, 0.206,R33C33C.A0,R33C33C.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260:ROUTE, 0.759,R33C33C.F0,R33C37D.C0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5:CTOF_DEL, 0.206,R33C37D.C0,R33C37D.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12246:ROUTE, 0.829,R33C37D.F0,R35C35A.C1,u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1:CTOF_DEL, 0.206,R35C35A.C1,R35C35A.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12216:ROUTE, 0.763,R35C35A.F1,R35C40B.D0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux:CTOF_DEL, 0.206,R35C40B.D0,R35C40B.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_11672:ROUTE, 0.690,R35C40B.F0,R33C34A.D0,u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2:CTOF_DEL, 0.206,R33C34A.D0,R33C34A.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9310:ROUTE, 0.685,R33C34A.F0,R35C34C.C1,u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77:CTOF_DEL, 0.206,R35C34C.C1,R35C34C.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12151:ROUTE, 0.627,R35C34C.F1,R33C34B.D1,u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0:CTOF_DEL, 0.206,R33C34B.D1,R33C34B.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12307:ROUTE, 0.679,R33C34B.F1,R33C36B.B0,u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0:CTOOFX_DEL, 0.352,R33C36B.B0,R33C36B.OFX0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569:ROUTE, 0.000,R33C36B.OFX0,R33C36B.DI0,u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]">Data path</A> u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9289 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R35C30B.CLK to     R35C30B.Q1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9289">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9289</A> (from <A href="#@net:w_pll_100m">w_pll_100m</A>)
ROUTE         5     0.704<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[15]:R35C30B.Q1:R35C32D.B1:0.704">     R35C30B.Q1 to R35C32D.B1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[15]">u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[15]</A>
CTOF_DEL    ---     0.206     R35C32D.B1 to     R35C32D.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294</A>
ROUTE         2     0.499<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m2_e_3:R35C32D.F1:R35C32D.A0:0.499">     R35C32D.F1 to R35C32D.A0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m2_e_3">u_eth_top/u_udpcom_control/u_datagram_parser/un1_m2_e_3</A>
CTOF_DEL    ---     0.206     R35C32D.A0 to     R35C32D.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294</A>
ROUTE         2     0.679<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_14:R35C32D.F0:R33C33B.D1:0.679">     R35C32D.F0 to R33C33B.D1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_14">u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_14</A>
CTOF_DEL    ---     0.206     R33C33B.D1 to     R33C33B.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12205">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12205</A>
ROUTE         4     0.655<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12:R33C33B.F1:R35C33D.D1:0.655">     R33C33B.F1 to R35C33D.D1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12">u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12</A>
CTOF_DEL    ---     0.206     R35C33D.D1 to     R35C33D.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9306">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9306</A>
ROUTE         5     0.827<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30:R35C33D.F1:R33C33C.C1:0.827">     R35C33D.F1 to R33C33C.C1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30">u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30</A>
CTOF_DEL    ---     0.206     R33C33C.C1 to     R33C33C.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260</A>
ROUTE         1     0.489<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1:R33C33C.F1:R33C33C.A0:0.489">     R33C33C.F1 to R33C33C.A0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1">u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1</A>
CTOF_DEL    ---     0.206     R33C33C.A0 to     R33C33C.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260</A>
ROUTE         1     0.759<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5:R33C33C.F0:R33C37D.C0:0.759">     R33C33C.F0 to R33C37D.C0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5">u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5</A>
CTOF_DEL    ---     0.206     R33C37D.C0 to     R33C37D.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12246">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12246</A>
ROUTE         1     0.829<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1:R33C37D.F0:R35C35A.C1:0.829">     R33C37D.F0 to R35C35A.C1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1">u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1</A>
CTOF_DEL    ---     0.206     R35C35A.C1 to     R35C35A.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12216">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12216</A>
ROUTE         9     0.763<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux:R35C35A.F1:R35C40B.D0:0.763">     R35C35A.F1 to R35C40B.D0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux">u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux</A>
CTOF_DEL    ---     0.206     R35C40B.D0 to     R35C40B.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_11672">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_11672</A>
ROUTE         1     0.690<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2:R35C40B.F0:R33C34A.D0:0.690">     R35C40B.F0 to R33C34A.D0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2</A>
CTOF_DEL    ---     0.206     R33C34A.D0 to     R33C34A.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9310">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9310</A>
ROUTE        14     0.685<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77:R33C34A.F0:R35C34C.C1:0.685">     R33C34A.F0 to R35C34C.C1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77</A>
CTOF_DEL    ---     0.206     R35C34C.C1 to     R35C34C.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12151">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12151</A>
ROUTE         1     0.627<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0:R35C34C.F1:R33C34B.D1:0.627">     R35C34C.F1 to R33C34B.D1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0">u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0</A>
CTOF_DEL    ---     0.206     R33C34B.D1 to     R33C34B.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12307">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12307</A>
ROUTE         1     0.679<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0:R33C34B.F1:R33C36B.B0:0.679">     R33C34B.F1 to R33C36B.B0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0">u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0</A>
CTOOFX_DEL  ---     0.352     R33C36B.B0 to   R33C36B.OFX0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]:R33C36B.OFX0:R33C36B.DI0:0.000">   R33C36B.OFX0 to R33C36B.DI0   </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]</A> (to <A href="#@net:w_pll_100m">w_pll_100m</A>)
                  --------
                   12.163   (27.0% logic, 73.0% route), 14 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:ROUTE, 2.262,PLL_TR0.CLKOS,R35C30B.CLK,w_pll_100m">Source Clock Path</A> u_pll/PLLInst_0 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9289:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.262<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:R35C30B.CLK:2.262">  PLL_TR0.CLKOS to R35C30B.CLK   </A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:ROUTE, 2.262,PLL_TR0.CLKOS,R33C36B.CLK,w_pll_100m">Destination Clock Path</A> u_pll/PLLInst_0 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.262<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:R33C36B.CLK:2.262">  PLL_TR0.CLKOS to R33C36B.CLK   </A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 1.859ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9288">u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[13]</A>  (from <A href="#@net:w_pll_100m">w_pll_100m</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata[6]</A>  (to <A href="#@net:w_pll_100m">w_pll_100m</A> +)

   Delay:              12.092ns  (25.4% logic, 74.6% route), 13 logic levels.

 Constraint Details:

     12.092ns physical path delay u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9288 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569 exceeds
     10.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 1.859ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:REG_DEL, 0.454,R35C30A.CLK,R35C30A.Q1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9288:ROUTE, 0.721,R35C30A.Q1,R35C31B.B0,u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[13]:CTOF_DEL, 0.206,R35C31B.B0,R35C31B.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_14520:ROUTE, 1.296,R35C31B.F0,R33C33B.B1,u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_1:CTOF_DEL, 0.206,R33C33B.B1,R33C33B.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12205:ROUTE, 0.655,R33C33B.F1,R35C33D.D1,u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12:CTOF_DEL, 0.206,R35C33D.D1,R35C33D.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9306:ROUTE, 0.827,R35C33D.F1,R33C33C.C1,u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30:CTOF_DEL, 0.206,R33C33C.C1,R33C33C.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260:ROUTE, 0.489,R33C33C.F1,R33C33C.A0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1:CTOF_DEL, 0.206,R33C33C.A0,R33C33C.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260:ROUTE, 0.759,R33C33C.F0,R33C37D.C0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5:CTOF_DEL, 0.206,R33C37D.C0,R33C37D.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12246:ROUTE, 0.829,R33C37D.F0,R35C35A.C1,u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1:CTOF_DEL, 0.206,R35C35A.C1,R35C35A.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12216:ROUTE, 0.763,R35C35A.F1,R35C40B.D0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux:CTOF_DEL, 0.206,R35C40B.D0,R35C40B.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_11672:ROUTE, 0.690,R35C40B.F0,R33C34A.D0,u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2:CTOF_DEL, 0.206,R33C34A.D0,R33C34A.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9310:ROUTE, 0.685,R33C34A.F0,R35C34C.C1,u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77:CTOF_DEL, 0.206,R35C34C.C1,R35C34C.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12151:ROUTE, 0.627,R35C34C.F1,R33C34B.D1,u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0:CTOF_DEL, 0.206,R33C34B.D1,R33C34B.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12307:ROUTE, 0.679,R33C34B.F1,R33C36B.B0,u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0:CTOOFX_DEL, 0.352,R33C36B.B0,R33C36B.OFX0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569:ROUTE, 0.000,R33C36B.OFX0,R33C36B.DI0,u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]">Data path</A> u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9288 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R35C30A.CLK to     R35C30A.Q1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9288">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9288</A> (from <A href="#@net:w_pll_100m">w_pll_100m</A>)
ROUTE        13     0.721<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[13]:R35C30A.Q1:R35C31B.B0:0.721">     R35C30A.Q1 to R35C31B.B0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[13]">u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[13]</A>
CTOF_DEL    ---     0.206     R35C31B.B0 to     R35C31B.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_14520">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_14520</A>
ROUTE         1     1.296<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_1:R35C31B.F0:R33C33B.B1:1.296">     R35C31B.F0 to R33C33B.B1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_1">u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_1</A>
CTOF_DEL    ---     0.206     R33C33B.B1 to     R33C33B.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12205">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12205</A>
ROUTE         4     0.655<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12:R33C33B.F1:R35C33D.D1:0.655">     R33C33B.F1 to R35C33D.D1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12">u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12</A>
CTOF_DEL    ---     0.206     R35C33D.D1 to     R35C33D.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9306">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9306</A>
ROUTE         5     0.827<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30:R35C33D.F1:R33C33C.C1:0.827">     R35C33D.F1 to R33C33C.C1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30">u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30</A>
CTOF_DEL    ---     0.206     R33C33C.C1 to     R33C33C.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260</A>
ROUTE         1     0.489<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1:R33C33C.F1:R33C33C.A0:0.489">     R33C33C.F1 to R33C33C.A0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1">u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1</A>
CTOF_DEL    ---     0.206     R33C33C.A0 to     R33C33C.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260</A>
ROUTE         1     0.759<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5:R33C33C.F0:R33C37D.C0:0.759">     R33C33C.F0 to R33C37D.C0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5">u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5</A>
CTOF_DEL    ---     0.206     R33C37D.C0 to     R33C37D.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12246">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12246</A>
ROUTE         1     0.829<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1:R33C37D.F0:R35C35A.C1:0.829">     R33C37D.F0 to R35C35A.C1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1">u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1</A>
CTOF_DEL    ---     0.206     R35C35A.C1 to     R35C35A.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12216">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12216</A>
ROUTE         9     0.763<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux:R35C35A.F1:R35C40B.D0:0.763">     R35C35A.F1 to R35C40B.D0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux">u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux</A>
CTOF_DEL    ---     0.206     R35C40B.D0 to     R35C40B.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_11672">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_11672</A>
ROUTE         1     0.690<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2:R35C40B.F0:R33C34A.D0:0.690">     R35C40B.F0 to R33C34A.D0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2</A>
CTOF_DEL    ---     0.206     R33C34A.D0 to     R33C34A.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9310">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9310</A>
ROUTE        14     0.685<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77:R33C34A.F0:R35C34C.C1:0.685">     R33C34A.F0 to R35C34C.C1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77</A>
CTOF_DEL    ---     0.206     R35C34C.C1 to     R35C34C.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12151">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12151</A>
ROUTE         1     0.627<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0:R35C34C.F1:R33C34B.D1:0.627">     R35C34C.F1 to R33C34B.D1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0">u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0</A>
CTOF_DEL    ---     0.206     R33C34B.D1 to     R33C34B.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12307">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12307</A>
ROUTE         1     0.679<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0:R33C34B.F1:R33C36B.B0:0.679">     R33C34B.F1 to R33C36B.B0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0">u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0</A>
CTOOFX_DEL  ---     0.352     R33C36B.B0 to   R33C36B.OFX0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]:R33C36B.OFX0:R33C36B.DI0:0.000">   R33C36B.OFX0 to R33C36B.DI0   </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]</A> (to <A href="#@net:w_pll_100m">w_pll_100m</A>)
                  --------
                   12.092   (25.4% logic, 74.6% route), 13 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:ROUTE, 2.262,PLL_TR0.CLKOS,R35C30A.CLK,w_pll_100m">Source Clock Path</A> u_pll/PLLInst_0 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9288:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.262<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:R35C30A.CLK:2.262">  PLL_TR0.CLKOS to R35C30A.CLK   </A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:ROUTE, 2.262,PLL_TR0.CLKOS,R33C36B.CLK,w_pll_100m">Destination Clock Path</A> u_pll/PLLInst_0 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.262<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:R33C36B.CLK:2.262">  PLL_TR0.CLKOS to R33C36B.CLK   </A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 1.849ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9287">u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[11]</A>  (from <A href="#@net:w_pll_100m">w_pll_100m</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata[6]</A>  (to <A href="#@net:w_pll_100m">w_pll_100m</A> +)

   Delay:              12.082ns  (25.4% logic, 74.6% route), 13 logic levels.

 Constraint Details:

     12.082ns physical path delay u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9287 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569 exceeds
     10.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 1.849ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:REG_DEL, 0.454,R32C31A.CLK,R32C31A.Q1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9287:ROUTE, 0.711,R32C31A.Q1,R35C31B.D0,u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[11]:CTOF_DEL, 0.206,R35C31B.D0,R35C31B.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_14520:ROUTE, 1.296,R35C31B.F0,R33C33B.B1,u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_1:CTOF_DEL, 0.206,R33C33B.B1,R33C33B.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12205:ROUTE, 0.655,R33C33B.F1,R35C33D.D1,u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12:CTOF_DEL, 0.206,R35C33D.D1,R35C33D.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9306:ROUTE, 0.827,R35C33D.F1,R33C33C.C1,u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30:CTOF_DEL, 0.206,R33C33C.C1,R33C33C.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260:ROUTE, 0.489,R33C33C.F1,R33C33C.A0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1:CTOF_DEL, 0.206,R33C33C.A0,R33C33C.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260:ROUTE, 0.759,R33C33C.F0,R33C37D.C0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5:CTOF_DEL, 0.206,R33C37D.C0,R33C37D.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12246:ROUTE, 0.829,R33C37D.F0,R35C35A.C1,u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1:CTOF_DEL, 0.206,R35C35A.C1,R35C35A.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12216:ROUTE, 0.763,R35C35A.F1,R35C40B.D0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux:CTOF_DEL, 0.206,R35C40B.D0,R35C40B.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_11672:ROUTE, 0.690,R35C40B.F0,R33C34A.D0,u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2:CTOF_DEL, 0.206,R33C34A.D0,R33C34A.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9310:ROUTE, 0.685,R33C34A.F0,R35C34C.C1,u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77:CTOF_DEL, 0.206,R35C34C.C1,R35C34C.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12151:ROUTE, 0.627,R35C34C.F1,R33C34B.D1,u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0:CTOF_DEL, 0.206,R33C34B.D1,R33C34B.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12307:ROUTE, 0.679,R33C34B.F1,R33C36B.B0,u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0:CTOOFX_DEL, 0.352,R33C36B.B0,R33C36B.OFX0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569:ROUTE, 0.000,R33C36B.OFX0,R33C36B.DI0,u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]">Data path</A> u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9287 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R32C31A.CLK to     R32C31A.Q1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9287">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9287</A> (from <A href="#@net:w_pll_100m">w_pll_100m</A>)
ROUTE         8     0.711<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[11]:R32C31A.Q1:R35C31B.D0:0.711">     R32C31A.Q1 to R35C31B.D0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[11]">u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[11]</A>
CTOF_DEL    ---     0.206     R35C31B.D0 to     R35C31B.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_14520">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_14520</A>
ROUTE         1     1.296<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_1:R35C31B.F0:R33C33B.B1:1.296">     R35C31B.F0 to R33C33B.B1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_1">u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_1</A>
CTOF_DEL    ---     0.206     R33C33B.B1 to     R33C33B.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12205">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12205</A>
ROUTE         4     0.655<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12:R33C33B.F1:R35C33D.D1:0.655">     R33C33B.F1 to R35C33D.D1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12">u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12</A>
CTOF_DEL    ---     0.206     R35C33D.D1 to     R35C33D.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9306">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9306</A>
ROUTE         5     0.827<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30:R35C33D.F1:R33C33C.C1:0.827">     R35C33D.F1 to R33C33C.C1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30">u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30</A>
CTOF_DEL    ---     0.206     R33C33C.C1 to     R33C33C.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260</A>
ROUTE         1     0.489<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1:R33C33C.F1:R33C33C.A0:0.489">     R33C33C.F1 to R33C33C.A0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1">u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1</A>
CTOF_DEL    ---     0.206     R33C33C.A0 to     R33C33C.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260</A>
ROUTE         1     0.759<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5:R33C33C.F0:R33C37D.C0:0.759">     R33C33C.F0 to R33C37D.C0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5">u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5</A>
CTOF_DEL    ---     0.206     R33C37D.C0 to     R33C37D.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12246">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12246</A>
ROUTE         1     0.829<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1:R33C37D.F0:R35C35A.C1:0.829">     R33C37D.F0 to R35C35A.C1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1">u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1</A>
CTOF_DEL    ---     0.206     R35C35A.C1 to     R35C35A.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12216">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12216</A>
ROUTE         9     0.763<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux:R35C35A.F1:R35C40B.D0:0.763">     R35C35A.F1 to R35C40B.D0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux">u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux</A>
CTOF_DEL    ---     0.206     R35C40B.D0 to     R35C40B.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_11672">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_11672</A>
ROUTE         1     0.690<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2:R35C40B.F0:R33C34A.D0:0.690">     R35C40B.F0 to R33C34A.D0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2</A>
CTOF_DEL    ---     0.206     R33C34A.D0 to     R33C34A.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9310">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9310</A>
ROUTE        14     0.685<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77:R33C34A.F0:R35C34C.C1:0.685">     R33C34A.F0 to R35C34C.C1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77</A>
CTOF_DEL    ---     0.206     R35C34C.C1 to     R35C34C.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12151">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12151</A>
ROUTE         1     0.627<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0:R35C34C.F1:R33C34B.D1:0.627">     R35C34C.F1 to R33C34B.D1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0">u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0</A>
CTOF_DEL    ---     0.206     R33C34B.D1 to     R33C34B.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12307">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12307</A>
ROUTE         1     0.679<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0:R33C34B.F1:R33C36B.B0:0.679">     R33C34B.F1 to R33C36B.B0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0">u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0</A>
CTOOFX_DEL  ---     0.352     R33C36B.B0 to   R33C36B.OFX0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]:R33C36B.OFX0:R33C36B.DI0:0.000">   R33C36B.OFX0 to R33C36B.DI0   </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]</A> (to <A href="#@net:w_pll_100m">w_pll_100m</A>)
                  --------
                   12.082   (25.4% logic, 74.6% route), 13 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:ROUTE, 2.262,PLL_TR0.CLKOS,R32C31A.CLK,w_pll_100m">Source Clock Path</A> u_pll/PLLInst_0 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9287:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.262<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:R32C31A.CLK:2.262">  PLL_TR0.CLKOS to R32C31A.CLK   </A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:ROUTE, 2.262,PLL_TR0.CLKOS,R33C36B.CLK,w_pll_100m">Destination Clock Path</A> u_pll/PLLInst_0 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.262<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:R33C36B.CLK:2.262">  PLL_TR0.CLKOS to R33C36B.CLK   </A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 1.839ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9289">u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[14]</A>  (from <A href="#@net:w_pll_100m">w_pll_100m</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata[6]</A>  (to <A href="#@net:w_pll_100m">w_pll_100m</A> +)

   Delay:              12.072ns  (27.2% logic, 72.8% route), 14 logic levels.

 Constraint Details:

     12.072ns physical path delay u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9289 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569 exceeds
     10.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 1.839ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:REG_DEL, 0.457,R35C30B.CLK,R35C30B.Q0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9289:ROUTE, 0.879,R35C30B.Q0,R35C32D.A1,u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[14]:CTOF_DEL, 0.206,R35C32D.A1,R35C32D.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294:ROUTE, 0.499,R35C32D.F1,R35C32D.A0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_m2_e_3:CTOF_DEL, 0.206,R35C32D.A0,R35C32D.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294:ROUTE, 0.344,R35C32D.F0,R35C32B.C1,u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_14:CTOF_DEL, 0.206,R35C32B.C1,R35C32B.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12155:ROUTE, 0.721,R35C32B.F1,R35C33D.B1,u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_13:CTOF_DEL, 0.206,R35C33D.B1,R35C33D.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9306:ROUTE, 0.827,R35C33D.F1,R33C33C.C1,u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30:CTOF_DEL, 0.206,R33C33C.C1,R33C33C.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260:ROUTE, 0.489,R33C33C.F1,R33C33C.A0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1:CTOF_DEL, 0.206,R33C33C.A0,R33C33C.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260:ROUTE, 0.759,R33C33C.F0,R33C37D.C0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5:CTOF_DEL, 0.206,R33C37D.C0,R33C37D.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12246:ROUTE, 0.829,R33C37D.F0,R35C35A.C1,u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1:CTOF_DEL, 0.206,R35C35A.C1,R35C35A.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12216:ROUTE, 0.763,R35C35A.F1,R35C40B.D0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux:CTOF_DEL, 0.206,R35C40B.D0,R35C40B.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_11672:ROUTE, 0.690,R35C40B.F0,R33C34A.D0,u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2:CTOF_DEL, 0.206,R33C34A.D0,R33C34A.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9310:ROUTE, 0.685,R33C34A.F0,R35C34C.C1,u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77:CTOF_DEL, 0.206,R35C34C.C1,R35C34C.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12151:ROUTE, 0.627,R35C34C.F1,R33C34B.D1,u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0:CTOF_DEL, 0.206,R33C34B.D1,R33C34B.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12307:ROUTE, 0.679,R33C34B.F1,R33C36B.B0,u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0:CTOOFX_DEL, 0.352,R33C36B.B0,R33C36B.OFX0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569:ROUTE, 0.000,R33C36B.OFX0,R33C36B.DI0,u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]">Data path</A> u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9289 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R35C30B.CLK to     R35C30B.Q0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9289">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9289</A> (from <A href="#@net:w_pll_100m">w_pll_100m</A>)
ROUTE         5     0.879<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[14]:R35C30B.Q0:R35C32D.A1:0.879">     R35C30B.Q0 to R35C32D.A1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[14]">u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[14]</A>
CTOF_DEL    ---     0.206     R35C32D.A1 to     R35C32D.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294</A>
ROUTE         2     0.499<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m2_e_3:R35C32D.F1:R35C32D.A0:0.499">     R35C32D.F1 to R35C32D.A0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m2_e_3">u_eth_top/u_udpcom_control/u_datagram_parser/un1_m2_e_3</A>
CTOF_DEL    ---     0.206     R35C32D.A0 to     R35C32D.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294</A>
ROUTE         2     0.344<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_14:R35C32D.F0:R35C32B.C1:0.344">     R35C32D.F0 to R35C32B.C1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_14">u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_14</A>
CTOF_DEL    ---     0.206     R35C32B.C1 to     R35C32B.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12155">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12155</A>
ROUTE         5     0.721<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_13:R35C32B.F1:R35C33D.B1:0.721">     R35C32B.F1 to R35C33D.B1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_13">u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_13</A>
CTOF_DEL    ---     0.206     R35C33D.B1 to     R35C33D.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9306">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9306</A>
ROUTE         5     0.827<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30:R35C33D.F1:R33C33C.C1:0.827">     R35C33D.F1 to R33C33C.C1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30">u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30</A>
CTOF_DEL    ---     0.206     R33C33C.C1 to     R33C33C.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260</A>
ROUTE         1     0.489<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1:R33C33C.F1:R33C33C.A0:0.489">     R33C33C.F1 to R33C33C.A0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1">u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1</A>
CTOF_DEL    ---     0.206     R33C33C.A0 to     R33C33C.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260</A>
ROUTE         1     0.759<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5:R33C33C.F0:R33C37D.C0:0.759">     R33C33C.F0 to R33C37D.C0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5">u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5</A>
CTOF_DEL    ---     0.206     R33C37D.C0 to     R33C37D.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12246">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12246</A>
ROUTE         1     0.829<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1:R33C37D.F0:R35C35A.C1:0.829">     R33C37D.F0 to R35C35A.C1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1">u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1</A>
CTOF_DEL    ---     0.206     R35C35A.C1 to     R35C35A.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12216">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12216</A>
ROUTE         9     0.763<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux:R35C35A.F1:R35C40B.D0:0.763">     R35C35A.F1 to R35C40B.D0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux">u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux</A>
CTOF_DEL    ---     0.206     R35C40B.D0 to     R35C40B.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_11672">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_11672</A>
ROUTE         1     0.690<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2:R35C40B.F0:R33C34A.D0:0.690">     R35C40B.F0 to R33C34A.D0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2</A>
CTOF_DEL    ---     0.206     R33C34A.D0 to     R33C34A.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9310">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9310</A>
ROUTE        14     0.685<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77:R33C34A.F0:R35C34C.C1:0.685">     R33C34A.F0 to R35C34C.C1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77</A>
CTOF_DEL    ---     0.206     R35C34C.C1 to     R35C34C.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12151">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12151</A>
ROUTE         1     0.627<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0:R35C34C.F1:R33C34B.D1:0.627">     R35C34C.F1 to R33C34B.D1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0">u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0</A>
CTOF_DEL    ---     0.206     R33C34B.D1 to     R33C34B.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12307">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12307</A>
ROUTE         1     0.679<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0:R33C34B.F1:R33C36B.B0:0.679">     R33C34B.F1 to R33C36B.B0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0">u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0</A>
CTOOFX_DEL  ---     0.352     R33C36B.B0 to   R33C36B.OFX0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]:R33C36B.OFX0:R33C36B.DI0:0.000">   R33C36B.OFX0 to R33C36B.DI0   </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]</A> (to <A href="#@net:w_pll_100m">w_pll_100m</A>)
                  --------
                   12.072   (27.2% logic, 72.8% route), 14 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:ROUTE, 2.262,PLL_TR0.CLKOS,R35C30B.CLK,w_pll_100m">Source Clock Path</A> u_pll/PLLInst_0 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9289:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.262<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:R35C30B.CLK:2.262">  PLL_TR0.CLKOS to R35C30B.CLK   </A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:ROUTE, 2.262,PLL_TR0.CLKOS,R33C36B.CLK,w_pll_100m">Destination Clock Path</A> u_pll/PLLInst_0 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.262<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:R33C36B.CLK:2.262">  PLL_TR0.CLKOS to R33C36B.CLK   </A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 1.815ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9282">u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[1]</A>  (from <A href="#@net:w_pll_100m">w_pll_100m</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata[6]</A>  (to <A href="#@net:w_pll_100m">w_pll_100m</A> +)

   Delay:              12.048ns  (25.5% logic, 74.5% route), 13 logic levels.

 Constraint Details:

     12.048ns physical path delay u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9282 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569 exceeds
     10.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 1.815ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:REG_DEL, 0.454,R35C31A.CLK,R35C31A.Q1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9282:ROUTE, 0.677,R35C31A.Q1,R35C31B.A0,u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[1]:CTOF_DEL, 0.206,R35C31B.A0,R35C31B.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_14520:ROUTE, 1.296,R35C31B.F0,R33C33B.B1,u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_1:CTOF_DEL, 0.206,R33C33B.B1,R33C33B.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12205:ROUTE, 0.655,R33C33B.F1,R35C33D.D1,u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12:CTOF_DEL, 0.206,R35C33D.D1,R35C33D.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9306:ROUTE, 0.827,R35C33D.F1,R33C33C.C1,u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30:CTOF_DEL, 0.206,R33C33C.C1,R33C33C.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260:ROUTE, 0.489,R33C33C.F1,R33C33C.A0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1:CTOF_DEL, 0.206,R33C33C.A0,R33C33C.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260:ROUTE, 0.759,R33C33C.F0,R33C37D.C0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5:CTOF_DEL, 0.206,R33C37D.C0,R33C37D.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12246:ROUTE, 0.829,R33C37D.F0,R35C35A.C1,u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1:CTOF_DEL, 0.206,R35C35A.C1,R35C35A.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12216:ROUTE, 0.763,R35C35A.F1,R35C40B.D0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux:CTOF_DEL, 0.206,R35C40B.D0,R35C40B.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_11672:ROUTE, 0.690,R35C40B.F0,R33C34A.D0,u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2:CTOF_DEL, 0.206,R33C34A.D0,R33C34A.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9310:ROUTE, 0.685,R33C34A.F0,R35C34C.C1,u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77:CTOF_DEL, 0.206,R35C34C.C1,R35C34C.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12151:ROUTE, 0.627,R35C34C.F1,R33C34B.D1,u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0:CTOF_DEL, 0.206,R33C34B.D1,R33C34B.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12307:ROUTE, 0.679,R33C34B.F1,R33C36B.B0,u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0:CTOOFX_DEL, 0.352,R33C36B.B0,R33C36B.OFX0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569:ROUTE, 0.000,R33C36B.OFX0,R33C36B.DI0,u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]">Data path</A> u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9282 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R35C31A.CLK to     R35C31A.Q1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9282">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9282</A> (from <A href="#@net:w_pll_100m">w_pll_100m</A>)
ROUTE        17     0.677<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[1]:R35C31A.Q1:R35C31B.A0:0.677">     R35C31A.Q1 to R35C31B.A0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[1]">u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[1]</A>
CTOF_DEL    ---     0.206     R35C31B.A0 to     R35C31B.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_14520">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_14520</A>
ROUTE         1     1.296<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_1:R35C31B.F0:R33C33B.B1:1.296">     R35C31B.F0 to R33C33B.B1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_1">u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_1</A>
CTOF_DEL    ---     0.206     R33C33B.B1 to     R33C33B.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12205">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12205</A>
ROUTE         4     0.655<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12:R33C33B.F1:R35C33D.D1:0.655">     R33C33B.F1 to R35C33D.D1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12">u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12</A>
CTOF_DEL    ---     0.206     R35C33D.D1 to     R35C33D.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9306">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9306</A>
ROUTE         5     0.827<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30:R35C33D.F1:R33C33C.C1:0.827">     R35C33D.F1 to R33C33C.C1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30">u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30</A>
CTOF_DEL    ---     0.206     R33C33C.C1 to     R33C33C.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260</A>
ROUTE         1     0.489<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1:R33C33C.F1:R33C33C.A0:0.489">     R33C33C.F1 to R33C33C.A0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1">u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1</A>
CTOF_DEL    ---     0.206     R33C33C.A0 to     R33C33C.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260</A>
ROUTE         1     0.759<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5:R33C33C.F0:R33C37D.C0:0.759">     R33C33C.F0 to R33C37D.C0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5">u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5</A>
CTOF_DEL    ---     0.206     R33C37D.C0 to     R33C37D.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12246">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12246</A>
ROUTE         1     0.829<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1:R33C37D.F0:R35C35A.C1:0.829">     R33C37D.F0 to R35C35A.C1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1">u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1</A>
CTOF_DEL    ---     0.206     R35C35A.C1 to     R35C35A.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12216">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12216</A>
ROUTE         9     0.763<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux:R35C35A.F1:R35C40B.D0:0.763">     R35C35A.F1 to R35C40B.D0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux">u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux</A>
CTOF_DEL    ---     0.206     R35C40B.D0 to     R35C40B.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_11672">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_11672</A>
ROUTE         1     0.690<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2:R35C40B.F0:R33C34A.D0:0.690">     R35C40B.F0 to R33C34A.D0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2</A>
CTOF_DEL    ---     0.206     R33C34A.D0 to     R33C34A.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9310">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9310</A>
ROUTE        14     0.685<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77:R33C34A.F0:R35C34C.C1:0.685">     R33C34A.F0 to R35C34C.C1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77</A>
CTOF_DEL    ---     0.206     R35C34C.C1 to     R35C34C.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12151">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12151</A>
ROUTE         1     0.627<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0:R35C34C.F1:R33C34B.D1:0.627">     R35C34C.F1 to R33C34B.D1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0">u_eth_top/u_udpcom_control/u_datagram_parser/G_17_i_0</A>
CTOF_DEL    ---     0.206     R33C34B.D1 to     R33C34B.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12307">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12307</A>
ROUTE         1     0.679<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0:R33C34B.F1:R33C36B.B0:0.679">     R33C34B.F1 to R33C36B.B0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0">u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0</A>
CTOOFX_DEL  ---     0.352     R33C36B.B0 to   R33C36B.OFX0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]:R33C36B.OFX0:R33C36B.DI0:0.000">   R33C36B.OFX0 to R33C36B.DI0   </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]</A> (to <A href="#@net:w_pll_100m">w_pll_100m</A>)
                  --------
                   12.048   (25.5% logic, 74.5% route), 13 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:ROUTE, 2.262,PLL_TR0.CLKOS,R35C31A.CLK,w_pll_100m">Source Clock Path</A> u_pll/PLLInst_0 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9282:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.262<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:R35C31A.CLK:2.262">  PLL_TR0.CLKOS to R35C31A.CLK   </A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:ROUTE, 2.262,PLL_TR0.CLKOS,R33C36B.CLK,w_pll_100m">Destination Clock Path</A> u_pll/PLLInst_0 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.262<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:R33C36B.CLK:2.262">  PLL_TR0.CLKOS to R33C36B.CLK   </A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#FF0000> 

Error: The following path exceeds requirements by 1.794ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9289">u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[14]</A>  (from <A href="#@net:w_pll_100m">w_pll_100m</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata[6]</A>  (to <A href="#@net:w_pll_100m">w_pll_100m</A> +)

   Delay:              12.027ns  (27.3% logic, 72.7% route), 14 logic levels.

 Constraint Details:

     12.027ns physical path delay u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9289 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569 exceeds
     10.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 10.233ns) by 1.794ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:REG_DEL, 0.457,R35C30B.CLK,R35C30B.Q0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9289:ROUTE, 0.879,R35C30B.Q0,R35C32D.A1,u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[14]:CTOF_DEL, 0.206,R35C32D.A1,R35C32D.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294:ROUTE, 0.499,R35C32D.F1,R35C32D.A0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_m2_e_3:CTOF_DEL, 0.206,R35C32D.A0,R35C32D.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294:ROUTE, 0.679,R35C32D.F0,R33C33B.D1,u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_14:CTOF_DEL, 0.206,R33C33B.D1,R33C33B.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12205:ROUTE, 0.655,R33C33B.F1,R35C33D.D1,u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12:CTOF_DEL, 0.206,R35C33D.D1,R35C33D.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9306:ROUTE, 0.827,R35C33D.F1,R33C33C.C1,u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30:CTOF_DEL, 0.206,R33C33C.C1,R33C33C.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260:ROUTE, 0.489,R33C33C.F1,R33C33C.A0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1:CTOF_DEL, 0.206,R33C33C.A0,R33C33C.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260:ROUTE, 0.759,R33C33C.F0,R33C37D.C0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5:CTOF_DEL, 0.206,R33C37D.C0,R33C37D.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12246:ROUTE, 0.829,R33C37D.F0,R35C35A.C1,u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1:CTOF_DEL, 0.206,R35C35A.C1,R35C35A.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12216:ROUTE, 0.763,R35C35A.F1,R35C40B.D0,u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux:CTOF_DEL, 0.206,R35C40B.D0,R35C40B.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_11672:ROUTE, 0.690,R35C40B.F0,R33C34A.D0,u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2:CTOF_DEL, 0.206,R33C34A.D0,R33C34A.F0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9310:ROUTE, 0.455,R33C34A.F0,R33C35A.D1,u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77:CTOF_DEL, 0.206,R33C35A.D1,R33C35A.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_13473:ROUTE, 0.543,R33C35A.F1,R33C34B.C1,u_eth_top/u_udpcom_control/u_datagram_parser/N_8_3:CTOF_DEL, 0.206,R33C34B.C1,R33C34B.F1,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12307:ROUTE, 0.679,R33C34B.F1,R33C36B.B0,u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0:CTOOFX_DEL, 0.352,R33C36B.B0,R33C36B.OFX0,u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569:ROUTE, 0.000,R33C36B.OFX0,R33C36B.DI0,u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]">Data path</A> u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9289 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R35C30B.CLK to     R35C30B.Q0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9289">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9289</A> (from <A href="#@net:w_pll_100m">w_pll_100m</A>)
ROUTE         5     0.879<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[14]:R35C30B.Q0:R35C32D.A1:0.879">     R35C30B.Q0 to R35C32D.A1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[14]">u_eth_top/u_udpcom_control/u_datagram_parser/r_set_cmd_id[14]</A>
CTOF_DEL    ---     0.206     R35C32D.A1 to     R35C32D.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294</A>
ROUTE         2     0.499<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m2_e_3:R35C32D.F1:R35C32D.A0:0.499">     R35C32D.F1 to R35C32D.A0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m2_e_3">u_eth_top/u_udpcom_control/u_datagram_parser/un1_m2_e_3</A>
CTOF_DEL    ---     0.206     R35C32D.A0 to     R35C32D.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12294</A>
ROUTE         2     0.679<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_14:R35C32D.F0:R33C33B.D1:0.679">     R35C32D.F0 to R33C33B.D1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_14">u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12_14</A>
CTOF_DEL    ---     0.206     R33C33B.D1 to     R33C33B.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12205">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12205</A>
ROUTE         4     0.655<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12:R33C33B.F1:R35C33D.D1:0.655">     R33C33B.F1 to R35C33D.D1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12">u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_set_cmd_id_12</A>
CTOF_DEL    ---     0.206     R35C33D.D1 to     R35C33D.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9306">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9306</A>
ROUTE         5     0.827<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30:R35C33D.F1:R33C33C.C1:0.827">     R35C33D.F1 to R33C33C.C1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30">u_eth_top/u_udpcom_control/u_datagram_parser/r_udpcom_byte_size30</A>
CTOF_DEL    ---     0.206     R33C33C.C1 to     R33C33C.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260</A>
ROUTE         1     0.489<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1:R33C33C.F1:R33C33C.A0:0.489">     R33C33C.F1 to R33C33C.A0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1">u_eth_top/u_udpcom_control/u_datagram_parser/un1_m3_i_a3_1</A>
CTOF_DEL    ---     0.206     R33C33C.A0 to     R33C33C.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12260</A>
ROUTE         1     0.759<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5:R33C33C.F0:R33C37D.C0:0.759">     R33C33C.F0 to R33C37D.C0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5">u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_5</A>
CTOF_DEL    ---     0.206     R33C37D.C0 to     R33C37D.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12246">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12246</A>
ROUTE         1     0.829<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1:R33C37D.F0:R35C35A.C1:0.829">     R33C37D.F0 to R35C35A.C1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1">u_eth_top/u_udpcom_control/u_datagram_parser/un1_m6_1</A>
CTOF_DEL    ---     0.206     R35C35A.C1 to     R35C35A.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12216">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12216</A>
ROUTE         9     0.763<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux:R35C35A.F1:R35C40B.D0:0.763">     R35C35A.F1 to R35C40B.D0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux">u_eth_top/u_udpcom_control/u_datagram_parser/un1_N_12_mux</A>
CTOF_DEL    ---     0.206     R35C40B.D0 to     R35C40B.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_11672">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_11672</A>
ROUTE         1     0.690<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2:R35C40B.F0:R33C34A.D0:0.690">     R35C40B.F0 to R33C34A.D0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_m169_i_2</A>
CTOF_DEL    ---     0.206     R33C34A.D0 to     R33C34A.F0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9310">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9310</A>
ROUTE        14     0.455<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77:R33C34A.F0:R33C35A.D1:0.455">     R33C34A.F0 to R33C35A.D1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98_sn_N_77</A>
CTOF_DEL    ---     0.206     R33C35A.D1 to     R33C35A.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_13473">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_13473</A>
ROUTE         1     0.543<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/N_8_3:R33C35A.F1:R33C34B.C1:0.543">     R33C35A.F1 to R33C34B.C1    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/N_8_3">u_eth_top/u_udpcom_control/u_datagram_parser/N_8_3</A>
CTOF_DEL    ---     0.206     R33C34B.C1 to     R33C34B.F1 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12307">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_12307</A>
ROUTE         1     0.679<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0:R33C34B.F1:R33C36B.B0:0.679">     R33C34B.F1 to R33C36B.B0    </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0">u_eth_top/u_udpcom_control/u_datagram_parser/G_45_i_0_0</A>
CTOOFX_DEL  ---     0.352     R33C36B.B0 to   R33C36B.OFX0 <A href="#@comp:u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569">u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569</A>
ROUTE         1     0.000<A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]:R33C36B.OFX0:R33C36B.DI0:0.000">   R33C36B.OFX0 to R33C36B.DI0   </A> <A href="#@net:u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]">u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wrdata_98[6]</A> (to <A href="#@net:w_pll_100m">w_pll_100m</A>)
                  --------
                   12.027   (27.3% logic, 72.7% route), 14 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:ROUTE, 2.262,PLL_TR0.CLKOS,R35C30B.CLK,w_pll_100m">Source Clock Path</A> u_pll/PLLInst_0 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_9289:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.262<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:R35C30B.CLK:2.262">  PLL_TR0.CLKOS to R35C30B.CLK   </A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_pll_100m' 100.000000 MHz ;:ROUTE, 2.262,PLL_TR0.CLKOS,R33C36B.CLK,w_pll_100m">Destination Clock Path</A> u_pll/PLLInst_0 to u_eth_top/u_udpcom_control/u_datagram_parser/SLICE_5569:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.262<A href="#@net:w_pll_100m:PLL_TR0.CLKOS:R33C36B.CLK:2.262">  PLL_TR0.CLKOS to R33C36B.CLK   </A> <A href="#@net:w_pll_100m">w_pll_100m</A>
                  --------
                    2.262   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  82.590MHz is the maximum frequency for this preference.


</A><A name="BLOCK PATH FROM CLKNET '*/clkos*' TO CLKNET '*eclk"></A>================================================================================
Preference: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "*eclk" ;
            2 items scored.
--------------------------------------------------------------------------------
<font color=#000000> 

Blocked: 
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6596">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]</A>  (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)
   Destination:    CLKDIVF    Port           <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF</A>(ASIC)  (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/eclk">u_ddr3/ddr3_ipcore_inst/eclk</A> +)

   Delay:               5.443ns  (12.2% logic, 87.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R67C37D.CLK to     R67C37D.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6596">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6596</A> (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
ROUTE         7     2.073<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]:R67C37D.Q0:R67C2C.A0:2.073">     R67C37D.Q0 to R67C2C.A0     </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[3]</A>
CTOF_DEL    ---     0.206      R67C2C.A0 to      R67C2C.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_15370">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_15370</A>
ROUTE        47     2.707<A href="#@net:u_ddr3/ddr3_ipcore_inst/ddr_rst:R67C2C.F0:CLKDIV_L0.RST:2.707">      R67C2C.F0 to CLKDIV_L0.RST </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/ddr_rst">u_ddr3/ddr3_ipcore_inst/ddr_rst</A> (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/eclk">u_ddr3/ddr3_ipcore_inst/eclk</A>)
                  --------
                    5.443   (12.2% logic, 87.8% route), 2 logic levels.
<font color=#000000> 

Blocked: 
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6602">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/dll_rst</A>  (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)
   Destination:    CLKDIVF    Port           <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF</A>(ASIC)  (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/eclk">u_ddr3/ddr3_ipcore_inst/eclk</A> +)

   Delay:               3.744ns  (17.7% logic, 82.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R68C2D.CLK to      R68C2D.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6602">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6602</A> (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
ROUTE         2     0.374<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/dll_rst:R68C2D.Q0:R67C2C.D0:0.374">      R68C2D.Q0 to R67C2C.D0     </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/dll_rst">u_ddr3/ddr3_ipcore_inst/U1_clocking/dll_rst</A>
CTOF_DEL    ---     0.206      R67C2C.D0 to      R67C2C.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_15370">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_15370</A>
ROUTE        47     2.707<A href="#@net:u_ddr3/ddr3_ipcore_inst/ddr_rst:R67C2C.F0:CLKDIV_L0.RST:2.707">      R67C2C.F0 to CLKDIV_L0.RST </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/ddr_rst">u_ddr3/ddr3_ipcore_inst/ddr_rst</A> (to <A href="#@net:u_ddr3/ddr3_ipcore_inst/eclk">u_ddr3/ddr3_ipcore_inst/eclk</A>)
                  --------
                    3.744   (17.7% logic, 82.3% route), 2 logic levels.


</A><A name="BLOCK PATH FROM CLKNET '*/clkos*' TO CLKNET 'w_sclk"></A>================================================================================
Preference: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "w_sclk" ;
            2 items scored.
--------------------------------------------------------------------------------
<font color=#000000> 

Blocked: 
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[2]</A>  (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_7675">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsbufd_pause</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:               3.457ns  (19.2% logic, 80.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R67C39D.CLK to     R67C39D.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6600</A> (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
ROUTE        12     2.794<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/mem_sync_pause:R67C39D.Q0:R44C11A.D0:2.794">     R67C39D.Q0 to R44C11A.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/mem_sync_pause">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/mem_sync_pause</A>
CTOF_DEL    ---     0.206     R44C11A.D0 to     R44C11A.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_7675">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/SLICE_7675</A>
ROUTE         1     0.000<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsbufd_pause_2:R44C11A.F0:R44C11A.DI0:0.000">     R44C11A.F0 to R44C11A.DI0   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsbufd_pause_2">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsbufd_pause_2</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    3.457   (19.2% logic, 80.8% route), 2 logic levels.
<font color=#000000> 

Blocked: 
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/cs_memsync[0]</A>  (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_7912">u_ddr3/ddr3_ipcore_inst/U1_clocking/clocking_good</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:               2.522ns  (26.3% logic, 73.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R64C41D.CLK to     R64C41D.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604">u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/SLICE_6604</A> (from <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>)
ROUTE        11     1.859<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/ready:R64C41D.Q0:R69C37D.A0:1.859">     R64C41D.Q0 to R69C37D.A0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/ready">u_ddr3/ddr3_ipcore_inst/U1_clocking/ready</A>
CTOF_DEL    ---     0.206     R69C37D.A0 to     R69C37D.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_7912">u_ddr3/ddr3_ipcore_inst/U1_clocking/SLICE_7912</A>
ROUTE         1     0.000<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clocking_good_2:R69C37D.F0:R69C37D.DI0:0.000">     R69C37D.F0 to R69C37D.DI0   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clocking_good_2">u_ddr3/ddr3_ipcore_inst/U1_clocking/clocking_good_2</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    2.522   (26.3% logic, 73.7% route), 2 logic levels.


================================================================================
Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/ddr3_read_data_out[*]" 4.500000 ns ;
            64 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    1.539ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[40] meets
           4.500ns delay constraint by 2.961ns

           Delays             Connection(s)
           1.539ns IOL_L35B.RXDATA0 to R36C22A.M0      

Report:    1.693ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[41] meets
           4.500ns delay constraint by 2.807ns

           Delays             Connection(s)
           1.693ns IOL_L35B.RXDATA1 to R36C22A.M1      

Report:    2.936ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[42] meets
           4.500ns delay constraint by 1.564ns

           Delays             Connection(s)
           2.936ns IOL_L35B.RXDATA2 to R38C46D.M0      

Report:    2.782ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[43] meets
           4.500ns delay constraint by 1.718ns

           Delays             Connection(s)
           2.782ns IOL_L35B.RXDATA3 to R38C46D.M1      

Report:    2.289ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[16] meets
           4.500ns delay constraint by 2.211ns

           Delays             Connection(s)
           2.289ns IOL_L59C.RXDATA0 to R59C37C.M0      

Report:    2.620ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[17] meets
           4.500ns delay constraint by 1.880ns

           Delays             Connection(s)
           2.620ns IOL_L59C.RXDATA1 to R59C37C.M1      

Report:    2.471ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[18] meets
           4.500ns delay constraint by 2.029ns

           Delays             Connection(s)
           2.471ns IOL_L59C.RXDATA2 to R63C44D.M0      

Report:    2.471ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[19] meets
           4.500ns delay constraint by 2.029ns

           Delays             Connection(s)
           2.471ns IOL_L59C.RXDATA3 to R63C44D.M1      

Report:    2.697ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[44] meets
           4.500ns delay constraint by 1.803ns

           Delays             Connection(s)
           2.697ns IOL_L35A.RXDATA0 to R40C45B.M0      

Report:    2.697ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[45] meets
           4.500ns delay constraint by 1.803ns

           Delays             Connection(s)
           2.697ns IOL_L35A.RXDATA1 to R40C45B.M1      

Report:    2.249ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[46] meets
           4.500ns delay constraint by 2.251ns

           Delays             Connection(s)
           2.249ns IOL_L35A.RXDATA2 to R40C38B.M0      

Report:    2.249ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[47] meets
           4.500ns delay constraint by 2.251ns

           Delays             Connection(s)
           2.249ns IOL_L35A.RXDATA3 to R40C38B.M1      

Report:    1.737ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[12] meets
           4.500ns delay constraint by 2.763ns

           Delays             Connection(s)
           1.737ns IOL_L59D.RXDATA0 to R61C25A.M0      

Report:    1.791ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[13] meets
           4.500ns delay constraint by 2.709ns

           Delays             Connection(s)
           1.791ns IOL_L59D.RXDATA1 to R61C25A.M1      

Report:    1.981ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[14] meets
           4.500ns delay constraint by 2.519ns

           Delays             Connection(s)
           1.981ns IOL_L59D.RXDATA2 to R60C37D.M0      

Report:    2.412ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[15] meets
           4.500ns delay constraint by 2.088ns

           Delays             Connection(s)
           2.412ns IOL_L59D.RXDATA3 to R60C37D.M1      

Report:    2.273ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[28] meets
           4.500ns delay constraint by 2.227ns

           Delays             Connection(s)
           2.273ns IOL_L62B.RXDATA0 to R63C42D.M0      

Report:    2.500ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[29] meets
           4.500ns delay constraint by 2.000ns

           Delays             Connection(s)
           2.500ns IOL_L62B.RXDATA1 to R63C42D.M1      

Report:    2.066ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[30] meets
           4.500ns delay constraint by 2.434ns

           Delays             Connection(s)
           2.066ns IOL_L62B.RXDATA2 to R62C25C.M0      

Report:    1.735ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[31] meets
           4.500ns delay constraint by 2.765ns

           Delays             Connection(s)
           1.735ns IOL_L62B.RXDATA3 to R62C25C.M1      

Report:    2.949ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[20] meets
           4.500ns delay constraint by 1.551ns

           Delays             Connection(s)
           2.949ns IOL_L59B.RXDATA0 to R64C45D.M0      

Report:    2.696ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[21] meets
           4.500ns delay constraint by 1.804ns

           Delays             Connection(s)
           2.696ns IOL_L59B.RXDATA1 to R64C45D.M1      

Report:    3.174ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[22] meets
           4.500ns delay constraint by 1.326ns

           Delays             Connection(s)
           3.174ns IOL_L59B.RXDATA2 to R63C43D.M0      

Report:    3.174ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[23] meets
           4.500ns delay constraint by 1.326ns

           Delays             Connection(s)
           3.174ns IOL_L59B.RXDATA3 to R63C43D.M1      

Report:    2.947ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[52] meets
           4.500ns delay constraint by 1.553ns

           Delays             Connection(s)
           2.947ns IOL_L38B.RXDATA0 to R39C50B.M0      

Report:    2.948ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[53] meets
           4.500ns delay constraint by 1.552ns

           Delays             Connection(s)
           2.948ns IOL_L38B.RXDATA1 to R39C50B.M1      

Report:    1.734ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[54] meets
           4.500ns delay constraint by 2.766ns

           Delays             Connection(s)
           1.734ns IOL_L38B.RXDATA2 to R40C24D.M0      

Report:    1.755ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[55] meets
           4.500ns delay constraint by 2.745ns

           Delays             Connection(s)
           1.755ns IOL_L38B.RXDATA3 to R40C24D.M1      

Report:    2.469ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[60] meets
           4.500ns delay constraint by 2.031ns

           Delays             Connection(s)
           2.469ns IOL_L38D.RXDATA0 to R40C45C.M0      

Report:    2.679ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[61] meets
           4.500ns delay constraint by 1.821ns

           Delays             Connection(s)
           2.679ns IOL_L38D.RXDATA1 to R40C45C.M1      

Report:    1.827ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[62] meets
           4.500ns delay constraint by 2.673ns

           Delays             Connection(s)
           1.827ns IOL_L38D.RXDATA2 to R40C38C.M0      

Report:    2.244ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[63] meets
           4.500ns delay constraint by 2.256ns

           Delays             Connection(s)
           2.244ns IOL_L38D.RXDATA3 to R40C38C.M1      

Report:    2.470ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[56] meets
           4.500ns delay constraint by 2.030ns

           Delays             Connection(s)
           2.470ns IOL_L38C.RXDATA0 to R40C46B.M0      

Report:    2.525ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[57] meets
           4.500ns delay constraint by 1.975ns

           Delays             Connection(s)
           2.525ns IOL_L38C.RXDATA1 to R40C46B.M1      

Report:    2.831ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[58] meets
           4.500ns delay constraint by 1.669ns

           Delays             Connection(s)
           2.831ns IOL_L38C.RXDATA2 to R39C46B.M0      

Report:    2.676ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[59] meets
           4.500ns delay constraint by 1.824ns

           Delays             Connection(s)
           2.676ns IOL_L38C.RXDATA3 to R39C46B.M1      

Report:    2.404ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[36] meets
           4.500ns delay constraint by 2.096ns

           Delays             Connection(s)
           2.404ns IOL_L35C.RXDATA0 to R41C37B.M0      

Report:    2.404ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[37] meets
           4.500ns delay constraint by 2.096ns

           Delays             Connection(s)
           2.404ns IOL_L35C.RXDATA1 to R41C37B.M1      

Report:    2.584ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[38] meets
           4.500ns delay constraint by 1.916ns

           Delays             Connection(s)
           2.584ns IOL_L35C.RXDATA2 to R40C34A.M0      

Report:    2.177ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[39] meets
           4.500ns delay constraint by 2.323ns

           Delays             Connection(s)
           2.177ns IOL_L35C.RXDATA3 to R40C34A.M1      

Report:    1.778ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[4] meets
           4.500ns delay constraint by 2.722ns

           Delays             Connection(s)
           1.778ns IOL_L62C.RXDATA0 to R63C27C.M0      

Report:    1.724ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[5] meets
           4.500ns delay constraint by 2.776ns

           Delays             Connection(s)
           1.724ns IOL_L62C.RXDATA1 to R63C27C.M1      

Report:    2.429ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[6] meets
           4.500ns delay constraint by 2.071ns

           Delays             Connection(s)
           2.429ns IOL_L62C.RXDATA2 to R62C39D.M0      

Report:    2.273ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[7] meets
           4.500ns delay constraint by 2.227ns

           Delays             Connection(s)
           2.273ns IOL_L62C.RXDATA3 to R62C39D.M1      

Report:    2.720ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[32] meets
           4.500ns delay constraint by 1.780ns

           Delays             Connection(s)
           2.720ns IOL_L35D.RXDATA0 to R39C46C.M0      

Report:    2.665ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[33] meets
           4.500ns delay constraint by 1.835ns

           Delays             Connection(s)
           2.665ns IOL_L35D.RXDATA1 to R39C46C.M1      

Report:    2.782ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[34] meets
           4.500ns delay constraint by 1.718ns

           Delays             Connection(s)
           2.782ns IOL_L35D.RXDATA2 to R40C46D.M0      

Report:    2.782ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[35] meets
           4.500ns delay constraint by 1.718ns

           Delays             Connection(s)
           2.782ns IOL_L35D.RXDATA3 to R40C46D.M1      

Report:    2.738ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[48] meets
           4.500ns delay constraint by 1.762ns

           Delays             Connection(s)
           2.738ns IOL_L38A.RXDATA0 to R42C47D.M0      

Report:    2.893ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[49] meets
           4.500ns delay constraint by 1.607ns

           Delays             Connection(s)
           2.893ns IOL_L38A.RXDATA1 to R42C47D.M1      

Report:    2.470ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[50] meets
           4.500ns delay constraint by 2.030ns

           Delays             Connection(s)
           2.470ns IOL_L38A.RXDATA2 to R40C45D.M0      

Report:    2.720ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[51] meets
           4.500ns delay constraint by 1.780ns

           Delays             Connection(s)
           2.720ns IOL_L38A.RXDATA3 to R40C45D.M1      

Report:    2.314ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[0] meets
           4.500ns delay constraint by 2.186ns

           Delays             Connection(s)
           2.314ns IOL_L62D.RXDATA0 to R64C46D.M0      

Report:    2.469ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[1] meets
           4.500ns delay constraint by 2.031ns

           Delays             Connection(s)
           2.469ns IOL_L62D.RXDATA1 to R64C46D.M1      

Report:    2.812ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[2] meets
           4.500ns delay constraint by 1.688ns

           Delays             Connection(s)
           2.812ns IOL_L62D.RXDATA2 to R62C43D.M0      

Report:    2.812ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[3] meets
           4.500ns delay constraint by 1.688ns

           Delays             Connection(s)
           2.812ns IOL_L62D.RXDATA3 to R62C43D.M1      

Report:    2.036ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[8] meets
           4.500ns delay constraint by 2.464ns

           Delays             Connection(s)
           2.036ns IOL_L62A.RXDATA0 to R62C37D.M0      

Report:    2.036ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[9] meets
           4.500ns delay constraint by 2.464ns

           Delays             Connection(s)
           2.036ns IOL_L62A.RXDATA1 to R62C37D.M1      

Report:    2.384ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[10] meets
           4.500ns delay constraint by 2.116ns

           Delays             Connection(s)
           2.384ns IOL_L62A.RXDATA2 to R62C25D.M0      

Report:    1.791ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[11] meets
           4.500ns delay constraint by 2.709ns

           Delays             Connection(s)
           1.791ns IOL_L62A.RXDATA3 to R62C25D.M1      

Report:    2.726ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[24] meets
           4.500ns delay constraint by 1.774ns

           Delays             Connection(s)
           2.726ns IOL_L59A.RXDATA0 to R64C42D.M0      

Report:    2.500ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[25] meets
           4.500ns delay constraint by 2.000ns

           Delays             Connection(s)
           2.500ns IOL_L59A.RXDATA1 to R64C42D.M1      

Report:    2.036ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[26] meets
           4.500ns delay constraint by 2.464ns

           Delays             Connection(s)
           2.036ns IOL_L59A.RXDATA2 to R59C37B.M0      

Report:    1.839ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_read_data_out[27] meets
           4.500ns delay constraint by 2.661ns

           Delays             Connection(s)
           1.839ns IOL_L59A.RXDATA3 to R59C37B.M1      

Report:    3.174ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/datavalid_o[*]" 4.400000 ns ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    1.556ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/datavalid_o[1] meets
           4.400ns delay constraint by 2.844ns

           Delays             Connection(s)
           1.556ns LDQS41.DATAVALID to R47C15A.M1      

Report:    2.275ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/datavalid_o[0] meets
           4.400ns delay constraint by 2.125ns

           Delays             Connection(s)
           2.275ns LDQS65.DATAVALID to R47C15A.M0      

Report:    2.275ns is the maximum delay for this preference.


</A><A name="MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 n"></A>================================================================================
Preference: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]" 4.500000 ns ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 1.980ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:em_ddr_data[0]_MGIOL">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r12</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:               2.418ns  (18.9% logic, 81.1% route), 1 logic levels.

 Constraint Details:

      2.418ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[0]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.190ns DO_SET requirement (totaling 4.398ns) by 1.980ns

 Physical Path Details:

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:REG_DEL, 0.457,R42C2B.CLK,R42C2B.Q0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:ROUTE, 1.961,R42C2B.Q0,IOL_L62D.TSDATA1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R42C2B.CLK to      R42C2B.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE        16     1.961<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]:R42C2B.Q0:IOL_L62D.TSDATA1:1.961">      R42C2B.Q0 to IOL_L62D.TSDATA1</A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    2.418   (18.9% logic, 81.1% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R42C2B.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R42C2B.CLK:1.927"> CLKDIV_L0.CDIVX to R42C2B.CLK    </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 2.015,CLKDIV_L0.CDIVX,IOL_L62D.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:IOL_L62D.CLK:2.015"> CLKDIV_L0.CDIVX to IOL_L62D.CLK  </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 1.980ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:em_ddr_data[1]_MGIOL">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r10</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:               2.418ns  (18.9% logic, 81.1% route), 1 logic levels.

 Constraint Details:

      2.418ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[1]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.190ns DO_SET requirement (totaling 4.398ns) by 1.980ns

 Physical Path Details:

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:REG_DEL, 0.457,R42C2B.CLK,R42C2B.Q0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:ROUTE, 1.961,R42C2B.Q0,IOL_L62C.TSDATA0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R42C2B.CLK to      R42C2B.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE        16     1.961<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]:R42C2B.Q0:IOL_L62C.TSDATA0:1.961">      R42C2B.Q0 to IOL_L62C.TSDATA0</A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    2.418   (18.9% logic, 81.1% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R42C2B.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R42C2B.CLK:1.927"> CLKDIV_L0.CDIVX to R42C2B.CLK    </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 2.015,CLKDIV_L0.CDIVX,IOL_L62C.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:IOL_L62C.CLK:2.015"> CLKDIV_L0.CDIVX to IOL_L62C.CLK  </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 1.994ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:em_ddr_data[0]_MGIOL">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r12</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:               2.404ns  (19.0% logic, 81.0% route), 1 logic levels.

 Constraint Details:

      2.404ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[0]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.190ns DO_SET requirement (totaling 4.398ns) by 1.994ns

 Physical Path Details:

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:REG_DEL, 0.457,R42C2B.CLK,R42C2B.Q0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:ROUTE, 1.947,R42C2B.Q0,IOL_L62D.TSDATA0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R42C2B.CLK to      R42C2B.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE        16     1.947<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]:R42C2B.Q0:IOL_L62D.TSDATA0:1.947">      R42C2B.Q0 to IOL_L62D.TSDATA0</A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    2.404   (19.0% logic, 81.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R42C2B.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R42C2B.CLK:1.927"> CLKDIV_L0.CDIVX to R42C2B.CLK    </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 2.015,CLKDIV_L0.CDIVX,IOL_L62D.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:IOL_L62D.CLK:2.015"> CLKDIV_L0.CDIVX to IOL_L62D.CLK  </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.003ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:em_ddr_data[2]_MGIOL">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r13</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:               2.395ns  (19.1% logic, 80.9% route), 1 logic levels.

 Constraint Details:

      2.395ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[2]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.190ns DO_SET requirement (totaling 4.398ns) by 2.003ns

 Physical Path Details:

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:REG_DEL, 0.457,R42C2B.CLK,R42C2B.Q0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:ROUTE, 1.938,R42C2B.Q0,IOL_L62A.TSDATA0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[2]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R42C2B.CLK to      R42C2B.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE        16     1.938<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]:R42C2B.Q0:IOL_L62A.TSDATA0:1.938">      R42C2B.Q0 to IOL_L62A.TSDATA0</A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    2.395   (19.1% logic, 80.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R42C2B.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R42C2B.CLK:1.927"> CLKDIV_L0.CDIVX to R42C2B.CLK    </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 2.015,CLKDIV_L0.CDIVX,IOL_L62A.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[2]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:IOL_L62A.CLK:2.015"> CLKDIV_L0.CDIVX to IOL_L62A.CLK  </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.003ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:em_ddr_data[7]_MGIOL">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r4</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:               2.395ns  (19.1% logic, 80.9% route), 1 logic levels.

 Constraint Details:

      2.395ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[7]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.190ns DO_SET requirement (totaling 4.398ns) by 2.003ns

 Physical Path Details:

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:REG_DEL, 0.457,R42C2B.CLK,R42C2B.Q0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:ROUTE, 1.938,R42C2B.Q0,IOL_L62B.TSDATA0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[7]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R42C2B.CLK to      R42C2B.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE        16     1.938<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]:R42C2B.Q0:IOL_L62B.TSDATA0:1.938">      R42C2B.Q0 to IOL_L62B.TSDATA0</A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    2.395   (19.1% logic, 80.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R42C2B.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R42C2B.CLK:1.927"> CLKDIV_L0.CDIVX to R42C2B.CLK    </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 2.015,CLKDIV_L0.CDIVX,IOL_L62B.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[7]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:IOL_L62B.CLK:2.015"> CLKDIV_L0.CDIVX to IOL_L62B.CLK  </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.005ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:em_ddr_data[3]_MGIOL">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r3</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:               2.393ns  (19.1% logic, 80.9% route), 1 logic levels.

 Constraint Details:

      2.393ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[3]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.190ns DO_SET requirement (totaling 4.398ns) by 2.005ns

 Physical Path Details:

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:REG_DEL, 0.457,R42C2B.CLK,R42C2B.Q0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:ROUTE, 1.936,R42C2B.Q0,IOL_L59D.TSDATA0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R42C2B.CLK to      R42C2B.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE        16     1.936<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]:R42C2B.Q0:IOL_L59D.TSDATA0:1.936">      R42C2B.Q0 to IOL_L59D.TSDATA0</A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    2.393   (19.1% logic, 80.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R42C2B.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R42C2B.CLK:1.927"> CLKDIV_L0.CDIVX to R42C2B.CLK    </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 2.015,CLKDIV_L0.CDIVX,IOL_L59D.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:IOL_L59D.CLK:2.015"> CLKDIV_L0.CDIVX to IOL_L59D.CLK  </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.005ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:em_ddr_data[4]_MGIOL">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r1</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:               2.393ns  (19.1% logic, 80.9% route), 1 logic levels.

 Constraint Details:

      2.393ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[4]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.190ns DO_SET requirement (totaling 4.398ns) by 2.005ns

 Physical Path Details:

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:REG_DEL, 0.457,R42C2B.CLK,R42C2B.Q0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:ROUTE, 1.936,R42C2B.Q0,IOL_L59C.TSDATA0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[4]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R42C2B.CLK to      R42C2B.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE        16     1.936<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]:R42C2B.Q0:IOL_L59C.TSDATA0:1.936">      R42C2B.Q0 to IOL_L59C.TSDATA0</A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    2.393   (19.1% logic, 80.9% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R42C2B.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R42C2B.CLK:1.927"> CLKDIV_L0.CDIVX to R42C2B.CLK    </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 2.015,CLKDIV_L0.CDIVX,IOL_L59C.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[4]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:IOL_L59C.CLK:2.015"> CLKDIV_L0.CDIVX to IOL_L59C.CLK  </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.089ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:em_ddr_data[6]_MGIOL">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:               2.309ns  (19.8% logic, 80.2% route), 1 logic levels.

 Constraint Details:

      2.309ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[6]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.190ns DO_SET requirement (totaling 4.398ns) by 2.089ns

 Physical Path Details:

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:REG_DEL, 0.457,R42C2B.CLK,R42C2B.Q0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:ROUTE, 1.852,R42C2B.Q0,IOL_L59A.TSDATA0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[6]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R42C2B.CLK to      R42C2B.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE        16     1.852<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]:R42C2B.Q0:IOL_L59A.TSDATA0:1.852">      R42C2B.Q0 to IOL_L59A.TSDATA0</A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    2.309   (19.8% logic, 80.2% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R42C2B.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R42C2B.CLK:1.927"> CLKDIV_L0.CDIVX to R42C2B.CLK    </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 2.015,CLKDIV_L0.CDIVX,IOL_L59A.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[6]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:IOL_L59A.CLK:2.015"> CLKDIV_L0.CDIVX to IOL_L59A.CLK  </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.089ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:em_ddr_data[5]_MGIOL">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r5</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:               2.309ns  (19.8% logic, 80.2% route), 1 logic levels.

 Constraint Details:

      2.309ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[5]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.190ns DO_SET requirement (totaling 4.398ns) by 2.089ns

 Physical Path Details:

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:REG_DEL, 0.457,R42C2B.CLK,R42C2B.Q0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:ROUTE, 1.852,R42C2B.Q0,IOL_L59B.TSDATA0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[5]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R42C2B.CLK to      R42C2B.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE        16     1.852<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]:R42C2B.Q0:IOL_L59B.TSDATA0:1.852">      R42C2B.Q0 to IOL_L59B.TSDATA0</A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    2.309   (19.8% logic, 80.2% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R42C2B.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R42C2B.CLK:1.927"> CLKDIV_L0.CDIVX to R42C2B.CLK    </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 2.015,CLKDIV_L0.CDIVX,IOL_L59B.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[5]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:IOL_L59B.CLK:2.015"> CLKDIV_L0.CDIVX to IOL_L59B.CLK  </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.154ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[0]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:em_ddr_data[1]_MGIOL">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r10</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:               2.244ns  (20.4% logic, 79.6% route), 1 logic levels.

 Constraint Details:

      2.244ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[1]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.190ns DO_SET requirement (totaling 4.398ns) by 2.154ns

 Physical Path Details:

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:REG_DEL, 0.457,R42C2B.CLK,R42C2B.Q0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:ROUTE, 1.787,R42C2B.Q0,IOL_L62C.TSDATA1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638 to em_ddr_data[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R42C2B.CLK to      R42C2B.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE        16     1.787<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]:R42C2B.Q0:IOL_L62C.TSDATA1:1.787">      R42C2B.Q0 to IOL_L62C.TSDATA1</A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_wr_data_val_in[0]</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    2.244   (20.4% logic, 79.6% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R42C2B.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7638:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R42C2B.CLK:1.927"> CLKDIV_L0.CDIVX to R42C2B.CLK    </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]' 4.500000 ns ;:ROUTE, 2.015,CLKDIV_L0.CDIVX,IOL_L62C.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_data[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:IOL_L62C.CLK:2.015"> CLKDIV_L0.CDIVX to IOL_L62C.CLK  </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.

Report:  396.825MHz is the maximum frequency for this preference.


</A><A name="MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]' 4.500000 n"></A>================================================================================
Preference: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]" 4.500000 ns ;
            4 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 1.336ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[0]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:em_ddr_dqs[0]_MGIOL">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_ODDRX2DQSB</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:               3.150ns  (21.0% logic, 79.0% route), 2 logic levels.

 Constraint Details:

      3.150ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537 to em_ddr_dqs[0]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.102ns DO_SET requirement (totaling 4.486ns) by 1.336ns

 Physical Path Details:

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]' 4.500000 ns ;:REG_DEL, 0.457,R38C4A.CLK,R38C4A.Q0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537:ROUTE, 1.312,R38C4A.Q0,R57C2C.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[0]:CTOF_DEL, 0.206,R57C2C.D0,R57C2C.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/SLICE_15312:ROUTE, 1.175,R57C2C.F0,IOL_L65A.TXDATA1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/ddr3_dqsout_db0a_int">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537 to em_ddr_dqs[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R38C4A.CLK to      R38C4A.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE         2     1.312<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[0]:R38C4A.Q0:R57C2C.D0:1.312">      R38C4A.Q0 to R57C2C.D0     </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[0]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[0]</A>
CTOF_DEL    ---     0.206      R57C2C.D0 to      R57C2C.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/SLICE_15312">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/SLICE_15312</A>
ROUTE         1     1.175<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/ddr3_dqsout_db0a_int:R57C2C.F0:IOL_L65A.TXDATA1:1.175">      R57C2C.F0 to IOL_L65A.TXDATA1</A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/ddr3_dqsout_db0a_int">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/ddr3_dqsout_db0a_int</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    3.150   (21.0% logic, 79.0% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]' 4.500000 ns ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R38C4A.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R38C4A.CLK:1.927"> CLKDIV_L0.CDIVX to R38C4A.CLK    </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]' 4.500000 ns ;:ROUTE, 2.015,CLKDIV_L0.CDIVX,IOL_L65A.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:IOL_L65A.CLK:2.015"> CLKDIV_L0.CDIVX to IOL_L65A.CLK  </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 1.373ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[0]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:em_ddr_dqs[0]_MGIOL">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_ODDRX2DQSB</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:               3.113ns  (21.3% logic, 78.7% route), 2 logic levels.

 Constraint Details:

      3.113ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537 to em_ddr_dqs[0]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.102ns DO_SET requirement (totaling 4.486ns) by 1.373ns

 Physical Path Details:

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]' 4.500000 ns ;:REG_DEL, 0.457,R38C4A.CLK,R38C4A.Q0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537:ROUTE, 1.770,R38C4A.Q0,R59C2C.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[0]:CTOF_DEL, 0.206,R59C2C.D0,R59C2C.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/SLICE_15315:ROUTE, 0.680,R59C2C.F0,IOL_L65A.TXDATA3,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/ddr3_dqsout_db1a">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537 to em_ddr_dqs[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R38C4A.CLK to      R38C4A.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE         2     1.770<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[0]:R38C4A.Q0:R59C2C.D0:1.770">      R38C4A.Q0 to R59C2C.D0     </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[0]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[0]</A>
CTOF_DEL    ---     0.206      R59C2C.D0 to      R59C2C.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/SLICE_15315">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/SLICE_15315</A>
ROUTE         1     0.680<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/ddr3_dqsout_db1a:R59C2C.F0:IOL_L65A.TXDATA3:0.680">      R59C2C.F0 to IOL_L65A.TXDATA3</A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/ddr3_dqsout_db1a">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/ddr3_dqsout_db1a</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    3.113   (21.3% logic, 78.7% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]' 4.500000 ns ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R38C4A.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R38C4A.CLK:1.927"> CLKDIV_L0.CDIVX to R38C4A.CLK    </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]' 4.500000 ns ;:ROUTE, 2.015,CLKDIV_L0.CDIVX,IOL_L65A.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:IOL_L65A.CLK:2.015"> CLKDIV_L0.CDIVX to IOL_L65A.CLK  </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.294ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[1]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:em_ddr_dqs[1]_MGIOL">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_ODDRX2DQSB</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:               2.192ns  (30.1% logic, 69.9% route), 2 logic levels.

 Constraint Details:

      2.192ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537 to em_ddr_dqs[1]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.102ns DO_SET requirement (totaling 4.486ns) by 2.294ns

 Physical Path Details:

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]' 4.500000 ns ;:REG_DEL, 0.454,R38C4A.CLK,R38C4A.Q1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537:ROUTE, 0.919,R38C4A.Q1,R41C2D.B0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[1]:CTOF_DEL, 0.206,R41C2D.B0,R41C2D.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/SLICE_15311:ROUTE, 0.613,R41C2D.F0,IOL_L41A.TXDATA3,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/ddr3_dqsout_db1a">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537 to em_ddr_dqs[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454     R38C4A.CLK to      R38C4A.Q1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE         2     0.919<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[1]:R38C4A.Q1:R41C2D.B0:0.919">      R38C4A.Q1 to R41C2D.B0     </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[1]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[1]</A>
CTOF_DEL    ---     0.206      R41C2D.B0 to      R41C2D.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/SLICE_15311">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/SLICE_15311</A>
ROUTE         1     0.613<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/ddr3_dqsout_db1a:R41C2D.F0:IOL_L41A.TXDATA3:0.613">      R41C2D.F0 to IOL_L41A.TXDATA3</A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/ddr3_dqsout_db1a">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/ddr3_dqsout_db1a</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    2.192   (30.1% logic, 69.9% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]' 4.500000 ns ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R38C4A.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R38C4A.CLK:1.927"> CLKDIV_L0.CDIVX to R38C4A.CLK    </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]' 4.500000 ns ;:ROUTE, 2.015,CLKDIV_L0.CDIVX,IOL_L41A.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:IOL_L41A.CLK:2.015"> CLKDIV_L0.CDIVX to IOL_L41A.CLK  </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 2.454ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[1]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:em_ddr_dqs[1]_MGIOL">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_ODDRX2DQSB</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:               2.032ns  (32.5% logic, 67.5% route), 2 logic levels.

 Constraint Details:

      2.032ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537 to em_ddr_dqs[1]_MGIOL meets
      4.500ns delay constraint less
     -0.088ns skew and
      0.102ns DO_SET requirement (totaling 4.486ns) by 2.454ns

 Physical Path Details:

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]' 4.500000 ns ;:REG_DEL, 0.454,R38C4A.CLK,R38C4A.Q1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537:ROUTE, 0.919,R38C4A.Q1,R41C3C.B0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[1]:CTOF_DEL, 0.206,R41C3C.B0,R41C3C.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/SLICE_15308:ROUTE, 0.453,R41C3C.F0,IOL_L41A.TXDATA1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/ddr3_dqsout_db0a_int">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537 to em_ddr_dqs[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454     R38C4A.CLK to      R38C4A.Q1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE         2     0.919<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[1]:R38C4A.Q1:R41C3C.B0:0.919">      R38C4A.Q1 to R41C3C.B0     </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[1]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/ddr3_dqsout_in[1]</A>
CTOF_DEL    ---     0.206      R41C3C.B0 to      R41C3C.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/SLICE_15308">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/SLICE_15308</A>
ROUTE         1     0.453<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/ddr3_dqsout_db0a_int:R41C3C.F0:IOL_L41A.TXDATA1:0.453">      R41C3C.F0 to IOL_L41A.TXDATA1</A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/ddr3_dqsout_db0a_int">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/ddr3_dqsout_db0a_int</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                    2.032   (32.5% logic, 67.5% route), 2 logic levels.

 Clock Skew Details: 

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]' 4.500000 ns ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R38C4A.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_wr_path/SLICE_7537:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R38C4A.CLK:1.927"> CLKDIV_L0.CDIVX to R38C4A.CLK    </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:MAXDELAY FROM CELL '*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]' 4.500000 ns ;:ROUTE, 2.015,CLKDIV_L0.CDIVX,IOL_L41A.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to em_ddr_dqs[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     2.015<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:IOL_L41A.CLK:2.015"> CLKDIV_L0.CDIVX to IOL_L41A.CLK  </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    2.015   (0.0% logic, 100.0% route), 0 logic levels.

Report:  316.056MHz is the maximum frequency for this preference.


================================================================================
Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/burstdet[*]" 4.500000 ns ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.848ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/burstdet[1] meets
           4.500ns delay constraint by 3.652ns

           Delays             Connection(s)
           0.848ns  LDQS41.BURSTDET to R41C6A.M1       

Report:    2.297ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/burstdet[0] meets
           4.500ns delay constraint by 2.203ns

           Delays             Connection(s)
           2.297ns  LDQS65.BURSTDET to R41C6A.M0       

Report:    2.297ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/rt_rdclksel[*]" 4.500000 ns ;
            6 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.680ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_rdclksel[5] meets
           4.500ns delay constraint by 3.820ns

           Delays             Connection(s)
           0.680ns        R41C6B.Q1 to LDQS41.READCLKSEL2

Report:    0.841ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_rdclksel[4] meets
           4.500ns delay constraint by 3.659ns

           Delays             Connection(s)
           0.841ns        R41C6B.Q0 to LDQS41.READCLKSEL1

Report:    0.907ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_rdclksel[3] meets
           4.500ns delay constraint by 3.593ns

           Delays             Connection(s)
           0.907ns        R42C6A.Q1 to LDQS41.READCLKSEL0

Report:    1.721ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_rdclksel[2] meets
           4.500ns delay constraint by 2.779ns

           Delays             Connection(s)
           1.721ns        R42C6A.Q0 to LDQS65.READCLKSEL2

Report:    1.753ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_rdclksel[1] meets
           4.500ns delay constraint by 2.747ns

           Delays             Connection(s)
           1.753ns        R42C6C.Q1 to LDQS65.READCLKSEL1

Report:    1.753ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_rdclksel[0] meets
           4.500ns delay constraint by 2.747ns

           Delays             Connection(s)
           1.753ns        R42C6C.Q0 to LDQS65.READCLKSEL0

Report:    1.753ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/rt_dqs_read[*]" 4.500000 ns ;
            4 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.844ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_dqs_read[5] meets
           4.500ns delay constraint by 3.656ns

           Delays             Connection(s)
           0.844ns        R40C3A.Q1 to LDQS41.READ1    

Report:    0.809ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_dqs_read[4] meets
           4.500ns delay constraint by 3.691ns

           Delays             Connection(s)
           0.809ns        R40C3A.Q0 to LDQS41.READ0    

Report:    1.913ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_dqs_read[1] meets
           4.500ns delay constraint by 2.587ns

           Delays             Connection(s)
           1.913ns        R40C4C.Q1 to LDQS65.READ1    

Report:    1.753ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_dqs_read[0] meets
           4.500ns delay constraint by 2.747ns

           Delays             Connection(s)
           1.753ns        R40C4C.Q0 to LDQS65.READ0    

Report:    1.913ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/dqsbufd_pause" 4.500000 ns ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    2.551ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsbufd_pause meets
           4.500ns delay constraint by 1.949ns

           Delays             Connection(s)
           2.551ns       R44C11A.Q0 to LDQS65.PAUSE    
           1.473ns       R44C11A.Q0 to LDQS41.PAUSE    

Report:    2.551ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "*/U1_ddr3_sdram_phy/wl_dyndelay[*]" 4.500000 ns ;
            16 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.857ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[15] meets
           4.500ns delay constraint by 3.643ns

           Delays             Connection(s)
           0.857ns        R41C2A.Q1 to LDQS41.DYNDELAY7

Report:    0.661ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[14] meets
           4.500ns delay constraint by 3.839ns

           Delays             Connection(s)
           0.661ns        R41C2A.Q0 to LDQS41.DYNDELAY6

Report:    0.809ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[13] meets
           4.500ns delay constraint by 3.691ns

           Delays             Connection(s)
           0.809ns        R40C2A.Q1 to LDQS41.DYNDELAY5

Report:    0.809ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[12] meets
           4.500ns delay constraint by 3.691ns

           Delays             Connection(s)
           0.809ns        R40C2A.Q0 to LDQS41.DYNDELAY4

Report:    2.559ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[11] meets
           4.500ns delay constraint by 1.941ns

           Delays             Connection(s)
           2.559ns       R42C46D.Q1 to LDQS41.DYNDELAY3

Report:    2.718ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[10] meets
           4.500ns delay constraint by 1.782ns

           Delays             Connection(s)
           2.718ns       R42C46D.Q0 to LDQS41.DYNDELAY2

Report:    0.844ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[9] meets
           4.500ns delay constraint by 3.656ns

           Delays             Connection(s)
           0.844ns        R41C2C.Q1 to LDQS41.DYNDELAY1

Report:    0.809ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[8] meets
           4.500ns delay constraint by 3.691ns

           Delays             Connection(s)
           0.809ns        R41C2C.Q0 to LDQS41.DYNDELAY0

Report:    0.809ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[7] meets
           4.500ns delay constraint by 3.691ns

           Delays             Connection(s)
           0.809ns        R65C2C.Q1 to LDQS65.DYNDELAY7

Report:    0.809ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[6] meets
           4.500ns delay constraint by 3.691ns

           Delays             Connection(s)
           0.809ns        R65C2C.Q0 to LDQS65.DYNDELAY6

Report:    0.844ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[5] meets
           4.500ns delay constraint by 3.656ns

           Delays             Connection(s)
           0.844ns        R65C3C.Q1 to LDQS65.DYNDELAY5

Report:    0.648ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[4] meets
           4.500ns delay constraint by 3.852ns

           Delays             Connection(s)
           0.648ns        R65C3C.Q0 to LDQS65.DYNDELAY4

Report:    0.876ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[3] meets
           4.500ns delay constraint by 3.624ns

           Delays             Connection(s)
           0.876ns        R67C2B.Q1 to LDQS65.DYNDELAY3

Report:    1.036ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[2] meets
           4.500ns delay constraint by 3.464ns

           Delays             Connection(s)
           1.036ns        R67C2B.Q0 to LDQS65.DYNDELAY2

Report:    0.648ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[1] meets
           4.500ns delay constraint by 3.852ns

           Delays             Connection(s)
           0.648ns        R65C2B.Q1 to LDQS65.DYNDELAY1

Report:    0.648ns delay on u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/wl_dyndelay[0] meets
           4.500ns delay constraint by 3.852ns

           Delays             Connection(s)
           0.648ns        R65C2B.Q0 to LDQS65.DYNDELAY0

Report:    2.718ns is the maximum delay for this preference.


</A><A name="FREQUENCY NET 'w_sclk' 50.000000 MH"></A>================================================================================
Internal Preference: FREQUENCY NET "w_sclk" 50.000000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 9.208ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7423">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_queue[34]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:              11.025ns  (26.5% logic, 73.5% route), 13 logic levels.

 Constraint Details:

     11.025ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7423 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 9.208ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:REG_DEL, 0.454,R62C18B.CLK,R62C18B.Q1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7423:ROUTE, 0.908,R62C18B.Q1,R62C18A.C1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_queue[34]:CTOF_DEL, 0.206,R62C18A.C1,R62C18A.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397:ROUTE, 0.484,R62C18A.F1,R62C18D.B1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0:CTOF_DEL, 0.206,R62C18D.B1,R62C18D.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638:ROUTE, 0.641,R62C18D.F1,R62C18D.B0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE:CTOF_DEL, 0.206,R62C18D.B0,R62C18D.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638:ROUTE, 0.555,R62C18D.F0,R62C20D.C1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf:CTOF_DEL, 0.206,R62C20D.C1,R62C20D.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_12634:ROUTE, 0.589,R62C20D.F1,R65C20A.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909:CTOF_DEL, 0.206,R65C20A.D0,R65C20A.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7460:ROUTE, 1.714,R65C20A.F0,R63C13C.C1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e:CTOF_DEL, 0.206,R63C13C.C1,R63C13C.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11732:ROUTE, 0.545,R63C13C.F1,R63C13B.A1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_524.t1:CTOF_DEL, 0.206,R63C13B.A1,R63C13B.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_6622:ROUTE, 0.727,R63C13B.F1,R63C17A.C0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0:CTOF_DEL, 0.206,R63C17A.C0,R63C17A.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11731:ROUTE, 0.362,R63C17A.F0,R63C18A.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1:CTOF_DEL, 0.206,R63C18A.D0,R63C18A.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13324:ROUTE, 0.558,R63C18A.F0,R62C17C.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6:CTOF_DEL, 0.206,R62C17C.D0,R62C17C.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12636:ROUTE, 0.532,R62C17C.F0,R62C19B.C1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11:CTOF_DEL, 0.206,R62C19B.C1,R62C19B.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:ROUTE, 0.484,R62C19B.F1,R62C19B.B0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz:CTOF_DEL, 0.206,R62C19B.B0,R62C19B.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:ROUTE, 0.000,R62C19B.F0,R62C19B.DI0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7423 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R62C18B.CLK to     R62C18B.Q1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7423">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7423</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE         2     0.908<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_queue[34]:R62C18B.Q1:R62C18A.C1:0.908">     R62C18B.Q1 to R62C18A.C1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_queue[34]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_queue[34]</A>
CTOF_DEL    ---     0.206     R62C18A.C1 to     R62C18A.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397</A>
ROUTE         1     0.484<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0:R62C18A.F1:R62C18D.B1:0.484">     R62C18A.F1 to R62C18D.B1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0</A>
CTOF_DEL    ---     0.206     R62C18D.B1 to     R62C18D.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638</A>
ROUTE         1     0.641<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE:R62C18D.F1:R62C18D.B0:0.641">     R62C18D.F1 to R62C18D.B0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE</A>
CTOF_DEL    ---     0.206     R62C18D.B0 to     R62C18D.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638</A>
ROUTE         3     0.555<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf:R62C18D.F0:R62C20D.C1:0.555">     R62C18D.F0 to R62C20D.C1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf</A>
CTOF_DEL    ---     0.206     R62C20D.C1 to     R62C20D.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_12634">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_12634</A>
ROUTE         6     0.589<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909:R62C20D.F1:R65C20A.D0:0.589">     R62C20D.F1 to R65C20A.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909</A>
CTOF_DEL    ---     0.206     R65C20A.D0 to     R65C20A.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7460">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7460</A>
ROUTE        48     1.714<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e:R65C20A.F0:R63C13C.C1:1.714">     R65C20A.F0 to R63C13C.C1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e</A>
CTOF_DEL    ---     0.206     R63C13C.C1 to     R63C13C.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11732">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11732</A>
ROUTE         7     0.545<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_524.t1:R63C13C.F1:R63C13B.A1:0.545">     R63C13C.F1 to R63C13B.A1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_524.t1">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_524.t1</A>
CTOF_DEL    ---     0.206     R63C13B.A1 to     R63C13B.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_6622">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_6622</A>
ROUTE         1     0.727<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0:R63C13B.F1:R63C17A.C0:0.727">     R63C13B.F1 to R63C17A.C0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0</A>
CTOF_DEL    ---     0.206     R63C17A.C0 to     R63C17A.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11731">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11731</A>
ROUTE         1     0.362<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1:R63C17A.F0:R63C18A.D0:0.362">     R63C17A.F0 to R63C18A.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1</A>
CTOF_DEL    ---     0.206     R63C18A.D0 to     R63C18A.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13324">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13324</A>
ROUTE         1     0.558<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6:R63C18A.F0:R62C17C.D0:0.558">     R63C18A.F0 to R62C17C.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6</A>
CTOF_DEL    ---     0.206     R62C17C.D0 to     R62C17C.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12636">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12636</A>
ROUTE         1     0.532<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11:R62C17C.F0:R62C19B.C1:0.532">     R62C17C.F0 to R62C19B.C1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11</A>
CTOF_DEL    ---     0.206     R62C19B.C1 to     R62C19B.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425</A>
ROUTE         1     0.484<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz:R62C19B.F1:R62C19B.B0:0.484">     R62C19B.F1 to R62C19B.B0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz</A>
CTOF_DEL    ---     0.206     R62C19B.B0 to     R62C19B.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425</A>
ROUTE         1     0.000<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11:R62C19B.F0:R62C19B.DI0:0.000">     R62C19B.F0 to R62C19B.DI0   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                   11.025   (26.5% logic, 73.5% route), 13 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R62C18B.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7423:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R62C18B.CLK:1.927"> CLKDIV_L0.CDIVX to R62C18B.CLK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R62C19B.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R62C19B.CLK:1.927"> CLKDIV_L0.CDIVX to R62C19B.CLK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 9.216ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7388">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/queue2_info[34]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:              11.017ns  (26.6% logic, 73.4% route), 13 logic levels.

 Constraint Details:

     11.017ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7388 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 9.216ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:REG_DEL, 0.454,R63C19B.CLK,R63C19B.Q1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7388:ROUTE, 0.900,R63C19B.Q1,R62C18A.B1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[34]:CTOF_DEL, 0.206,R62C18A.B1,R62C18A.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397:ROUTE, 0.484,R62C18A.F1,R62C18D.B1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0:CTOF_DEL, 0.206,R62C18D.B1,R62C18D.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638:ROUTE, 0.641,R62C18D.F1,R62C18D.B0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE:CTOF_DEL, 0.206,R62C18D.B0,R62C18D.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638:ROUTE, 0.555,R62C18D.F0,R62C20D.C1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf:CTOF_DEL, 0.206,R62C20D.C1,R62C20D.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_12634:ROUTE, 0.589,R62C20D.F1,R65C20A.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909:CTOF_DEL, 0.206,R65C20A.D0,R65C20A.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7460:ROUTE, 1.714,R65C20A.F0,R63C13C.C1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e:CTOF_DEL, 0.206,R63C13C.C1,R63C13C.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11732:ROUTE, 0.545,R63C13C.F1,R63C13B.A1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_524.t1:CTOF_DEL, 0.206,R63C13B.A1,R63C13B.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_6622:ROUTE, 0.727,R63C13B.F1,R63C17A.C0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0:CTOF_DEL, 0.206,R63C17A.C0,R63C17A.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11731:ROUTE, 0.362,R63C17A.F0,R63C18A.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1:CTOF_DEL, 0.206,R63C18A.D0,R63C18A.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13324:ROUTE, 0.558,R63C18A.F0,R62C17C.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6:CTOF_DEL, 0.206,R62C17C.D0,R62C17C.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12636:ROUTE, 0.532,R62C17C.F0,R62C19B.C1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11:CTOF_DEL, 0.206,R62C19B.C1,R62C19B.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:ROUTE, 0.484,R62C19B.F1,R62C19B.B0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz:CTOF_DEL, 0.206,R62C19B.B0,R62C19B.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:ROUTE, 0.000,R62C19B.F0,R62C19B.DI0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7388 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R63C19B.CLK to     R63C19B.Q1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7388">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7388</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE         4     0.900<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[34]:R63C19B.Q1:R62C18A.B1:0.900">     R63C19B.Q1 to R62C18A.B1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[34]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[34]</A>
CTOF_DEL    ---     0.206     R62C18A.B1 to     R62C18A.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397</A>
ROUTE         1     0.484<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0:R62C18A.F1:R62C18D.B1:0.484">     R62C18A.F1 to R62C18D.B1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0</A>
CTOF_DEL    ---     0.206     R62C18D.B1 to     R62C18D.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638</A>
ROUTE         1     0.641<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE:R62C18D.F1:R62C18D.B0:0.641">     R62C18D.F1 to R62C18D.B0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE</A>
CTOF_DEL    ---     0.206     R62C18D.B0 to     R62C18D.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638</A>
ROUTE         3     0.555<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf:R62C18D.F0:R62C20D.C1:0.555">     R62C18D.F0 to R62C20D.C1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf</A>
CTOF_DEL    ---     0.206     R62C20D.C1 to     R62C20D.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_12634">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_12634</A>
ROUTE         6     0.589<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909:R62C20D.F1:R65C20A.D0:0.589">     R62C20D.F1 to R65C20A.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909</A>
CTOF_DEL    ---     0.206     R65C20A.D0 to     R65C20A.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7460">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7460</A>
ROUTE        48     1.714<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e:R65C20A.F0:R63C13C.C1:1.714">     R65C20A.F0 to R63C13C.C1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e</A>
CTOF_DEL    ---     0.206     R63C13C.C1 to     R63C13C.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11732">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11732</A>
ROUTE         7     0.545<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_524.t1:R63C13C.F1:R63C13B.A1:0.545">     R63C13C.F1 to R63C13B.A1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_524.t1">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_524.t1</A>
CTOF_DEL    ---     0.206     R63C13B.A1 to     R63C13B.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_6622">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_6622</A>
ROUTE         1     0.727<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0:R63C13B.F1:R63C17A.C0:0.727">     R63C13B.F1 to R63C17A.C0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0</A>
CTOF_DEL    ---     0.206     R63C17A.C0 to     R63C17A.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11731">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11731</A>
ROUTE         1     0.362<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1:R63C17A.F0:R63C18A.D0:0.362">     R63C17A.F0 to R63C18A.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1</A>
CTOF_DEL    ---     0.206     R63C18A.D0 to     R63C18A.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13324">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13324</A>
ROUTE         1     0.558<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6:R63C18A.F0:R62C17C.D0:0.558">     R63C18A.F0 to R62C17C.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6</A>
CTOF_DEL    ---     0.206     R62C17C.D0 to     R62C17C.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12636">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12636</A>
ROUTE         1     0.532<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11:R62C17C.F0:R62C19B.C1:0.532">     R62C17C.F0 to R62C19B.C1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11</A>
CTOF_DEL    ---     0.206     R62C19B.C1 to     R62C19B.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425</A>
ROUTE         1     0.484<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz:R62C19B.F1:R62C19B.B0:0.484">     R62C19B.F1 to R62C19B.B0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz</A>
CTOF_DEL    ---     0.206     R62C19B.B0 to     R62C19B.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425</A>
ROUTE         1     0.000<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11:R62C19B.F0:R62C19B.DI0:0.000">     R62C19B.F0 to R62C19B.DI0   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                   11.017   (26.6% logic, 73.4% route), 13 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R63C19B.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7388:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R63C19B.CLK:1.927"> CLKDIV_L0.CDIVX to R63C19B.CLK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R62C19B.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R62C19B.CLK:1.927"> CLKDIV_L0.CDIVX to R62C19B.CLK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 9.326ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7389">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/queue2_info[35]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:              10.907ns  (26.9% logic, 73.1% route), 13 logic levels.

 Constraint Details:

     10.907ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7389 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 9.326ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:REG_DEL, 0.457,R63C17B.CLK,R63C17B.Q0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7389:ROUTE, 0.787,R63C17B.Q0,R62C18A.D1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[35]:CTOF_DEL, 0.206,R62C18A.D1,R62C18A.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397:ROUTE, 0.484,R62C18A.F1,R62C18D.B1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0:CTOF_DEL, 0.206,R62C18D.B1,R62C18D.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638:ROUTE, 0.641,R62C18D.F1,R62C18D.B0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE:CTOF_DEL, 0.206,R62C18D.B0,R62C18D.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638:ROUTE, 0.555,R62C18D.F0,R62C20D.C1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf:CTOF_DEL, 0.206,R62C20D.C1,R62C20D.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_12634:ROUTE, 0.589,R62C20D.F1,R65C20A.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909:CTOF_DEL, 0.206,R65C20A.D0,R65C20A.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7460:ROUTE, 1.714,R65C20A.F0,R63C13C.C1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e:CTOF_DEL, 0.206,R63C13C.C1,R63C13C.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11732:ROUTE, 0.545,R63C13C.F1,R63C13B.A1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_524.t1:CTOF_DEL, 0.206,R63C13B.A1,R63C13B.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_6622:ROUTE, 0.727,R63C13B.F1,R63C17A.C0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0:CTOF_DEL, 0.206,R63C17A.C0,R63C17A.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11731:ROUTE, 0.362,R63C17A.F0,R63C18A.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1:CTOF_DEL, 0.206,R63C18A.D0,R63C18A.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13324:ROUTE, 0.558,R63C18A.F0,R62C17C.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6:CTOF_DEL, 0.206,R62C17C.D0,R62C17C.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12636:ROUTE, 0.532,R62C17C.F0,R62C19B.C1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11:CTOF_DEL, 0.206,R62C19B.C1,R62C19B.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:ROUTE, 0.484,R62C19B.F1,R62C19B.B0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz:CTOF_DEL, 0.206,R62C19B.B0,R62C19B.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:ROUTE, 0.000,R62C19B.F0,R62C19B.DI0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7389 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R63C17B.CLK to     R63C17B.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7389">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7389</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE         4     0.787<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[35]:R63C17B.Q0:R62C18A.D1:0.787">     R63C17B.Q0 to R62C18A.D1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[35]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[35]</A>
CTOF_DEL    ---     0.206     R62C18A.D1 to     R62C18A.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397</A>
ROUTE         1     0.484<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0:R62C18A.F1:R62C18D.B1:0.484">     R62C18A.F1 to R62C18D.B1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0</A>
CTOF_DEL    ---     0.206     R62C18D.B1 to     R62C18D.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638</A>
ROUTE         1     0.641<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE:R62C18D.F1:R62C18D.B0:0.641">     R62C18D.F1 to R62C18D.B0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE</A>
CTOF_DEL    ---     0.206     R62C18D.B0 to     R62C18D.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638</A>
ROUTE         3     0.555<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf:R62C18D.F0:R62C20D.C1:0.555">     R62C18D.F0 to R62C20D.C1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf</A>
CTOF_DEL    ---     0.206     R62C20D.C1 to     R62C20D.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_12634">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_12634</A>
ROUTE         6     0.589<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909:R62C20D.F1:R65C20A.D0:0.589">     R62C20D.F1 to R65C20A.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909</A>
CTOF_DEL    ---     0.206     R65C20A.D0 to     R65C20A.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7460">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7460</A>
ROUTE        48     1.714<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e:R65C20A.F0:R63C13C.C1:1.714">     R65C20A.F0 to R63C13C.C1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e</A>
CTOF_DEL    ---     0.206     R63C13C.C1 to     R63C13C.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11732">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11732</A>
ROUTE         7     0.545<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_524.t1:R63C13C.F1:R63C13B.A1:0.545">     R63C13C.F1 to R63C13B.A1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_524.t1">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_524.t1</A>
CTOF_DEL    ---     0.206     R63C13B.A1 to     R63C13B.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_6622">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_6622</A>
ROUTE         1     0.727<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0:R63C13B.F1:R63C17A.C0:0.727">     R63C13B.F1 to R63C17A.C0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0</A>
CTOF_DEL    ---     0.206     R63C17A.C0 to     R63C17A.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11731">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11731</A>
ROUTE         1     0.362<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1:R63C17A.F0:R63C18A.D0:0.362">     R63C17A.F0 to R63C18A.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1</A>
CTOF_DEL    ---     0.206     R63C18A.D0 to     R63C18A.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13324">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13324</A>
ROUTE         1     0.558<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6:R63C18A.F0:R62C17C.D0:0.558">     R63C18A.F0 to R62C17C.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6</A>
CTOF_DEL    ---     0.206     R62C17C.D0 to     R62C17C.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12636">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12636</A>
ROUTE         1     0.532<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11:R62C17C.F0:R62C19B.C1:0.532">     R62C17C.F0 to R62C19B.C1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11</A>
CTOF_DEL    ---     0.206     R62C19B.C1 to     R62C19B.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425</A>
ROUTE         1     0.484<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz:R62C19B.F1:R62C19B.B0:0.484">     R62C19B.F1 to R62C19B.B0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz</A>
CTOF_DEL    ---     0.206     R62C19B.B0 to     R62C19B.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425</A>
ROUTE         1     0.000<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11:R62C19B.F0:R62C19B.DI0:0.000">     R62C19B.F0 to R62C19B.DI0   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                   10.907   (26.9% logic, 73.1% route), 13 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R63C17B.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7389:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R63C17B.CLK:1.927"> CLKDIV_L0.CDIVX to R63C17B.CLK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R62C19B.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R62C19B.CLK:1.927"> CLKDIV_L0.CDIVX to R62C19B.CLK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 9.408ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_queue[35]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:              10.825ns  (27.1% logic, 72.9% route), 13 logic levels.

 Constraint Details:

     10.825ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 9.408ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:REG_DEL, 0.457,R62C18A.CLK,R62C18A.Q0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397:ROUTE, 0.705,R62C18A.Q0,R62C18A.A1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_queue[35]:CTOF_DEL, 0.206,R62C18A.A1,R62C18A.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397:ROUTE, 0.484,R62C18A.F1,R62C18D.B1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0:CTOF_DEL, 0.206,R62C18D.B1,R62C18D.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638:ROUTE, 0.641,R62C18D.F1,R62C18D.B0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE:CTOF_DEL, 0.206,R62C18D.B0,R62C18D.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638:ROUTE, 0.555,R62C18D.F0,R62C20D.C1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf:CTOF_DEL, 0.206,R62C20D.C1,R62C20D.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_12634:ROUTE, 0.589,R62C20D.F1,R65C20A.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909:CTOF_DEL, 0.206,R65C20A.D0,R65C20A.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7460:ROUTE, 1.714,R65C20A.F0,R63C13C.C1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e:CTOF_DEL, 0.206,R63C13C.C1,R63C13C.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11732:ROUTE, 0.545,R63C13C.F1,R63C13B.A1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_524.t1:CTOF_DEL, 0.206,R63C13B.A1,R63C13B.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_6622:ROUTE, 0.727,R63C13B.F1,R63C17A.C0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0:CTOF_DEL, 0.206,R63C17A.C0,R63C17A.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11731:ROUTE, 0.362,R63C17A.F0,R63C18A.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1:CTOF_DEL, 0.206,R63C18A.D0,R63C18A.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13324:ROUTE, 0.558,R63C18A.F0,R62C17C.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6:CTOF_DEL, 0.206,R62C17C.D0,R62C17C.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12636:ROUTE, 0.532,R62C17C.F0,R62C19B.C1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11:CTOF_DEL, 0.206,R62C19B.C1,R62C19B.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:ROUTE, 0.484,R62C19B.F1,R62C19B.B0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz:CTOF_DEL, 0.206,R62C19B.B0,R62C19B.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:ROUTE, 0.000,R62C19B.F0,R62C19B.DI0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R62C18A.CLK to     R62C18A.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE         2     0.705<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_queue[35]:R62C18A.Q0:R62C18A.A1:0.705">     R62C18A.Q0 to R62C18A.A1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_queue[35]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_queue[35]</A>
CTOF_DEL    ---     0.206     R62C18A.A1 to     R62C18A.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397</A>
ROUTE         1     0.484<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0:R62C18A.F1:R62C18D.B1:0.484">     R62C18A.F1 to R62C18D.B1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0</A>
CTOF_DEL    ---     0.206     R62C18D.B1 to     R62C18D.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638</A>
ROUTE         1     0.641<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE:R62C18D.F1:R62C18D.B0:0.641">     R62C18D.F1 to R62C18D.B0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE</A>
CTOF_DEL    ---     0.206     R62C18D.B0 to     R62C18D.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638</A>
ROUTE         3     0.555<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf:R62C18D.F0:R62C20D.C1:0.555">     R62C18D.F0 to R62C20D.C1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf</A>
CTOF_DEL    ---     0.206     R62C20D.C1 to     R62C20D.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_12634">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_12634</A>
ROUTE         6     0.589<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909:R62C20D.F1:R65C20A.D0:0.589">     R62C20D.F1 to R65C20A.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909</A>
CTOF_DEL    ---     0.206     R65C20A.D0 to     R65C20A.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7460">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7460</A>
ROUTE        48     1.714<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e:R65C20A.F0:R63C13C.C1:1.714">     R65C20A.F0 to R63C13C.C1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e</A>
CTOF_DEL    ---     0.206     R63C13C.C1 to     R63C13C.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11732">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11732</A>
ROUTE         7     0.545<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_524.t1:R63C13C.F1:R63C13B.A1:0.545">     R63C13C.F1 to R63C13B.A1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_524.t1">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_524.t1</A>
CTOF_DEL    ---     0.206     R63C13B.A1 to     R63C13B.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_6622">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_6622</A>
ROUTE         1     0.727<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0:R63C13B.F1:R63C17A.C0:0.727">     R63C13B.F1 to R63C17A.C0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0</A>
CTOF_DEL    ---     0.206     R63C17A.C0 to     R63C17A.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11731">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11731</A>
ROUTE         1     0.362<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1:R63C17A.F0:R63C18A.D0:0.362">     R63C17A.F0 to R63C18A.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1</A>
CTOF_DEL    ---     0.206     R63C18A.D0 to     R63C18A.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13324">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13324</A>
ROUTE         1     0.558<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6:R63C18A.F0:R62C17C.D0:0.558">     R63C18A.F0 to R62C17C.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6</A>
CTOF_DEL    ---     0.206     R62C17C.D0 to     R62C17C.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12636">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12636</A>
ROUTE         1     0.532<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11:R62C17C.F0:R62C19B.C1:0.532">     R62C17C.F0 to R62C19B.C1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11</A>
CTOF_DEL    ---     0.206     R62C19B.C1 to     R62C19B.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425</A>
ROUTE         1     0.484<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz:R62C19B.F1:R62C19B.B0:0.484">     R62C19B.F1 to R62C19B.B0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz</A>
CTOF_DEL    ---     0.206     R62C19B.B0 to     R62C19B.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425</A>
ROUTE         1     0.000<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11:R62C19B.F0:R62C19B.DI0:0.000">     R62C19B.F0 to R62C19B.DI0   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                   10.825   (27.1% logic, 72.9% route), 13 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R62C18A.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R62C18A.CLK:1.927"> CLKDIV_L0.CDIVX to R62C18A.CLK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R62C19B.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R62C19B.CLK:1.927"> CLKDIV_L0.CDIVX to R62C19B.CLK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 9.409ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7423">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_queue[34]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:              10.824ns  (27.0% logic, 73.0% route), 13 logic levels.

 Constraint Details:

     10.824ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7423 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 9.409ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:REG_DEL, 0.454,R62C18B.CLK,R62C18B.Q1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7423:ROUTE, 0.908,R62C18B.Q1,R62C18A.C1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_queue[34]:CTOF_DEL, 0.206,R62C18A.C1,R62C18A.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397:ROUTE, 0.484,R62C18A.F1,R62C18D.B1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0:CTOF_DEL, 0.206,R62C18D.B1,R62C18D.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638:ROUTE, 0.641,R62C18D.F1,R62C18D.B0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE:CTOF_DEL, 0.206,R62C18D.B0,R62C18D.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638:ROUTE, 0.555,R62C18D.F0,R62C20D.C1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf:CTOF_DEL, 0.206,R62C20D.C1,R62C20D.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_12634:ROUTE, 0.589,R62C20D.F1,R65C20A.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909:CTOF_DEL, 0.206,R65C20A.D0,R65C20A.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7460:ROUTE, 1.545,R65C20A.F0,R63C13A.D1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e:CTOF_DEL, 0.206,R63C13A.D1,R63C13A.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11734:ROUTE, 0.513,R63C13A.F1,R63C13B.B1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_523.t1:CTOF_DEL, 0.206,R63C13B.B1,R63C13B.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_6622:ROUTE, 0.727,R63C13B.F1,R63C17A.C0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0:CTOF_DEL, 0.206,R63C17A.C0,R63C17A.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11731:ROUTE, 0.362,R63C17A.F0,R63C18A.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1:CTOF_DEL, 0.206,R63C18A.D0,R63C18A.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13324:ROUTE, 0.558,R63C18A.F0,R62C17C.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6:CTOF_DEL, 0.206,R62C17C.D0,R62C17C.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12636:ROUTE, 0.532,R62C17C.F0,R62C19B.C1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11:CTOF_DEL, 0.206,R62C19B.C1,R62C19B.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:ROUTE, 0.484,R62C19B.F1,R62C19B.B0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz:CTOF_DEL, 0.206,R62C19B.B0,R62C19B.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:ROUTE, 0.000,R62C19B.F0,R62C19B.DI0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7423 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R62C18B.CLK to     R62C18B.Q1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7423">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7423</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE         2     0.908<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_queue[34]:R62C18B.Q1:R62C18A.C1:0.908">     R62C18B.Q1 to R62C18A.C1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_queue[34]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_queue[34]</A>
CTOF_DEL    ---     0.206     R62C18A.C1 to     R62C18A.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397</A>
ROUTE         1     0.484<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0:R62C18A.F1:R62C18D.B1:0.484">     R62C18A.F1 to R62C18D.B1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0</A>
CTOF_DEL    ---     0.206     R62C18D.B1 to     R62C18D.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638</A>
ROUTE         1     0.641<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE:R62C18D.F1:R62C18D.B0:0.641">     R62C18D.F1 to R62C18D.B0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE</A>
CTOF_DEL    ---     0.206     R62C18D.B0 to     R62C18D.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638</A>
ROUTE         3     0.555<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf:R62C18D.F0:R62C20D.C1:0.555">     R62C18D.F0 to R62C20D.C1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf</A>
CTOF_DEL    ---     0.206     R62C20D.C1 to     R62C20D.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_12634">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_12634</A>
ROUTE         6     0.589<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909:R62C20D.F1:R65C20A.D0:0.589">     R62C20D.F1 to R65C20A.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909</A>
CTOF_DEL    ---     0.206     R65C20A.D0 to     R65C20A.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7460">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7460</A>
ROUTE        48     1.545<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e:R65C20A.F0:R63C13A.D1:1.545">     R65C20A.F0 to R63C13A.D1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e</A>
CTOF_DEL    ---     0.206     R63C13A.D1 to     R63C13A.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11734">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11734</A>
ROUTE         4     0.513<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_523.t1:R63C13A.F1:R63C13B.B1:0.513">     R63C13A.F1 to R63C13B.B1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_523.t1">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_523.t1</A>
CTOF_DEL    ---     0.206     R63C13B.B1 to     R63C13B.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_6622">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_6622</A>
ROUTE         1     0.727<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0:R63C13B.F1:R63C17A.C0:0.727">     R63C13B.F1 to R63C17A.C0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0</A>
CTOF_DEL    ---     0.206     R63C17A.C0 to     R63C17A.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11731">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11731</A>
ROUTE         1     0.362<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1:R63C17A.F0:R63C18A.D0:0.362">     R63C17A.F0 to R63C18A.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1</A>
CTOF_DEL    ---     0.206     R63C18A.D0 to     R63C18A.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13324">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13324</A>
ROUTE         1     0.558<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6:R63C18A.F0:R62C17C.D0:0.558">     R63C18A.F0 to R62C17C.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6</A>
CTOF_DEL    ---     0.206     R62C17C.D0 to     R62C17C.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12636">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12636</A>
ROUTE         1     0.532<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11:R62C17C.F0:R62C19B.C1:0.532">     R62C17C.F0 to R62C19B.C1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11</A>
CTOF_DEL    ---     0.206     R62C19B.C1 to     R62C19B.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425</A>
ROUTE         1     0.484<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz:R62C19B.F1:R62C19B.B0:0.484">     R62C19B.F1 to R62C19B.B0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz</A>
CTOF_DEL    ---     0.206     R62C19B.B0 to     R62C19B.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425</A>
ROUTE         1     0.000<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11:R62C19B.F0:R62C19B.DI0:0.000">     R62C19B.F0 to R62C19B.DI0   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                   10.824   (27.0% logic, 73.0% route), 13 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R62C18B.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7423:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R62C18B.CLK:1.927"> CLKDIV_L0.CDIVX to R62C18B.CLK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R62C19B.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R62C19B.CLK:1.927"> CLKDIV_L0.CDIVX to R62C19B.CLK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 9.417ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7388">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/queue2_info[34]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:              10.816ns  (27.1% logic, 72.9% route), 13 logic levels.

 Constraint Details:

     10.816ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7388 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 9.417ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:REG_DEL, 0.454,R63C19B.CLK,R63C19B.Q1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7388:ROUTE, 0.900,R63C19B.Q1,R62C18A.B1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[34]:CTOF_DEL, 0.206,R62C18A.B1,R62C18A.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397:ROUTE, 0.484,R62C18A.F1,R62C18D.B1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0:CTOF_DEL, 0.206,R62C18D.B1,R62C18D.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638:ROUTE, 0.641,R62C18D.F1,R62C18D.B0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE:CTOF_DEL, 0.206,R62C18D.B0,R62C18D.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638:ROUTE, 0.555,R62C18D.F0,R62C20D.C1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf:CTOF_DEL, 0.206,R62C20D.C1,R62C20D.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_12634:ROUTE, 0.589,R62C20D.F1,R65C20A.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909:CTOF_DEL, 0.206,R65C20A.D0,R65C20A.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7460:ROUTE, 1.545,R65C20A.F0,R63C13A.D1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e:CTOF_DEL, 0.206,R63C13A.D1,R63C13A.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11734:ROUTE, 0.513,R63C13A.F1,R63C13B.B1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_523.t1:CTOF_DEL, 0.206,R63C13B.B1,R63C13B.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_6622:ROUTE, 0.727,R63C13B.F1,R63C17A.C0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0:CTOF_DEL, 0.206,R63C17A.C0,R63C17A.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11731:ROUTE, 0.362,R63C17A.F0,R63C18A.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1:CTOF_DEL, 0.206,R63C18A.D0,R63C18A.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13324:ROUTE, 0.558,R63C18A.F0,R62C17C.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6:CTOF_DEL, 0.206,R62C17C.D0,R62C17C.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12636:ROUTE, 0.532,R62C17C.F0,R62C19B.C1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11:CTOF_DEL, 0.206,R62C19B.C1,R62C19B.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:ROUTE, 0.484,R62C19B.F1,R62C19B.B0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz:CTOF_DEL, 0.206,R62C19B.B0,R62C19B.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:ROUTE, 0.000,R62C19B.F0,R62C19B.DI0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7388 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R63C19B.CLK to     R63C19B.Q1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7388">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7388</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE         4     0.900<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[34]:R63C19B.Q1:R62C18A.B1:0.900">     R63C19B.Q1 to R62C18A.B1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[34]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[34]</A>
CTOF_DEL    ---     0.206     R62C18A.B1 to     R62C18A.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397</A>
ROUTE         1     0.484<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0:R62C18A.F1:R62C18D.B1:0.484">     R62C18A.F1 to R62C18D.B1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0</A>
CTOF_DEL    ---     0.206     R62C18D.B1 to     R62C18D.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638</A>
ROUTE         1     0.641<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE:R62C18D.F1:R62C18D.B0:0.641">     R62C18D.F1 to R62C18D.B0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE</A>
CTOF_DEL    ---     0.206     R62C18D.B0 to     R62C18D.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638</A>
ROUTE         3     0.555<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf:R62C18D.F0:R62C20D.C1:0.555">     R62C18D.F0 to R62C20D.C1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf</A>
CTOF_DEL    ---     0.206     R62C20D.C1 to     R62C20D.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_12634">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_12634</A>
ROUTE         6     0.589<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909:R62C20D.F1:R65C20A.D0:0.589">     R62C20D.F1 to R65C20A.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909</A>
CTOF_DEL    ---     0.206     R65C20A.D0 to     R65C20A.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7460">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7460</A>
ROUTE        48     1.545<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e:R65C20A.F0:R63C13A.D1:1.545">     R65C20A.F0 to R63C13A.D1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e</A>
CTOF_DEL    ---     0.206     R63C13A.D1 to     R63C13A.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11734">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11734</A>
ROUTE         4     0.513<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_523.t1:R63C13A.F1:R63C13B.B1:0.513">     R63C13A.F1 to R63C13B.B1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_523.t1">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_523.t1</A>
CTOF_DEL    ---     0.206     R63C13B.B1 to     R63C13B.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_6622">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_6622</A>
ROUTE         1     0.727<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0:R63C13B.F1:R63C17A.C0:0.727">     R63C13B.F1 to R63C17A.C0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0</A>
CTOF_DEL    ---     0.206     R63C17A.C0 to     R63C17A.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11731">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11731</A>
ROUTE         1     0.362<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1:R63C17A.F0:R63C18A.D0:0.362">     R63C17A.F0 to R63C18A.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1</A>
CTOF_DEL    ---     0.206     R63C18A.D0 to     R63C18A.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13324">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13324</A>
ROUTE         1     0.558<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6:R63C18A.F0:R62C17C.D0:0.558">     R63C18A.F0 to R62C17C.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6</A>
CTOF_DEL    ---     0.206     R62C17C.D0 to     R62C17C.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12636">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12636</A>
ROUTE         1     0.532<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11:R62C17C.F0:R62C19B.C1:0.532">     R62C17C.F0 to R62C19B.C1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11</A>
CTOF_DEL    ---     0.206     R62C19B.C1 to     R62C19B.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425</A>
ROUTE         1     0.484<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz:R62C19B.F1:R62C19B.B0:0.484">     R62C19B.F1 to R62C19B.B0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz</A>
CTOF_DEL    ---     0.206     R62C19B.B0 to     R62C19B.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425</A>
ROUTE         1     0.000<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11:R62C19B.F0:R62C19B.DI0:0.000">     R62C19B.F0 to R62C19B.DI0   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                   10.816   (27.1% logic, 72.9% route), 13 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R63C19B.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7388:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R63C19B.CLK:1.927"> CLKDIV_L0.CDIVX to R63C19B.CLK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R62C19B.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R62C19B.CLK:1.927"> CLKDIV_L0.CDIVX to R62C19B.CLK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 9.519ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7422">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_queue[32]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:              10.714ns  (25.4% logic, 74.6% route), 12 logic levels.

 Constraint Details:

     10.714ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7422 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 9.519ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:REG_DEL, 0.454,R62C12A.CLK,R62C12A.Q1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7422:ROUTE, 1.287,R62C12A.Q1,R62C18D.A1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_queue[32]:CTOF_DEL, 0.206,R62C18D.A1,R62C18D.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638:ROUTE, 0.641,R62C18D.F1,R62C18D.B0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE:CTOF_DEL, 0.206,R62C18D.B0,R62C18D.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638:ROUTE, 0.555,R62C18D.F0,R62C20D.C1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf:CTOF_DEL, 0.206,R62C20D.C1,R62C20D.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_12634:ROUTE, 0.589,R62C20D.F1,R65C20A.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909:CTOF_DEL, 0.206,R65C20A.D0,R65C20A.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7460:ROUTE, 1.714,R65C20A.F0,R63C13C.C1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e:CTOF_DEL, 0.206,R63C13C.C1,R63C13C.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11732:ROUTE, 0.545,R63C13C.F1,R63C13B.A1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_524.t1:CTOF_DEL, 0.206,R63C13B.A1,R63C13B.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_6622:ROUTE, 0.727,R63C13B.F1,R63C17A.C0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0:CTOF_DEL, 0.206,R63C17A.C0,R63C17A.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11731:ROUTE, 0.362,R63C17A.F0,R63C18A.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1:CTOF_DEL, 0.206,R63C18A.D0,R63C18A.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13324:ROUTE, 0.558,R63C18A.F0,R62C17C.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6:CTOF_DEL, 0.206,R62C17C.D0,R62C17C.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12636:ROUTE, 0.532,R62C17C.F0,R62C19B.C1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11:CTOF_DEL, 0.206,R62C19B.C1,R62C19B.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:ROUTE, 0.484,R62C19B.F1,R62C19B.B0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz:CTOF_DEL, 0.206,R62C19B.B0,R62C19B.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:ROUTE, 0.000,R62C19B.F0,R62C19B.DI0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7422 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.454    R62C12A.CLK to     R62C12A.Q1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7422">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7422</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE         2     1.287<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_queue[32]:R62C12A.Q1:R62C18D.A1:1.287">     R62C12A.Q1 to R62C18D.A1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_queue[32]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_queue[32]</A>
CTOF_DEL    ---     0.206     R62C18D.A1 to     R62C18D.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638</A>
ROUTE         1     0.641<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE:R62C18D.F1:R62C18D.B0:0.641">     R62C18D.F1 to R62C18D.B0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE</A>
CTOF_DEL    ---     0.206     R62C18D.B0 to     R62C18D.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638</A>
ROUTE         3     0.555<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf:R62C18D.F0:R62C20D.C1:0.555">     R62C18D.F0 to R62C20D.C1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf</A>
CTOF_DEL    ---     0.206     R62C20D.C1 to     R62C20D.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_12634">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_12634</A>
ROUTE         6     0.589<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909:R62C20D.F1:R65C20A.D0:0.589">     R62C20D.F1 to R65C20A.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909</A>
CTOF_DEL    ---     0.206     R65C20A.D0 to     R65C20A.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7460">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7460</A>
ROUTE        48     1.714<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e:R65C20A.F0:R63C13C.C1:1.714">     R65C20A.F0 to R63C13C.C1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e</A>
CTOF_DEL    ---     0.206     R63C13C.C1 to     R63C13C.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11732">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11732</A>
ROUTE         7     0.545<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_524.t1:R63C13C.F1:R63C13B.A1:0.545">     R63C13C.F1 to R63C13B.A1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_524.t1">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_524.t1</A>
CTOF_DEL    ---     0.206     R63C13B.A1 to     R63C13B.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_6622">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_6622</A>
ROUTE         1     0.727<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0:R63C13B.F1:R63C17A.C0:0.727">     R63C13B.F1 to R63C17A.C0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0</A>
CTOF_DEL    ---     0.206     R63C17A.C0 to     R63C17A.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11731">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11731</A>
ROUTE         1     0.362<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1:R63C17A.F0:R63C18A.D0:0.362">     R63C17A.F0 to R63C18A.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1</A>
CTOF_DEL    ---     0.206     R63C18A.D0 to     R63C18A.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13324">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13324</A>
ROUTE         1     0.558<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6:R63C18A.F0:R62C17C.D0:0.558">     R63C18A.F0 to R62C17C.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6</A>
CTOF_DEL    ---     0.206     R62C17C.D0 to     R62C17C.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12636">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12636</A>
ROUTE         1     0.532<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11:R62C17C.F0:R62C19B.C1:0.532">     R62C17C.F0 to R62C19B.C1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11</A>
CTOF_DEL    ---     0.206     R62C19B.C1 to     R62C19B.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425</A>
ROUTE         1     0.484<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz:R62C19B.F1:R62C19B.B0:0.484">     R62C19B.F1 to R62C19B.B0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz</A>
CTOF_DEL    ---     0.206     R62C19B.B0 to     R62C19B.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425</A>
ROUTE         1     0.000<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11:R62C19B.F0:R62C19B.DI0:0.000">     R62C19B.F0 to R62C19B.DI0   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                   10.714   (25.4% logic, 74.6% route), 12 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R62C12A.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7422:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R62C12A.CLK:1.927"> CLKDIV_L0.CDIVX to R62C12A.CLK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R62C19B.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R62C19B.CLK:1.927"> CLKDIV_L0.CDIVX to R62C19B.CLK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 9.527ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7389">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/queue2_info[35]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:              10.706ns  (27.4% logic, 72.6% route), 13 logic levels.

 Constraint Details:

     10.706ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7389 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 9.527ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:REG_DEL, 0.457,R63C17B.CLK,R63C17B.Q0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7389:ROUTE, 0.787,R63C17B.Q0,R62C18A.D1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[35]:CTOF_DEL, 0.206,R62C18A.D1,R62C18A.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397:ROUTE, 0.484,R62C18A.F1,R62C18D.B1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0:CTOF_DEL, 0.206,R62C18D.B1,R62C18D.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638:ROUTE, 0.641,R62C18D.F1,R62C18D.B0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE:CTOF_DEL, 0.206,R62C18D.B0,R62C18D.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638:ROUTE, 0.555,R62C18D.F0,R62C20D.C1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf:CTOF_DEL, 0.206,R62C20D.C1,R62C20D.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_12634:ROUTE, 0.589,R62C20D.F1,R65C20A.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909:CTOF_DEL, 0.206,R65C20A.D0,R65C20A.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7460:ROUTE, 1.545,R65C20A.F0,R63C13A.D1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e:CTOF_DEL, 0.206,R63C13A.D1,R63C13A.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11734:ROUTE, 0.513,R63C13A.F1,R63C13B.B1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_523.t1:CTOF_DEL, 0.206,R63C13B.B1,R63C13B.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_6622:ROUTE, 0.727,R63C13B.F1,R63C17A.C0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0:CTOF_DEL, 0.206,R63C17A.C0,R63C17A.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11731:ROUTE, 0.362,R63C17A.F0,R63C18A.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1:CTOF_DEL, 0.206,R63C18A.D0,R63C18A.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13324:ROUTE, 0.558,R63C18A.F0,R62C17C.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6:CTOF_DEL, 0.206,R62C17C.D0,R62C17C.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12636:ROUTE, 0.532,R62C17C.F0,R62C19B.C1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11:CTOF_DEL, 0.206,R62C19B.C1,R62C19B.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:ROUTE, 0.484,R62C19B.F1,R62C19B.B0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz:CTOF_DEL, 0.206,R62C19B.B0,R62C19B.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:ROUTE, 0.000,R62C19B.F0,R62C19B.DI0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7389 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R63C17B.CLK to     R63C17B.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7389">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7389</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE         4     0.787<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[35]:R63C17B.Q0:R62C18A.D1:0.787">     R63C17B.Q0 to R62C18A.D1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[35]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0.queue2_info[35]</A>
CTOF_DEL    ---     0.206     R62C18A.D1 to     R62C18A.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397</A>
ROUTE         1     0.484<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0:R62C18A.F1:R62C18D.B1:0.484">     R62C18A.F1 to R62C18D.B1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0</A>
CTOF_DEL    ---     0.206     R62C18D.B1 to     R62C18D.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638</A>
ROUTE         1     0.641<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE:R62C18D.F1:R62C18D.B0:0.641">     R62C18D.F1 to R62C18D.B0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE</A>
CTOF_DEL    ---     0.206     R62C18D.B0 to     R62C18D.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638</A>
ROUTE         3     0.555<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf:R62C18D.F0:R62C20D.C1:0.555">     R62C18D.F0 to R62C20D.C1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf</A>
CTOF_DEL    ---     0.206     R62C20D.C1 to     R62C20D.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_12634">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_12634</A>
ROUTE         6     0.589<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909:R62C20D.F1:R65C20A.D0:0.589">     R62C20D.F1 to R65C20A.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909</A>
CTOF_DEL    ---     0.206     R65C20A.D0 to     R65C20A.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7460">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7460</A>
ROUTE        48     1.545<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e:R65C20A.F0:R63C13A.D1:1.545">     R65C20A.F0 to R63C13A.D1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e</A>
CTOF_DEL    ---     0.206     R63C13A.D1 to     R63C13A.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11734">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11734</A>
ROUTE         4     0.513<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_523.t1:R63C13A.F1:R63C13B.B1:0.513">     R63C13A.F1 to R63C13B.B1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_523.t1">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_523.t1</A>
CTOF_DEL    ---     0.206     R63C13B.B1 to     R63C13B.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_6622">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_6622</A>
ROUTE         1     0.727<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0:R63C13B.F1:R63C17A.C0:0.727">     R63C13B.F1 to R63C17A.C0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0</A>
CTOF_DEL    ---     0.206     R63C17A.C0 to     R63C17A.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11731">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11731</A>
ROUTE         1     0.362<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1:R63C17A.F0:R63C18A.D0:0.362">     R63C17A.F0 to R63C18A.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1</A>
CTOF_DEL    ---     0.206     R63C18A.D0 to     R63C18A.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13324">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13324</A>
ROUTE         1     0.558<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6:R63C18A.F0:R62C17C.D0:0.558">     R63C18A.F0 to R62C17C.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6</A>
CTOF_DEL    ---     0.206     R62C17C.D0 to     R62C17C.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12636">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12636</A>
ROUTE         1     0.532<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11:R62C17C.F0:R62C19B.C1:0.532">     R62C17C.F0 to R62C19B.C1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11</A>
CTOF_DEL    ---     0.206     R62C19B.C1 to     R62C19B.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425</A>
ROUTE         1     0.484<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz:R62C19B.F1:R62C19B.B0:0.484">     R62C19B.F1 to R62C19B.B0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz</A>
CTOF_DEL    ---     0.206     R62C19B.B0 to     R62C19B.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425</A>
ROUTE         1     0.000<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11:R62C19B.F0:R62C19B.DI0:0.000">     R62C19B.F0 to R62C19B.DI0   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                   10.706   (27.4% logic, 72.6% route), 13 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R63C17B.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7389:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R63C17B.CLK:1.927"> CLKDIV_L0.CDIVX to R63C17B.CLK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R62C19B.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R62C19B.CLK:1.927"> CLKDIV_L0.CDIVX to R62C19B.CLK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 9.562ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/SLICE_7383">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/queue2_valid</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:              10.671ns  (23.6% logic, 76.4% route), 11 logic levels.

 Constraint Details:

     10.671ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/SLICE_7383 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 9.562ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:REG_DEL, 0.457,R52C2A.CLK,R52C2A.Q0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/SLICE_7383:ROUTE, 2.088,R52C2A.Q0,R62C18D.A0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue2_valid:CTOF_DEL, 0.206,R62C18D.A0,R62C18D.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638:ROUTE, 0.555,R62C18D.F0,R62C20D.C1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf:CTOF_DEL, 0.206,R62C20D.C1,R62C20D.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_12634:ROUTE, 0.589,R62C20D.F1,R65C20A.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909:CTOF_DEL, 0.206,R65C20A.D0,R65C20A.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7460:ROUTE, 1.714,R65C20A.F0,R63C13C.C1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e:CTOF_DEL, 0.206,R63C13C.C1,R63C13C.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11732:ROUTE, 0.545,R63C13C.F1,R63C13B.A1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_524.t1:CTOF_DEL, 0.206,R63C13B.A1,R63C13B.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_6622:ROUTE, 0.727,R63C13B.F1,R63C17A.C0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0:CTOF_DEL, 0.206,R63C17A.C0,R63C17A.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11731:ROUTE, 0.362,R63C17A.F0,R63C18A.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1:CTOF_DEL, 0.206,R63C18A.D0,R63C18A.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13324:ROUTE, 0.558,R63C18A.F0,R62C17C.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6:CTOF_DEL, 0.206,R62C17C.D0,R62C17C.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12636:ROUTE, 0.532,R62C17C.F0,R62C19B.C1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11:CTOF_DEL, 0.206,R62C19B.C1,R62C19B.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:ROUTE, 0.484,R62C19B.F1,R62C19B.B0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz:CTOF_DEL, 0.206,R62C19B.B0,R62C19B.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:ROUTE, 0.000,R62C19B.F0,R62C19B.DI0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/SLICE_7383 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457     R52C2A.CLK to      R52C2A.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/SLICE_7383">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/SLICE_7383</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE         6     2.088<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue2_valid:R52C2A.Q0:R62C18D.A0:2.088">      R52C2A.Q0 to R62C18D.A0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue2_valid">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue2_valid</A>
CTOF_DEL    ---     0.206     R62C18D.A0 to     R62C18D.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638</A>
ROUTE         3     0.555<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf:R62C18D.F0:R62C20D.C1:0.555">     R62C18D.F0 to R62C20D.C1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf</A>
CTOF_DEL    ---     0.206     R62C20D.C1 to     R62C20D.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_12634">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_12634</A>
ROUTE         6     0.589<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909:R62C20D.F1:R65C20A.D0:0.589">     R62C20D.F1 to R65C20A.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909</A>
CTOF_DEL    ---     0.206     R65C20A.D0 to     R65C20A.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7460">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7460</A>
ROUTE        48     1.714<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e:R65C20A.F0:R63C13C.C1:1.714">     R65C20A.F0 to R63C13C.C1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e</A>
CTOF_DEL    ---     0.206     R63C13C.C1 to     R63C13C.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11732">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11732</A>
ROUTE         7     0.545<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_524.t1:R63C13C.F1:R63C13B.A1:0.545">     R63C13C.F1 to R63C13B.A1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_524.t1">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_524.t1</A>
CTOF_DEL    ---     0.206     R63C13B.A1 to     R63C13B.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_6622">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_6622</A>
ROUTE         1     0.727<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0:R63C13B.F1:R63C17A.C0:0.727">     R63C13B.F1 to R63C17A.C0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0</A>
CTOF_DEL    ---     0.206     R63C17A.C0 to     R63C17A.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11731">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11731</A>
ROUTE         1     0.362<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1:R63C17A.F0:R63C18A.D0:0.362">     R63C17A.F0 to R63C18A.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1</A>
CTOF_DEL    ---     0.206     R63C18A.D0 to     R63C18A.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13324">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13324</A>
ROUTE         1     0.558<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6:R63C18A.F0:R62C17C.D0:0.558">     R63C18A.F0 to R62C17C.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6</A>
CTOF_DEL    ---     0.206     R62C17C.D0 to     R62C17C.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12636">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12636</A>
ROUTE         1     0.532<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11:R62C17C.F0:R62C19B.C1:0.532">     R62C17C.F0 to R62C19B.C1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11</A>
CTOF_DEL    ---     0.206     R62C19B.C1 to     R62C19B.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425</A>
ROUTE         1     0.484<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz:R62C19B.F1:R62C19B.B0:0.484">     R62C19B.F1 to R62C19B.B0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz</A>
CTOF_DEL    ---     0.206     R62C19B.B0 to     R62C19B.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425</A>
ROUTE         1     0.000<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11:R62C19B.F0:R62C19B.DI0:0.000">     R62C19B.F0 to R62C19B.DI0   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                   10.671   (23.6% logic, 76.4% route), 11 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R52C2A.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/SLICE_7383:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R52C2A.CLK:1.927"> CLKDIV_L0.CDIVX to R52C2A.CLK    </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R62C19B.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R62C19B.CLK:1.927"> CLKDIV_L0.CDIVX to R62C19B.CLK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 9.609ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_queue[35]</A>  (from <A href="#@net:w_sclk">w_sclk</A> +)
   Destination:    FF         Data in        <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release</A>  (to <A href="#@net:w_sclk">w_sclk</A> +)

   Delay:              10.624ns  (27.6% logic, 72.4% route), 13 logic levels.

 Constraint Details:

     10.624ns physical path delay u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425 meets
     20.000ns delay constraint less
      0.000ns skew and
     -0.233ns DIN_SET requirement (totaling 20.233ns) by 9.609ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:REG_DEL, 0.457,R62C18A.CLK,R62C18A.Q0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397:ROUTE, 0.705,R62C18A.Q0,R62C18A.A1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_queue[35]:CTOF_DEL, 0.206,R62C18A.A1,R62C18A.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397:ROUTE, 0.484,R62C18A.F1,R62C18D.B1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0:CTOF_DEL, 0.206,R62C18D.B1,R62C18D.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638:ROUTE, 0.641,R62C18D.F1,R62C18D.B0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE:CTOF_DEL, 0.206,R62C18D.B0,R62C18D.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638:ROUTE, 0.555,R62C18D.F0,R62C20D.C1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf:CTOF_DEL, 0.206,R62C20D.C1,R62C20D.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_12634:ROUTE, 0.589,R62C20D.F1,R65C20A.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909:CTOF_DEL, 0.206,R65C20A.D0,R65C20A.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7460:ROUTE, 1.545,R65C20A.F0,R63C13A.D1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e:CTOF_DEL, 0.206,R63C13A.D1,R63C13A.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11734:ROUTE, 0.513,R63C13A.F1,R63C13B.B1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_523.t1:CTOF_DEL, 0.206,R63C13B.B1,R63C13B.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_6622:ROUTE, 0.727,R63C13B.F1,R63C17A.C0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0:CTOF_DEL, 0.206,R63C17A.C0,R63C17A.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11731:ROUTE, 0.362,R63C17A.F0,R63C18A.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1:CTOF_DEL, 0.206,R63C18A.D0,R63C18A.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13324:ROUTE, 0.558,R63C18A.F0,R62C17C.D0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6:CTOF_DEL, 0.206,R62C17C.D0,R62C17C.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12636:ROUTE, 0.532,R62C17C.F0,R62C19B.C1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11:CTOF_DEL, 0.206,R62C19B.C1,R62C19B.F1,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:ROUTE, 0.484,R62C19B.F1,R62C19B.B0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz:CTOF_DEL, 0.206,R62C19B.B0,R62C19B.F0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:ROUTE, 0.000,R62C19B.F0,R62C19B.DI0,u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11">Data path</A> u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397 to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.457    R62C18A.CLK to     R62C18A.Q0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397</A> (from <A href="#@net:w_sclk">w_sclk</A>)
ROUTE         2     0.705<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_queue[35]:R62C18A.Q0:R62C18A.A1:0.705">     R62C18A.Q0 to R62C18A.A1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_queue[35]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_queue[35]</A>
CTOF_DEL    ---     0.206     R62C18A.A1 to     R62C18A.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397</A>
ROUTE         1     0.484<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0:R62C18A.F1:R62C18D.B1:0.484">     R62C18A.F1 to R62C18D.B1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE_0</A>
CTOF_DEL    ---     0.206     R62C18D.B1 to     R62C18D.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638</A>
ROUTE         1     0.641<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE:R62C18D.F1:R62C18D.B0:0.641">     R62C18D.F1 to R62C18D.B0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un2_same_cmd_NE</A>
CTOF_DEL    ---     0.206     R62C18D.B0 to     R62C18D.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12638</A>
ROUTE         3     0.555<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf:R62C18D.F0:R62C20D.C1:0.555">     R62C18D.F0 to R62C20D.C1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_cmd_valid_to_IP_buf</A>
CTOF_DEL    ---     0.206     R62C20D.C1 to     R62C20D.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_12634">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_12634</A>
ROUTE         6     0.589<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909:R62C20D.F1:R65C20A.D0:0.589">     R62C20D.F1 to R65C20A.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_909</A>
CTOF_DEL    ---     0.206     R65C20A.D0 to     R65C20A.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7460">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7460</A>
ROUTE        48     1.545<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e:R65C20A.F0:R63C13A.D1:1.545">     R65C20A.F0 to R63C13A.D1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_521.lat_e</A>
CTOF_DEL    ---     0.206     R63C13A.D1 to     R63C13A.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11734">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11734</A>
ROUTE         4     0.513<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_523.t1:R63C13A.F1:R63C13B.B1:0.513">     R63C13A.F1 to R63C13B.B1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_523.t1">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/I_523.t1</A>
CTOF_DEL    ---     0.206     R63C13B.B1 to     R63C13B.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_6622">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_6622</A>
ROUTE         1     0.727<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0:R63C13B.F1:R63C17A.C0:0.727">     R63C13B.F1 to R63C17A.C0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_0</A>
CTOF_DEL    ---     0.206     R63C17A.C0 to     R63C17A.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11731">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/SLICE_11731</A>
ROUTE         1     0.362<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1:R63C17A.F0:R63C18A.D0:0.362">     R63C17A.F0 to R63C18A.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_1</A>
CTOF_DEL    ---     0.206     R63C18A.D0 to     R63C18A.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13324">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13324</A>
ROUTE         1     0.558<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6:R63C18A.F0:R62C17C.D0:0.558">     R63C18A.F0 to R62C17C.D0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_6</A>
CTOF_DEL    ---     0.206     R62C17C.D0 to     R62C17C.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12636">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_12636</A>
ROUTE         1     0.532<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11:R62C17C.F0:R62C19B.C1:0.532">     R62C17C.F0 to R62C19B.C1    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_0_a2_13_11</A>
CTOF_DEL    ---     0.206     R62C19B.C1 to     R62C19B.F1 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425</A>
ROUTE         1     0.484<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz:R62C19B.F1:R62C19B.B0:0.484">     R62C19B.F1 to R62C19B.B0    </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11_tz</A>
CTOF_DEL    ---     0.206     R62C19B.B0 to     R62C19B.F0 <A href="#@comp:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425</A>
ROUTE         1     0.000<A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11:R62C19B.F0:R62C19B.DI0:0.000">     R62C19B.F0 to R62C19B.DI0   </A> <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/cut_in_line_release11</A> (to <A href="#@net:w_sclk">w_sclk</A>)
                  --------
                   10.624   (27.6% logic, 72.4% route), 13 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R62C18A.CLK,w_sclk">Source Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_13397:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R62C18A.CLK:1.927"> CLKDIV_L0.CDIVX to R62C18A.CLK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'w_sclk' 50.000000 MHz ;:ROUTE, 1.927,CLKDIV_L0.CDIVX,R62C19B.CLK,w_sclk">Destination Clock Path</A> u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF to u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/SLICE_7425:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.927<A href="#@net:w_sclk:CLKDIV_L0.CDIVX:R62C19B.CLK:1.927"> CLKDIV_L0.CDIVX to R62C19B.CLK   </A> <A href="#@net:w_sclk">w_sclk</A>
                  --------
                    1.927   (0.0% logic, 100.0% route), 0 logic levels.

Report:   92.661MHz is the maximum frequency for this preference.

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "i_clk_50m_c" 50.000000   |             |             |
MHz ;                                   |   50.000 MHz|  201.532 MHz|  14  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_eth_top.w_ethphy_refclk_90"          |             |             |
50.000000 MHz ;                         |   50.000 MHz|  194.932 MHz|   1  
                                        |             |             |
FREQUENCY NET "i_ethphy_refclk_c"       |             |             |
50.000000 MHz ;                         |   50.000 MHz|  193.911 MHz|   7  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_eth_top/u_eth_pll/CLKOP" 50.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_ddr3/ddr3_ipcore_inst/U1_clocking/clk|             |             |
_in_c" 100.000000 MHz ;                 |            -|            -|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_ddr3/ddr3_ipcore_inst/U1_clocking/clk|             |             |
os" 100.000000 MHz ;                    |  100.000 MHz|  223.464 MHz|   4  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_ddr3/ddr3_ipcore_inst/U1_clocking/clk|             |             |
op" 300.000000 MHz ;                    |  300.000 MHz|  350.877 MHz|   0  
                                        |             |             |
FREQUENCY PORT "i_clk_50m" 50.000000    |             |             |
MHz ;                                   |   50.000 MHz|  200.000 MHz|   0  
                                        |             |             |
FREQUENCY PORT "i_ddrclk_100m"          |             |             |
100.000000 MHz ;                        |  100.000 MHz|  350.877 MHz|   0  
                                        |             |             |
FREQUENCY PORT "i_ethphy_refclk"        |             |             |
50.000000 MHz ;                         |   50.000 MHz|  200.000 MHz|   0  
                                        |             |             |
FREQUENCY NET "w_pll_50m" 50.000000 MHz |             |             |
;                                       |   50.000 MHz|   63.387 MHz|   2  
                                        |             |             |
FREQUENCY NET "w_pll_100m" 100.000000   |             |             |
MHz ;                                   |  100.000 MHz|   82.590 MHz|  14 *
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/ddr3_read_data_out[|             |             |
*]" 4.500000 ns ;                       |     4.500 ns|     3.174 ns|   0  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/datavalid_o[*]"    |             |             |
4.400000 ns ;                           |     4.400 ns|     2.275 ns|   0  
                                        |             |             |
MAXDELAY FROM CELL                      |             |             |
"*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_|             |             |
data_val_in[*]" 4.500000 ns ;           |  222.222 MHz|  396.825 MHz|   1  
                                        |             |             |
MAXDELAY FROM CELL                      |             |             |
"*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqs|             |             |
out_in[*]" 4.500000 ns ;                |  222.222 MHz|  316.056 MHz|   2  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/burstdet[*]"       |             |             |
4.500000 ns ;                           |     4.500 ns|     2.297 ns|   0  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/rt_rdclksel[*]"    |             |             |
4.500000 ns ;                           |     4.500 ns|     1.753 ns|   0  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/rt_dqs_read[*]"    |             |             |
4.500000 ns ;                           |     4.500 ns|     1.913 ns|   0  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/dqsbufd_pause"     |             |             |
4.500000 ns ;                           |     4.500 ns|     2.551 ns|   0  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*/U1_ddr3_sdram_phy/wl_dyndelay[*]"    |             |             |
4.500000 ns ;                           |     4.500 ns|     2.718 ns|   0  
                                        |             |             |
FREQUENCY NET "w_sclk" 50.000000 MHz ;  |   50.000 MHz|   92.661 MHz|  13  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
rser/un1_m3_i_a3_1                      |       1|      10|    100.00%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
rser/un1_m6_1                           |       1|      10|    100.00%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
rser/un1_N_5                            |       1|      10|    100.00%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
rser/r_udpcom_byte_size30               |       5|      10|    100.00%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
rser/r_udp_txram_wrdata_98_sn_m169_i_2  |       1|      10|    100.00%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
rser/G_45_i_0_0                         |       1|      10|    100.00%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
rser/r_udp_txram_wrdata_98_sn_N_77      |      14|      10|    100.00%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
rser/r_udp_txram_wrdata_98[6]           |       1|      10|    100.00%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
rser/un1_N_12_mux                       |       9|      10|    100.00%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
rser/G_17_i_0                           |       1|       9|     90.00%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
rser/un1_r_set_cmd_id_12                |       4|       9|     90.00%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
rser/un1_r_set_cmd_id_12_14             |       2|       7|     70.00%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
rser/un1_m2_e_3                         |       2|       6|     60.00%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
rser/un1_r_set_cmd_id_12_1              |       1|       3|     30.00%
                                        |        |        |
u_eth_top/u_udpcom_control/u_datagram_pa|        |        |
rser/r_set_cmd_id[14]                   |       5|       3|     30.00%
                                        |        |        |
----------------------------------------------------------------------------


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 18 clocks:

Clock Domain: <A href="#@net:w_sclk">w_sclk</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF.CDIVX   Loads: 3267
   Covered under: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_wr_data_val_in[*]" 4.500000 ns ;
   Covered under: MAXDELAY FROM CELL "*/U1_ddr3_sdram_phy/U1_wr_path/ddr3_dqsout_in[*]" 4.500000 ns ;
   Covered under: FREQUENCY NET "w_sclk" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:w_pll_100m">w_pll_100m</A>   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS
      Blocked under: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "w_sclk" ;

   Clock Domain: <A href="#@net:jtaghub16_jtck">jtaghub16_jtck</A>   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>   Source: i_clk_50m.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: <A href="#@net:w_pll_50m">w_pll_50m</A>   Source: u_pll/PLLInst_0.CLKOP   Loads: 646
   Covered under: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:w_pll_100m">w_pll_100m</A>   Source: u_pll/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;   Transfers: 56

   Clock Domain: <A href="#@net:jtaghub16_jtck">jtaghub16_jtck</A>   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>   Source: i_clk_50m.PAD
      Covered under: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;   Transfers: 1

Clock Domain: <A href="#@net:w_pll_100m">w_pll_100m</A>   Source: u_pll/PLLInst_0.CLKOS   Loads: 4216
   Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:w_sclk">w_sclk</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF.CDIVX
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:w_pll_50m">w_pll_50m</A>   Source: u_pll/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;   Transfers: 2

   Clock Domain: <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>   Source: u_eth_top/u_eth_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:jtaghub16_jtck">jtaghub16_jtck</A>   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>   Source: i_ethphy_refclk.PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>   Source: i_clk_50m.PAD
      Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;   Transfers: 2

Clock Domain: <A href="#@net:u_eth_top/u_eth_pll/CLKOP">u_eth_top/u_eth_pll/CLKOP</A>   Source: u_eth_top/u_eth_pll/PLLInst_0.CLKOP   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:u_eth_top.w_ethphy_refclk_90">u_eth_top.w_ethphy_refclk_90</A>   Source: u_eth_top/u_eth_pll/PLLInst_0.CLKOS   Loads: 41
   Covered under: FREQUENCY NET "u_eth_top.w_ethphy_refclk_90" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:w_pll_100m">w_pll_100m</A>   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:jtaghub16_jtck">jtaghub16_jtck</A>   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>   Source: i_clk_50m.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: <A href="#@net:u_ddr3/ddr3_ipcore_inst/eclk">u_ddr3/ddr3_ipcore_inst/eclk</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS
      Blocked under: BLOCK PATH FROM CLKNET "*/clkos*" TO CLKNET "*eclk" ;

   Clock Domain: <A href="#@net:jtaghub16_jtck">jtaghub16_jtck</A>   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: <A href="#@net:u_ddr3/ddr3_ipcore_inst/eclk">u_ddr3/ddr3_ipcore_inst/eclk</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 9

   Clock Domain: <A href="#@net:jtaghub16_jtck">jtaghub16_jtck</A>   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0]</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW270   Loads: 9
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: <A href="#@net:u_ddr3/ddr3_ipcore_inst/eclk">u_ddr3/ddr3_ipcore_inst/eclk</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 9

   Clock Domain: <A href="#@net:jtaghub16_jtck">jtaghub16_jtck</A>   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsr90[1]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsr90[1]</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSR90   Loads: 8
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsr90[0]">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsr90[0]</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSR90   Loads: 8
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: <A href="#@net:u_ddr3/ddr3_ipcore_inst/eclk">u_ddr3/ddr3_ipcore_inst/eclk</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

   Clock Domain: <A href="#@net:jtaghub16_jtck">jtaghub16_jtck</A>   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw">u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf.DQSW   Loads: 1
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: <A href="#@net:u_ddr3/ddr3_ipcore_inst/eclk">u_ddr3/ddr3_ipcore_inst/eclk</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB.ECLKO
      Covered under: Timing Rule Check   Transfers: 1

   Clock Domain: <A href="#@net:jtaghub16_jtck">jtaghub16_jtck</A>   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOS   Loads: 12
   Covered under: FREQUENCY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:jtaghub16_jtck">jtaghub16_jtck</A>   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>   Source: i_clk_50m.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop">u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0.CLKOP   Loads: 2
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c">u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c</A>   Source: i_ddrclk_100m.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: <A href="#@net:jtaghub16_jtck">jtaghub16_jtck</A>   Source: sa5phub/genblk8.jtagg_u.JTCK   Loads: 260
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: <A href="#@net:w_sclk">w_sclk</A>   Source: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF.CDIVX

Clock Domain: <A href="#@net:i_ethphy_refclk_c">i_ethphy_refclk_c</A>   Source: i_ethphy_refclk.PAD   Loads: 21
   Covered under: FREQUENCY NET "i_ethphy_refclk_c" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:w_pll_100m">w_pll_100m</A>   Source: u_pll/PLLInst_0.CLKOS
      Not reported because source and destination domains are unrelated.

   Clock Domain: <A href="#@net:jtaghub16_jtck">jtaghub16_jtck</A>   Source: sa5phub/genblk8.jtagg_u.JTCK

   Clock Domain: <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>   Source: i_clk_50m.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.

Clock Domain: <A href="#@net:i_clk_50m_c">i_clk_50m_c</A>   Source: i_clk_50m.PAD   Loads: 13
   Covered under: FREQUENCY NET "i_clk_50m_c" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: <A href="#@net:jtaghub16_jtck">jtaghub16_jtck</A>   Source: sa5phub/genblk8.jtagg_u.JTCK


Timing summary (Setup):
---------------

Timing errors: 10  Score: 19222
Cumulative negative slack: 19222

Constraints cover 6565341 paths, 113 nets, and 116638 connections (98.25% coverage)

