--------------------------------------------------------------------------------
Release 12.2 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Papilio_AVR8.twx Papilio_AVR8.ncd -o Papilio_AVR8.twr
Papilio_AVR8.pcf -ucf Papilio_One.ucf

Design file:              Papilio_AVR8.ncd
Physical constraint file: Papilio_AVR8.pcf
Device,package,speed:     xc3s250e,vq100,-4 (PRODUCTION 1.27 2010-06-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Inst_DCM32to16/CLKIN_IBUFG" PERIOD = 31.25 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Inst_DCM32to16/CLKIN_IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 21.250ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: Inst_DCM32to16/DCM_SP_INST/CLKIN
  Logical resource: Inst_DCM32to16/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_DCM32to16/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 21.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: Inst_DCM32to16/DCM_SP_INST/CLKIN
  Logical resource: Inst_DCM32to16/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_DCM32to16/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 27.084ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: Inst_DCM32to16/DCM_SP_INST/CLKIN
  Logical resource: Inst_DCM32to16/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_DCM32to16/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "Inst_DCM32to16/CLKFX_BUF" derived 
from  NET "Inst_DCM32to16/CLKIN_IBUFG" PERIOD = 31.25 ns HIGH 50%;  multiplied 
by 2.00 to 62.500 nS and duty cycle corrected to HIGH 31.250 nS  

 262723457 paths analyzed, 2714 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  36.395ns.
--------------------------------------------------------------------------------

Paths for end point AVR_Core_Inst/pm_fetch_dec_Inst/pc_low_5 (SLICE_X39Y25.F1), 4358143 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRAM_Inst/RAM_Inst[0].RAM_Byte.A (RAM)
  Destination:          AVR_Core_Inst/pm_fetch_dec_Inst/pc_low_5 (FF)
  Requirement:          31.250ns
  Data Path Delay:      18.841ns (Levels of Logic = 9)
  Clock Path Skew:      -0.039ns (0.043 - 0.082)
  Source Clock:         clk16M falling at 31.250ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DRAM_Inst/RAM_Inst[0].RAM_Byte.A to AVR_Core_Inst/pm_fetch_dec_Inst/pc_low_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y5.DOA1     Tbcko                 2.812   DRAM_Inst/RAM_Inst[0].RAM_Byte
                                                       DRAM_Inst/RAM_Inst[0].RAM_Byte.A
    SLICE_X15Y45.F1      net (fanout=1)        1.497   DRAM_Inst/RAMBlDOut<0><1>
    SLICE_X15Y45.X       Tilo                  0.704   AVR_Core_Inst/io_dec_Inst/dbusin_int<1>594
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<1>594
    SLICE_X24Y46.F1      net (fanout=1)        1.309   AVR_Core_Inst/io_dec_Inst/dbusin_int<1>594
    SLICE_X24Y46.X       Tilo                  0.759   AVR_Core_Inst/BP_Inst/temp_in_data<1>
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<1>595
    SLICE_X24Y40.G1      net (fanout=5)        0.624   AVR_Core_Inst/dbusin_int<1>
    SLICE_X24Y40.X       Tif5x                 1.152   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux000049
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux000049_F
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux000049
    SLICE_X37Y35.F2      net (fanout=9)        2.064   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux000049
    SLICE_X37Y35.X       Tilo                  0.704   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_mux0000<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_mux0000<0>1
    SLICE_X49Y27.F1      net (fanout=1)        1.155   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_mux0000<0>
    SLICE_X49Y27.COUT    Topcyf                1.162   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_lut<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<1>
    SLICE_X49Y28.CIN     net (fanout=1)        0.000   AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<1>
    SLICE_X49Y28.COUT    Tbyp                  0.118   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<2>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<2>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<3>
    SLICE_X49Y29.CIN     net (fanout=1)        0.000   AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<3>
    SLICE_X49Y29.Y       Tciny                 0.869   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<4>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<4>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_xor<5>
    SLICE_X38Y23.F1      net (fanout=3)        1.579   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<5>
    SLICE_X38Y23.X       Tilo                  0.759   N507
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/I65_cy<8>5139_SW1
    SLICE_X39Y25.F1      net (fanout=1)        0.737   N507
    SLICE_X39Y25.CLK     Tfck                  0.837   AVR_Core_Inst/pm_fetch_dec_Inst/pc_low<5>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/I65_cy<8>5170
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/pc_low_5
    -------------------------------------------------  ---------------------------
    Total                                     18.841ns (9.876ns logic, 8.965ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRAM_Inst/RAM_Inst[1].RAM_Byte.A (RAM)
  Destination:          AVR_Core_Inst/pm_fetch_dec_Inst/pc_low_5 (FF)
  Requirement:          31.250ns
  Data Path Delay:      18.200ns (Levels of Logic = 9)
  Clock Path Skew:      -0.019ns (0.043 - 0.062)
  Source Clock:         clk16M falling at 31.250ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DRAM_Inst/RAM_Inst[1].RAM_Byte.A to AVR_Core_Inst/pm_fetch_dec_Inst/pc_low_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA0     Tbcko                 2.812   DRAM_Inst/RAM_Inst[1].RAM_Byte
                                                       DRAM_Inst/RAM_Inst[1].RAM_Byte.A
    SLICE_X13Y44.G2      net (fanout=1)        0.942   DRAM_Inst/RAMBlDOut<1><0>
    SLICE_X13Y44.Y       Tilo                  0.704   AVR_Core_Inst/io_dec_Inst/dbusin_int<6>671
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<0>594
    SLICE_X25Y46.F2      net (fanout=1)        0.744   AVR_Core_Inst/io_dec_Inst/dbusin_int<0>594
    SLICE_X25Y46.X       Tilo                  0.704   AVR_Core_Inst/BP_Inst/temp_in_data<0>
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<0>595
    SLICE_X14Y40.G3      net (fanout=4)        1.009   AVR_Core_Inst/dbusin_int<0>
    SLICE_X14Y40.X       Tif5x                 1.152   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000104
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000104_F
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000104
    SLICE_X37Y35.F4      net (fanout=9)        2.213   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000104
    SLICE_X37Y35.X       Tilo                  0.704   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_mux0000<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_mux0000<0>1
    SLICE_X49Y27.F1      net (fanout=1)        1.155   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_mux0000<0>
    SLICE_X49Y27.COUT    Topcyf                1.162   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_lut<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<1>
    SLICE_X49Y28.CIN     net (fanout=1)        0.000   AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<1>
    SLICE_X49Y28.COUT    Tbyp                  0.118   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<2>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<2>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<3>
    SLICE_X49Y29.CIN     net (fanout=1)        0.000   AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<3>
    SLICE_X49Y29.Y       Tciny                 0.869   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<4>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<4>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_xor<5>
    SLICE_X38Y23.F1      net (fanout=3)        1.579   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<5>
    SLICE_X38Y23.X       Tilo                  0.759   N507
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/I65_cy<8>5139_SW1
    SLICE_X39Y25.F1      net (fanout=1)        0.737   N507
    SLICE_X39Y25.CLK     Tfck                  0.837   AVR_Core_Inst/pm_fetch_dec_Inst/pc_low<5>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/I65_cy<8>5170
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/pc_low_5
    -------------------------------------------------  ---------------------------
    Total                                     18.200ns (9.821ns logic, 8.379ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRAM_Inst/RAM_Inst[1].RAM_Byte.A (RAM)
  Destination:          AVR_Core_Inst/pm_fetch_dec_Inst/pc_low_5 (FF)
  Requirement:          31.250ns
  Data Path Delay:      18.160ns (Levels of Logic = 9)
  Clock Path Skew:      -0.019ns (0.043 - 0.062)
  Source Clock:         clk16M falling at 31.250ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DRAM_Inst/RAM_Inst[1].RAM_Byte.A to AVR_Core_Inst/pm_fetch_dec_Inst/pc_low_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA1     Tbcko                 2.812   DRAM_Inst/RAM_Inst[1].RAM_Byte
                                                       DRAM_Inst/RAM_Inst[1].RAM_Byte.A
    SLICE_X15Y45.F2      net (fanout=1)        0.816   DRAM_Inst/RAMBlDOut<1><1>
    SLICE_X15Y45.X       Tilo                  0.704   AVR_Core_Inst/io_dec_Inst/dbusin_int<1>594
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<1>594
    SLICE_X24Y46.F1      net (fanout=1)        1.309   AVR_Core_Inst/io_dec_Inst/dbusin_int<1>594
    SLICE_X24Y46.X       Tilo                  0.759   AVR_Core_Inst/BP_Inst/temp_in_data<1>
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<1>595
    SLICE_X24Y40.G1      net (fanout=5)        0.624   AVR_Core_Inst/dbusin_int<1>
    SLICE_X24Y40.X       Tif5x                 1.152   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux000049
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux000049_F
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux000049
    SLICE_X37Y35.F2      net (fanout=9)        2.064   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux000049
    SLICE_X37Y35.X       Tilo                  0.704   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_mux0000<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_mux0000<0>1
    SLICE_X49Y27.F1      net (fanout=1)        1.155   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_mux0000<0>
    SLICE_X49Y27.COUT    Topcyf                1.162   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_lut<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<1>
    SLICE_X49Y28.CIN     net (fanout=1)        0.000   AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<1>
    SLICE_X49Y28.COUT    Tbyp                  0.118   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<2>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<2>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<3>
    SLICE_X49Y29.CIN     net (fanout=1)        0.000   AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<3>
    SLICE_X49Y29.Y       Tciny                 0.869   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<4>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<4>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_xor<5>
    SLICE_X38Y23.F1      net (fanout=3)        1.579   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<5>
    SLICE_X38Y23.X       Tilo                  0.759   N507
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/I65_cy<8>5139_SW1
    SLICE_X39Y25.F1      net (fanout=1)        0.737   N507
    SLICE_X39Y25.CLK     Tfck                  0.837   AVR_Core_Inst/pm_fetch_dec_Inst/pc_low<5>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/I65_cy<8>5170
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/pc_low_5
    -------------------------------------------------  ---------------------------
    Total                                     18.160ns (9.876ns logic, 8.284ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point AVR_Core_Inst/pm_fetch_dec_Inst/pc_low_3 (SLICE_X38Y22.F4), 2490258 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRAM_Inst/RAM_Inst[0].RAM_Byte.A (RAM)
  Destination:          AVR_Core_Inst/pm_fetch_dec_Inst/pc_low_3 (FF)
  Requirement:          31.250ns
  Data Path Delay:      18.439ns (Levels of Logic = 8)
  Clock Path Skew:      -0.037ns (0.045 - 0.082)
  Source Clock:         clk16M falling at 31.250ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DRAM_Inst/RAM_Inst[0].RAM_Byte.A to AVR_Core_Inst/pm_fetch_dec_Inst/pc_low_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y5.DOA1     Tbcko                 2.812   DRAM_Inst/RAM_Inst[0].RAM_Byte
                                                       DRAM_Inst/RAM_Inst[0].RAM_Byte.A
    SLICE_X15Y45.F1      net (fanout=1)        1.497   DRAM_Inst/RAMBlDOut<0><1>
    SLICE_X15Y45.X       Tilo                  0.704   AVR_Core_Inst/io_dec_Inst/dbusin_int<1>594
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<1>594
    SLICE_X24Y46.F1      net (fanout=1)        1.309   AVR_Core_Inst/io_dec_Inst/dbusin_int<1>594
    SLICE_X24Y46.X       Tilo                  0.759   AVR_Core_Inst/BP_Inst/temp_in_data<1>
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<1>595
    SLICE_X24Y40.G1      net (fanout=5)        0.624   AVR_Core_Inst/dbusin_int<1>
    SLICE_X24Y40.X       Tif5x                 1.152   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux000049
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux000049_F
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux000049
    SLICE_X37Y35.F2      net (fanout=9)        2.064   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux000049
    SLICE_X37Y35.X       Tilo                  0.704   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_mux0000<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_mux0000<0>1
    SLICE_X49Y27.F1      net (fanout=1)        1.155   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_mux0000<0>
    SLICE_X49Y27.COUT    Topcyf                1.162   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_lut<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<1>
    SLICE_X49Y28.CIN     net (fanout=1)        0.000   AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<1>
    SLICE_X49Y28.Y       Tciny                 0.869   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<2>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<2>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_xor<3>
    SLICE_X38Y22.G1      net (fanout=3)        1.954   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<3>
    SLICE_X38Y22.Y       Tilo                  0.759   AVR_Core_Inst/pm_fetch_dec_Inst/pc_low<3>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/I65_cy<8>318
    SLICE_X38Y22.F4      net (fanout=1)        0.023   AVR_Core_Inst/pm_fetch_dec_Inst/I65_cy<8>318/O
    SLICE_X38Y22.CLK     Tfck                  0.892   AVR_Core_Inst/pm_fetch_dec_Inst/pc_low<3>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/I65_cy<8>3170
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/pc_low_3
    -------------------------------------------------  ---------------------------
    Total                                     18.439ns (9.813ns logic, 8.626ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRAM_Inst/RAM_Inst[1].RAM_Byte.A (RAM)
  Destination:          AVR_Core_Inst/pm_fetch_dec_Inst/pc_low_3 (FF)
  Requirement:          31.250ns
  Data Path Delay:      17.798ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.045 - 0.062)
  Source Clock:         clk16M falling at 31.250ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DRAM_Inst/RAM_Inst[1].RAM_Byte.A to AVR_Core_Inst/pm_fetch_dec_Inst/pc_low_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA0     Tbcko                 2.812   DRAM_Inst/RAM_Inst[1].RAM_Byte
                                                       DRAM_Inst/RAM_Inst[1].RAM_Byte.A
    SLICE_X13Y44.G2      net (fanout=1)        0.942   DRAM_Inst/RAMBlDOut<1><0>
    SLICE_X13Y44.Y       Tilo                  0.704   AVR_Core_Inst/io_dec_Inst/dbusin_int<6>671
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<0>594
    SLICE_X25Y46.F2      net (fanout=1)        0.744   AVR_Core_Inst/io_dec_Inst/dbusin_int<0>594
    SLICE_X25Y46.X       Tilo                  0.704   AVR_Core_Inst/BP_Inst/temp_in_data<0>
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<0>595
    SLICE_X14Y40.G3      net (fanout=4)        1.009   AVR_Core_Inst/dbusin_int<0>
    SLICE_X14Y40.X       Tif5x                 1.152   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000104
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000104_F
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000104
    SLICE_X37Y35.F4      net (fanout=9)        2.213   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000104
    SLICE_X37Y35.X       Tilo                  0.704   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_mux0000<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_mux0000<0>1
    SLICE_X49Y27.F1      net (fanout=1)        1.155   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_mux0000<0>
    SLICE_X49Y27.COUT    Topcyf                1.162   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_lut<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<1>
    SLICE_X49Y28.CIN     net (fanout=1)        0.000   AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<1>
    SLICE_X49Y28.Y       Tciny                 0.869   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<2>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<2>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_xor<3>
    SLICE_X38Y22.G1      net (fanout=3)        1.954   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<3>
    SLICE_X38Y22.Y       Tilo                  0.759   AVR_Core_Inst/pm_fetch_dec_Inst/pc_low<3>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/I65_cy<8>318
    SLICE_X38Y22.F4      net (fanout=1)        0.023   AVR_Core_Inst/pm_fetch_dec_Inst/I65_cy<8>318/O
    SLICE_X38Y22.CLK     Tfck                  0.892   AVR_Core_Inst/pm_fetch_dec_Inst/pc_low<3>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/I65_cy<8>3170
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/pc_low_3
    -------------------------------------------------  ---------------------------
    Total                                     17.798ns (9.758ns logic, 8.040ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRAM_Inst/RAM_Inst[1].RAM_Byte.A (RAM)
  Destination:          AVR_Core_Inst/pm_fetch_dec_Inst/pc_low_3 (FF)
  Requirement:          31.250ns
  Data Path Delay:      17.758ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.045 - 0.062)
  Source Clock:         clk16M falling at 31.250ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DRAM_Inst/RAM_Inst[1].RAM_Byte.A to AVR_Core_Inst/pm_fetch_dec_Inst/pc_low_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA1     Tbcko                 2.812   DRAM_Inst/RAM_Inst[1].RAM_Byte
                                                       DRAM_Inst/RAM_Inst[1].RAM_Byte.A
    SLICE_X15Y45.F2      net (fanout=1)        0.816   DRAM_Inst/RAMBlDOut<1><1>
    SLICE_X15Y45.X       Tilo                  0.704   AVR_Core_Inst/io_dec_Inst/dbusin_int<1>594
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<1>594
    SLICE_X24Y46.F1      net (fanout=1)        1.309   AVR_Core_Inst/io_dec_Inst/dbusin_int<1>594
    SLICE_X24Y46.X       Tilo                  0.759   AVR_Core_Inst/BP_Inst/temp_in_data<1>
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<1>595
    SLICE_X24Y40.G1      net (fanout=5)        0.624   AVR_Core_Inst/dbusin_int<1>
    SLICE_X24Y40.X       Tif5x                 1.152   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux000049
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux000049_F
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux000049
    SLICE_X37Y35.F2      net (fanout=9)        2.064   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux000049
    SLICE_X37Y35.X       Tilo                  0.704   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_mux0000<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_mux0000<0>1
    SLICE_X49Y27.F1      net (fanout=1)        1.155   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_mux0000<0>
    SLICE_X49Y27.COUT    Topcyf                1.162   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_lut<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<1>
    SLICE_X49Y28.CIN     net (fanout=1)        0.000   AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<1>
    SLICE_X49Y28.Y       Tciny                 0.869   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<2>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<2>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_xor<3>
    SLICE_X38Y22.G1      net (fanout=3)        1.954   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<3>
    SLICE_X38Y22.Y       Tilo                  0.759   AVR_Core_Inst/pm_fetch_dec_Inst/pc_low<3>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/I65_cy<8>318
    SLICE_X38Y22.F4      net (fanout=1)        0.023   AVR_Core_Inst/pm_fetch_dec_Inst/I65_cy<8>318/O
    SLICE_X38Y22.CLK     Tfck                  0.892   AVR_Core_Inst/pm_fetch_dec_Inst/pc_low<3>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/I65_cy<8>3170
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/pc_low_3
    -------------------------------------------------  ---------------------------
    Total                                     17.758ns (9.813ns logic, 7.945ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------

Paths for end point AVR_Core_Inst/pm_fetch_dec_Inst/pc_low_3 (SLICE_X38Y22.F3), 3113109 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRAM_Inst/RAM_Inst[0].RAM_Byte.A (RAM)
  Destination:          AVR_Core_Inst/pm_fetch_dec_Inst/pc_low_3 (FF)
  Requirement:          31.250ns
  Data Path Delay:      18.283ns (Levels of Logic = 8)
  Clock Path Skew:      -0.037ns (0.045 - 0.082)
  Source Clock:         clk16M falling at 31.250ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DRAM_Inst/RAM_Inst[0].RAM_Byte.A to AVR_Core_Inst/pm_fetch_dec_Inst/pc_low_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y5.DOA1     Tbcko                 2.812   DRAM_Inst/RAM_Inst[0].RAM_Byte
                                                       DRAM_Inst/RAM_Inst[0].RAM_Byte.A
    SLICE_X15Y45.F1      net (fanout=1)        1.497   DRAM_Inst/RAMBlDOut<0><1>
    SLICE_X15Y45.X       Tilo                  0.704   AVR_Core_Inst/io_dec_Inst/dbusin_int<1>594
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<1>594
    SLICE_X24Y46.F1      net (fanout=1)        1.309   AVR_Core_Inst/io_dec_Inst/dbusin_int<1>594
    SLICE_X24Y46.X       Tilo                  0.759   AVR_Core_Inst/BP_Inst/temp_in_data<1>
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<1>595
    SLICE_X24Y40.G1      net (fanout=5)        0.624   AVR_Core_Inst/dbusin_int<1>
    SLICE_X24Y40.X       Tif5x                 1.152   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux000049
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux000049_F
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux000049
    SLICE_X37Y35.F2      net (fanout=9)        2.064   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux000049
    SLICE_X37Y35.X       Tilo                  0.704   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_mux0000<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_mux0000<0>1
    SLICE_X49Y27.F1      net (fanout=1)        1.155   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_mux0000<0>
    SLICE_X49Y27.COUT    Topcyf                1.162   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_lut<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<1>
    SLICE_X49Y28.CIN     net (fanout=1)        0.000   AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<1>
    SLICE_X49Y28.Y       Tciny                 0.869   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<2>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<2>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_xor<3>
    SLICE_X39Y22.F4      net (fanout=3)        1.853   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<3>
    SLICE_X39Y22.X       Tilo                  0.704   AVR_Core_Inst/pm_fetch_dec_Inst/brxx_st
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/I65_cy<8>3139_SW0
    SLICE_X38Y22.F3      net (fanout=1)        0.023   N500
    SLICE_X38Y22.CLK     Tfck                  0.892   AVR_Core_Inst/pm_fetch_dec_Inst/pc_low<3>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/I65_cy<8>3170
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/pc_low_3
    -------------------------------------------------  ---------------------------
    Total                                     18.283ns (9.758ns logic, 8.525ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRAM_Inst/RAM_Inst[1].RAM_Byte.A (RAM)
  Destination:          AVR_Core_Inst/pm_fetch_dec_Inst/pc_low_3 (FF)
  Requirement:          31.250ns
  Data Path Delay:      17.642ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.045 - 0.062)
  Source Clock:         clk16M falling at 31.250ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DRAM_Inst/RAM_Inst[1].RAM_Byte.A to AVR_Core_Inst/pm_fetch_dec_Inst/pc_low_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA0     Tbcko                 2.812   DRAM_Inst/RAM_Inst[1].RAM_Byte
                                                       DRAM_Inst/RAM_Inst[1].RAM_Byte.A
    SLICE_X13Y44.G2      net (fanout=1)        0.942   DRAM_Inst/RAMBlDOut<1><0>
    SLICE_X13Y44.Y       Tilo                  0.704   AVR_Core_Inst/io_dec_Inst/dbusin_int<6>671
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<0>594
    SLICE_X25Y46.F2      net (fanout=1)        0.744   AVR_Core_Inst/io_dec_Inst/dbusin_int<0>594
    SLICE_X25Y46.X       Tilo                  0.704   AVR_Core_Inst/BP_Inst/temp_in_data<0>
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<0>595
    SLICE_X14Y40.G3      net (fanout=4)        1.009   AVR_Core_Inst/dbusin_int<0>
    SLICE_X14Y40.X       Tif5x                 1.152   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000104
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000104_F
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000104
    SLICE_X37Y35.F4      net (fanout=9)        2.213   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux0000104
    SLICE_X37Y35.X       Tilo                  0.704   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_mux0000<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_mux0000<0>1
    SLICE_X49Y27.F1      net (fanout=1)        1.155   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_mux0000<0>
    SLICE_X49Y27.COUT    Topcyf                1.162   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_lut<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<1>
    SLICE_X49Y28.CIN     net (fanout=1)        0.000   AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<1>
    SLICE_X49Y28.Y       Tciny                 0.869   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<2>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<2>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_xor<3>
    SLICE_X39Y22.F4      net (fanout=3)        1.853   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<3>
    SLICE_X39Y22.X       Tilo                  0.704   AVR_Core_Inst/pm_fetch_dec_Inst/brxx_st
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/I65_cy<8>3139_SW0
    SLICE_X38Y22.F3      net (fanout=1)        0.023   N500
    SLICE_X38Y22.CLK     Tfck                  0.892   AVR_Core_Inst/pm_fetch_dec_Inst/pc_low<3>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/I65_cy<8>3170
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/pc_low_3
    -------------------------------------------------  ---------------------------
    Total                                     17.642ns (9.703ns logic, 7.939ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRAM_Inst/RAM_Inst[1].RAM_Byte.A (RAM)
  Destination:          AVR_Core_Inst/pm_fetch_dec_Inst/pc_low_3 (FF)
  Requirement:          31.250ns
  Data Path Delay:      17.602ns (Levels of Logic = 8)
  Clock Path Skew:      -0.017ns (0.045 - 0.062)
  Source Clock:         clk16M falling at 31.250ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DRAM_Inst/RAM_Inst[1].RAM_Byte.A to AVR_Core_Inst/pm_fetch_dec_Inst/pc_low_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y4.DOA1     Tbcko                 2.812   DRAM_Inst/RAM_Inst[1].RAM_Byte
                                                       DRAM_Inst/RAM_Inst[1].RAM_Byte.A
    SLICE_X15Y45.F2      net (fanout=1)        0.816   DRAM_Inst/RAMBlDOut<1><1>
    SLICE_X15Y45.X       Tilo                  0.704   AVR_Core_Inst/io_dec_Inst/dbusin_int<1>594
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<1>594
    SLICE_X24Y46.F1      net (fanout=1)        1.309   AVR_Core_Inst/io_dec_Inst/dbusin_int<1>594
    SLICE_X24Y46.X       Tilo                  0.759   AVR_Core_Inst/BP_Inst/temp_in_data<1>
                                                       AVR_Core_Inst/io_dec_Inst/dbusin_int<1>595
    SLICE_X24Y40.G1      net (fanout=5)        0.624   AVR_Core_Inst/dbusin_int<1>
    SLICE_X24Y40.X       Tif5x                 1.152   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux000049
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux000049_F
                                                       AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux000049
    SLICE_X37Y35.F2      net (fanout=9)        2.064   AVR_Core_Inst/BP_Inst/bit_test_mux_out_7_mux000049
    SLICE_X37Y35.X       Tilo                  0.704   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_mux0000<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_mux0000<0>1
    SLICE_X49Y27.F1      net (fanout=1)        1.155   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_mux0000<0>
    SLICE_X49Y27.COUT    Topcyf                1.162   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_lut<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<0>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<1>
    SLICE_X49Y28.CIN     net (fanout=1)        0.000   AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<1>
    SLICE_X49Y28.Y       Tciny                 0.869   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<2>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_cy<2>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/Madd_program_counter_in_share0000_xor<3>
    SLICE_X39Y22.F4      net (fanout=3)        1.853   AVR_Core_Inst/pm_fetch_dec_Inst/program_counter_in_share0000<3>
    SLICE_X39Y22.X       Tilo                  0.704   AVR_Core_Inst/pm_fetch_dec_Inst/brxx_st
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/I65_cy<8>3139_SW0
    SLICE_X38Y22.F3      net (fanout=1)        0.023   N500
    SLICE_X38Y22.CLK     Tfck                  0.892   AVR_Core_Inst/pm_fetch_dec_Inst/pc_low<3>
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/I65_cy<8>3170
                                                       AVR_Core_Inst/pm_fetch_dec_Inst/pc_low_3
    -------------------------------------------------  ---------------------------
    Total                                     17.602ns (9.758ns logic, 7.844ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "Inst_DCM32to16/CLKFX_BUF" derived from
 NET "Inst_DCM32to16/CLKIN_IBUFG" PERIOD = 31.25 ns HIGH 50%;
 multiplied by 2.00 to 62.500 nS and duty cycle corrected to HIGH 31.250 nS 

--------------------------------------------------------------------------------

Paths for end point uart_Inst/Mshreg_UART_RcDel_St7 (SLICE_X46Y65.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.749ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_Inst/UART_RcDel_St1 (FF)
  Destination:          uart_Inst/Mshreg_UART_RcDel_St7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.753ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.030 - 0.026)
  Source Clock:         clk16M rising at 62.500ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart_Inst/UART_RcDel_St1 to uart_Inst/Mshreg_UART_RcDel_St7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y64.XQ      Tcko                  0.474   uart_Inst/UART_RcDel_St1
                                                       uart_Inst/UART_RcDel_St1
    SLICE_X46Y65.BY      net (fanout=3)        0.406   uart_Inst/UART_RcDel_St1
    SLICE_X46Y65.CLK     Tdh         (-Th)     0.127   uart_Inst/UART_RcDel_St161
                                                       uart_Inst/Mshreg_UART_RcDel_St7
    -------------------------------------------------  ---------------------------
    Total                                      0.753ns (0.347ns logic, 0.406ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point uart_Inst/Mshreg_UART_Tr_St9 (SLICE_X34Y59.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.767ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_Inst/UART_Tr_St2 (FF)
  Destination:          uart_Inst/Mshreg_UART_Tr_St9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.762ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.019 - 0.024)
  Source Clock:         clk16M rising at 62.500ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart_Inst/UART_Tr_St2 to uart_Inst/Mshreg_UART_Tr_St9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y58.YQ      Tcko                  0.470   uart_Inst/UART_Tr_St1
                                                       uart_Inst/UART_Tr_St2
    SLICE_X34Y59.BY      net (fanout=3)        0.419   uart_Inst/UART_Tr_St2
    SLICE_X34Y59.CLK     Tdh         (-Th)     0.127   uart_Inst/UART_Tr_St91
                                                       uart_Inst/Mshreg_UART_Tr_St9
    -------------------------------------------------  ---------------------------
    Total                                      0.762ns (0.343ns logic, 0.419ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point uart_Inst/Mshreg_UART_Rc_St8 (SLICE_X42Y64.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.868ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_Inst/UART_Rc_St1 (FF)
  Destination:          uart_Inst/Mshreg_UART_Rc_St8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.868ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk16M rising at 62.500ns
  Destination Clock:    clk16M rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart_Inst/UART_Rc_St1 to uart_Inst/Mshreg_UART_Rc_St8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y65.YQ      Tcko                  0.470   uart_Inst/UART_Rc_St8
                                                       uart_Inst/UART_Rc_St1
    SLICE_X42Y64.BY      net (fanout=2)        0.525   uart_Inst/UART_Rc_St1
    SLICE_X42Y64.CLK     Tdh         (-Th)     0.127   uart_Inst/UART_Rc_St81
                                                       uart_Inst/Mshreg_UART_Rc_St8
    -------------------------------------------------  ---------------------------
    Total                                      0.868ns (0.343ns logic, 0.525ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "Inst_DCM32to16/CLKFX_BUF" derived from
 NET "Inst_DCM32to16/CLKIN_IBUFG" PERIOD = 31.25 ns HIGH 50%;
 multiplied by 2.00 to 62.500 nS and duty cycle corrected to HIGH 31.250 nS 

--------------------------------------------------------------------------------
Slack: 59.324ns (period - (min low pulse limit / (low pulse / period)))
  Period: 62.500ns
  Low pulse: 31.250ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: PM_Inst/RAM_Inst[4].RAM_Word/CLKA
  Logical resource: PM_Inst/RAM_Inst[4].RAM_Word.A/CLKA
  Location pin: RAMB16_X1Y1.CLKA
  Clock network: clk16M
--------------------------------------------------------------------------------
Slack: 59.324ns (period - (min high pulse limit / (high pulse / period)))
  Period: 62.500ns
  High pulse: 31.250ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: PM_Inst/RAM_Inst[4].RAM_Word/CLKA
  Logical resource: PM_Inst/RAM_Inst[4].RAM_Word.A/CLKA
  Location pin: RAMB16_X1Y1.CLKA
  Clock network: clk16M
--------------------------------------------------------------------------------
Slack: 59.324ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: PM_Inst/RAM_Inst[4].RAM_Word/CLKA
  Logical resource: PM_Inst/RAM_Inst[4].RAM_Word.A/CLKA
  Location pin: RAMB16_X1Y1.CLKA
  Clock network: clk16M
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for Inst_DCM32to16/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|Inst_DCM32to16/CLKIN_IBUFG     |     31.250ns|     10.000ns|     18.198ns|            0|            0|            0|    262723457|
| Inst_DCM32to16/CLKFX_BUF      |     62.500ns|     36.395ns|          N/A|            0|            0|    262723457|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   38.129|   18.880|    7.228|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 262723457 paths, 0 nets, and 10205 connections

Design statistics:
   Minimum period:  36.395ns{1}   (Maximum frequency:  27.476MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 08 15:59:15 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 188 MB



