Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue May 13 19:26:38 2025
| Host         : 51f3e8f52d1d running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file UART_Unit_control_sets_placed.rpt
| Design       : UART_Unit
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              74 |           27 |
| Yes          | No                    | No                     |               7 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              63 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |               Enable Signal              |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | TRANSMITTER/BRSER/full_i_1_n_0           | rst_IBUF                                |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | TRANSMITTER/PRES/prescaled_clk_en_intern | rst_IBUF                                |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | TRANSMITTER/PRES/E[0]                    |                                         |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | RECEIVER/PRES/prescaled_clk_en_intern    | RECEIVER/PRES/SR[0]                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG |                                          | RECEIVER/DESER/SS[0]                    |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | RECEIVER/DESER/data_ready_intern         | rst_IBUF                                |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG | RECEIVER/PRES/prescaled_clk_en_intern    | RECEIVER/DESER/SS[0]                    |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG |                                          | rst_IBUF                                |                6 |             11 |         1.83 |
|  clk_IBUF_BUFG |                                          |                                         |                8 |             19 |         2.38 |
|  clk_IBUF_BUFG |                                          | RECEIVER/PRES/counter[31]_i_1_n_0       |                9 |             27 |         3.00 |
|  clk_IBUF_BUFG |                                          | TRANSMITTER/PRES/counter[31]_i_1__1_n_0 |                9 |             27 |         3.00 |
|  clk_IBUF_BUFG | RECEIVER/PRES/E[0]                       | RECEIVER/DESER/counter[31]_i_1__0_n_0   |                8 |             29 |         3.62 |
+----------------+------------------------------------------+-----------------------------------------+------------------+----------------+--------------+


