{"Source Block": ["oh/common/hdl/clock_divider.v@17:27@HdlIdDef", "   output      clkout90; // Divided clock with 90deg phase shift with clkout\n\n\n   reg        clkout_reg;\n   reg [7:0]  counter;   \n   reg [7:0]  divcfg_dec;\n\n   wire       div2_sel;\n   wire       div1_sel;   \n   wire       posedge_match;\n   wire       negedge_match;  \n"], "Clone Blocks": [["oh/common/hdl/clock_divider.v@15:25", "\n   output      clkout;   // Divided clock phase aligned with clkin \n   output      clkout90; // Divided clock with 90deg phase shift with clkout\n\n\n   reg        clkout_reg;\n   reg [7:0]  counter;   \n   reg [7:0]  divcfg_dec;\n\n   wire       div2_sel;\n   wire       div1_sel;   \n"], ["oh/common/hdl/clock_divider.v@16:26", "   output      clkout;   // Divided clock phase aligned with clkin \n   output      clkout90; // Divided clock with 90deg phase shift with clkout\n\n\n   reg        clkout_reg;\n   reg [7:0]  counter;   \n   reg [7:0]  divcfg_dec;\n\n   wire       div2_sel;\n   wire       div1_sel;   \n   wire       posedge_match;\n"], ["oh/common/hdl/clock_divider.v@19:29", "\n   reg        clkout_reg;\n   reg [7:0]  counter;   \n   reg [7:0]  divcfg_dec;\n\n   wire       div2_sel;\n   wire       div1_sel;   \n   wire       posedge_match;\n   wire       negedge_match;  \n   wire       posedge90_match;\n   wire       negedge90_match; \n"], ["oh/common/hdl/clock_divider.v@20:30", "   reg        clkout_reg;\n   reg [7:0]  counter;   \n   reg [7:0]  divcfg_dec;\n\n   wire       div2_sel;\n   wire       div1_sel;   \n   wire       posedge_match;\n   wire       negedge_match;  \n   wire       posedge90_match;\n   wire       negedge90_match; \n   \n"], ["oh/common/hdl/clock_divider.v@21:31", "   reg [7:0]  counter;   \n   reg [7:0]  divcfg_dec;\n\n   wire       div2_sel;\n   wire       div1_sel;   \n   wire       posedge_match;\n   wire       negedge_match;  \n   wire       posedge90_match;\n   wire       negedge90_match; \n   \n   wire       clkout90_div2_in;\n"]], "Diff Content": {"Delete": [], "Add": [[22, "   reg [3:0]  divcfg_reg;\n"], [22, "   reg [3:0]  divcfg_change;\n"]]}}