// Seed: 1157161548
module module_0 (
    output uwire id_0,
    inout  wor   id_1
);
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input tri1 id_2,
    output tri0 id_3,
    output tri id_4,
    inout wire id_5,
    input tri id_6,
    output wire id_7,
    input tri0 id_8,
    input tri id_9,
    output wand id_10
    , id_25,
    output tri id_11,
    input tri0 id_12,
    input tri id_13,
    input wor id_14,
    input wand id_15,
    input supply1 id_16,
    output supply1 id_17
    , id_26,
    input tri0 id_18,
    input supply0 id_19,
    output wire id_20,
    input wor id_21,
    input wor id_22,
    input supply0 id_23
);
  assign id_4 = 1;
  xnor (
      id_10,
      id_2,
      id_6,
      id_18,
      id_8,
      id_1,
      id_22,
      id_14,
      id_12,
      id_23,
      id_26,
      id_5,
      id_21,
      id_19,
      id_13,
      id_16,
      id_0,
      id_9,
      id_15,
      id_25
  );
  module_0(
      id_5, id_5
  );
endmodule
