Source Block: hdl/library/axi_adc_trigger/axi_adc_trigger.v@169:179@HdlIdDef
  reg signed [DW:0]     hyst_a_high_limit;
  reg signed [DW:0]     hyst_a_low_limit;
  reg                   comp_high_b;       // signal is over the limit
  reg                   old_comp_high_b;   // t + 1 version of comp_high_b
  reg                   first_b_h_trigger; // valid hysteresis range on passthrough high trigger limit
  reg                   first_b_l_trigger; // valid hysteresis range on passthrough low trigger limit
  reg signed [DW:0]     hyst_b_high_limit;
  reg signed [DW:0]     hyst_b_low_limit;

  reg                   trigger_pin_a;
  reg                   trigger_pin_b;

Diff Content:
- 174   reg                   first_b_l_trigger; // valid hysteresis range on passthrough low trigger limit
+ 174   reg                   hyst_high_limit_pass_b; // valid hysteresis range on passthrough high trigger limit
+ 174   reg                   hyst_low_limit_pass_b; // valid hysteresis range on passthrough low trigger limit

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_adc_trigger/axi_adc_trigger.v@167:177
  reg                   first_a_h_trigger; // valid hysteresis range on passthrough high trigger limit
  reg                   first_a_l_trigger; // valid hysteresis range on passthrough low trigger limit
  reg signed [DW:0]     hyst_a_high_limit;
  reg signed [DW:0]     hyst_a_low_limit;
  reg                   comp_high_b;       // signal is over the limit
  reg                   old_comp_high_b;   // t + 1 version of comp_high_b
  reg                   first_b_h_trigger; // valid hysteresis range on passthrough high trigger limit
  reg                   first_b_l_trigger; // valid hysteresis range on passthrough low trigger limit
  reg signed [DW:0]     hyst_b_high_limit;
  reg signed [DW:0]     hyst_b_low_limit;


Clone Blocks 2:
hdl/library/axi_adc_trigger/axi_adc_trigger.v@168:178
  reg                   first_a_l_trigger; // valid hysteresis range on passthrough low trigger limit
  reg signed [DW:0]     hyst_a_high_limit;
  reg signed [DW:0]     hyst_a_low_limit;
  reg                   comp_high_b;       // signal is over the limit
  reg                   old_comp_high_b;   // t + 1 version of comp_high_b
  reg                   first_b_h_trigger; // valid hysteresis range on passthrough high trigger limit
  reg                   first_b_l_trigger; // valid hysteresis range on passthrough low trigger limit
  reg signed [DW:0]     hyst_b_high_limit;
  reg signed [DW:0]     hyst_b_low_limit;

  reg                   trigger_pin_a;

Clone Blocks 3:
hdl/library/axi_adc_trigger/axi_adc_trigger.v@170:180
  reg signed [DW:0]     hyst_a_low_limit;
  reg                   comp_high_b;       // signal is over the limit
  reg                   old_comp_high_b;   // t + 1 version of comp_high_b
  reg                   first_b_h_trigger; // valid hysteresis range on passthrough high trigger limit
  reg                   first_b_l_trigger; // valid hysteresis range on passthrough low trigger limit
  reg signed [DW:0]     hyst_b_high_limit;
  reg signed [DW:0]     hyst_b_low_limit;

  reg                   trigger_pin_a;
  reg                   trigger_pin_b;
  reg        [ 1:0]     trigger_o_m = 1'd0;

Clone Blocks 4:
hdl/library/axi_adc_trigger/axi_adc_trigger.v@173:183
  reg                   first_b_h_trigger; // valid hysteresis range on passthrough high trigger limit
  reg                   first_b_l_trigger; // valid hysteresis range on passthrough low trigger limit
  reg signed [DW:0]     hyst_b_high_limit;
  reg signed [DW:0]     hyst_b_low_limit;

  reg                   trigger_pin_a;
  reg                   trigger_pin_b;
  reg        [ 1:0]     trigger_o_m = 1'd0;

  reg                   trig_o_hold_0 = 1'b0;
  reg                   trig_o_hold_1 = 1'b0;

Clone Blocks 5:
hdl/library/axi_adc_trigger/axi_adc_trigger.v@166:176
  reg                   old_comp_high_a;   // t + 1 version of comp_high_a
  reg                   first_a_h_trigger; // valid hysteresis range on passthrough high trigger limit
  reg                   first_a_l_trigger; // valid hysteresis range on passthrough low trigger limit
  reg signed [DW:0]     hyst_a_high_limit;
  reg signed [DW:0]     hyst_a_low_limit;
  reg                   comp_high_b;       // signal is over the limit
  reg                   old_comp_high_b;   // t + 1 version of comp_high_b
  reg                   first_b_h_trigger; // valid hysteresis range on passthrough high trigger limit
  reg                   first_b_l_trigger; // valid hysteresis range on passthrough low trigger limit
  reg signed [DW:0]     hyst_b_high_limit;
  reg signed [DW:0]     hyst_b_low_limit;

Clone Blocks 6:
hdl/library/axi_adc_trigger/axi_adc_trigger.v@165:175
  reg                   comp_high_a;  // signal is over the limit
  reg                   old_comp_high_a;   // t + 1 version of comp_high_a
  reg                   first_a_h_trigger; // valid hysteresis range on passthrough high trigger limit
  reg                   first_a_l_trigger; // valid hysteresis range on passthrough low trigger limit
  reg signed [DW:0]     hyst_a_high_limit;
  reg signed [DW:0]     hyst_a_low_limit;
  reg                   comp_high_b;       // signal is over the limit
  reg                   old_comp_high_b;   // t + 1 version of comp_high_b
  reg                   first_b_h_trigger; // valid hysteresis range on passthrough high trigger limit
  reg                   first_b_l_trigger; // valid hysteresis range on passthrough low trigger limit
  reg signed [DW:0]     hyst_b_high_limit;

Clone Blocks 7:
hdl/library/axi_adc_trigger/axi_adc_trigger.v@171:181
  reg                   comp_high_b;       // signal is over the limit
  reg                   old_comp_high_b;   // t + 1 version of comp_high_b
  reg                   first_b_h_trigger; // valid hysteresis range on passthrough high trigger limit
  reg                   first_b_l_trigger; // valid hysteresis range on passthrough low trigger limit
  reg signed [DW:0]     hyst_b_high_limit;
  reg signed [DW:0]     hyst_b_low_limit;

  reg                   trigger_pin_a;
  reg                   trigger_pin_b;
  reg        [ 1:0]     trigger_o_m = 1'd0;


