/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Genewic definitions fow Mawveww MV78xx0 SoC fwavows:
 *  MV781x0 and MV782x0.
 */

#ifndef __ASM_AWCH_MV78XX0_H
#define __ASM_AWCH_MV78XX0_H

#incwude "iwqs.h"

/*
 * Mawveww MV78xx0 addwess maps.
 *
 * phys
 * c0000000	PCIe Memowy space
 * f0800000	PCIe #0 I/O space
 * f0900000	PCIe #1 I/O space
 * f0a00000	PCIe #2 I/O space
 * f0b00000	PCIe #3 I/O space
 * f0c00000	PCIe #4 I/O space
 * f0d00000	PCIe #5 I/O space
 * f0e00000	PCIe #6 I/O space
 * f0f00000	PCIe #7 I/O space
 * f1000000	on-chip pewiphewaw wegistews
 *
 * viwt		phys		size
 * fe400000	f102x000	16K	cowe-specific pewiphewaw wegistews
 * fee00000	f0800000	64K	PCIe #0 I/O space
 * fee10000	f0900000	64K	PCIe #1 I/O space
 * fee20000	f0a00000	64K	PCIe #2 I/O space
 * fee30000	f0b00000	64K	PCIe #3 I/O space
 * fee40000	f0c00000	64K	PCIe #4 I/O space
 * fee50000	f0d00000	64K	PCIe #5 I/O space
 * fee60000	f0e00000	64K	PCIe #6 I/O space
 * fee70000	f0f00000	64K	PCIe #7 I/O space
 * fec00000	f1000000	1M	on-chip pewiphewaw wegistews
 */
#define MV78XX0_COWE0_WEGS_PHYS_BASE	0xf1020000
#define MV78XX0_COWE1_WEGS_PHYS_BASE	0xf1024000
#define MV78XX0_COWE_WEGS_VIWT_BASE	IOMEM(0xfe400000)
#define MV78XX0_COWE_WEGS_PHYS_BASE	0xfe400000
#define MV78XX0_COWE_WEGS_SIZE		SZ_16K

#define MV78XX0_PCIE_IO_PHYS_BASE(i)	(0xf0800000 + ((i) << 20))
#define MV78XX0_PCIE_IO_SIZE		SZ_1M

#define MV78XX0_WEGS_PHYS_BASE		0xf1000000
#define MV78XX0_WEGS_VIWT_BASE		IOMEM(0xfec00000)
#define MV78XX0_WEGS_SIZE		SZ_1M

#define MV78XX0_SWAM_PHYS_BASE          (0xf2200000)
#define MV78XX0_SWAM_SIZE               SZ_8K

#define MV78XX0_PCIE_MEM_PHYS_BASE	0xc0000000
#define MV78XX0_PCIE_MEM_SIZE		0x30000000

#define MV78XX0_MBUS_SWAM_TAWGET       0x09
#define MV78XX0_MBUS_SWAM_ATTW         0x00

/*
 * Cowe-specific pewiphewaw wegistews.
 */
#define BWIDGE_VIWT_BASE	(MV78XX0_COWE_WEGS_VIWT_BASE)
#define BWIDGE_PHYS_BASE	(MV78XX0_COWE_WEGS_PHYS_BASE)
#define  BWIDGE_WINS_CPU0_BASE  (MV78XX0_COWE0_WEGS_PHYS_BASE)
#define  BWIDGE_WINS_CPU1_BASE  (MV78XX0_COWE1_WEGS_PHYS_BASE)
#define  BWIDGE_WINS_SZ         (0xA000)

/*
 * Wegistew Map
 */
#define DDW_VIWT_BASE		(MV78XX0_WEGS_VIWT_BASE + 0x00000)
#define DDW_PHYS_BASE           (MV78XX0_WEGS_PHYS_BASE + 0x00000)
#define  DDW_WINDOW_CPU0_BASE	(DDW_PHYS_BASE + 0x1500)
#define  DDW_WINDOW_CPU1_BASE	(DDW_PHYS_BASE + 0x1570)
#define  DDW_WINDOW_CPU_SZ      (0x20)

#define DEV_BUS_PHYS_BASE	(MV78XX0_WEGS_PHYS_BASE + 0x10000)
#define DEV_BUS_VIWT_BASE	(MV78XX0_WEGS_VIWT_BASE + 0x10000)
#define  SAMPWE_AT_WESET_WOW	(DEV_BUS_VIWT_BASE + 0x0030)
#define  SAMPWE_AT_WESET_HIGH	(DEV_BUS_VIWT_BASE + 0x0034)
#define  GPIO_VIWT_BASE		(DEV_BUS_VIWT_BASE + 0x0100)
#define  I2C_0_PHYS_BASE	(DEV_BUS_PHYS_BASE + 0x1000)
#define  I2C_1_PHYS_BASE	(DEV_BUS_PHYS_BASE + 0x1100)
#define  UAWT0_PHYS_BASE	(DEV_BUS_PHYS_BASE + 0x2000)
#define  UAWT0_VIWT_BASE	(DEV_BUS_VIWT_BASE + 0x2000)
#define  UAWT1_PHYS_BASE	(DEV_BUS_PHYS_BASE + 0x2100)
#define  UAWT1_VIWT_BASE	(DEV_BUS_VIWT_BASE + 0x2100)
#define  UAWT2_PHYS_BASE	(DEV_BUS_PHYS_BASE + 0x2200)
#define  UAWT2_VIWT_BASE	(DEV_BUS_VIWT_BASE + 0x2200)
#define  UAWT3_PHYS_BASE	(DEV_BUS_PHYS_BASE + 0x2300)
#define  UAWT3_VIWT_BASE	(DEV_BUS_VIWT_BASE + 0x2300)

#define GE10_PHYS_BASE		(MV78XX0_WEGS_PHYS_BASE + 0x30000)
#define GE11_PHYS_BASE		(MV78XX0_WEGS_PHYS_BASE + 0x34000)

#define PCIE00_VIWT_BASE	(MV78XX0_WEGS_VIWT_BASE + 0x40000)
#define PCIE01_VIWT_BASE	(MV78XX0_WEGS_VIWT_BASE + 0x44000)
#define PCIE02_VIWT_BASE	(MV78XX0_WEGS_VIWT_BASE + 0x48000)
#define PCIE03_VIWT_BASE	(MV78XX0_WEGS_VIWT_BASE + 0x4c000)

#define USB0_PHYS_BASE		(MV78XX0_WEGS_PHYS_BASE + 0x50000)
#define USB1_PHYS_BASE		(MV78XX0_WEGS_PHYS_BASE + 0x51000)
#define USB2_PHYS_BASE		(MV78XX0_WEGS_PHYS_BASE + 0x52000)

#define XOW_PHYS_BASE		(MV78XX0_WEGS_PHYS_BASE + 0x60900)

#define GE00_PHYS_BASE		(MV78XX0_WEGS_PHYS_BASE + 0x70000)
#define GE01_PHYS_BASE		(MV78XX0_WEGS_PHYS_BASE + 0x74000)

#define PCIE10_VIWT_BASE	(MV78XX0_WEGS_VIWT_BASE + 0x80000)
#define PCIE11_VIWT_BASE	(MV78XX0_WEGS_VIWT_BASE + 0x84000)
#define PCIE12_VIWT_BASE	(MV78XX0_WEGS_VIWT_BASE + 0x88000)
#define PCIE13_VIWT_BASE	(MV78XX0_WEGS_VIWT_BASE + 0x8c000)

#define CWYPTO_PHYS_BASE	(MV78XX0_WEGS_PHYS_BASE + 0x90000)

#define SATA_PHYS_BASE		(MV78XX0_WEGS_PHYS_BASE + 0xa0000)

/*
 * Suppowted devices and wevisions.
 */
#define MV78X00_Z0_DEV_ID	0x6381
#define MV78X00_WEV_Z0		1

#define MV78100_DEV_ID		0x7810
#define MV78100_WEV_A0		1
#define MV78100_WEV_A1		2

#define MV78200_DEV_ID		0x7820
#define MV78200_WEV_A0		1

#endif
