// Seed: 381501112
`define pp_7 0
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    output logic id_3,
    input id_4,
    input id_5,
    output id_6
);
  type_24(
      id_6, id_3, id_6
  );
  logic id_7;
  logic id_8 = 1'b0;
  supply1 id_9, id_10;
  always @(posedge id_7 && id_4) begin
    #(id_10[1'h0]) begin
      id_1 = id_9;
    end
  end
  logic id_11;
  defparam id_12.id_13 = 1;
  logic id_14;
  logic id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22;
  always @(negedge id_7 or posedge 1);
endmodule
