Analysis & Synthesis report for xm23_cpu
Sat Sep 16 21:22:50 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |xm23_cpu|control_unit:ctrl_unit|cpucycle
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated
 17. Parameter Settings for Inferred Entity Instance: memory:ram|altsyncram:memory_rtl_0
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "control_unit:ctrl_unit|int_vect_entry:iv_ent"
 20. Port Connectivity Checks: "control_unit:ctrl_unit"
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages
 24. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Sep 16 21:22:50 2023          ;
; Quartus Prime Version              ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                      ; xm23_cpu                                       ;
; Top-level Entity Name              ; xm23_cpu                                       ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 3,329                                          ;
;     Total combinational functions  ; 3,168                                          ;
;     Dedicated logic registers      ; 591                                            ;
; Total registers                    ; 591                                            ;
; Total pins                         ; 105                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 524,288                                        ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; xm23_cpu           ; xm23_cpu           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Infer RAMs from Raw Logic                                        ; Off                ; On                 ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                              ;
+------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path         ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                         ; Library ;
+------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------+---------+
; xm23_cpu.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v                               ;         ;
; view_data.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v                              ;         ;
; seven_seg_decoder.v                      ; yes             ; User Verilog HDL File                                 ; C:/Users/mccoy/Documents/ECED3900/basic_cpu/seven_seg_decoder.v                      ;         ;
; alu.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v                                    ;         ;
; instruction_decoder.v                    ; yes             ; User Verilog HDL File                                 ; C:/Users/mccoy/Documents/ECED3900/basic_cpu/instruction_decoder.v                    ;         ;
; sign_extender.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/mccoy/Documents/ECED3900/basic_cpu/sign_extender.v                          ;         ;
; byte_manip.v                             ; yes             ; User Verilog HDL File                                 ; C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v                             ;         ;
; control_unit.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v                           ;         ;
; memory.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/mccoy/Documents/ECED3900/basic_cpu/memory.v                                 ;         ;
; memory.txt                               ; yes             ; User File                                             ; C:/Users/mccoy/Documents/ECED3900/basic_cpu/memory.txt                               ;         ;
; int_vect_entry.v                         ; yes             ; User Verilog HDL File                                 ; C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v                         ;         ;
; altsyncram.tdf                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf             ;         ;
; stratix_ram_block.inc                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc      ;         ;
; lpm_mux.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                ;         ;
; lpm_decode.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc             ;         ;
; aglobal221.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc             ;         ;
; a_rdenreg.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc              ;         ;
; altrom.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                 ;         ;
; altram.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                 ;         ;
; altdpram.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc               ;         ;
; db/altsyncram_2s72.tdf                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/altsyncram_2s72.tdf                   ;         ;
; db/xm23_cpu.ram0_memory_e411fb78.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/xm23_cpu.ram0_memory_e411fb78.hdl.mif ;         ;
; db/decode_rsa.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/decode_rsa.tdf                        ;         ;
; db/mux_bnb.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/mux_bnb.tdf                           ;         ;
+------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 3,329      ;
;                                             ;            ;
; Total combinational functions               ; 3168       ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 2303       ;
;     -- 3 input functions                    ; 685        ;
;     -- <=2 input functions                  ; 180        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 3044       ;
;     -- arithmetic mode                      ; 124        ;
;                                             ;            ;
; Total registers                             ; 591        ;
;     -- Dedicated logic registers            ; 591        ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 105        ;
; Total memory bits                           ; 524288     ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; GPIO~input ;
; Maximum fan-out                             ; 566        ;
; Total fan-out                               ; 15325      ;
; Average fan-out                             ; 3.80       ;
+---------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                        ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                            ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+---------------------+--------------+
; |xm23_cpu                                 ; 3168 (1225)         ; 591 (338)                 ; 524288      ; 0            ; 0       ; 0         ; 105  ; 0            ; |xm23_cpu                                                                                      ; xm23_cpu            ; work         ;
;    |alu:arithmetic_logic_unit|            ; 572 (572)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|alu:arithmetic_logic_unit                                                            ; alu                 ; work         ;
;    |byte_manip:byte_manipulator|          ; 58 (58)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|byte_manip:byte_manipulator                                                          ; byte_manip          ; work         ;
;    |control_unit:ctrl_unit|               ; 742 (668)           ; 133 (133)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|control_unit:ctrl_unit                                                               ; control_unit        ; work         ;
;       |int_vect_entry:iv_ent|             ; 74 (74)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent                                         ; int_vect_entry      ; work         ;
;    |instruction_decoder:ID|               ; 89 (89)             ; 61 (61)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|instruction_decoder:ID                                                               ; instruction_decoder ; work         ;
;    |memory:ram|                           ; 112 (0)             ; 6 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|memory:ram                                                                           ; memory              ; work         ;
;       |altsyncram:memory_rtl_0|           ; 112 (0)             ; 6 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|memory:ram|altsyncram:memory_rtl_0                                                   ; altsyncram          ; work         ;
;          |altsyncram_2s72:auto_generated| ; 112 (0)             ; 6 (6)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated                    ; altsyncram_2s72     ; work         ;
;             |decode_rsa:decode2|          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|decode_rsa:decode2 ; decode_rsa          ; work         ;
;             |decode_rsa:decode3|          ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|decode_rsa:decode3 ; decode_rsa          ; work         ;
;             |mux_bnb:mux4|                ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|mux_bnb:mux4       ; mux_bnb             ; work         ;
;             |mux_bnb:mux5|                ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|mux_bnb:mux5       ; mux_bnb             ; work         ;
;    |seven_seg_decoder:decode5|            ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|seven_seg_decoder:decode5                                                            ; seven_seg_decoder   ; work         ;
;    |seven_seg_decoder:decode6|            ; 10 (10)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|seven_seg_decoder:decode6                                                            ; seven_seg_decoder   ; work         ;
;    |seven_seg_decoder:decode7|            ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|seven_seg_decoder:decode7                                                            ; seven_seg_decoder   ; work         ;
;    |seven_seg_decoder:decode8|            ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|seven_seg_decoder:decode8                                                            ; seven_seg_decoder   ; work         ;
;    |sign_extender:sxt_ext|                ; 58 (58)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|sign_extender:sxt_ext                                                                ; sign_extender       ; work         ;
;    |view_data:data_viewer|                ; 287 (259)           ; 28 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|view_data:data_viewer                                                                ; view_data           ; work         ;
;       |seven_seg_decoder:decode1|         ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|view_data:data_viewer|seven_seg_decoder:decode1                                      ; seven_seg_decoder   ; work         ;
;       |seven_seg_decoder:decode2|         ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|view_data:data_viewer|seven_seg_decoder:decode2                                      ; seven_seg_decoder   ; work         ;
;       |seven_seg_decoder:decode3|         ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|view_data:data_viewer|seven_seg_decoder:decode3                                      ; seven_seg_decoder   ; work         ;
;       |seven_seg_decoder:decode4|         ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |xm23_cpu|view_data:data_viewer|seven_seg_decoder:decode4                                      ; seven_seg_decoder   ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                     ;
+------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+
; Name                                                                         ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                      ;
+------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+
; memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; db/xm23_cpu.ram0_memory_e411fb78.hdl.mif ;
+------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |xm23_cpu|control_unit:ctrl_unit|cpucycle                                                                                     ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; Name          ; cpucycle.0111 ; cpucycle.0110 ; cpucycle.0101 ; cpucycle.0100 ; cpucycle.0011 ; cpucycle.0010 ; cpucycle.0000 ; cpucycle.0001 ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; cpucycle.0001 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ;
; cpucycle.0000 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1             ;
; cpucycle.0010 ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1             ;
; cpucycle.0011 ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1             ;
; cpucycle.0100 ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1             ;
; cpucycle.0101 ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; cpucycle.0110 ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; cpucycle.0111 ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------------+
; Latch Name                                                  ; Latch Enable Signal                                         ; Free of Timing Hazards ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------------+
; view_data:data_viewer|LEDG[0]                               ; GND                                                         ; yes                    ;
; view_data:data_viewer|LEDG[1]                               ; GND                                                         ; yes                    ;
; view_data:data_viewer|LEDG[2]                               ; view_data:data_viewer|LEDG[5]                               ; yes                    ;
; view_data:data_viewer|LEDG[3]                               ; view_data:data_viewer|LEDG[5]                               ; yes                    ;
; view_data:data_viewer|LEDG[4]                               ; view_data:data_viewer|LEDG[5]                               ; yes                    ;
; view_data:data_viewer|LEDG[5]                               ; view_data:data_viewer|LEDG[5]                               ; yes                    ;
; view_data:data_viewer|LEDR[0]                               ; view_data:data_viewer|LEDR[15]                              ; yes                    ;
; view_data:data_viewer|LEDR[1]                               ; view_data:data_viewer|LEDR[15]                              ; yes                    ;
; view_data:data_viewer|LEDR[2]                               ; view_data:data_viewer|LEDR[15]                              ; yes                    ;
; view_data:data_viewer|LEDR[3]                               ; view_data:data_viewer|LEDR[15]                              ; yes                    ;
; view_data:data_viewer|LEDR[4]                               ; view_data:data_viewer|LEDR[15]                              ; yes                    ;
; view_data:data_viewer|LEDR[5]                               ; view_data:data_viewer|LEDR[15]                              ; yes                    ;
; view_data:data_viewer|LEDR[6]                               ; view_data:data_viewer|LEDR[15]                              ; yes                    ;
; view_data:data_viewer|LEDR[7]                               ; view_data:data_viewer|LEDR[15]                              ; yes                    ;
; view_data:data_viewer|LEDR[8]                               ; view_data:data_viewer|LEDR[15]                              ; yes                    ;
; view_data:data_viewer|LEDR[9]                               ; view_data:data_viewer|LEDR[15]                              ; yes                    ;
; view_data:data_viewer|LEDR[10]                              ; view_data:data_viewer|LEDR[15]                              ; yes                    ;
; view_data:data_viewer|LEDR[11]                              ; view_data:data_viewer|LEDR[15]                              ; yes                    ;
; view_data:data_viewer|LEDR[12]                              ; view_data:data_viewer|LEDR[15]                              ; yes                    ;
; view_data:data_viewer|LEDR[13]                              ; view_data:data_viewer|LEDR[15]                              ; yes                    ;
; view_data:data_viewer|LEDR[14]                              ; view_data:data_viewer|LEDR[15]                              ; yes                    ;
; view_data:data_viewer|LEDR[15]                              ; view_data:data_viewer|LEDR[15]                              ; yes                    ;
; view_data:data_viewer|data[0]                               ; view_data:data_viewer|data[0]                               ; yes                    ;
; view_data:data_viewer|data[1]                               ; view_data:data_viewer|data[0]                               ; yes                    ;
; view_data:data_viewer|data[2]                               ; view_data:data_viewer|data[0]                               ; yes                    ;
; view_data:data_viewer|data[3]                               ; view_data:data_viewer|data[0]                               ; yes                    ;
; view_data:data_viewer|data[4]                               ; view_data:data_viewer|data[0]                               ; yes                    ;
; view_data:data_viewer|data[5]                               ; view_data:data_viewer|data[0]                               ; yes                    ;
; view_data:data_viewer|data[6]                               ; view_data:data_viewer|data[0]                               ; yes                    ;
; view_data:data_viewer|data[7]                               ; view_data:data_viewer|data[0]                               ; yes                    ;
; view_data:data_viewer|data[8]                               ; view_data:data_viewer|data[0]                               ; yes                    ;
; view_data:data_viewer|data[9]                               ; view_data:data_viewer|data[0]                               ; yes                    ;
; view_data:data_viewer|data[10]                              ; view_data:data_viewer|data[0]                               ; yes                    ;
; view_data:data_viewer|data[11]                              ; view_data:data_viewer|data[0]                               ; yes                    ;
; view_data:data_viewer|data[12]                              ; view_data:data_viewer|data[0]                               ; yes                    ;
; view_data:data_viewer|data[13]                              ; view_data:data_viewer|data[0]                               ; yes                    ;
; view_data:data_viewer|data[14]                              ; view_data:data_viewer|data[0]                               ; yes                    ;
; view_data:data_viewer|data[15]                              ; view_data:data_viewer|data[0]                               ; yes                    ;
; view_data:data_viewer|view_mode[1]                          ; GND                                                         ; yes                    ;
; view_data:data_viewer|view_mode[0]                          ; GND                                                         ; yes                    ;
; bkpnt[0]                                                    ; SW[17]                                                      ; yes                    ;
; bkpnt[1]                                                    ; SW[17]                                                      ; yes                    ;
; bkpnt[2]                                                    ; SW[17]                                                      ; yes                    ;
; bkpnt[3]                                                    ; SW[17]                                                      ; yes                    ;
; bkpnt[4]                                                    ; SW[17]                                                      ; yes                    ;
; bkpnt[5]                                                    ; SW[17]                                                      ; yes                    ;
; bkpnt[6]                                                    ; SW[17]                                                      ; yes                    ;
; bkpnt[7]                                                    ; SW[17]                                                      ; yes                    ;
; bkpnt[8]                                                    ; SW[17]                                                      ; yes                    ;
; bkpnt[9]                                                    ; SW[17]                                                      ; yes                    ;
; bkpnt[10]                                                   ; SW[17]                                                      ; yes                    ;
; bkpnt[11]                                                   ; SW[17]                                                      ; yes                    ;
; bkpnt[12]                                                   ; SW[17]                                                      ; yes                    ;
; bkpnt[13]                                                   ; SW[17]                                                      ; yes                    ;
; bkpnt[14]                                                   ; SW[17]                                                      ; yes                    ;
; bkpnt[15]                                                   ; SW[17]                                                      ; yes                    ;
; control_unit:ctrl_unit|int_vect_entry:iv_ent|svc_in_prog    ; control_unit:ctrl_unit|int_vect_entry:iv_ent|svc_in_prog    ; yes                    ;
; control_unit:ctrl_unit|int_vect_entry:iv_ent|inst_type[1]   ; control_unit:ctrl_unit|int_vect_entry:iv_ent|inst_type[4]   ; yes                    ;
; control_unit:ctrl_unit|int_vect_entry:iv_ent|inst_type[4]   ; control_unit:ctrl_unit|int_vect_entry:iv_ent|inst_type[4]   ; yes                    ;
; control_unit:ctrl_unit|int_vect_entry:iv_ent|inst_type[5]   ; control_unit:ctrl_unit|int_vect_entry:iv_ent|inst_type[4]   ; yes                    ;
; control_unit:ctrl_unit|int_vect_entry:iv_ent|inst_type[2]   ; control_unit:ctrl_unit|int_vect_entry:iv_ent|inst_type[4]   ; yes                    ;
; control_unit:ctrl_unit|int_vect_entry:iv_ent|inst_type[0]   ; control_unit:ctrl_unit|int_vect_entry:iv_ent|inst_type[4]   ; yes                    ;
; alu:arithmetic_logic_unit|result[0]                         ; alu:arithmetic_logic_unit|Mux0                              ; yes                    ;
; byte_manip:byte_manipulator|dst_out[0]                      ; byte_manip:byte_manipulator|Mux16                           ; yes                    ;
; control_unit:ctrl_unit|int_vect_entry:iv_ent|prpo_iv        ; control_unit:ctrl_unit|int_vect_entry:iv_ent|prpo_iv        ; yes                    ;
; alu:arithmetic_logic_unit|result[6]                         ; alu:arithmetic_logic_unit|Mux0                              ; yes                    ;
; byte_manip:byte_manipulator|dst_out[6]                      ; byte_manip:byte_manipulator|Mux16                           ; yes                    ;
; alu:arithmetic_logic_unit|result[5]                         ; alu:arithmetic_logic_unit|Mux0                              ; yes                    ;
; byte_manip:byte_manipulator|dst_out[5]                      ; byte_manip:byte_manipulator|Mux16                           ; yes                    ;
; alu:arithmetic_logic_unit|result[4]                         ; alu:arithmetic_logic_unit|Mux0                              ; yes                    ;
; byte_manip:byte_manipulator|dst_out[4]                      ; byte_manip:byte_manipulator|Mux16                           ; yes                    ;
; alu:arithmetic_logic_unit|result[7]                         ; alu:arithmetic_logic_unit|Mux0                              ; yes                    ;
; byte_manip:byte_manipulator|dst_out[7]                      ; byte_manip:byte_manipulator|Mux16                           ; yes                    ;
; alu:arithmetic_logic_unit|result[8]                         ; alu:arithmetic_logic_unit|Mux0                              ; yes                    ;
; byte_manip:byte_manipulator|dst_out[8]                      ; byte_manip:byte_manipulator|Mux16                           ; yes                    ;
; alu:arithmetic_logic_unit|result[9]                         ; alu:arithmetic_logic_unit|Mux0                              ; yes                    ;
; byte_manip:byte_manipulator|dst_out[9]                      ; byte_manip:byte_manipulator|Mux16                           ; yes                    ;
; alu:arithmetic_logic_unit|result[10]                        ; alu:arithmetic_logic_unit|Mux0                              ; yes                    ;
; byte_manip:byte_manipulator|dst_out[10]                     ; byte_manip:byte_manipulator|Mux16                           ; yes                    ;
; alu:arithmetic_logic_unit|result[1]                         ; alu:arithmetic_logic_unit|Mux0                              ; yes                    ;
; byte_manip:byte_manipulator|dst_out[1]                      ; byte_manip:byte_manipulator|Mux16                           ; yes                    ;
; alu:arithmetic_logic_unit|result[2]                         ; alu:arithmetic_logic_unit|Mux0                              ; yes                    ;
; byte_manip:byte_manipulator|dst_out[2]                      ; byte_manip:byte_manipulator|Mux16                           ; yes                    ;
; alu:arithmetic_logic_unit|result[3]                         ; alu:arithmetic_logic_unit|Mux0                              ; yes                    ;
; byte_manip:byte_manipulator|dst_out[3]                      ; byte_manip:byte_manipulator|Mux16                           ; yes                    ;
; alu:arithmetic_logic_unit|result[13]                        ; alu:arithmetic_logic_unit|Mux0                              ; yes                    ;
; byte_manip:byte_manipulator|dst_out[13]                     ; byte_manip:byte_manipulator|Mux16                           ; yes                    ;
; alu:arithmetic_logic_unit|result[12]                        ; alu:arithmetic_logic_unit|Mux0                              ; yes                    ;
; byte_manip:byte_manipulator|dst_out[12]                     ; byte_manip:byte_manipulator|Mux16                           ; yes                    ;
; alu:arithmetic_logic_unit|result[11]                        ; alu:arithmetic_logic_unit|Mux0                              ; yes                    ;
; byte_manip:byte_manipulator|dst_out[11]                     ; byte_manip:byte_manipulator|Mux16                           ; yes                    ;
; alu:arithmetic_logic_unit|result[14]                        ; alu:arithmetic_logic_unit|Mux0                              ; yes                    ;
; byte_manip:byte_manipulator|dst_out[14]                     ; byte_manip:byte_manipulator|Mux16                           ; yes                    ;
; alu:arithmetic_logic_unit|result[15]                        ; alu:arithmetic_logic_unit|Mux0                              ; yes                    ;
; byte_manip:byte_manipulator|dst_out[15]                     ; byte_manip:byte_manipulator|Mux16                           ; yes                    ;
; control_unit:ctrl_unit|int_vect_entry:iv_ent|data_src_iv[1] ; control_unit:ctrl_unit|int_vect_entry:iv_ent|data_src_iv[4] ; yes                    ;
; control_unit:ctrl_unit|int_vect_entry:iv_ent|data_src_iv[0] ; control_unit:ctrl_unit|int_vect_entry:iv_ent|data_src_iv[4] ; yes                    ;
; control_unit:ctrl_unit|int_vect_entry:iv_ent|data_src_iv[3] ; control_unit:ctrl_unit|int_vect_entry:iv_ent|data_src_iv[4] ; yes                    ;
; control_unit:ctrl_unit|int_vect_entry:iv_ent|data_src_iv[2] ; control_unit:ctrl_unit|int_vect_entry:iv_ent|data_src_iv[4] ; yes                    ;
; control_unit:ctrl_unit|int_vect_entry:iv_ent|data_src_iv[4] ; control_unit:ctrl_unit|int_vect_entry:iv_ent|data_src_iv[4] ; yes                    ;
; Number of user-specified and inferred latches = 107         ;                                                             ;                        ;
+-------------------------------------------------------------+-------------------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                              ;
+-------------------------------------------+-----------------------------------------------------+
; Register name                             ; Reason for Removal                                  ;
+-------------------------------------------+-----------------------------------------------------+
; seven_seg_decoder:decode5|HEX0[1,2]       ; Stuck at GND due to stuck port data_in              ;
; control_unit:ctrl_unit|bm_rnum[3]         ; Stuck at GND due to stuck port data_in              ;
; control_unit:ctrl_unit|sxt_rnum[3]        ; Stuck at GND due to stuck port data_in              ;
; control_unit:ctrl_unit|sxt_shift          ; Merged with control_unit:ctrl_unit|sxt_bit_num[3]   ;
; control_unit:ctrl_unit|addr_rnum_src[4]   ; Merged with control_unit:ctrl_unit|addr_rnum_src[3] ;
; control_unit:ctrl_unit|addr_bus_ctrl[1,2] ; Merged with control_unit:ctrl_unit|addr_bus_ctrl[0] ;
; seven_seg_decoder:decode5|HEX0[6]         ; Stuck at VCC due to stuck port data_in              ;
; control_unit:ctrl_unit|addr_rnum_src[3]   ; Lost fanout                                         ;
; instruction_decoder:ID|OP[6]              ; Stuck at GND due to stuck port data_in              ;
; control_unit:ctrl_unit|cpu_OP[6]          ; Stuck at GND due to stuck port data_in              ;
; control_unit:ctrl_unit|cpucycle~3         ; Lost fanout                                         ;
; control_unit:ctrl_unit|cpucycle~4         ; Lost fanout                                         ;
; control_unit:ctrl_unit|cpucycle~5         ; Lost fanout                                         ;
; control_unit:ctrl_unit|cpucycle~6         ; Lost fanout                                         ;
; control_unit:ctrl_unit|cpucycle.0000      ; Stuck at GND due to stuck port data_in              ;
; Total Number of Removed Registers = 17    ;                                                     ;
+-------------------------------------------+-----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 591   ;
; Number of registers using Synchronous Clear  ; 5     ;
; Number of registers using Synchronous Load   ; 43    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 295   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; reg_file[9][0]                          ; 4       ;
; control_unit:ctrl_unit|alu_rnum_src[1]  ; 62      ;
; control_unit:ctrl_unit|alu_rnum_src[3]  ; 62      ;
; reg_file[15][0]                         ; 4       ;
; reg_file[6][11]                         ; 7       ;
; reg_file[10][1]                         ; 4       ;
; reg_file[15][1]                         ; 4       ;
; reg_file[11][2]                         ; 4       ;
; reg_file[15][2]                         ; 4       ;
; reg_file[12][3]                         ; 4       ;
; reg_file[15][3]                         ; 4       ;
; reg_file[13][4]                         ; 4       ;
; reg_file[15][4]                         ; 4       ;
; reg_file[14][5]                         ; 4       ;
; reg_file[15][5]                         ; 4       ;
; control_unit:ctrl_unit|psw[5]           ; 4       ;
; reg_file[15][6]                         ; 4       ;
; control_unit:ctrl_unit|psw[6]           ; 4       ;
; reg_file[15][7]                         ; 4       ;
; control_unit:ctrl_unit|psw[7]           ; 4       ;
; reg_file[15][8]                         ; 4       ;
; reg_file[15][9]                         ; 4       ;
; reg_file[15][10]                        ; 4       ;
; reg_file[15][11]                        ; 4       ;
; reg_file[15][12]                        ; 4       ;
; reg_file[15][13]                        ; 4       ;
; control_unit:ctrl_unit|psw[13]          ; 3       ;
; reg_file[15][14]                        ; 4       ;
; control_unit:ctrl_unit|psw[14]          ; 3       ;
; reg_file[15][15]                        ; 4       ;
; psw_in[5]                               ; 3       ;
; psw_in[6]                               ; 3       ;
; psw_in[7]                               ; 3       ;
; control_unit:ctrl_unit|dbus_rnum_dst[0] ; 9       ;
; control_unit:ctrl_unit|dbus_rnum_dst[1] ; 21      ;
; control_unit:ctrl_unit|dbus_rnum_dst[2] ; 9       ;
; control_unit:ctrl_unit|step[0]          ; 6       ;
; psw_in[13]                              ; 1       ;
; psw_in[14]                              ; 1       ;
; Total number of inverted registers = 39 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions             ;
+-------------------------+-------------------------+------+
; Register Name           ; Megafunction            ; Type ;
+-------------------------+-------------------------+------+
; memory:ram|ub_out[0..7] ; memory:ram|memory_rtl_0 ; RAM  ;
; memory:ram|lb_out[0..7] ; memory:ram|memory_rtl_0 ; RAM  ;
+-------------------------+-------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |xm23_cpu|control_unit:ctrl_unit|svc_inst                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |xm23_cpu|instruction_decoder:ID|OFF[7]                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |xm23_cpu|instruction_decoder:ID|OFF[2]                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |xm23_cpu|instr_reg[11]                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |xm23_cpu|instruction_decoder:ID|OFF[4]                             ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |xm23_cpu|psw_in[10]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |xm23_cpu|control_unit:ctrl_unit|iv_cnt[3]                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |xm23_cpu|instruction_decoder:ID|OFF[11]                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |xm23_cpu|control_unit:ctrl_unit|cex_state[4]                       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |xm23_cpu|mdr[11]                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |xm23_cpu|mdr[7]                                                    ;
; 128:1              ; 3 bits    ; 255 LEs       ; 3 LEs                ; 252 LEs                ; Yes        ; |xm23_cpu|control_unit:ctrl_unit|bm_op[2]                           ;
; 128:1              ; 5 bits    ; 425 LEs       ; 5 LEs                ; 420 LEs                ; Yes        ; |xm23_cpu|control_unit:ctrl_unit|code[0]                            ;
; 13:1               ; 3 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |xm23_cpu|instruction_decoder:ID|DST[1]                             ;
; 129:1              ; 5 bits    ; 430 LEs       ; 10 LEs               ; 420 LEs                ; Yes        ; |xm23_cpu|control_unit:ctrl_unit|psw[1]                             ;
; 122:1              ; 5 bits    ; 405 LEs       ; 10 LEs               ; 395 LEs                ; Yes        ; |xm23_cpu|control_unit:ctrl_unit|sxt_bit_num[3]                     ;
; 11:1               ; 11 bits   ; 77 LEs        ; 66 LEs               ; 11 LEs                 ; Yes        ; |xm23_cpu|mar[0]                                                    ;
; 11:1               ; 5 bits    ; 35 LEs        ; 30 LEs               ; 5 LEs                  ; Yes        ; |xm23_cpu|mar[2]                                                    ;
; 9:1                ; 3 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |xm23_cpu|instruction_decoder:ID|SRCCON[2]                          ;
; 135:1              ; 3 bits    ; 270 LEs       ; 9 LEs                ; 261 LEs                ; Yes        ; |xm23_cpu|control_unit:ctrl_unit|addr_rnum_src[0]                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |xm23_cpu|control_unit:ctrl_unit|vect_num[3]                        ;
; 129:1              ; 4 bits    ; 344 LEs       ; 8 LEs                ; 336 LEs                ; Yes        ; |xm23_cpu|control_unit:ctrl_unit|alu_op[1]                          ;
; 131:1              ; 2 bits    ; 174 LEs       ; 4 LEs                ; 170 LEs                ; Yes        ; |xm23_cpu|control_unit:ctrl_unit|alu_rnum_dst[3]                    ;
; 139:1              ; 2 bits    ; 184 LEs       ; 6 LEs                ; 178 LEs                ; Yes        ; |xm23_cpu|control_unit:ctrl_unit|dbus_rnum_src[4]                   ;
; 59:1               ; 3 bits    ; 117 LEs       ; 9 LEs                ; 108 LEs                ; Yes        ; |xm23_cpu|control_unit:ctrl_unit|alu_rnum_dst[0]                    ;
; 76:1               ; 3 bits    ; 150 LEs       ; 9 LEs                ; 141 LEs                ; Yes        ; |xm23_cpu|control_unit:ctrl_unit|dbus_rnum_src[0]                   ;
; 86:1               ; 2 bits    ; 114 LEs       ; 30 LEs               ; 84 LEs                 ; Yes        ; |xm23_cpu|psw_in[1]                                                 ;
; 153:1              ; 2 bits    ; 204 LEs       ; 12 LEs               ; 192 LEs                ; Yes        ; |xm23_cpu|control_unit:ctrl_unit|dbus_rnum_dst[3]                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |xm23_cpu|psw_in[13]                                                ;
; 83:1               ; 2 bits    ; 110 LEs       ; 8 LEs                ; 102 LEs                ; Yes        ; |xm23_cpu|control_unit:ctrl_unit|dbus_rnum_dst[0]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent|operands     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |xm23_cpu|control_unit:ctrl_unit|data_bus_ctrl                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |xm23_cpu|view_data:data_viewer|LEDR[2]                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |xm23_cpu|control_unit:ctrl_unit|cex_state                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |xm23_cpu|alu:arithmetic_logic_unit|ShiftLeft0                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |xm23_cpu|alu:arithmetic_logic_unit|ShiftLeft0                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |xm23_cpu|view_data:data_viewer|LEDG[3]                             ;
; 8:1                ; 17 bits   ; 85 LEs        ; 34 LEs               ; 51 LEs                 ; No         ; |xm23_cpu|reg_file                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |xm23_cpu|byte_manip:byte_manipulator|Mux9                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |xm23_cpu|byte_manip:byte_manipulator|Mux4                          ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |xm23_cpu|Mux37                                                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |xm23_cpu|control_unit:ctrl_unit|step                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |xm23_cpu|control_unit:ctrl_unit|cpu_OP                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |xm23_cpu|control_unit:ctrl_unit|cpu_OP                             ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |xm23_cpu|sxt_in[14]                                                ;
; 9:1                ; 13 bits   ; 78 LEs        ; 78 LEs               ; 0 LEs                  ; No         ; |xm23_cpu|sxt_in[8]                                                 ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |xm23_cpu|reg_file                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |xm23_cpu|control_unit:ctrl_unit|int_vect_entry:iv_ent|inst_type[0] ;
; 17:1               ; 16 bits   ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; No         ; |xm23_cpu|Mux80                                                     ;
; 17:1               ; 16 bits   ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; No         ; |xm23_cpu|Mux21                                                     ;
; 18:1               ; 16 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |xm23_cpu|s_bus[14]                                                 ;
; 18:1               ; 16 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |xm23_cpu|view_data:data_viewer|data[2]                             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |xm23_cpu|control_unit:ctrl_unit|cpucycle                           ;
; 128:1              ; 2 bits    ; 170 LEs       ; 4 LEs                ; 166 LEs                ; No         ; |xm23_cpu|control_unit:ctrl_unit|Selector1                          ;
; 20:1               ; 3 bits    ; 39 LEs        ; 33 LEs               ; 6 LEs                  ; No         ; |xm23_cpu|alu:arithmetic_logic_unit|Mux16                           ;
; 21:1               ; 3 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; No         ; |xm23_cpu|alu:arithmetic_logic_unit|Mux18                           ;
; 19:1               ; 3 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |xm23_cpu|alu:arithmetic_logic_unit|Mux4                            ;
; 22:1               ; 3 bits    ; 42 LEs        ; 33 LEs               ; 9 LEs                  ; No         ; |xm23_cpu|alu:arithmetic_logic_unit|Mux11                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for memory:ram|altsyncram:memory_rtl_0|altsyncram_2s72:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:ram|altsyncram:memory_rtl_0            ;
+------------------------------------+------------------------------------------+----------------+
; Parameter Name                     ; Value                                    ; Type           ;
+------------------------------------+------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                          ; Untyped        ;
; WIDTH_A                            ; 8                                        ; Untyped        ;
; WIDTHAD_A                          ; 16                                       ; Untyped        ;
; NUMWORDS_A                         ; 65536                                    ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped        ;
; WIDTH_B                            ; 8                                        ; Untyped        ;
; WIDTHAD_B                          ; 16                                       ; Untyped        ;
; NUMWORDS_B                         ; 65536                                    ; Untyped        ;
; INDATA_REG_B                       ; CLOCK0                                   ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                   ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                   ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped        ;
; BYTE_SIZE                          ; 8                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA                                 ; Untyped        ;
; INIT_FILE                          ; db/xm23_cpu.ram0_memory_e411fb78.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                             ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_2s72                          ; Untyped        ;
+------------------------------------+------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                               ;
+-------------------------------------------+------------------------------------+
; Name                                      ; Value                              ;
+-------------------------------------------+------------------------------------+
; Number of entity instances                ; 1                                  ;
; Entity Instance                           ; memory:ram|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                    ;
;     -- WIDTH_A                            ; 8                                  ;
;     -- NUMWORDS_A                         ; 65536                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                       ;
;     -- WIDTH_B                            ; 8                                  ;
;     -- NUMWORDS_B                         ; 65536                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                           ;
+-------------------------------------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:ctrl_unit|int_vect_entry:iv_ent"                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; iv_cpu_rst ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:ctrl_unit"                                                                                                                    ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                        ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; ctrl_reg_bus[2]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; addr_bus_ctrl[6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; sxt_bit_num      ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (4 bits) it drives; bit(s) "sxt_bit_num[4..4]" have no fanouts ;
; sxt_rnum[4]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; bm_rnum[4]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
; pic_in           ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; pic_read         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 105                         ;
; cycloneiii_ff         ; 591                         ;
;     ENA               ; 263                         ;
;     ENA SCLR          ; 5                           ;
;     ENA SLD           ; 27                          ;
;     SLD               ; 16                          ;
;     plain             ; 280                         ;
; cycloneiii_lcell_comb ; 3171                        ;
;     arith             ; 124                         ;
;         2 data inputs ; 55                          ;
;         3 data inputs ; 69                          ;
;     normal            ; 3047                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 31                          ;
;         2 data inputs ; 95                          ;
;         3 data inputs ; 616                         ;
;         4 data inputs ; 2303                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 25.00                       ;
; Average LUT depth     ; 12.38                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Sat Sep 16 21:22:12 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off xm23_cpu -c xm23_cpu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file xm23_cpu.v
    Info (12023): Found entity 1: xm23_cpu File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file view_data.v
    Info (12023): Found entity 1: view_data File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file seven_seg_decoder.v
    Info (12023): Found entity 1: seven_seg_decoder File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/seven_seg_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file instruction_decoder.v
    Info (12023): Found entity 1: instruction_decoder File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/instruction_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sign_extender.v
    Info (12023): Found entity 1: sign_extender File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/sign_extender.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file byte_manip.v
    Info (12023): Found entity 1: byte_manip File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cex_code.v
    Info (12023): Found entity 1: cex_code File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/cex_code.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: memory File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file int_vect_entry.v
    Info (12023): Found entity 1: int_vect_entry File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 1
Info (12127): Elaborating entity "xm23_cpu" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at xm23_cpu.v(26): object "execution_type" assigned a value but never read File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 26
Warning (10036): Verilog HDL or VHDL warning at xm23_cpu.v(28): object "extension" assigned a value but never read File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 28
Warning (10036): Verilog HDL or VHDL warning at xm23_cpu.v(64): object "mar_mem_bus" assigned a value but never read File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 64
Warning (10027): Verilog HDL or VHDL warning at the xm23_cpu.v(117): index expression is not wide enough to address all of the elements in the array File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 117
Warning (10230): Verilog HDL assignment warning at xm23_cpu.v(122): truncated value with size 32 to match size of target (16) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 122
Warning (10027): Verilog HDL or VHDL warning at the xm23_cpu.v(128): index expression is not wide enough to address all of the elements in the array File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 128
Warning (10027): Verilog HDL or VHDL warning at the xm23_cpu.v(129): index expression is not wide enough to address all of the elements in the array File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 129
Warning (10235): Verilog HDL Always Construct warning at xm23_cpu.v(188): variable "addr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 188
Warning (10240): Verilog HDL Always Construct warning at xm23_cpu.v(185): inferring latch(es) for variable "bkpnt", which holds its previous value in one or more paths through the always construct File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 185
Info (10041): Inferred latch for "bkpnt[0]" at xm23_cpu.v(185) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 185
Info (10041): Inferred latch for "bkpnt[1]" at xm23_cpu.v(185) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 185
Info (10041): Inferred latch for "bkpnt[2]" at xm23_cpu.v(185) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 185
Info (10041): Inferred latch for "bkpnt[3]" at xm23_cpu.v(185) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 185
Info (10041): Inferred latch for "bkpnt[4]" at xm23_cpu.v(185) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 185
Info (10041): Inferred latch for "bkpnt[5]" at xm23_cpu.v(185) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 185
Info (10041): Inferred latch for "bkpnt[6]" at xm23_cpu.v(185) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 185
Info (10041): Inferred latch for "bkpnt[7]" at xm23_cpu.v(185) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 185
Info (10041): Inferred latch for "bkpnt[8]" at xm23_cpu.v(185) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 185
Info (10041): Inferred latch for "bkpnt[9]" at xm23_cpu.v(185) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 185
Info (10041): Inferred latch for "bkpnt[10]" at xm23_cpu.v(185) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 185
Info (10041): Inferred latch for "bkpnt[11]" at xm23_cpu.v(185) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 185
Info (10041): Inferred latch for "bkpnt[12]" at xm23_cpu.v(185) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 185
Info (10041): Inferred latch for "bkpnt[13]" at xm23_cpu.v(185) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 185
Info (10041): Inferred latch for "bkpnt[14]" at xm23_cpu.v(185) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 185
Info (10041): Inferred latch for "bkpnt[15]" at xm23_cpu.v(185) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 185
Info (12128): Elaborating entity "seven_seg_decoder" for hierarchy "seven_seg_decoder:decode5" File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 140
Info (12128): Elaborating entity "memory" for hierarchy "memory:ram" File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 146
Info (12128): Elaborating entity "view_data" for hierarchy "view_data:data_viewer" File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 148
Warning (10235): Verilog HDL Always Construct warning at view_data.v(46): variable "view_mode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 46
Warning (10235): Verilog HDL Always Construct warning at view_data.v(48): variable "addr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 48
Warning (10235): Verilog HDL Always Construct warning at view_data.v(49): variable "mem_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 49
Warning (10235): Verilog HDL Always Construct warning at view_data.v(51): variable "view_mode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 51
Warning (10235): Verilog HDL Always Construct warning at view_data.v(53): variable "addr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 53
Warning (10235): Verilog HDL Always Construct warning at view_data.v(54): variable "addr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 54
Warning (10235): Verilog HDL Always Construct warning at view_data.v(55): variable "psw_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 55
Warning (10235): Verilog HDL Always Construct warning at view_data.v(57): variable "reg_data" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 57
Warning (10240): Verilog HDL Always Construct warning at view_data.v(32): inferring latch(es) for variable "LEDG", which holds its previous value in one or more paths through the always construct File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (10240): Verilog HDL Always Construct warning at view_data.v(32): inferring latch(es) for variable "view_mode", which holds its previous value in one or more paths through the always construct File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (10240): Verilog HDL Always Construct warning at view_data.v(32): inferring latch(es) for variable "LEDR", which holds its previous value in one or more paths through the always construct File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (10240): Verilog HDL Always Construct warning at view_data.v(32): inferring latch(es) for variable "data", which holds its previous value in one or more paths through the always construct File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "data[0]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "data[1]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "data[2]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "data[3]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "data[4]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "data[5]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "data[6]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "data[7]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "data[8]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "data[9]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "data[10]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "data[11]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "data[12]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "data[13]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "data[14]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "data[15]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "view_mode[0]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "view_mode[1]" at view_data.v(32) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Info (10041): Inferred latch for "LEDG[2]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDG[3]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDG[4]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDG[5]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDR[0]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDR[1]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDR[2]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDR[3]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDR[4]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDR[5]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDR[6]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDR[7]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDR[8]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDR[9]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDR[10]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDR[11]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDR[12]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDR[13]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDR[14]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDR[15]" at view_data.v(44) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
Info (10041): Inferred latch for "LEDG[0]" at view_data.v(38) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 38
Info (10041): Inferred latch for "LEDG[1]" at view_data.v(38) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 38
Info (12128): Elaborating entity "sign_extender" for hierarchy "sign_extender:sxt_ext" File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 150
Warning (10235): Verilog HDL Always Construct warning at sign_extender.v(17): variable "extension" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/sign_extender.v Line: 17
Info (12128): Elaborating entity "byte_manip" for hierarchy "byte_manip:byte_manipulator" File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 152
Warning (10235): Verilog HDL Always Construct warning at byte_manip.v(22): variable "high_clr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 22
Warning (10235): Verilog HDL Always Construct warning at byte_manip.v(26): variable "high_set" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 26
Warning (10270): Verilog HDL Case Statement warning at byte_manip.v(15): incomplete case statement has no default case item File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 15
Warning (10240): Verilog HDL Always Construct warning at byte_manip.v(13): inferring latch(es) for variable "temp", which holds its previous value in one or more paths through the always construct File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at byte_manip.v(13): inferring latch(es) for variable "dst_out", which holds its previous value in one or more paths through the always construct File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
Info (10041): Inferred latch for "dst_out[0]" at byte_manip.v(13) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
Info (10041): Inferred latch for "dst_out[1]" at byte_manip.v(13) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
Info (10041): Inferred latch for "dst_out[2]" at byte_manip.v(13) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
Info (10041): Inferred latch for "dst_out[3]" at byte_manip.v(13) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
Info (10041): Inferred latch for "dst_out[4]" at byte_manip.v(13) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
Info (10041): Inferred latch for "dst_out[5]" at byte_manip.v(13) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
Info (10041): Inferred latch for "dst_out[6]" at byte_manip.v(13) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
Info (10041): Inferred latch for "dst_out[7]" at byte_manip.v(13) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
Info (10041): Inferred latch for "dst_out[8]" at byte_manip.v(13) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
Info (10041): Inferred latch for "dst_out[9]" at byte_manip.v(13) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
Info (10041): Inferred latch for "dst_out[10]" at byte_manip.v(13) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
Info (10041): Inferred latch for "dst_out[11]" at byte_manip.v(13) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
Info (10041): Inferred latch for "dst_out[12]" at byte_manip.v(13) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
Info (10041): Inferred latch for "dst_out[13]" at byte_manip.v(13) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
Info (10041): Inferred latch for "dst_out[14]" at byte_manip.v(13) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
Info (10041): Inferred latch for "dst_out[15]" at byte_manip.v(13) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
Info (12128): Elaborating entity "instruction_decoder" for hierarchy "instruction_decoder:ID" File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 154
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:ctrl_unit" File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 160
Warning (10036): Verilog HDL or VHDL warning at control_unit.v(63): object "PC_FLT" assigned a value but never read File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 63
Warning (10036): Verilog HDL or VHDL warning at control_unit.v(63): object "PRI_FLT" assigned a value but never read File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 63
Warning (10036): Verilog HDL or VHDL warning at control_unit.v(75): object "cpucycle_new" assigned a value but never read File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 75
Warning (10230): Verilog HDL assignment warning at control_unit.v(122): truncated value with size 32 to match size of target (4) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 122
Warning (10230): Verilog HDL assignment warning at control_unit.v(319): truncated value with size 7 to match size of target (4) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 319
Warning (10230): Verilog HDL assignment warning at control_unit.v(320): truncated value with size 7 to match size of target (4) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 320
Warning (10230): Verilog HDL assignment warning at control_unit.v(344): truncated value with size 7 to match size of target (6) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 344
Warning (10230): Verilog HDL assignment warning at control_unit.v(369): truncated value with size 7 to match size of target (6) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 369
Warning (10230): Verilog HDL assignment warning at control_unit.v(480): truncated value with size 7 to match size of target (3) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 480
Info (10264): Verilog HDL Case Statement information at control_unit.v(214): all case item expressions in this case statement are onehot File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 214
Info (12128): Elaborating entity "int_vect_entry" for hierarchy "control_unit:ctrl_unit|int_vect_entry:iv_ent" File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 109
Warning (10235): Verilog HDL Always Construct warning at int_vect_entry.v(55): variable "svc_in_prog" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 55
Warning (10235): Verilog HDL Always Construct warning at int_vect_entry.v(61): variable "svc_inst" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 61
Warning (10235): Verilog HDL Always Construct warning at int_vect_entry.v(75): variable "svc_in_prog" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 75
Warning (10235): Verilog HDL Always Construct warning at int_vect_entry.v(76): variable "svc_in_prog" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 76
Warning (10235): Verilog HDL Always Construct warning at int_vect_entry.v(76): variable "new_curr_pri" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 76
Warning (10235): Verilog HDL Always Construct warning at int_vect_entry.v(76): variable "curr_pri" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 76
Warning (10270): Verilog HDL Case Statement warning at int_vect_entry.v(58): incomplete case statement has no default case item File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 58
Warning (10235): Verilog HDL Always Construct warning at int_vect_entry.v(186): variable "pic_in" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 186
Warning (10235): Verilog HDL Always Construct warning at int_vect_entry.v(186): variable "prev_pri" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 186
Warning (10270): Verilog HDL Case Statement warning at int_vect_entry.v(187): incomplete case statement has no default case item File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 187
Warning (10270): Verilog HDL Case Statement warning at int_vect_entry.v(255): incomplete case statement has no default case item File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 255
Warning (10240): Verilog HDL Always Construct warning at int_vect_entry.v(41): inferring latch(es) for variable "inst_type", which holds its previous value in one or more paths through the always construct File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Warning (10240): Verilog HDL Always Construct warning at int_vect_entry.v(41): inferring latch(es) for variable "svc_in_prog", which holds its previous value in one or more paths through the always construct File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Warning (10240): Verilog HDL Always Construct warning at int_vect_entry.v(41): inferring latch(es) for variable "data_dst_iv", which holds its previous value in one or more paths through the always construct File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Warning (10240): Verilog HDL Always Construct warning at int_vect_entry.v(41): inferring latch(es) for variable "data_src_iv", which holds its previous value in one or more paths through the always construct File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Warning (10240): Verilog HDL Always Construct warning at int_vect_entry.v(41): inferring latch(es) for variable "word_byte", which holds its previous value in one or more paths through the always construct File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Warning (10240): Verilog HDL Always Construct warning at int_vect_entry.v(41): inferring latch(es) for variable "prpo_iv", which holds its previous value in one or more paths through the always construct File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Warning (10240): Verilog HDL Always Construct warning at int_vect_entry.v(41): inferring latch(es) for variable "inc_iv", which holds its previous value in one or more paths through the always construct File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Warning (10240): Verilog HDL Always Construct warning at int_vect_entry.v(41): inferring latch(es) for variable "dec_iv", which holds its previous value in one or more paths through the always construct File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Warning (10240): Verilog HDL Always Construct warning at int_vect_entry.v(41): inferring latch(es) for variable "PSW_ENT", which holds its previous value in one or more paths through the always construct File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Warning (10240): Verilog HDL Always Construct warning at int_vect_entry.v(41): inferring latch(es) for variable "addr_src_iv", which holds its previous value in one or more paths through the always construct File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Info (10041): Inferred latch for "addr_src_iv[0]" at int_vect_entry.v(41) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Info (10041): Inferred latch for "addr_src_iv[1]" at int_vect_entry.v(41) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Info (10041): Inferred latch for "addr_src_iv[2]" at int_vect_entry.v(41) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Info (10041): Inferred latch for "addr_src_iv[3]" at int_vect_entry.v(41) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Info (10041): Inferred latch for "addr_src_iv[4]" at int_vect_entry.v(41) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Info (10041): Inferred latch for "PSW_ENT[0]" at int_vect_entry.v(41) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Info (10041): Inferred latch for "PSW_ENT[1]" at int_vect_entry.v(41) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Info (10041): Inferred latch for "dec_iv" at int_vect_entry.v(41) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Info (10041): Inferred latch for "inc_iv" at int_vect_entry.v(41) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Info (10041): Inferred latch for "prpo_iv" at int_vect_entry.v(41) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Info (10041): Inferred latch for "word_byte" at int_vect_entry.v(41) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Info (10041): Inferred latch for "data_src_iv[0]" at int_vect_entry.v(41) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Info (10041): Inferred latch for "data_src_iv[1]" at int_vect_entry.v(41) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Info (10041): Inferred latch for "data_src_iv[2]" at int_vect_entry.v(41) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Info (10041): Inferred latch for "data_src_iv[3]" at int_vect_entry.v(41) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Info (10041): Inferred latch for "data_src_iv[4]" at int_vect_entry.v(41) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Info (10041): Inferred latch for "data_dst_iv[0]" at int_vect_entry.v(41) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Info (10041): Inferred latch for "data_dst_iv[1]" at int_vect_entry.v(41) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Info (10041): Inferred latch for "data_dst_iv[2]" at int_vect_entry.v(41) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Info (10041): Inferred latch for "data_dst_iv[3]" at int_vect_entry.v(41) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Info (10041): Inferred latch for "data_dst_iv[4]" at int_vect_entry.v(41) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Info (10041): Inferred latch for "inst_type[0]" at int_vect_entry.v(41) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Info (10041): Inferred latch for "inst_type[1]" at int_vect_entry.v(41) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Info (10041): Inferred latch for "inst_type[2]" at int_vect_entry.v(41) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Info (10041): Inferred latch for "inst_type[3]" at int_vect_entry.v(41) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Info (10041): Inferred latch for "inst_type[4]" at int_vect_entry.v(41) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Info (10041): Inferred latch for "inst_type[5]" at int_vect_entry.v(41) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Info (10041): Inferred latch for "inst_type[6]" at int_vect_entry.v(41) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
Info (10041): Inferred latch for "svc_in_prog" at int_vect_entry.v(185) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 185
Info (12128): Elaborating entity "alu" for hierarchy "alu:arithmetic_logic_unit" File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 162
Warning (10235): Verilog HDL Always Construct warning at alu.v(30): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 30
Warning (10235): Verilog HDL Always Construct warning at alu.v(33): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 33
Warning (10235): Verilog HDL Always Construct warning at alu.v(36): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 36
Warning (10235): Verilog HDL Always Construct warning at alu.v(39): variable "result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 39
Warning (10235): Verilog HDL Always Construct warning at alu.v(40): variable "result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 40
Warning (10235): Verilog HDL Always Construct warning at alu.v(44): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 44
Warning (10235): Verilog HDL Always Construct warning at alu.v(44): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 44
Warning (10235): Verilog HDL Always Construct warning at alu.v(47): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 47
Warning (10235): Verilog HDL Always Construct warning at alu.v(47): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 47
Warning (10235): Verilog HDL Always Construct warning at alu.v(50): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 50
Warning (10235): Verilog HDL Always Construct warning at alu.v(50): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 50
Warning (10235): Verilog HDL Always Construct warning at alu.v(53): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 53
Warning (10235): Verilog HDL Always Construct warning at alu.v(53): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 53
Warning (10235): Verilog HDL Always Construct warning at alu.v(54): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 54
Warning (10235): Verilog HDL Always Construct warning at alu.v(57): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 57
Warning (10235): Verilog HDL Always Construct warning at alu.v(57): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 57
Warning (10235): Verilog HDL Always Construct warning at alu.v(60): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 60
Warning (10235): Verilog HDL Always Construct warning at alu.v(60): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 60
Warning (10235): Verilog HDL Always Construct warning at alu.v(63): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 63
Warning (10235): Verilog HDL Always Construct warning at alu.v(63): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 63
Warning (10235): Verilog HDL Always Construct warning at alu.v(66): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 66
Warning (10235): Verilog HDL Always Construct warning at alu.v(66): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 66
Warning (10235): Verilog HDL Always Construct warning at alu.v(67): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 67
Warning (10235): Verilog HDL Always Construct warning at alu.v(70): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 70
Warning (10235): Verilog HDL Always Construct warning at alu.v(70): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 70
Warning (10235): Verilog HDL Always Construct warning at alu.v(73): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 73
Warning (10235): Verilog HDL Always Construct warning at alu.v(73): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 73
Warning (10235): Verilog HDL Always Construct warning at alu.v(76): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 76
Warning (10235): Verilog HDL Always Construct warning at alu.v(76): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 76
Warning (10235): Verilog HDL Always Construct warning at alu.v(79): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 79
Warning (10235): Verilog HDL Always Construct warning at alu.v(79): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 79
Warning (10235): Verilog HDL Always Construct warning at alu.v(80): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 80
Warning (10235): Verilog HDL Always Construct warning at alu.v(83): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 83
Warning (10235): Verilog HDL Always Construct warning at alu.v(83): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 83
Warning (10235): Verilog HDL Always Construct warning at alu.v(87): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 87
Warning (10235): Verilog HDL Always Construct warning at alu.v(87): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 87
Warning (10235): Verilog HDL Always Construct warning at alu.v(90): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 90
Warning (10235): Verilog HDL Always Construct warning at alu.v(90): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 90
Warning (10235): Verilog HDL Always Construct warning at alu.v(93): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 93
Warning (10235): Verilog HDL Always Construct warning at alu.v(93): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 93
Warning (10235): Verilog HDL Always Construct warning at alu.v(94): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 94
Warning (10235): Verilog HDL Always Construct warning at alu.v(97): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 97
Warning (10235): Verilog HDL Always Construct warning at alu.v(97): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 97
Warning (10230): Verilog HDL assignment warning at alu.v(101): truncated value with size 32 to match size of target (8) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 101
Warning (10230): Verilog HDL assignment warning at alu.v(103): truncated value with size 32 to match size of target (8) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 103
Warning (10230): Verilog HDL assignment warning at alu.v(107): truncated value with size 32 to match size of target (8) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 107
Warning (10230): Verilog HDL assignment warning at alu.v(112): truncated value with size 32 to match size of target (8) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 112
Warning (10235): Verilog HDL Always Construct warning at alu.v(120): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 120
Warning (10230): Verilog HDL assignment warning at alu.v(122): truncated value with size 32 to match size of target (8) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 122
Warning (10235): Verilog HDL Always Construct warning at alu.v(129): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 129
Warning (10235): Verilog HDL Always Construct warning at alu.v(130): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 130
Warning (10235): Verilog HDL Always Construct warning at alu.v(130): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 130
Warning (10235): Verilog HDL Always Construct warning at alu.v(133): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 133
Warning (10235): Verilog HDL Always Construct warning at alu.v(133): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 133
Warning (10235): Verilog HDL Always Construct warning at alu.v(136): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 136
Warning (10235): Verilog HDL Always Construct warning at alu.v(137): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 137
Warning (10235): Verilog HDL Always Construct warning at alu.v(137): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 137
Warning (10235): Verilog HDL Always Construct warning at alu.v(138): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 138
Warning (10235): Verilog HDL Always Construct warning at alu.v(141): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 141
Warning (10235): Verilog HDL Always Construct warning at alu.v(141): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 141
Warning (10235): Verilog HDL Always Construct warning at alu.v(144): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 144
Warning (10235): Verilog HDL Always Construct warning at alu.v(144): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 144
Warning (10235): Verilog HDL Always Construct warning at alu.v(150): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 150
Warning (10235): Verilog HDL Always Construct warning at alu.v(150): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 150
Warning (10235): Verilog HDL Always Construct warning at alu.v(151): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 151
Warning (10235): Verilog HDL Always Construct warning at alu.v(157): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 157
Warning (10235): Verilog HDL Always Construct warning at alu.v(157): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 157
Warning (10235): Verilog HDL Always Construct warning at alu.v(163): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 163
Warning (10235): Verilog HDL Always Construct warning at alu.v(163): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 163
Warning (10235): Verilog HDL Always Construct warning at alu.v(164): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 164
Warning (10235): Verilog HDL Always Construct warning at alu.v(170): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 170
Warning (10235): Verilog HDL Always Construct warning at alu.v(170): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 170
Warning (10235): Verilog HDL Always Construct warning at alu.v(176): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 176
Warning (10235): Verilog HDL Always Construct warning at alu.v(176): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 176
Warning (10235): Verilog HDL Always Construct warning at alu.v(177): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 177
Warning (10235): Verilog HDL Always Construct warning at alu.v(183): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 183
Warning (10235): Verilog HDL Always Construct warning at alu.v(184): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 184
Warning (10235): Verilog HDL Always Construct warning at alu.v(185): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 185
Warning (10230): Verilog HDL assignment warning at alu.v(185): truncated value with size 32 to match size of target (16) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 185
Warning (10235): Verilog HDL Always Construct warning at alu.v(187): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 187
Warning (10235): Verilog HDL Always Construct warning at alu.v(187): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 187
Warning (10230): Verilog HDL assignment warning at alu.v(187): truncated value with size 32 to match size of target (16) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 187
Warning (10235): Verilog HDL Always Construct warning at alu.v(193): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 193
Warning (10235): Verilog HDL Always Construct warning at alu.v(194): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 194
Warning (10235): Verilog HDL Always Construct warning at alu.v(195): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 195
Warning (10230): Verilog HDL assignment warning at alu.v(195): truncated value with size 32 to match size of target (16) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 195
Warning (10235): Verilog HDL Always Construct warning at alu.v(197): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 197
Warning (10235): Verilog HDL Always Construct warning at alu.v(197): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 197
Warning (10230): Verilog HDL assignment warning at alu.v(197): truncated value with size 32 to match size of target (16) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 197
Warning (10235): Verilog HDL Always Construct warning at alu.v(203): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 203
Warning (10235): Verilog HDL Always Construct warning at alu.v(204): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 204
Warning (10230): Verilog HDL assignment warning at alu.v(204): truncated value with size 32 to match size of target (16) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 204
Warning (10235): Verilog HDL Always Construct warning at alu.v(206): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 206
Warning (10235): Verilog HDL Always Construct warning at alu.v(206): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 206
Warning (10230): Verilog HDL assignment warning at alu.v(206): truncated value with size 32 to match size of target (16) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 206
Warning (10235): Verilog HDL Always Construct warning at alu.v(212): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 212
Warning (10235): Verilog HDL Always Construct warning at alu.v(213): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 213
Warning (10230): Verilog HDL assignment warning at alu.v(213): truncated value with size 32 to match size of target (16) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 213
Warning (10235): Verilog HDL Always Construct warning at alu.v(215): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 215
Warning (10235): Verilog HDL Always Construct warning at alu.v(215): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 215
Warning (10230): Verilog HDL assignment warning at alu.v(215): truncated value with size 32 to match size of target (16) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 215
Warning (10235): Verilog HDL Always Construct warning at alu.v(221): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 221
Warning (10235): Verilog HDL Always Construct warning at alu.v(222): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 222
Warning (10230): Verilog HDL assignment warning at alu.v(222): truncated value with size 32 to match size of target (16) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 222
Warning (10235): Verilog HDL Always Construct warning at alu.v(224): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 224
Warning (10235): Verilog HDL Always Construct warning at alu.v(224): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 224
Warning (10230): Verilog HDL assignment warning at alu.v(224): truncated value with size 32 to match size of target (16) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 224
Warning (10235): Verilog HDL Always Construct warning at alu.v(225): variable "temp_result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 225
Warning (10235): Verilog HDL Always Construct warning at alu.v(226): variable "temp_result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 226
Warning (10235): Verilog HDL Always Construct warning at alu.v(230): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 230
Warning (10235): Verilog HDL Always Construct warning at alu.v(231): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 231
Warning (10230): Verilog HDL assignment warning at alu.v(231): truncated value with size 32 to match size of target (16) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 231
Warning (10235): Verilog HDL Always Construct warning at alu.v(233): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 233
Warning (10235): Verilog HDL Always Construct warning at alu.v(233): variable "Reg2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 233
Warning (10230): Verilog HDL assignment warning at alu.v(233): truncated value with size 32 to match size of target (16) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 233
Warning (10235): Verilog HDL Always Construct warning at alu.v(239): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 239
Warning (10235): Verilog HDL Always Construct warning at alu.v(241): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 241
Warning (10235): Verilog HDL Always Construct warning at alu.v(243): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 243
Warning (10235): Verilog HDL Always Construct warning at alu.v(246): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 246
Warning (10235): Verilog HDL Always Construct warning at alu.v(247): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 247
Warning (10235): Verilog HDL Always Construct warning at alu.v(249): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 249
Warning (10235): Verilog HDL Always Construct warning at alu.v(250): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 250
Warning (10235): Verilog HDL Always Construct warning at alu.v(253): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 253
Warning (10235): Verilog HDL Always Construct warning at alu.v(254): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 254
Warning (10235): Verilog HDL Always Construct warning at alu.v(258): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 258
Warning (10235): Verilog HDL Always Construct warning at alu.v(259): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 259
Warning (10235): Verilog HDL Always Construct warning at alu.v(261): variable "Reg1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 261
Warning (10270): Verilog HDL Case Statement warning at alu.v(45): incomplete case statement has no default case item File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 45
Warning (10240): Verilog HDL Always Construct warning at alu.v(28): inferring latch(es) for variable "result", which holds its previous value in one or more paths through the always construct File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
Warning (10240): Verilog HDL Always Construct warning at alu.v(28): inferring latch(es) for variable "temp_result", which holds its previous value in one or more paths through the always construct File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
Info (10041): Inferred latch for "result[0]" at alu.v(28) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
Info (10041): Inferred latch for "result[1]" at alu.v(28) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
Info (10041): Inferred latch for "result[2]" at alu.v(28) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
Info (10041): Inferred latch for "result[3]" at alu.v(28) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
Info (10041): Inferred latch for "result[4]" at alu.v(28) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
Info (10041): Inferred latch for "result[5]" at alu.v(28) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
Info (10041): Inferred latch for "result[6]" at alu.v(28) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
Info (10041): Inferred latch for "result[7]" at alu.v(28) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
Info (10041): Inferred latch for "result[8]" at alu.v(28) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
Info (10041): Inferred latch for "result[9]" at alu.v(28) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
Info (10041): Inferred latch for "result[10]" at alu.v(28) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
Info (10041): Inferred latch for "result[11]" at alu.v(28) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
Info (10041): Inferred latch for "result[12]" at alu.v(28) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
Info (10041): Inferred latch for "result[13]" at alu.v(28) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
Info (10041): Inferred latch for "result[14]" at alu.v(28) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
Info (10041): Inferred latch for "result[15]" at alu.v(28) File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory:ram|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter NUMWORDS_B set to 65536
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA
        Info (286033): Parameter READ_DURING_WRITE_MODE_PORT_B set to OLD_DATA
        Info (286033): Parameter INIT_FILE set to db/xm23_cpu.ram0_memory_e411fb78.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "memory:ram|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "memory:ram|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "NUMWORDS_B" = "65536"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "OLD_DATA"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_B" = "OLD_DATA"
    Info (12134): Parameter "INIT_FILE" = "db/xm23_cpu.ram0_memory_e411fb78.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2s72.tdf
    Info (12023): Found entity 1: altsyncram_2s72 File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/altsyncram_2s72.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/decode_rsa.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf
    Info (12023): Found entity 1: mux_bnb File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/db/mux_bnb.tdf Line: 23
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "control_unit:ctrl_unit|int_vect_entry:iv_ent|inc_iv" merged with LATCH primitive "control_unit:ctrl_unit|int_vect_entry:iv_ent|prpo_iv" File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 12
Warning (13012): Latch view_data:data_viewer|LEDG[2] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDG[3] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDG[4] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDG[5] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDR[0] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDR[1] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDR[2] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDR[3] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDR[4] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDR[5] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDR[6] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDR[7] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDR[8] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDR[9] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDR[10] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDR[11] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDR[12] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDR[13] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDR[14] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|LEDR[15] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 44
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
Warning (13012): Latch view_data:data_viewer|data[0] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal view_data:data_viewer|view_mode[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (13012): Latch view_data:data_viewer|data[1] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal view_data:data_viewer|view_mode[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (13012): Latch view_data:data_viewer|data[2] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal view_data:data_viewer|view_mode[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (13012): Latch view_data:data_viewer|data[3] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal view_data:data_viewer|view_mode[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (13012): Latch view_data:data_viewer|data[4] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal view_data:data_viewer|view_mode[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (13012): Latch view_data:data_viewer|data[5] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal view_data:data_viewer|view_mode[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (13012): Latch view_data:data_viewer|data[6] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal view_data:data_viewer|view_mode[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (13012): Latch view_data:data_viewer|data[7] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal view_data:data_viewer|view_mode[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (13012): Latch view_data:data_viewer|data[8] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal view_data:data_viewer|view_mode[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (13012): Latch view_data:data_viewer|data[9] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal view_data:data_viewer|view_mode[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (13012): Latch view_data:data_viewer|data[10] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal view_data:data_viewer|view_mode[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (13012): Latch view_data:data_viewer|data[11] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal view_data:data_viewer|view_mode[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (13012): Latch view_data:data_viewer|data[12] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal view_data:data_viewer|view_mode[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (13012): Latch view_data:data_viewer|data[13] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal view_data:data_viewer|view_mode[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (13012): Latch view_data:data_viewer|data[14] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal view_data:data_viewer|view_mode[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (13012): Latch view_data:data_viewer|data[15] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal view_data:data_viewer|view_mode[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/view_data.v Line: 32
Warning (13012): Latch control_unit:ctrl_unit|int_vect_entry:iv_ent|svc_in_prog has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 185
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|iv_cnt[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 112
Warning (13012): Latch control_unit:ctrl_unit|int_vect_entry:iv_ent|inst_type[1] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|iv_enter File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 63
Warning (13012): Latch control_unit:ctrl_unit|int_vect_entry:iv_ent|inst_type[4] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|iv_enter File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 63
Warning (13012): Latch control_unit:ctrl_unit|int_vect_entry:iv_ent|inst_type[5] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|iv_enter File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 63
Warning (13012): Latch control_unit:ctrl_unit|int_vect_entry:iv_ent|inst_type[2] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|iv_enter File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 63
Warning (13012): Latch control_unit:ctrl_unit|int_vect_entry:iv_ent|inst_type[0] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|iv_enter File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 63
Warning (13012): Latch alu:arithmetic_logic_unit|result[0] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|alu_op[5] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 144
Warning (13012): Latch byte_manip:byte_manipulator|dst_out[0] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|bm_op[2] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 144
Warning (13012): Latch control_unit:ctrl_unit|int_vect_entry:iv_ent|prpo_iv has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|iv_enter File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 63
Warning (13012): Latch alu:arithmetic_logic_unit|result[6] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|alu_op[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 144
Warning (13012): Latch byte_manip:byte_manipulator|dst_out[6] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|bm_op[2] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 144
Warning (13012): Latch alu:arithmetic_logic_unit|result[5] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|alu_op[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 144
Warning (13012): Latch byte_manip:byte_manipulator|dst_out[5] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|bm_op[2] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 144
Warning (13012): Latch alu:arithmetic_logic_unit|result[4] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|alu_op[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 144
Warning (13012): Latch byte_manip:byte_manipulator|dst_out[4] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|bm_op[2] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 144
Warning (13012): Latch alu:arithmetic_logic_unit|result[7] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|alu_op[5] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 144
Warning (13012): Latch byte_manip:byte_manipulator|dst_out[7] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|bm_op[2] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 144
Warning (13012): Latch alu:arithmetic_logic_unit|result[8] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|alu_op[5] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 144
Warning (13012): Latch byte_manip:byte_manipulator|dst_out[8] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|bm_op[2] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 144
Warning (13012): Latch alu:arithmetic_logic_unit|result[9] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|alu_op[4] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 144
Warning (13012): Latch byte_manip:byte_manipulator|dst_out[9] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|bm_op[2] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 144
Warning (13012): Latch alu:arithmetic_logic_unit|result[10] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|alu_op[4] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 144
Warning (13012): Latch byte_manip:byte_manipulator|dst_out[10] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|bm_op[2] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 144
Warning (13012): Latch alu:arithmetic_logic_unit|result[1] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|alu_op[2] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 144
Warning (13012): Latch byte_manip:byte_manipulator|dst_out[1] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|bm_op[2] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 144
Warning (13012): Latch alu:arithmetic_logic_unit|result[2] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|alu_op[3] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 144
Warning (13012): Latch byte_manip:byte_manipulator|dst_out[2] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|bm_op[2] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 144
Warning (13012): Latch alu:arithmetic_logic_unit|result[3] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|alu_op[2] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 144
Warning (13012): Latch byte_manip:byte_manipulator|dst_out[3] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|bm_op[2] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 144
Warning (13012): Latch alu:arithmetic_logic_unit|result[13] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|alu_op[2] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 144
Warning (13012): Latch byte_manip:byte_manipulator|dst_out[13] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|bm_op[2] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 144
Warning (13012): Latch alu:arithmetic_logic_unit|result[12] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|alu_op[2] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 144
Warning (13012): Latch byte_manip:byte_manipulator|dst_out[12] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|bm_op[2] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 144
Warning (13012): Latch alu:arithmetic_logic_unit|result[11] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|alu_op[4] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 144
Warning (13012): Latch byte_manip:byte_manipulator|dst_out[11] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|bm_op[2] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 144
Warning (13012): Latch alu:arithmetic_logic_unit|result[14] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|alu_op[2] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 144
Warning (13012): Latch byte_manip:byte_manipulator|dst_out[14] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|bm_op[2] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 144
Warning (13012): Latch alu:arithmetic_logic_unit|result[15] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/alu.v Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|alu_op[5] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 144
Warning (13012): Latch byte_manip:byte_manipulator|dst_out[15] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/byte_manip.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|bm_op[2] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 144
Warning (13012): Latch control_unit:ctrl_unit|int_vect_entry:iv_ent|data_src_iv[1] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|iv_enter File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 63
Warning (13012): Latch control_unit:ctrl_unit|int_vect_entry:iv_ent|data_src_iv[0] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|iv_enter File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 63
Warning (13012): Latch control_unit:ctrl_unit|int_vect_entry:iv_ent|data_src_iv[3] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|iv_enter File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 63
Warning (13012): Latch control_unit:ctrl_unit|int_vect_entry:iv_ent|data_src_iv[2] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|iv_enter File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 63
Warning (13012): Latch control_unit:ctrl_unit|int_vect_entry:iv_ent|data_src_iv[4] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|iv_enter File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 63
Warning (13012): Latch control_unit:ctrl_unit|int_vect_entry:iv_ent|data_dst_iv[4] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|iv_enter File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 63
Warning (13012): Latch control_unit:ctrl_unit|int_vect_entry:iv_ent|data_dst_iv[0] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|iv_cnt[2] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 112
Warning (13012): Latch control_unit:ctrl_unit|int_vect_entry:iv_ent|data_dst_iv[1] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|iv_cnt[1] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 112
Warning (13012): Latch control_unit:ctrl_unit|int_vect_entry:iv_ent|data_dst_iv[2] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|iv_enter File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 63
Warning (13012): Latch control_unit:ctrl_unit|int_vect_entry:iv_ent|dec_iv has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 12
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|iv_enter File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 63
Warning (13012): Latch control_unit:ctrl_unit|int_vect_entry:iv_ent|PSW_ENT[1] has unsafe behavior File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/int_vect_entry.v Line: 41
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control_unit:ctrl_unit|iv_cnt[0] File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/control_unit.v Line: 112
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 14
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 14
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 14
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "debugging_tools" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity debugging_tools -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity debugging_tools -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity debugging_tools -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity debugging_tools -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity debugging_tools -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity debugging_tools -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity debugging_tools -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity debugging_tools -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity debugging_tools -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity debugging_tools -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity debugging_tools -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity debugging_tools -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity debugging_tools -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity debugging_tools -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity debugging_tools -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity debugging_tools -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity debugging_tools -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity debugging_tools -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity debugging_tools -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity debugging_tools -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity debugging_tools -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity debugging_tools -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity debugging_tools -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity debugging_tools -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "instr_decode_demo" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity instr_decode_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity instr_decode_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity instr_decode_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity instr_decode_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity instr_decode_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity instr_decode_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity instr_decode_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity instr_decode_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity instr_decode_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity instr_decode_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity instr_decode_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity instr_decode_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity instr_decode_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity instr_decode_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity instr_decode_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity instr_decode_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity instr_decode_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity instr_decode_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity instr_decode_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity instr_decode_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity instr_decode_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity instr_decode_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity instr_decode_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity instr_decode_demo -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "loader" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity loader -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity loader -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity loader -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity loader -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity loader -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity loader -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity loader -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity loader -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity loader -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity loader -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity loader -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity loader -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity loader -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity loader -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity loader -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity loader -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity loader -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity loader -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity loader -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity loader -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity loader -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity loader -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity loader -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity loader -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "loader_demo" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity loader_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity loader_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity loader_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity loader_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity loader_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity loader_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity loader_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity loader_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity loader_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity loader_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity loader_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity loader_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity loader_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity loader_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity loader_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity loader_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity loader_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity loader_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity loader_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity loader_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity loader_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity loader_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity loader_demo -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity loader_demo -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "register_test" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity register_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity register_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity register_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity register_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity register_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity register_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity register_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity register_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity register_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity register_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity register_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity register_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity register_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity register_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity register_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity register_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity register_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity register_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity register_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity register_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity register_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity register_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity register_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity register_test -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/mccoy/Documents/ECED3900/basic_cpu/output_files/xm23_cpu.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 3
    Warning (15610): No output dependent on input pin "CLOCK_50" File: C:/Users/mccoy/Documents/ECED3900/basic_cpu/xm23_cpu.v Line: 4
Info (21057): Implemented 3687 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 81 output pins
    Info (21061): Implemented 3518 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 493 warnings
    Info: Peak virtual memory: 4885 megabytes
    Info: Processing ended: Sat Sep 16 21:22:50 2023
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:00:38


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/mccoy/Documents/ECED3900/basic_cpu/output_files/xm23_cpu.map.smsg.


