v 20130925 2
T 14100 100 9 10 1 0 0 0 1
1
T 15700 100 9 10 1 0 0 0 1
1
N 1100 3300 1100 7800 4
N 1000 8700 20500 8700 4
{
T 1100 8800 5 10 1 1 0 0 1
netname=VDD
}
N 2000 8700 2000 8300 4
N 2200 7800 2100 7800 4
N 2200 7800 2200 8700 4
N 1000 2400 20500 2400 4
{
T 1200 2500 5 10 1 1 0 0 1
netname=GND
}
C 1400 7300 1 0 0 asic-pmos-1.sym
{
T 2800 8100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 2200 8100 5 10 1 1 0 0 1
refdes=M1
T 2200 7900 5 8 1 1 0 0 1
model-name=pmos4
T 2200 7600 5 8 1 0 0 0 1
w='g*Wmin'
T 2200 7400 5 8 1 0 0 0 1
l=1u
}
T 6800 500 9 10 1 0 0 0 4
see [UYEMURA, 1992]
Uyemura, John P.:
"Circuit Design for CMOS VLSI." 1st Edition, 1992.
Figure 5.23, Page 187.
B 6700 400 6500 1000 19 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
C 13500 0 1 0 0 cvstitleblock-1.sym
{
T 14100 400 5 10 1 1 0 0 1
date=2019-09-07
T 18000 400 5 10 1 1 0 0 1
rev=$Revision$
T 18000 100 5 10 1 1 0 0 1
auth=<stdcelllib@nospam.chipforge.org>
T 14100 700 5 10 1 1 0 0 1
fname=DFFP.sch
T 16500 1100 5 14 1 1 0 4 1
title=DFFP - Positive edge-triggered D-FlipFlop
}
C 4500 8900 1 0 0 spice-model-1.sym
{
T 4600 9500 5 10 1 1 0 0 1
refdes=A1
T 5800 9200 5 10 1 1 0 0 1
model-name=nmos4
T 5000 9000 5 10 1 1 0 0 1
file=Technology/spice/ls1unmos.mod
}
C 7800 8900 1 0 0 spice-model-1.sym
{
T 7900 9500 5 10 1 1 0 0 1
refdes=A2
T 9100 9200 5 10 1 1 0 0 1
model-name=pmos4
T 8300 9000 5 10 1 1 0 0 1
file=Technology/spice/ls1upmos.mod
}
C 6500 5900 1 180 0 spice-subcircuit-IO-1.sym
{
T 6300 5900 5 10 1 1 0 0 1
refdes=P2
}
C 1000 5900 1 180 0 spice-subcircuit-IO-1.sym
{
T 800 5900 5 10 1 1 0 0 1
refdes=P3
}
C 1200 9000 1 180 0 spice-subcircuit-IO-1.sym
{
T 1200 9000 5 10 1 1 0 0 1
refdes=P4
}
C 1200 2700 1 180 0 spice-subcircuit-IO-1.sym
{
T 1200 2700 5 10 1 1 0 0 1
refdes=P5
}
C 11100 9100 1 0 0 spice-subcircuit-LL-1.sym
{
T 11200 9500 5 10 1 1 0 0 1
refdes=A3
T 11200 9200 5 10 1 1 0 0 1
model-name=DFFP
}
C 14400 9100 1 0 0 spice-directive-1.sym
{
T 14500 9400 5 10 0 1 0 0 1
device=directive
T 14500 9500 5 10 1 1 0 0 1
refdes=A4
T 14500 9200 5 10 1 1 0 0 1
value=.PARAM Wmin=1.5u
}
C 17500 9100 1 0 0 spice-directive-1.sym
{
T 17600 9400 5 10 0 1 0 0 1
device=directive
T 17600 9500 5 10 1 1 0 0 1
refdes=A5
T 17600 9200 5 10 1 1 0 0 1
value=.PARAM g=2
}
C 3400 7300 1 0 0 asic-pmos-1.sym
{
T 4800 8100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 4200 8100 5 10 1 1 0 0 1
refdes=M3
T 4200 7900 5 8 1 1 0 0 1
model-name=pmos4
T 4200 7600 5 8 1 0 0 0 1
w='g*Wmin'
T 4200 7400 5 8 1 0 0 0 1
l=1u
}
C 3400 2800 1 0 0 asic-nmos-1.sym
{
T 4800 3600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 4200 3600 5 10 1 1 0 0 1
refdes=M4
T 4200 3400 5 8 1 1 0 0 1
model-name=nmos4
T 4200 3100 5 8 1 0 0 0 1
w='Wmin'
T 4200 2900 5 8 1 0 0 0 1
l=1u
}
C 1400 2800 1 0 0 asic-nmos-1.sym
{
T 2800 3600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 2200 3600 5 10 1 1 0 0 1
refdes=M2
T 2200 3400 5 8 1 1 0 0 1
model-name=nmos4
T 2200 3100 5 8 1 0 0 0 1
w='Wmin'
T 2200 2900 5 8 1 0 0 0 1
l=1u
}
N 800 5600 1100 5600 4
{
T 800 5700 5 10 1 1 0 0 1
netname=X
}
N 1100 7800 1400 7800 4
N 1100 3300 1400 3300 4
N 2000 2800 2000 2400 4
N 2100 3300 2200 3300 4
N 2200 3300 2200 2400 4
N 2000 7300 2000 3800 4
N 3100 7800 3400 7800 4
N 3100 3300 3400 3300 4
N 3100 7800 3100 3300 4
N 2000 5600 3100 5600 4
{
T 2400 5700 5 10 1 1 0 0 1
netname=clk180
}
N 4000 7300 4000 3800 4
N 4000 8300 4000 8700 4
N 4000 2800 4000 2400 4
N 4100 7800 4200 7800 4
N 4200 7800 4200 8700 4
N 4100 3300 4200 3300 4
N 4200 3300 4200 2400 4
N 4000 5600 4800 5600 4
{
T 4300 5700 5 10 1 1 0 0 1
netname=clk360
}
C 7000 5800 1 0 0 asic-pmos-1.sym
{
T 8400 6600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 7800 6600 5 10 1 1 0 0 1
refdes=M6
T 7800 6400 5 8 1 1 0 0 1
model-name=pmos4
T 7800 6100 5 8 1 0 0 0 1
w='2*g*Wmin'
T 7800 5900 5 8 1 0 0 0 1
l=1u
}
C 7000 4300 1 0 0 asic-nmos-1.sym
{
T 8400 5100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 7800 5100 5 10 1 1 0 0 1
refdes=M7
T 7800 4900 5 8 1 1 0 0 1
model-name=nmos4
T 7800 4600 5 8 1 0 0 0 1
w='2*Wmin'
T 7800 4400 5 8 1 0 0 0 1
l=1u
}
C 7000 2800 1 0 0 asic-nmos-1.sym
{
T 8400 3600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 7800 3600 5 10 1 1 0 0 1
refdes=M8
T 7800 3400 5 8 1 1 0 0 1
model-name=nmos4
T 7800 3100 5 8 1 0 0 0 1
w='2*Wmin'
T 7800 2900 5 8 1 0 0 0 1
l=1u
}
C 7000 7300 1 0 0 asic-pmos-1.sym
{
T 8400 8100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 7800 8100 5 10 1 1 0 0 1
refdes=M5
T 7800 7900 5 8 1 1 0 0 1
model-name=pmos4
T 7800 7600 5 8 1 0 0 0 1
w='2*g*Wmin'
T 7800 7400 5 8 1 0 0 0 1
l=1u
}
N 7000 7800 6100 7800 4
{
T 6400 7900 5 10 1 1 0 0 1
netname=clk360
}
N 7000 3300 6100 3300 4
{
T 6400 3400 5 10 1 1 0 0 1
netname=clk180
}
N 6700 6300 7000 6300 4
N 7000 4800 6700 4800 4
N 6700 4800 6700 6300 4
N 6300 5600 6700 5600 4
{
T 6300 5700 5 10 1 1 0 0 1
netname=D
}
N 7600 8300 7600 8700 4
N 7600 7300 7600 6800 4
N 7600 5800 7600 5300 4
N 7600 4300 7600 3800 4
N 7600 2800 7600 2400 4
T 2000 1700 9 10 1 0 0 0 3
Double Clock Buffering:
- de-coupling high load
- 2-phase clock generation
C 9400 5800 1 0 0 asic-pmos-1.sym
{
T 10800 6600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 10200 6600 5 10 1 1 0 0 1
refdes=M9
T 10200 6400 5 8 1 1 0 0 1
model-name=pmos4
T 10200 6100 5 8 1 0 0 0 1
w='g*Wmin'
T 10200 5900 5 8 1 0 0 0 1
l=1u
}
C 9400 4300 1 0 0 asic-nmos-1.sym
{
T 10800 5100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 10200 5100 5 10 1 1 0 0 1
refdes=M10
T 10200 4900 5 8 1 1 0 0 1
model-name=nmos4
T 10200 4600 5 8 1 0 0 0 1
w='Wmin'
T 10200 4400 5 8 1 0 0 0 1
l=1u
}
N 9100 6300 9400 6300 4
N 9400 4800 9100 4800 4
N 9100 4800 9100 6300 4
N 10000 5800 10000 5300 4
C 11800 5800 1 0 0 asic-pmos-1.sym
{
T 13200 6600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 12600 6600 5 10 1 1 0 0 1
refdes=M12
T 12600 6400 5 8 1 1 0 0 1
model-name=pmos4
T 12600 6100 5 8 1 0 0 0 1
w='2*g*Wmin'
T 12600 5900 5 8 1 0 0 0 1
l=1u
}
C 11800 4300 1 0 0 asic-nmos-1.sym
{
T 13200 5100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 12600 5100 5 10 1 1 0 0 1
refdes=M13
T 12600 4900 5 8 1 1 0 0 1
model-name=nmos4
T 12600 4600 5 8 1 0 0 0 1
w='2*Wmin'
T 12600 4400 5 8 1 0 0 0 1
l=1u
}
C 11800 2800 1 0 0 asic-nmos-1.sym
{
T 13200 3600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 12600 3600 5 10 1 1 0 0 1
refdes=M14
T 12600 3400 5 8 1 1 0 0 1
model-name=nmos4
T 12600 3100 5 8 1 0 0 0 1
w='2*Wmin'
T 12600 2900 5 8 1 0 0 0 1
l=1u
}
C 11800 7300 1 0 0 asic-pmos-1.sym
{
T 13200 8100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 12600 8100 5 10 1 1 0 0 1
refdes=M11
T 12600 7900 5 8 1 1 0 0 1
model-name=pmos4
T 12600 7600 5 8 1 0 0 0 1
w='2*g*Wmin'
T 12600 7400 5 8 1 0 0 0 1
l=1u
}
N 11800 7800 10900 7800 4
{
T 11200 7900 5 10 1 1 0 0 1
netname=clk180
}
N 11800 3300 10900 3300 4
{
T 11200 3400 5 10 1 1 0 0 1
netname=clk360
}
N 11500 6300 11800 6300 4
N 11800 4800 11500 4800 4
N 11500 4800 11500 6300 4
N 10000 5600 11500 5600 4
{
T 11000 5700 5 10 1 1 0 0 1
netname=qm
}
N 12400 8300 12400 8700 4
N 12400 7300 12400 6800 4
N 12400 5800 12400 5300 4
N 12400 4300 12400 3800 4
N 12400 2800 12400 2400 4
N 11200 4100 11200 5600 4
N 7600 5600 9100 5600 4
N 8500 5600 8500 7100 4
N 8500 7100 13400 7100 4
{
T 11000 7200 5 10 1 1 0 0 1
netname=\_qm\_
}
N 12400 5600 13400 5600 4
N 13400 5600 13400 7100 4
T 6300 1700 9 10 1 0 0 0 3
Master Latch input switch:
- (inverting) tri-state driver
- low-active transparent
T 9700 1900 9 10 1 0 0 0 2
Master Q Stage:
- inverter
T 11100 1700 9 10 1 0 0 0 3
Master QN Stage:
- (inverting) tri-state driver
- high-active transparent
N 7700 7800 7800 7800 4
N 7800 6300 7800 8700 4
N 7700 6300 7800 6300 4
N 12500 7800 12600 7800 4
N 12600 6300 12600 8700 4
N 12500 6300 12600 6300 4
N 12500 3300 12600 3300 4
N 12600 2400 12600 4800 4
N 12500 4800 12600 4800 4
N 10000 6800 10000 8700 4
N 10100 6300 10200 6300 4
N 10200 6300 10200 8700 4
N 10000 4300 10000 2400 4
N 10100 4800 10200 4800 4
N 10200 4800 10200 2400 4
N 7700 3300 7800 3300 4
N 7800 2400 7800 4800 4
N 7700 4800 7800 4800 4
C 18800 4900 1 270 0 spice-subcircuit-IO-1.sym
{
T 19300 4500 5 10 1 1 90 0 1
refdes=P1
}
C 14900 5800 1 0 0 asic-pmos-1.sym
{
T 16300 6600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 15700 6600 5 10 1 1 0 0 1
refdes=M16
T 15700 6400 5 8 1 1 0 0 1
model-name=pmos4
T 15700 6100 5 8 1 0 0 0 1
w='2*g*Wmin'
T 15700 5900 5 8 1 0 0 0 1
l=1u
}
C 14900 4300 1 0 0 asic-nmos-1.sym
{
T 16300 5100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 15700 5100 5 10 1 1 0 0 1
refdes=M17
T 15700 4900 5 8 1 1 0 0 1
model-name=nmos4
T 15700 4600 5 8 1 0 0 0 1
w='2*Wmin'
T 15700 4400 5 8 1 0 0 0 1
l=1u
}
C 14900 2800 1 0 0 asic-nmos-1.sym
{
T 16300 3600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 15700 3600 5 10 1 1 0 0 1
refdes=M18
T 15700 3400 5 8 1 1 0 0 1
model-name=nmos4
T 15700 3100 5 8 1 0 0 0 1
w='2*Wmin'
T 15700 2900 5 8 1 0 0 0 1
l=1u
}
C 14900 7300 1 0 0 asic-pmos-1.sym
{
T 16300 8100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 15700 8100 5 10 1 1 0 0 1
refdes=M15
T 15700 7900 5 8 1 1 0 0 1
model-name=pmos4
T 15700 7600 5 8 1 0 0 0 1
w='2*g*Wmin'
T 15700 7400 5 8 1 0 0 0 1
l=1u
}
N 14900 7800 14000 7800 4
{
T 14300 7900 5 10 1 1 0 0 1
netname=clk180
}
N 14900 3300 14000 3300 4
{
T 14300 3400 5 10 1 1 0 0 1
netname=clk360
}
N 14600 6300 14900 6300 4
N 14900 4800 14600 4800 4
N 14600 4800 14600 6300 4
N 14200 5600 14600 5600 4
N 15500 8300 15500 8700 4
N 15500 7300 15500 6800 4
N 15500 5800 15500 5300 4
N 15500 4300 15500 3800 4
N 15500 2800 15500 2400 4
C 17300 5800 1 0 0 asic-pmos-1.sym
{
T 18700 6600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 18100 6600 5 10 1 1 0 0 1
refdes=M19
T 18100 6400 5 8 1 1 0 0 1
model-name=pmos4
T 18100 6100 5 8 1 0 0 0 1
w='g*Wmin'
T 18100 5900 5 8 1 0 0 0 1
l=1u
}
C 17300 4300 1 0 0 asic-nmos-1.sym
{
T 18700 5100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 18100 5100 5 10 1 1 0 0 1
refdes=M20
T 18100 4900 5 8 1 1 0 0 1
model-name=nmos4
T 18100 4600 5 8 1 0 0 0 1
w='Wmin'
T 18100 4400 5 8 1 0 0 0 1
l=1u
}
N 17000 6300 17300 6300 4
N 17300 4800 17000 4800 4
N 17000 4800 17000 6300 4
N 17900 5800 17900 5300 4
C 19700 5800 1 0 0 asic-pmos-1.sym
{
T 21100 6600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 20500 6600 5 10 1 1 0 0 1
refdes=M22
T 20500 6400 5 8 1 1 0 0 1
model-name=pmos4
T 20500 6100 5 8 1 0 0 0 1
w='2*g*Wmin'
T 20500 5900 5 8 1 0 0 0 1
l=1u
}
C 19700 4300 1 0 0 asic-nmos-1.sym
{
T 21100 5100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 20500 5100 5 10 1 1 0 0 1
refdes=M23
T 20500 4900 5 8 1 1 0 0 1
model-name=nmos4
T 20500 4600 5 8 1 0 0 0 1
w='2*Wmin'
T 20500 4400 5 8 1 0 0 0 1
l=1u
}
C 19700 2800 1 0 0 asic-nmos-1.sym
{
T 21100 3600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 20500 3600 5 10 1 1 0 0 1
refdes=M24
T 20500 3400 5 8 1 1 0 0 1
model-name=nmos4
T 20500 3100 5 8 1 0 0 0 1
w='2*Wmin'
T 20500 2900 5 8 1 0 0 0 1
l=1u
}
C 19700 7300 1 0 0 asic-pmos-1.sym
{
T 21100 8100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 20500 8100 5 10 1 1 0 0 1
refdes=M21
T 20500 7900 5 8 1 1 0 0 1
model-name=pmos4
T 20500 7600 5 8 1 0 0 0 1
w='2*g*Wmin'
T 20500 7400 5 8 1 0 0 0 1
l=1u
}
N 19700 7800 18800 7800 4
{
T 19100 7900 5 10 1 1 0 0 1
netname=clk360
}
N 19700 3300 18800 3300 4
{
T 19100 3400 5 10 1 1 0 0 1
netname=clk180
}
N 19400 6300 19700 6300 4
N 19700 4800 19400 4800 4
N 19400 4800 19400 6300 4
N 17900 5600 19400 5600 4
{
T 18900 5700 5 10 1 1 0 0 1
netname=Q
}
N 20300 8300 20300 8700 4
N 20300 7300 20300 6800 4
N 20300 5800 20300 5300 4
N 20300 4300 20300 3800 4
N 20300 2800 20300 2400 4
N 19100 4700 19100 5600 4
N 15500 5600 17000 5600 4
N 16400 5600 16400 7100 4
N 16400 7100 21300 7100 4
{
T 18900 7200 5 10 1 1 0 0 1
netname=\_qs\_
}
N 20300 5600 21300 5600 4
N 21300 5600 21300 7100 4
N 15600 7800 15700 7800 4
N 15700 6300 15700 8700 4
N 15600 6300 15700 6300 4
N 20400 7800 20500 7800 4
N 20500 6300 20500 8700 4
N 20400 6300 20500 6300 4
N 20400 3300 20500 3300 4
N 20500 2400 20500 4800 4
N 20400 4800 20500 4800 4
N 17900 6800 17900 8700 4
N 18000 6300 18100 6300 4
N 18100 6300 18100 8700 4
N 17900 4300 17900 2400 4
N 18000 4800 18100 4800 4
N 18100 4800 18100 2400 4
N 15600 3300 15700 3300 4
N 15700 2400 15700 4800 4
N 15600 4800 15700 4800 4
T 14200 1700 9 10 1 0 0 0 3
Slave Latch input switch:
- (inverting) tri-state driver
- high-active transparent
T 17600 1900 9 10 1 0 0 0 2
Slave Q Stage:
- inverter
T 19000 1700 9 10 1 0 0 0 3
Slave QN Stage:
- (inverting) tri-state driver
- low-active transparent
N 14200 4100 14200 5600 4
N 14200 4100 11200 4100 4
