$date
	Sun Oct 23 01:33:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#516908
b1010 !
1"
#516910
b1010 &
b1010 %
1$
#516911
0"
#516914
b101 &
b101 %
#516918
b10000 &
b10000 %
#516922
b1000 &
b1000 %
#516926
b100 &
b100 %
#516930
b10 &
b10 %
#516934
b1 &
1#
b1 %
#516938
b0 &
b0 %
0#
0$
#1600851
b1 !
1"
#1600854
b1 &
b1 %
1$
#1600855
0"
#1600858
1#
#1600862
b0 &
0#
b0 %
0$
#2570196
b10011 !
1"
#2570198
b10011 &
b10011 %
1$
#2570199
0"
#2570202
b111010 &
b111010 %
#2570206
b11101 &
b11101 %
#2570210
b1011000 &
b1011000 %
#2570214
b101100 &
b101100 %
#2570218
b10110 &
b10110 %
#2570222
b1011 &
b1011 %
#2570226
b100010 &
b100010 %
#2570230
b10001 &
b10001 %
#2570234
b110100 &
b110100 %
#2570238
b11010 &
b11010 %
#2570242
b1101 &
b1101 %
#2570246
b101000 &
b101000 %
#2570250
b10100 &
b10100 %
#2570254
b1010 &
b1010 %
#2570258
b101 &
b101 %
#2570262
b10000 &
b10000 %
#2570266
b1000 &
b1000 %
#2570270
b100 &
b100 %
#2570274
b10 &
b10 %
#2570278
b1 &
1#
b1 %
#2570282
b0 &
b0 %
0#
0$
#4500012
