v 20080127 1
C 40000 40000 0 0 0 title-B.sym
C 47900 40700 1 90 0 capacitor-1.sym
{
T 47200 40900 5 10 0 0 90 0 1
device=CAPACITOR
T 47600 40700 5 10 1 1 90 0 1
refdes=C15
T 47000 40900 5 10 0 0 90 0 1
symversion=0.1
T 47600 41300 5 10 1 1 90 0 1
value=0.1uF
T 47900 40700 5 10 0 0 0 0 1
footprint=0603
}
N 42300 47900 41800 47900 4
{
T 41700 47900 5 8 1 1 0 7 1
netname=ram_csn
}
C 47600 40300 1 0 0 gnd-1.sym
N 47700 40600 47700 40700 4
N 42300 47600 41800 47600 4
{
T 41700 47600 5 8 1 1 0 7 1
netname=sclk
}
N 42300 48500 41800 48500 4
{
T 41700 48500 5 8 1 1 0 7 1
netname=mosi
}
C 48500 40700 1 90 0 capacitor-1.sym
{
T 47800 40900 5 10 0 0 90 0 1
device=CAPACITOR
T 48200 40700 5 10 1 1 90 0 1
refdes=C15
T 47600 40900 5 10 0 0 90 0 1
symversion=0.1
T 48200 41300 5 10 1 1 90 0 1
value=0.1uF
T 48500 40700 5 10 0 0 0 0 1
footprint=0603
}
C 48200 40300 1 0 0 gnd-1.sym
N 48300 40600 48300 40700 4
N 47700 41800 47700 41600 4
N 48300 41800 48300 41600 4
C 47500 41800 1 0 0 generic-supply-1.sym
{
T 47700 42050 5 10 0 1 0 3 1
net=3V3:1
T 47900 42900 5 10 0 0 0 0 1
footprint=none
T 47900 42700 5 10 0 0 0 0 1
device=PWR
T 47700 42100 5 10 1 1 0 4 1
netname=3.3V
}
C 48100 41800 1 0 0 generic-supply-1.sym
{
T 48300 42050 5 10 0 1 0 3 1
net=3V3:1
T 48500 42900 5 10 0 0 0 0 1
footprint=none
T 48500 42700 5 10 0 0 0 0 1
device=PWR
T 48300 42100 5 10 1 1 0 4 1
netname=3.3V
}
N 44300 49900 44300 50100 4
C 44600 50200 1 0 0 generic-supply-1.sym
{
T 44800 50450 5 10 0 1 0 3 1
net=3V3:1
T 45000 51300 5 10 0 0 0 0 1
footprint=none
T 45000 51100 5 10 0 0 0 0 1
device=PWR
T 44800 50500 5 10 1 1 0 4 1
netname=3.3V
}
N 42300 48200 41800 48200 4
{
T 41700 48200 5 8 1 1 0 7 1
netname=miso
}
N 42300 46400 41800 46400 4
{
T 41700 46400 5 8 1 1 0 7 1
netname=ram_d0
}
N 42300 46100 41800 46100 4
{
T 41700 46100 5 8 1 1 0 7 1
netname=ram_d1
}
N 41800 45800 42300 45800 4
{
T 41700 45800 5 8 1 1 0 7 1
netname=ram_d2
}
N 42300 45500 41800 45500 4
{
T 41700 45500 5 8 1 1 0 7 1
netname=ram_d3
}
N 41800 45200 42300 45200 4
{
T 41700 45200 5 8 1 1 0 7 1
netname=ram_d4
}
N 42300 44900 41800 44900 4
{
T 41700 44900 5 8 1 1 0 7 1
netname=ram_d5
}
N 41800 44600 42300 44600 4
{
T 41700 44600 5 8 1 1 0 7 1
netname=ram_d6
}
N 42300 44300 41800 44300 4
{
T 41700 44300 5 8 1 1 0 7 1
netname=ram_d7
}
C 45300 42600 1 0 0 gnd-1.sym
N 45400 42900 45400 43300 4
C 49100 40700 1 90 0 capacitor-1.sym
{
T 48400 40900 5 10 0 0 90 0 1
device=CAPACITOR
T 48800 40700 5 10 1 1 90 0 1
refdes=C15
T 48200 40900 5 10 0 0 90 0 1
symversion=0.1
T 48800 41300 5 10 1 1 90 0 1
value=0.1uF
T 49100 40700 5 10 0 0 0 0 1
footprint=0603
}
C 48800 40300 1 0 0 gnd-1.sym
N 48900 40600 48900 40700 4
N 48900 41800 48900 41600 4
C 48700 41800 1 0 0 generic-supply-1.sym
{
T 48900 42050 5 10 0 1 0 3 1
net=3V3:1
T 49100 42900 5 10 0 0 0 0 1
footprint=none
T 49100 42700 5 10 0 0 0 0 1
device=PWR
T 48900 42100 5 10 1 1 0 4 1
netname=3.3V
}
C 52600 43600 1 0 0 cy62128.sym
{
T 52900 50400 5 10 1 1 0 0 1
refdes=U?
T 52800 49300 5 10 0 0 0 0 1
device=CY68128
T 52800 49900 5 10 0 0 0 0 1
footprint=SO32
}
N 55800 49900 56100 49900 4
{
T 56200 49900 5 8 1 1 0 1 1
netname=ram_d0
}
N 55800 49600 56100 49600 4
{
T 56200 49600 5 8 1 1 0 1 1
netname=ram_d1
}
N 56100 49300 55800 49300 4
{
T 56200 49300 5 8 1 1 0 1 1
netname=ram_d2
}
N 55800 49000 56100 49000 4
{
T 56200 49000 5 8 1 1 0 1 1
netname=ram_d3
}
N 56100 48700 55800 48700 4
{
T 56200 48700 5 8 1 1 0 1 1
netname=ram_d4
}
N 55800 48400 56100 48400 4
{
T 56200 48400 5 8 1 1 0 1 1
netname=ram_d5
}
N 56100 48100 55800 48100 4
{
T 56200 48100 5 8 1 1 0 1 1
netname=ram_d6
}
N 55800 47800 56100 47800 4
{
T 56200 47800 5 8 1 1 0 1 1
netname=ram_d7
}
N 42300 47300 41800 47300 4
{
T 41700 47300 5 8 1 1 180 1 1
netname=cpld_clk
}
C 42300 43300 1 0 0 xc2c64a.sym
{
T 42600 49700 5 10 1 1 0 0 1
refdes=U?
T 42600 50300 5 10 0 0 0 0 1
device=XC2C64A
T 42600 50900 5 10 0 0 0 0 1
footprint=VQFP44
}
N 44800 49900 44800 50200 4
N 44300 50100 45300 50100 4
N 45300 50100 45300 49900 4
N 43800 49900 43800 50200 4
C 43600 50200 1 0 0 generic-supply-1.sym
{
T 43800 50450 5 10 0 1 0 3 1
net=1V8:1
T 44000 51300 5 10 0 0 0 0 1
footprint=none
T 44000 51100 5 10 0 0 0 0 1
device=PWR
T 43800 50500 5 10 1 1 0 4 1
netname=1.8V
}
N 45100 43300 45100 43100 4
N 45700 43100 45700 43300 4
N 45700 43100 45400 43100 4
N 45400 43100 45100 43100 4
N 52600 48800 52200 48800 4
{
T 52100 48800 5 8 1 1 0 7 1
netname=ram_a0
}
N 52600 48500 52200 48500 4
{
T 52100 48500 5 8 1 1 0 7 1
netname=ram_a1
}
N 52600 48200 52200 48200 4
{
T 52100 48200 5 8 1 1 0 7 1
netname=ram_a2
}
N 52600 47900 52200 47900 4
{
T 52100 47900 5 8 1 1 0 7 1
netname=ram_a3
}
N 52600 47600 52200 47600 4
{
T 52100 47600 5 8 1 1 0 7 1
netname=ram_a4
}
N 52600 47300 52200 47300 4
{
T 52100 47300 5 8 1 1 0 7 1
netname=ram_a5
}
N 52600 47000 52200 47000 4
{
T 52100 47000 5 8 1 1 0 7 1
netname=ram_a6
}
N 52600 46700 52200 46700 4
{
T 52100 46700 5 8 1 1 0 7 1
netname=ram_a7
}
N 52600 46400 52200 46400 4
{
T 52100 46400 5 8 1 1 0 7 1
netname=ram_a8
}
N 52600 46100 52200 46100 4
{
T 52100 46100 5 8 1 1 0 7 1
netname=ram_a9
}
N 52600 45800 52200 45800 4
{
T 52100 45800 5 8 1 1 0 7 1
netname=ram_a10
}
N 52600 45500 52200 45500 4
{
T 52100 45500 5 8 1 1 0 7 1
netname=ram_a11
}
N 52600 45200 52200 45200 4
{
T 52100 45200 5 8 1 1 0 7 1
netname=ram_a12
}
N 52600 44900 52200 44900 4
{
T 52100 44900 5 8 1 1 0 7 1
netname=ram_a13
}
N 52600 44600 52200 44600 4
{
T 52100 44600 5 8 1 1 0 7 1
netname=ram_a14
}
N 52600 44300 52200 44300 4
{
T 52100 44300 5 8 1 1 0 7 1
netname=ram_a15
}
N 52600 44000 52200 44000 4
{
T 52100 44000 5 8 1 1 0 7 1
netname=ram_a16
}
N 46700 48800 47100 48800 4
{
T 47200 48800 5 8 1 1 0 1 1
netname=ram_a0
}
N 46700 48500 47100 48500 4
{
T 47200 48500 5 8 1 1 0 1 1
netname=ram_a1
}
N 46700 48200 47100 48200 4
{
T 47200 48200 5 8 1 1 0 1 1
netname=ram_a2
}
N 46700 47900 47100 47900 4
{
T 47200 47900 5 8 1 1 0 1 1
netname=ram_a3
}
N 46700 47600 47100 47600 4
{
T 47200 47600 5 8 1 1 0 1 1
netname=ram_a4
}
N 46700 47300 47100 47300 4
{
T 47200 47300 5 8 1 1 0 1 1
netname=ram_a5
}
N 46700 47000 47100 47000 4
{
T 47200 47000 5 8 1 1 0 1 1
netname=ram_a6
}
N 46700 46700 47100 46700 4
{
T 47200 46700 5 8 1 1 0 1 1
netname=ram_a7
}
N 46700 46400 47100 46400 4
{
T 47200 46400 5 8 1 1 0 1 1
netname=ram_a8
}
N 46700 46100 47100 46100 4
{
T 47200 46100 5 8 1 1 0 1 1
netname=ram_a9
}
N 46700 45800 47100 45800 4
{
T 47200 45800 5 8 1 1 0 1 1
netname=ram_a10
}
N 46700 45500 47100 45500 4
{
T 47200 45500 5 8 1 1 0 1 1
netname=ram_a11
}
N 46700 45200 47100 45200 4
{
T 47200 45200 5 8 1 1 0 1 1
netname=ram_a12
}
N 46700 44900 47100 44900 4
{
T 47200 44900 5 8 1 1 0 1 1
netname=ram_a13
}
N 46700 44600 47100 44600 4
{
T 47200 44600 5 8 1 1 0 1 1
netname=ram_a14
}
N 46700 44300 47100 44300 4
{
T 47200 44300 5 8 1 1 0 1 1
netname=ram_a15
}
N 46700 44000 47100 44000 4
{
T 47200 44000 5 8 1 1 0 1 1
netname=ram_a16
}
N 52600 50000 52200 50000 4
{
T 52100 50000 5 8 1 1 0 7 1
netname=3V3
}
N 52600 49400 52200 49400 4
{
T 52100 49400 5 8 1 1 0 7 1
netname=ram_wen
}
N 52200 49100 52600 49100 4
{
T 52100 49100 5 8 1 1 0 7 1
netname=ram_oen
}
N 41800 46700 42300 46700 4
{
T 41700 46700 5 8 1 1 0 7 1
netname=ram_oen
}
N 42300 47000 41800 47000 4
{
T 41700 47000 5 8 1 1 0 7 1
netname=ram_wen
}
N 43000 43300 43000 43000 4
N 43000 43000 42400 43000 4
{
T 42300 43000 5 8 1 1 0 7 1
netname=TCK
}
N 42400 42700 43400 42700 4
{
T 42300 42700 5 8 1 1 0 7 1
netname=TDI
}
N 43400 42700 43400 43300 4
N 43800 43300 43800 42400 4
N 43800 42400 42400 42400 4
{
T 42300 42400 5 8 1 1 0 7 1
netname=TDO
}
N 42400 42100 44200 42100 4
{
T 42300 42100 5 8 1 1 0 7 1
netname=TMS
}
N 44200 42100 44200 43300 4
N 52600 49700 52200 49700 4
{
T 52100 49700 5 8 1 1 0 7 1
netname=ram_cen
}
N 42300 48800 41800 48800 4
{
T 41700 48800 5 8 1 1 0 7 1
netname=ram_cen
}
