{"vcs1":{"timestamp_begin":1730441127.035412256, "rt":1.42, "ut":0.40, "st":0.30}}
{"vcselab":{"timestamp_begin":1730441128.548488104, "rt":1.00, "ut":0.32, "st":0.24}}
{"link":{"timestamp_begin":1730441129.632433567, "rt":0.43, "ut":0.18, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730441126.215809154}
{"VCS_COMP_START_TIME": 1730441126.215809154}
{"VCS_COMP_END_TIME": 1730441131.314951175}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331024}}
{"stitch_vcselab": {"peak_mem": 223368}}
