// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "11/17/2022 02:10:25"

// 
// Device: Altera 10M50DAF484C6GES Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ShiftRegister (
	D,
	sin,
	load,
	l_r,
	clk,
	reset,
	Q,
	sout);
input 	[3:0] D;
input 	sin;
input 	load;
input 	l_r;
input 	clk;
input 	reset;
output 	[3:0] Q;
output 	sout;

// Design Ports Information
// Q[0]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Q[1]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Q[2]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Q[3]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sout	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// l_r	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sin	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// load	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// D[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \Q[0]~output_o ;
wire \Q[1]~output_o ;
wire \Q[2]~output_o ;
wire \Q[3]~output_o ;
wire \sout~output_o ;
wire \clk~input_o ;
wire \sin~input_o ;
wire \l_r~input_o ;
wire \ShiftReg1|shifty[3]~3_combout ;
wire \D[3]~input_o ;
wire \reset~input_o ;
wire \load~input_o ;
wire \ShiftReg1|shifty[2]~2_combout ;
wire \D[2]~input_o ;
wire \ShiftReg1|shifty[1]~5_combout ;
wire \ShiftReg1|shifty[1]~1_combout ;
wire \D[1]~input_o ;
wire \ShiftReg1|shifty~4_combout ;
wire \ShiftReg1|shifty[0]~0_combout ;
wire \D[0]~input_o ;
wire \ShiftReg1|sout~1_combout ;
wire \ShiftReg1|sout~0_combout ;
wire \ShiftReg1|sout~2_combout ;
wire \ShiftReg1|sout~q ;
wire [3:0] \ShiftReg1|shifty ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y52_N4
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \Q[0]~output (
	.i(\ShiftReg1|shifty [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q[0]~output .bus_hold = "false";
defparam \Q[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \Q[1]~output (
	.i(\ShiftReg1|shifty [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q[1]~output .bus_hold = "false";
defparam \Q[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \Q[2]~output (
	.i(\ShiftReg1|shifty [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q[2]~output .bus_hold = "false";
defparam \Q[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \Q[3]~output (
	.i(\ShiftReg1|shifty [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q[3]~output .bus_hold = "false";
defparam \Q[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \sout~output (
	.i(\ShiftReg1|sout~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sout~output_o ),
	.obar());
// synopsys translate_off
defparam \sout~output .bus_hold = "false";
defparam \sout~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .listen_to_nsleep_signal = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \sin~input (
	.i(sin),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\sin~input_o ));
// synopsys translate_off
defparam \sin~input .bus_hold = "false";
defparam \sin~input .listen_to_nsleep_signal = "false";
defparam \sin~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \l_r~input (
	.i(l_r),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\l_r~input_o ));
// synopsys translate_off
defparam \l_r~input .bus_hold = "false";
defparam \l_r~input .listen_to_nsleep_signal = "false";
defparam \l_r~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N14
fiftyfivenm_lcell_comb \ShiftReg1|shifty[3]~3 (
// Equation(s):
// \ShiftReg1|shifty[3]~3_combout  = (\sin~input_o  & (\l_r~input_o  & ((\ShiftReg1|shifty [2])))) # (!\sin~input_o  & (((\ShiftReg1|shifty [3]))))

	.dataa(\l_r~input_o ),
	.datab(\sin~input_o ),
	.datac(\ShiftReg1|shifty [3]),
	.datad(\ShiftReg1|shifty [2]),
	.cin(gnd),
	.combout(\ShiftReg1|shifty[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftReg1|shifty[3]~3 .lut_mask = 16'hB830;
defparam \ShiftReg1|shifty[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \D[3]~input (
	.i(D[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\D[3]~input_o ));
// synopsys translate_off
defparam \D[3]~input .bus_hold = "false";
defparam \D[3]~input .listen_to_nsleep_signal = "false";
defparam \D[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .listen_to_nsleep_signal = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \load~input (
	.i(load),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\load~input_o ));
// synopsys translate_off
defparam \load~input .bus_hold = "false";
defparam \load~input .listen_to_nsleep_signal = "false";
defparam \load~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y53_N15
dffeas \ShiftReg1|shifty[3] (
	.clk(\clk~input_o ),
	.d(\ShiftReg1|shifty[3]~3_combout ),
	.asdata(\D[3]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\load~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftReg1|shifty [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftReg1|shifty[3] .is_wysiwyg = "true";
defparam \ShiftReg1|shifty[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N2
fiftyfivenm_lcell_comb \ShiftReg1|shifty[2]~2 (
// Equation(s):
// \ShiftReg1|shifty[2]~2_combout  = (\l_r~input_o  & (\ShiftReg1|shifty [1])) # (!\l_r~input_o  & ((\ShiftReg1|shifty [3])))

	.dataa(\l_r~input_o ),
	.datab(\ShiftReg1|shifty [1]),
	.datac(gnd),
	.datad(\ShiftReg1|shifty [3]),
	.cin(gnd),
	.combout(\ShiftReg1|shifty[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftReg1|shifty[2]~2 .lut_mask = 16'hDD88;
defparam \ShiftReg1|shifty[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \D[2]~input (
	.i(D[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\D[2]~input_o ));
// synopsys translate_off
defparam \D[2]~input .bus_hold = "false";
defparam \D[2]~input .listen_to_nsleep_signal = "false";
defparam \D[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N6
fiftyfivenm_lcell_comb \ShiftReg1|shifty[1]~5 (
// Equation(s):
// \ShiftReg1|shifty[1]~5_combout  = (\load~input_o ) # (\sin~input_o )

	.dataa(\load~input_o ),
	.datab(gnd),
	.datac(\sin~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ShiftReg1|shifty[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftReg1|shifty[1]~5 .lut_mask = 16'hFAFA;
defparam \ShiftReg1|shifty[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y53_N3
dffeas \ShiftReg1|shifty[2] (
	.clk(\clk~input_o ),
	.d(\ShiftReg1|shifty[2]~2_combout ),
	.asdata(\D[2]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\load~input_o ),
	.ena(\ShiftReg1|shifty[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftReg1|shifty [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftReg1|shifty[2] .is_wysiwyg = "true";
defparam \ShiftReg1|shifty[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N12
fiftyfivenm_lcell_comb \ShiftReg1|shifty[1]~1 (
// Equation(s):
// \ShiftReg1|shifty[1]~1_combout  = (\l_r~input_o  & ((\ShiftReg1|shifty [0]))) # (!\l_r~input_o  & (\ShiftReg1|shifty [2]))

	.dataa(\l_r~input_o ),
	.datab(\ShiftReg1|shifty [2]),
	.datac(gnd),
	.datad(\ShiftReg1|shifty [0]),
	.cin(gnd),
	.combout(\ShiftReg1|shifty[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftReg1|shifty[1]~1 .lut_mask = 16'hEE44;
defparam \ShiftReg1|shifty[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \D[1]~input (
	.i(D[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\D[1]~input_o ));
// synopsys translate_off
defparam \D[1]~input .bus_hold = "false";
defparam \D[1]~input .listen_to_nsleep_signal = "false";
defparam \D[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X55_Y53_N13
dffeas \ShiftReg1|shifty[1] (
	.clk(\clk~input_o ),
	.d(\ShiftReg1|shifty[1]~1_combout ),
	.asdata(\D[1]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\load~input_o ),
	.ena(\ShiftReg1|shifty[1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftReg1|shifty [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftReg1|shifty[1] .is_wysiwyg = "true";
defparam \ShiftReg1|shifty[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N24
fiftyfivenm_lcell_comb \ShiftReg1|shifty~4 (
// Equation(s):
// \ShiftReg1|shifty~4_combout  = (!\l_r~input_o  & \ShiftReg1|shifty [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\l_r~input_o ),
	.datad(\ShiftReg1|shifty [1]),
	.cin(gnd),
	.combout(\ShiftReg1|shifty~4_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftReg1|shifty~4 .lut_mask = 16'h0F00;
defparam \ShiftReg1|shifty~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N24
fiftyfivenm_lcell_comb \ShiftReg1|shifty[0]~0 (
// Equation(s):
// \ShiftReg1|shifty[0]~0_combout  = (\sin~input_o  & ((\ShiftReg1|shifty~4_combout ))) # (!\sin~input_o  & (\ShiftReg1|shifty [0]))

	.dataa(gnd),
	.datab(\sin~input_o ),
	.datac(\ShiftReg1|shifty [0]),
	.datad(\ShiftReg1|shifty~4_combout ),
	.cin(gnd),
	.combout(\ShiftReg1|shifty[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftReg1|shifty[0]~0 .lut_mask = 16'hFC30;
defparam \ShiftReg1|shifty[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \D[0]~input (
	.i(D[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\D[0]~input_o ));
// synopsys translate_off
defparam \D[0]~input .bus_hold = "false";
defparam \D[0]~input .listen_to_nsleep_signal = "false";
defparam \D[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y53_N25
dffeas \ShiftReg1|shifty[0] (
	.clk(\clk~input_o ),
	.d(\ShiftReg1|shifty[0]~0_combout ),
	.asdata(\D[0]~input_o ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\load~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftReg1|shifty [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftReg1|shifty[0] .is_wysiwyg = "true";
defparam \ShiftReg1|shifty[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N18
fiftyfivenm_lcell_comb \ShiftReg1|sout~1 (
// Equation(s):
// \ShiftReg1|sout~1_combout  = (!\load~input_o  & (\sin~input_o  & !\reset~input_o ))

	.dataa(\load~input_o ),
	.datab(gnd),
	.datac(\sin~input_o ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\ShiftReg1|sout~1_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftReg1|sout~1 .lut_mask = 16'h0050;
defparam \ShiftReg1|sout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N28
fiftyfivenm_lcell_comb \ShiftReg1|sout~0 (
// Equation(s):
// \ShiftReg1|sout~0_combout  = (\l_r~input_o  & (\ShiftReg1|shifty [3])) # (!\l_r~input_o  & ((\ShiftReg1|shifty [0])))

	.dataa(\l_r~input_o ),
	.datab(gnd),
	.datac(\ShiftReg1|shifty [3]),
	.datad(\ShiftReg1|shifty [0]),
	.cin(gnd),
	.combout(\ShiftReg1|sout~0_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftReg1|sout~0 .lut_mask = 16'hF5A0;
defparam \ShiftReg1|sout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y53_N8
fiftyfivenm_lcell_comb \ShiftReg1|sout~2 (
// Equation(s):
// \ShiftReg1|sout~2_combout  = (\ShiftReg1|sout~1_combout  & ((\ShiftReg1|sout~0_combout ))) # (!\ShiftReg1|sout~1_combout  & (\ShiftReg1|sout~q ))

	.dataa(gnd),
	.datab(\ShiftReg1|sout~1_combout ),
	.datac(\ShiftReg1|sout~q ),
	.datad(\ShiftReg1|sout~0_combout ),
	.cin(gnd),
	.combout(\ShiftReg1|sout~2_combout ),
	.cout());
// synopsys translate_off
defparam \ShiftReg1|sout~2 .lut_mask = 16'hFC30;
defparam \ShiftReg1|sout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y53_N9
dffeas \ShiftReg1|sout (
	.clk(\clk~input_o ),
	.d(\ShiftReg1|sout~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ShiftReg1|sout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ShiftReg1|sout .is_wysiwyg = "true";
defparam \ShiftReg1|sout .power_up = "low";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign Q[0] = \Q[0]~output_o ;

assign Q[1] = \Q[1]~output_o ;

assign Q[2] = \Q[2]~output_o ;

assign Q[3] = \Q[3]~output_o ;

assign sout = \sout~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
