Metadata-Version: 2.4
Name: verilog-parser
Version: 0.0.7
Summary: Parser for structural verilog.
Author-email: "T. Kramer" <code@tkramer.ch>, "T. Benz" <dont@spam.me>
License: AGPL-3.0-or-later
Project-URL: Homepage, https://codeberg.org/tok/py-verilog-parser
Project-URL: Repository, https://codeberg.org/tok/py-verilog-parser
Project-URL: Issue Tracker, https://codeberg.org/tok/py-verilog-parser/issues
Keywords: verilog,parser
Classifier: License :: OSI Approved :: GNU Affero General Public License v3
Classifier: Development Status :: 3 - Alpha
Classifier: Topic :: Scientific/Engineering
Classifier: Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)
Classifier: Programming Language :: Python :: 3
Requires-Python: >=3.7
Description-Content-Type: text/markdown
Requires-Dist: lark>=1.1

<!--
SPDX-FileCopyrightText: 2025 Thomas Kramer

SPDX-License-Identifier: CC-BY-SA-4.0
-->

# Verilog parser for Python
Lark based parser for Verilog netlists (structural Verilog without behavioral statements).
This is meant to be used to read netlists as generated by HDL logic synthesizers such as Yosys.

## Example
```python
from verilog_parser.parser import parse_verilog
ast = parse_verilog(open(verilog_file_path).read())
```

## Install

From PyPI:
```sh
pip install verilog-parser
```

From git:
```sh
pip install git+https://codeberg.org/tok/py-verilog-parser
```

From git for development:
```sh
git clone https://codeberg.org/tok/py-verilog-parser
cd py-verilog-parser
pip install --editable .
```

