{
  "questions": [
    {
      "question": "What is the primary function of a multiplexer (MUX) in digital circuits?",
      "options": [
        "Stores a single bit of data.",
        "Selects one of several input signals and forwards the selected input into a single output line.",
        "Converts a binary number into a corresponding set of output lines.",
        "Compares two binary numbers and indicates their relationship.",
        "Generates a sequence of timing signals."
      ],
      "correct": 1
    },
    {
      "question": "In the context of CPU cache memory, what is the primary characteristic of a 'write-back' policy?",
      "options": [
        "Data is written to both the cache and main memory simultaneously.",
        "Data is written only to main memory, bypassing the cache.",
        "Data is written to the cache, and updated blocks are written back to main memory only when they are evicted from the cache.",
        "Data is written to the cache, and main memory is updated only after a fixed number of cache lines have been modified.",
        "Data is written directly to the CPU registers, then moved to the cache."
      ],
      "correct": 2
    },
    {
      "question": "In digital IC verification, what is the primary purpose of 'Formal Equivalence Checking (FEC)'?",
      "options": [
        "To simulate the circuit's behavior under various input stimuli.",
        "To check if two different representations of a design (e.g., RTL and gate-level netlist) implement the same functionality.",
        "To measure the percentage of code lines or functional behaviors exercised during simulation.",
        "To verify that the timing constraints of the design are met across all operating conditions.",
        "To automatically generate test vectors for manufacturing defect detection."
      ],
      "correct": 1
    },
    {
      "question": "Which memory consistency model guarantees that all memory operations appear to execute in some sequential order, and that the order of operations from a single processor is preserved in this sequential order, making it the strongest (most intuitive) but potentially slowest model?",
      "options": [
        "Release Consistency",
        "Weak Consistency",
        "Sequential Consistency",
        "Processor Consistency",
        "Eventual Consistency"
      ],
      "correct": 2
    },
    {
      "question": "At advanced technology nodes, what is 'Negative Bias Temperature Instability (NBTI)' primarily known for affecting in PMOS transistors, leading to performance degradation over time?",
      "options": [
        "Increasing the gate oxide thickness.",
        "Decreasing the source-drain current.",
        "Shifting the threshold voltage (Vt) of the transistor.",
        "Enhancing the dielectric constant of the gate insulator.",
        "Reducing parasitic capacitance."
      ],
      "correct": 2
    }
  ]
}