{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1477530542960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477530542965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 26 23:09:02 2016 " "Processing started: Wed Oct 26 23:09:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477530542965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477530542965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477530542965 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1477530543370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microprocessor-behavior " "Found design unit 1: microprocessor-behavior" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477530562071 ""} { "Info" "ISGN_ENTITY_NAME" "1 microprocessor " "Found entity 1: microprocessor" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477530562071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477530562071 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "microprocessor " "Elaborating entity \"microprocessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1477530562112 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_all microprocessor.vhd(71) " "Verilog HDL or VHDL warning at microprocessor.vhd(71): object \"reset_all\" assigned a value but never read" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1477530562169 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SC microprocessor.vhd(74) " "VHDL Signal Declaration warning at microprocessor.vhd(74): used implicit default value for signal \"SC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1477530562170 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slow_clock microprocessor.vhd(106) " "VHDL Process Statement warning at microprocessor.vhd(106): signal \"slow_clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477530562170 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(133) " "VHDL Process Statement warning at microprocessor.vhd(133): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477530562171 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(209) " "VHDL Process Statement warning at microprocessor.vhd(209): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477530562232 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(213) " "VHDL Process Statement warning at microprocessor.vhd(213): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477530562232 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(217) " "VHDL Process Statement warning at microprocessor.vhd(217): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477530562232 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(224) " "VHDL Process Statement warning at microprocessor.vhd(224): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477530562232 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(228) " "VHDL Process Statement warning at microprocessor.vhd(228): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477530562232 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(232) " "VHDL Process Statement warning at microprocessor.vhd(232): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477530562232 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(237) " "VHDL Process Statement warning at microprocessor.vhd(237): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477530562233 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(250) " "VHDL Process Statement warning at microprocessor.vhd(250): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477530562233 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(254) " "VHDL Process Statement warning at microprocessor.vhd(254): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477530562233 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_ULA1 microprocessor.vhd(260) " "VHDL Process Statement warning at microprocessor.vhd(260): signal \"BUS_ULA1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477530562233 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_ULA2 microprocessor.vhd(260) " "VHDL Process Statement warning at microprocessor.vhd(260): signal \"BUS_ULA2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477530562233 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(267) " "VHDL Process Statement warning at microprocessor.vhd(267): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477530562233 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(273) " "VHDL Process Statement warning at microprocessor.vhd(273): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477530562233 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(279) " "VHDL Process Statement warning at microprocessor.vhd(279): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477530562233 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(285) " "VHDL Process Statement warning at microprocessor.vhd(285): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477530562234 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(291) " "VHDL Process Statement warning at microprocessor.vhd(291): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477530562234 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(297) " "VHDL Process Statement warning at microprocessor.vhd(297): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477530562234 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(307) " "VHDL Process Statement warning at microprocessor.vhd(307): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477530562234 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(311) " "VHDL Process Statement warning at microprocessor.vhd(311): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 311 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477530562234 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(317) " "VHDL Process Statement warning at microprocessor.vhd(317): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477530562234 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(328) " "VHDL Process Statement warning at microprocessor.vhd(328): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477530562234 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(333) " "VHDL Process Statement warning at microprocessor.vhd(333): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 333 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477530562234 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(347) " "VHDL Process Statement warning at microprocessor.vhd(347): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477530562234 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(360) " "VHDL Process Statement warning at microprocessor.vhd(360): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 360 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477530562234 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(366) " "VHDL Process Statement warning at microprocessor.vhd(366): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477530562235 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(370) " "VHDL Process Statement warning at microprocessor.vhd(370): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477530562235 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_INT1 microprocessor.vhd(377) " "VHDL Process Statement warning at microprocessor.vhd(377): signal \"BUS_INT1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477530562235 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_INT2 microprocessor.vhd(377) " "VHDL Process Statement warning at microprocessor.vhd(377): signal \"BUS_INT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477530562235 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_INT3 microprocessor.vhd(384) " "VHDL Process Statement warning at microprocessor.vhd(384): signal \"BUS_INT3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 384 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477530562235 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(386) " "VHDL Process Statement warning at microprocessor.vhd(386): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 386 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477530562235 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MIC_MEM microprocessor.vhd(166) " "VHDL Process Statement warning at microprocessor.vhd(166): inferring latch(es) for signal or variable \"MIC_MEM\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477530562262 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUS_EXT3 microprocessor.vhd(166) " "VHDL Process Statement warning at microprocessor.vhd(166): inferring latch(es) for signal or variable \"BUS_EXT3\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477530562283 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUS_INT3 microprocessor.vhd(166) " "VHDL Process Statement warning at microprocessor.vhd(166): inferring latch(es) for signal or variable \"BUS_INT3\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477530562283 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MPC microprocessor.vhd(166) " "VHDL Process Statement warning at microprocessor.vhd(166): inferring latch(es) for signal or variable \"MPC\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477530562283 "|microprocessor"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1477530563131 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1477530563687 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1477530563807 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477530563807 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1477530563841 "|microprocessor|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1477530563841 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1477530563841 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1477530563841 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1477530563841 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1477530563841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "812 " "Peak virtual memory: 812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477530563862 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 26 23:09:23 2016 " "Processing ended: Wed Oct 26 23:09:23 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477530563862 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477530563862 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477530563862 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1477530563862 ""}
