# compile verilog/system verilog design source files
verilog xil_defaultlib  "fourBitCLASim_time_impl.v"
verilog xil_defaultlib  "../../../../../../Project_5/project_5_P1/project_5_P1.srcs/sim_1/new/fourBitAddSubSim.v"

# Do not sort compile order
nosort
