// Seed: 481120054
module module_0 (
    output tri1 id_0,
    input wand id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri1 id_4,
    input wor id_5,
    input tri id_6,
    input tri1 id_7,
    input uwire id_8,
    input tri1 id_9,
    input uwire id_10,
    input supply1 id_11,
    input wand id_12,
    output tri id_13,
    output wor id_14
);
  wire id_16;
  generate
    wire id_17;
  endgenerate
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    input uwire id_2,
    input tri0 id_3,
    output uwire id_4,
    output tri1 id_5,
    output supply0 id_6,
    output wire id_7
);
  wire id_9;
  module_0(
      id_4, id_3, id_0, id_0, id_3, id_3, id_0, id_0, id_3, id_2, id_3, id_0, id_0, id_1, id_1
  );
endmodule
