INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/project_7/project_7.srcs/sim_1/new/SPI_TESTBENCH.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_SLAVE_TB'
