

================================================================
== Vitis HLS Report for 'ClefiaF0Xor_2'
================================================================
* Date:           Wed Dec  7 16:29:51 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.740 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       80|  0.320 us|  0.800 us|   32|   80|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                          |             |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |         Instance         |    Module   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_ByteXor_110_fu_94     |ByteXor_110  |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
        |grp_ByteCpy_118_fu_106    |ByteCpy_118  |        9|       57|  90.000 ns|   0.570 us|    9|   57|       no|
        |tmp_ClefiaMul2_fu_119     |ClefiaMul2   |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |tmp_s_ClefiaMul2_fu_124   |ClefiaMul2   |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |tmp_11_ClefiaMul2_fu_130  |ClefiaMul2   |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |tmp_12_ClefiaMul2_fu_136  |ClefiaMul2   |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |tmp_13_ClefiaMul2_fu_142  |ClefiaMul2   |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |tmp_14_ClefiaMul2_fu_148  |ClefiaMul2   |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |tmp_15_ClefiaMul2_fu_153  |ClefiaMul2   |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |tmp_16_ClefiaMul2_fu_159  |ClefiaMul2   |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_ByteXor_fu_165        |ByteXor      |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
        +--------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    146|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      80|    393|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    161|    -|
|Register         |        -|    -|      83|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     163|    700|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-------------+---------+----+----+-----+-----+
    |         Instance         |    Module   | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------+-------------+---------+----+----+-----+-----+
    |grp_ByteCpy_118_fu_106    |ByteCpy_118  |        0|   0|  18|   77|    0|
    |grp_ByteXor_fu_165        |ByteXor      |        0|   0|  19|  103|    0|
    |grp_ByteXor_110_fu_94     |ByteXor_110  |        0|   0|  43|   85|    0|
    |tmp_ClefiaMul2_fu_119     |ClefiaMul2   |        0|   0|   0|   16|    0|
    |tmp_s_ClefiaMul2_fu_124   |ClefiaMul2   |        0|   0|   0|   16|    0|
    |tmp_11_ClefiaMul2_fu_130  |ClefiaMul2   |        0|   0|   0|   16|    0|
    |tmp_12_ClefiaMul2_fu_136  |ClefiaMul2   |        0|   0|   0|   16|    0|
    |tmp_13_ClefiaMul2_fu_142  |ClefiaMul2   |        0|   0|   0|   16|    0|
    |tmp_14_ClefiaMul2_fu_148  |ClefiaMul2   |        0|   0|   0|   16|    0|
    |tmp_15_ClefiaMul2_fu_153  |ClefiaMul2   |        0|   0|   0|   16|    0|
    |tmp_16_ClefiaMul2_fu_159  |ClefiaMul2   |        0|   0|   0|   16|    0|
    +--------------------------+-------------+---------+----+----+-----+-----+
    |Total                     |             |        0|   0|  80|  393|    0|
    +--------------------------+-------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |clefia_s0_U  |ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    |clefia_s1_U  |ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                     |        2|  0|   0|    0|   512|   16|     2|         4096|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln162_1_fu_311_p2  |         +|   0|  0|  13|           5|           3|
    |add_ln162_fu_305_p2    |         +|   0|  0|  13|           5|           3|
    |xor_ln155_8_fu_218_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln155_9_fu_224_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln155_fu_213_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln156_8_fu_242_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln156_9_fu_248_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln156_fu_237_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln157_8_fu_267_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln157_9_fu_273_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln157_fu_261_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln158_6_fu_292_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln158_fu_286_p2    |       xor|   0|  0|   8|           8|           8|
    |y_0_fu_230_p2          |       xor|   0|  0|   8|           8|           8|
    |y_1_fu_254_p2          |       xor|   0|  0|   8|           8|           8|
    |y_2_fu_279_p2          |       xor|   0|  0|   8|           8|           8|
    |y_3_fu_298_p2          |       xor|   0|  0|   8|           8|           8|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 146|         130|         126|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  37|          7|    1|          7|
    |clefia_s0_address0  |  14|          3|    8|         24|
    |clefia_s1_address0  |  14|          3|    8|         24|
    |dst_address0        |  14|          3|    5|         15|
    |dst_ce0             |  14|          3|    1|          3|
    |dst_d0              |  14|          3|    8|         24|
    |dst_we0             |  14|          3|    1|          3|
    |src_address0        |  20|          4|    5|         20|
    |src_ce0             |  20|          4|    1|          4|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 161|         33|   38|        124|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |add_ln162_1_reg_402                  |  5|   0|    5|          0|
    |add_ln162_reg_397                    |  5|   0|    5|          0|
    |ap_CS_fsm                            |  6|   0|    6|          0|
    |grp_ByteCpy_118_fu_106_ap_start_reg  |  1|   0|    1|          0|
    |grp_ByteXor_110_fu_94_ap_start_reg   |  1|   0|    1|          0|
    |grp_ByteXor_fu_165_ap_start_reg      |  1|   0|    1|          0|
    |x_2_reg_329                          |  8|   0|    8|          0|
    |x_3_reg_334                          |  8|   0|    8|          0|
    |y_0_reg_377                          |  8|   0|    8|          0|
    |y_1_reg_382                          |  8|   0|    8|          0|
    |y_2_reg_387                          |  8|   0|    8|          0|
    |y_3_reg_392                          |  8|   0|    8|          0|
    |z_25_reg_361                         |  8|   0|    8|          0|
    |z_reg_355                            |  8|   0|    8|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                | 83|   0|   83|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------+-----+-----+------------+---------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  ClefiaF0Xor.2|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  ClefiaF0Xor.2|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  ClefiaF0Xor.2|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  ClefiaF0Xor.2|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  ClefiaF0Xor.2|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  ClefiaF0Xor.2|  return value|
|dst_address0  |  out|    5|   ap_memory|            dst|         array|
|dst_ce0       |  out|    1|   ap_memory|            dst|         array|
|dst_we0       |  out|    1|   ap_memory|            dst|         array|
|dst_d0        |  out|    8|   ap_memory|            dst|         array|
|dst_offset    |   in|    5|     ap_none|     dst_offset|        scalar|
|src_address0  |  out|    5|   ap_memory|            src|         array|
|src_ce0       |  out|    1|   ap_memory|            src|         array|
|src_q0        |   in|    8|   ap_memory|            src|         array|
|src_offset    |   in|    5|     ap_none|     src_offset|        scalar|
|rk_address0   |  out|    9|   ap_memory|             rk|         array|
|rk_ce0        |  out|    1|   ap_memory|             rk|         array|
|rk_q0         |   in|    8|   ap_memory|             rk|         array|
|rk_offset     |   in|    8|     ap_none|      rk_offset|        scalar|
+--------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%rk_offset_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rk_offset"   --->   Operation 7 'read' 'rk_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%src_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %src_offset"   --->   Operation 8 'read' 'src_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ret = call i32 @ByteXor.110, i8 %src, i5 %src_offset_read, i8 %rk, i8 %rk_offset_read" [clefia.c:148]   --->   Operation 9 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "%call_ret = call i32 @ByteXor.110, i8 %src, i5 %src_offset_read, i8 %rk, i8 %rk_offset_read" [clefia.c:148]   --->   Operation 10 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%x_0 = extractvalue i32 %call_ret" [clefia.c:148]   --->   Operation 11 'extractvalue' 'x_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%x_1 = extractvalue i32 %call_ret" [clefia.c:148]   --->   Operation 12 'extractvalue' 'x_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%x_2 = extractvalue i32 %call_ret" [clefia.c:148]   --->   Operation 13 'extractvalue' 'x_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%x_3 = extractvalue i32 %call_ret" [clefia.c:148]   --->   Operation 14 'extractvalue' 'x_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i8 %x_0" [clefia.c:150]   --->   Operation 15 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150" [clefia.c:150]   --->   Operation 16 'getelementptr' 'clefia_s0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (3.25ns)   --->   "%z = load i8 %clefia_s0_addr" [clefia.c:150]   --->   Operation 17 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i8 %x_1" [clefia.c:151]   --->   Operation 18 'zext' 'zext_ln151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151" [clefia.c:151]   --->   Operation 19 'getelementptr' 'clefia_s1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (3.25ns)   --->   "%z_25 = load i8 %clefia_s1_addr" [clefia.c:151]   --->   Operation 20 'load' 'z_25' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%dst_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %dst_offset"   --->   Operation 21 'read' 'dst_offset_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (3.25ns)   --->   "%z = load i8 %clefia_s0_addr" [clefia.c:150]   --->   Operation 22 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 23 [1/2] (3.25ns)   --->   "%z_25 = load i8 %clefia_s1_addr" [clefia.c:151]   --->   Operation 23 'load' 'z_25' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln161 = call void @ByteCpy.118, i8 %dst, i5 %dst_offset_read, i8 %src, i5 %src_offset_read, i4 4" [clefia.c:161]   --->   Operation 24 'call' 'call_ln161' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i8 %x_2" [clefia.c:152]   --->   Operation 25 'zext' 'zext_ln152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%clefia_s0_addr_2 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152" [clefia.c:152]   --->   Operation 26 'getelementptr' 'clefia_s0_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [2/2] (3.25ns)   --->   "%z_26 = load i8 %clefia_s0_addr_2" [clefia.c:152]   --->   Operation 27 'load' 'z_26' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i8 %x_3" [clefia.c:153]   --->   Operation 28 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%clefia_s1_addr_2 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153" [clefia.c:153]   --->   Operation 29 'getelementptr' 'clefia_s1_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [2/2] (3.25ns)   --->   "%z_27 = load i8 %clefia_s1_addr_2" [clefia.c:153]   --->   Operation 30 'load' 'z_27' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln161 = call void @ByteCpy.118, i8 %dst, i5 %dst_offset_read, i8 %src, i5 %src_offset_read, i4 4" [clefia.c:161]   --->   Operation 31 'call' 'call_ln161' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.74>
ST_5 : Operation 32 [1/2] (3.25ns)   --->   "%z_26 = load i8 %clefia_s0_addr_2" [clefia.c:152]   --->   Operation 32 'load' 'z_26' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 33 [1/2] (3.25ns)   --->   "%z_27 = load i8 %clefia_s1_addr_2" [clefia.c:153]   --->   Operation 33 'load' 'z_27' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 34 [1/1] (1.24ns)   --->   "%tmp = call i8 @ClefiaMul2, i8 %z_25" [clefia.c:155]   --->   Operation 34 'call' 'tmp' <Predicate = true> <Delay = 1.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 35 [1/1] (1.24ns)   --->   "%tmp_s = call i8 @ClefiaMul2, i8 %z_26" [clefia.c:155]   --->   Operation 35 'call' 'tmp_s' <Predicate = true> <Delay = 1.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 36 [1/1] (1.24ns)   --->   "%tmp_11 = call i8 @ClefiaMul2, i8 %tmp_s" [clefia.c:155]   --->   Operation 36 'call' 'tmp_11' <Predicate = true> <Delay = 1.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 37 [1/1] (1.24ns)   --->   "%tmp_12 = call i8 @ClefiaMul2, i8 %z_27" [clefia.c:155]   --->   Operation 37 'call' 'tmp_12' <Predicate = true> <Delay = 1.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 38 [1/1] (1.24ns)   --->   "%tmp_13 = call i8 @ClefiaMul2, i8 %tmp_12" [clefia.c:155]   --->   Operation 38 'call' 'tmp_13' <Predicate = true> <Delay = 1.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node y_0)   --->   "%xor_ln155 = xor i8 %z, i8 %tmp" [clefia.c:155]   --->   Operation 39 'xor' 'xor_ln155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node y_0)   --->   "%xor_ln155_8 = xor i8 %tmp_12, i8 %tmp_13" [clefia.c:155]   --->   Operation 40 'xor' 'xor_ln155_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node y_0)   --->   "%xor_ln155_9 = xor i8 %xor_ln155_8, i8 %tmp_11" [clefia.c:155]   --->   Operation 41 'xor' 'xor_ln155_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_0 = xor i8 %xor_ln155_9, i8 %xor_ln155" [clefia.c:155]   --->   Operation 42 'xor' 'y_0' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (1.24ns)   --->   "%tmp_14 = call i8 @ClefiaMul2, i8 %z" [clefia.c:156]   --->   Operation 43 'call' 'tmp_14' <Predicate = true> <Delay = 1.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%xor_ln156 = xor i8 %z_25, i8 %tmp_s" [clefia.c:156]   --->   Operation 44 'xor' 'xor_ln156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%xor_ln156_8 = xor i8 %tmp_13, i8 %tmp_14" [clefia.c:156]   --->   Operation 45 'xor' 'xor_ln156_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node y_1)   --->   "%xor_ln156_9 = xor i8 %xor_ln156_8, i8 %tmp_11" [clefia.c:156]   --->   Operation 46 'xor' 'xor_ln156_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_1 = xor i8 %xor_ln156_9, i8 %xor_ln156" [clefia.c:156]   --->   Operation 47 'xor' 'y_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (1.24ns)   --->   "%tmp_15 = call i8 @ClefiaMul2, i8 %tmp_14" [clefia.c:157]   --->   Operation 48 'call' 'tmp_15' <Predicate = true> <Delay = 1.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 49 [1/1] (1.24ns)   --->   "%tmp_16 = call i8 @ClefiaMul2, i8 %tmp" [clefia.c:157]   --->   Operation 49 'call' 'tmp_16' <Predicate = true> <Delay = 1.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%xor_ln157 = xor i8 %z_26, i8 %tmp" [clefia.c:157]   --->   Operation 50 'xor' 'xor_ln157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.99ns)   --->   "%xor_ln157_8 = xor i8 %tmp_15, i8 %tmp_16" [clefia.c:157]   --->   Operation 51 'xor' 'xor_ln157_8' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%xor_ln157_9 = xor i8 %xor_ln157_8, i8 %tmp_12" [clefia.c:157]   --->   Operation 52 'xor' 'xor_ln157_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_2 = xor i8 %xor_ln157_9, i8 %xor_ln157" [clefia.c:157]   --->   Operation 53 'xor' 'y_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node y_3)   --->   "%xor_ln158 = xor i8 %z_27, i8 %tmp_s" [clefia.c:158]   --->   Operation 54 'xor' 'xor_ln158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node y_3)   --->   "%xor_ln158_6 = xor i8 %xor_ln157_8, i8 %tmp_14" [clefia.c:158]   --->   Operation 55 'xor' 'xor_ln158_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.99ns) (out node of the LUT)   --->   "%y_3 = xor i8 %xor_ln158_6, i8 %xor_ln158" [clefia.c:158]   --->   Operation 56 'xor' 'y_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (1.78ns)   --->   "%add_ln162 = add i5 %dst_offset_read, i5 4" [clefia.c:162]   --->   Operation 57 'add' 'add_ln162' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (1.78ns)   --->   "%add_ln162_1 = add i5 %src_offset_read, i5 4" [clefia.c:162]   --->   Operation 58 'add' 'add_ln162_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln162 = call void @ByteXor, i8 %dst, i5 %add_ln162, i8 %src, i5 %add_ln162_1, i8 %y_0, i8 %y_1, i8 %y_2, i8 %y_3" [clefia.c:162]   --->   Operation 59 'call' 'call_ln162' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln162 = call void @ByteXor, i8 %dst, i5 %add_ln162, i8 %src, i5 %add_ln162_1, i8 %y_0, i8 %y_1, i8 %y_2, i8 %y_3" [clefia.c:162]   --->   Operation 60 'call' 'call_ln162' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln163 = ret" [clefia.c:163]   --->   Operation 61 'ret' 'ret_ln163' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dst_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ src_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rk_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ clefia_s0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ clefia_s1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rk_offset_read   (read         ) [ 0010000]
src_offset_read  (read         ) [ 0011110]
call_ret         (call         ) [ 0000000]
x_0              (extractvalue ) [ 0000000]
x_1              (extractvalue ) [ 0000000]
x_2              (extractvalue ) [ 0001100]
x_3              (extractvalue ) [ 0001100]
zext_ln150       (zext         ) [ 0000000]
clefia_s0_addr   (getelementptr) [ 0001000]
zext_ln151       (zext         ) [ 0000000]
clefia_s1_addr   (getelementptr) [ 0001000]
dst_offset_read  (read         ) [ 0000110]
z                (load         ) [ 0000110]
z_25             (load         ) [ 0000110]
zext_ln152       (zext         ) [ 0000000]
clefia_s0_addr_2 (getelementptr) [ 0000010]
zext_ln153       (zext         ) [ 0000000]
clefia_s1_addr_2 (getelementptr) [ 0000010]
call_ln161       (call         ) [ 0000000]
z_26             (load         ) [ 0000000]
z_27             (load         ) [ 0000000]
tmp              (call         ) [ 0000000]
tmp_s            (call         ) [ 0000000]
tmp_11           (call         ) [ 0000000]
tmp_12           (call         ) [ 0000000]
tmp_13           (call         ) [ 0000000]
xor_ln155        (xor          ) [ 0000000]
xor_ln155_8      (xor          ) [ 0000000]
xor_ln155_9      (xor          ) [ 0000000]
y_0              (xor          ) [ 0000001]
tmp_14           (call         ) [ 0000000]
xor_ln156        (xor          ) [ 0000000]
xor_ln156_8      (xor          ) [ 0000000]
xor_ln156_9      (xor          ) [ 0000000]
y_1              (xor          ) [ 0000001]
tmp_15           (call         ) [ 0000000]
tmp_16           (call         ) [ 0000000]
xor_ln157        (xor          ) [ 0000000]
xor_ln157_8      (xor          ) [ 0000000]
xor_ln157_9      (xor          ) [ 0000000]
y_2              (xor          ) [ 0000001]
xor_ln158        (xor          ) [ 0000000]
xor_ln158_6      (xor          ) [ 0000000]
y_3              (xor          ) [ 0000001]
add_ln162        (add          ) [ 0000001]
add_ln162_1      (add          ) [ 0000001]
call_ln162       (call         ) [ 0000000]
ret_ln163        (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rk">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rk_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="clefia_s0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="clefia_s1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ByteXor.110"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ByteCpy.118"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClefiaMul2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ByteXor"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="rk_offset_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="8" slack="0"/>
<pin id="36" dir="0" index="1" bw="8" slack="0"/>
<pin id="37" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rk_offset_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="src_offset_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="5" slack="0"/>
<pin id="42" dir="0" index="1" bw="5" slack="0"/>
<pin id="43" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_offset_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="dst_offset_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="5" slack="0"/>
<pin id="48" dir="0" index="1" bw="5" slack="0"/>
<pin id="49" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_offset_read/3 "/>
</bind>
</comp>

<comp id="52" class="1004" name="clefia_s0_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="8" slack="0"/>
<pin id="56" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s0_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="8" slack="0"/>
<pin id="61" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z/2 z_26/4 "/>
</bind>
</comp>

<comp id="65" class="1004" name="clefia_s1_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="8" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="8" slack="0"/>
<pin id="69" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s1_addr/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_25/2 z_27/4 "/>
</bind>
</comp>

<comp id="78" class="1004" name="clefia_s0_addr_2_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="8" slack="0"/>
<pin id="82" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s0_addr_2/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="clefia_s1_addr_2_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="8" slack="0"/>
<pin id="90" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s1_addr_2/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_ByteXor_110_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="0" index="2" bw="5" slack="0"/>
<pin id="98" dir="0" index="3" bw="8" slack="0"/>
<pin id="99" dir="0" index="4" bw="8" slack="0"/>
<pin id="100" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_ByteCpy_118_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="0" index="2" bw="5" slack="0"/>
<pin id="110" dir="0" index="3" bw="8" slack="0"/>
<pin id="111" dir="0" index="4" bw="5" slack="2"/>
<pin id="112" dir="0" index="5" bw="4" slack="0"/>
<pin id="113" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln161/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tmp_ClefiaMul2_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="8" slack="2"/>
<pin id="122" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_s_ClefiaMul2_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_11_ClefiaMul2_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_12_ClefiaMul2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_13_ClefiaMul2_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_14_ClefiaMul2_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="2"/>
<pin id="151" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_15_ClefiaMul2_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="0"/>
<pin id="156" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_16_ClefiaMul2_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="8" slack="0"/>
<pin id="162" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_ByteXor_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="8" slack="0"/>
<pin id="168" dir="0" index="2" bw="5" slack="0"/>
<pin id="169" dir="0" index="3" bw="8" slack="0"/>
<pin id="170" dir="0" index="4" bw="5" slack="0"/>
<pin id="171" dir="0" index="5" bw="8" slack="0"/>
<pin id="172" dir="0" index="6" bw="8" slack="0"/>
<pin id="173" dir="0" index="7" bw="8" slack="0"/>
<pin id="174" dir="0" index="8" bw="8" slack="0"/>
<pin id="175" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln162/5 "/>
</bind>
</comp>

<comp id="179" class="1004" name="x_0_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="x_0/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="x_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="x_2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="x_2/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="x_3_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="x_3/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln150_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln151_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln152_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="2"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln152/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln153_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="2"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="xor_ln155_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="2"/>
<pin id="215" dir="0" index="1" bw="8" slack="0"/>
<pin id="216" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln155/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="xor_ln155_8_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln155_8/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="xor_ln155_9_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln155_9/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="y_0_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="0"/>
<pin id="233" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_0/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="xor_ln156_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="2"/>
<pin id="239" dir="0" index="1" bw="8" slack="0"/>
<pin id="240" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln156/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="xor_ln156_8_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln156_8/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="xor_ln156_9_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln156_9/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="y_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_1/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="xor_ln157_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="8" slack="0"/>
<pin id="264" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln157/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="xor_ln157_8_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="8" slack="0"/>
<pin id="270" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln157_8/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="xor_ln157_9_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="8" slack="0"/>
<pin id="276" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln157_9/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="y_2_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="8" slack="0"/>
<pin id="282" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_2/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="xor_ln158_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln158/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="xor_ln158_6_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="0"/>
<pin id="295" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln158_6/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="y_3_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="0" index="1" bw="8" slack="0"/>
<pin id="301" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_3/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln162_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="2"/>
<pin id="307" dir="0" index="1" bw="4" slack="0"/>
<pin id="308" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln162/5 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln162_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="5" slack="4"/>
<pin id="313" dir="0" index="1" bw="4" slack="0"/>
<pin id="314" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln162_1/5 "/>
</bind>
</comp>

<comp id="317" class="1005" name="rk_offset_read_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="1"/>
<pin id="319" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_offset_read "/>
</bind>
</comp>

<comp id="322" class="1005" name="src_offset_read_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="1"/>
<pin id="324" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_offset_read "/>
</bind>
</comp>

<comp id="329" class="1005" name="x_2_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="2"/>
<pin id="331" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="334" class="1005" name="x_3_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="2"/>
<pin id="336" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="x_3 "/>
</bind>
</comp>

<comp id="339" class="1005" name="clefia_s0_addr_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="1"/>
<pin id="341" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s0_addr "/>
</bind>
</comp>

<comp id="344" class="1005" name="clefia_s1_addr_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="1"/>
<pin id="346" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s1_addr "/>
</bind>
</comp>

<comp id="349" class="1005" name="dst_offset_read_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="1"/>
<pin id="351" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dst_offset_read "/>
</bind>
</comp>

<comp id="355" class="1005" name="z_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="2"/>
<pin id="357" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="z "/>
</bind>
</comp>

<comp id="361" class="1005" name="z_25_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="2"/>
<pin id="363" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="z_25 "/>
</bind>
</comp>

<comp id="367" class="1005" name="clefia_s0_addr_2_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="1"/>
<pin id="369" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s0_addr_2 "/>
</bind>
</comp>

<comp id="372" class="1005" name="clefia_s1_addr_2_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="1"/>
<pin id="374" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s1_addr_2 "/>
</bind>
</comp>

<comp id="377" class="1005" name="y_0_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="1"/>
<pin id="379" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y_0 "/>
</bind>
</comp>

<comp id="382" class="1005" name="y_1_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="1"/>
<pin id="384" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="387" class="1005" name="y_2_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="1"/>
<pin id="389" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y_2 "/>
</bind>
</comp>

<comp id="392" class="1005" name="y_3_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="1"/>
<pin id="394" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y_3 "/>
</bind>
</comp>

<comp id="397" class="1005" name="add_ln162_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="1"/>
<pin id="399" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln162 "/>
</bind>
</comp>

<comp id="402" class="1005" name="add_ln162_1_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="1"/>
<pin id="404" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln162_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="16" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="10" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="18" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="18" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="22" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="22" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="78" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="86" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="40" pin="2"/><net_sink comp="94" pin=2"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="105"><net_src comp="34" pin="2"/><net_sink comp="94" pin=4"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="46" pin="2"/><net_sink comp="106" pin=2"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="106" pin=3"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="106" pin=5"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="28" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="59" pin="3"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="124" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="28" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="72" pin="3"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="136" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="148" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="119" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="178"><net_src comp="4" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="182"><net_src comp="94" pin="5"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="94" pin="5"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="94" pin="5"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="94" pin="5"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="179" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="203"><net_src comp="183" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="208"><net_src comp="205" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="212"><net_src comp="209" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="217"><net_src comp="119" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="136" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="142" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="130" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="213" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="236"><net_src comp="230" pin="2"/><net_sink comp="165" pin=5"/></net>

<net id="241"><net_src comp="124" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="142" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="148" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="130" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="237" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="260"><net_src comp="254" pin="2"/><net_sink comp="165" pin=6"/></net>

<net id="265"><net_src comp="59" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="119" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="153" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="159" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="136" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="261" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="285"><net_src comp="279" pin="2"/><net_sink comp="165" pin=7"/></net>

<net id="290"><net_src comp="72" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="124" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="267" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="148" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="286" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="304"><net_src comp="298" pin="2"/><net_sink comp="165" pin=8"/></net>

<net id="309"><net_src comp="30" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="310"><net_src comp="305" pin="2"/><net_sink comp="165" pin=2"/></net>

<net id="315"><net_src comp="30" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="316"><net_src comp="311" pin="2"/><net_sink comp="165" pin=4"/></net>

<net id="320"><net_src comp="34" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="94" pin=4"/></net>

<net id="325"><net_src comp="40" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="106" pin=4"/></net>

<net id="328"><net_src comp="322" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="332"><net_src comp="187" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="337"><net_src comp="191" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="342"><net_src comp="52" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="347"><net_src comp="65" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="352"><net_src comp="46" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="358"><net_src comp="59" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="364"><net_src comp="72" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="370"><net_src comp="78" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="375"><net_src comp="86" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="380"><net_src comp="230" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="165" pin=5"/></net>

<net id="385"><net_src comp="254" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="165" pin=6"/></net>

<net id="390"><net_src comp="279" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="165" pin=7"/></net>

<net id="395"><net_src comp="298" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="165" pin=8"/></net>

<net id="400"><net_src comp="305" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="405"><net_src comp="311" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="165" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {3 4 5 6 }
	Port: rk | {}
	Port: clefia_s0 | {}
	Port: clefia_s1 | {}
 - Input state : 
	Port: ClefiaF0Xor.2 : dst_offset | {3 }
	Port: ClefiaF0Xor.2 : src | {1 2 3 4 5 6 }
	Port: ClefiaF0Xor.2 : src_offset | {1 }
	Port: ClefiaF0Xor.2 : rk | {1 2 }
	Port: ClefiaF0Xor.2 : rk_offset | {1 }
	Port: ClefiaF0Xor.2 : clefia_s0 | {2 3 4 5 }
	Port: ClefiaF0Xor.2 : clefia_s1 | {2 3 4 5 }
  - Chain level:
	State 1
	State 2
		x_0 : 1
		x_1 : 1
		x_2 : 1
		x_3 : 1
		zext_ln150 : 2
		clefia_s0_addr : 3
		z : 4
		zext_ln151 : 2
		clefia_s1_addr : 3
		z_25 : 4
	State 3
	State 4
		clefia_s0_addr_2 : 1
		z_26 : 2
		clefia_s1_addr_2 : 1
		z_27 : 2
	State 5
		tmp_s : 1
		tmp_11 : 2
		tmp_12 : 1
		tmp_13 : 2
		xor_ln155 : 1
		xor_ln155_8 : 3
		xor_ln155_9 : 3
		y_0 : 3
		xor_ln156 : 2
		xor_ln156_8 : 3
		xor_ln156_9 : 3
		y_1 : 3
		tmp_15 : 1
		tmp_16 : 1
		xor_ln157 : 1
		xor_ln157_8 : 2
		xor_ln157_9 : 2
		y_2 : 2
		xor_ln158 : 2
		xor_ln158_6 : 2
		y_3 : 2
		call_ln162 : 3
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |    grp_ByteXor_110_fu_94   |  3.176  |    67   |    73   |
|          |   grp_ByteCpy_118_fu_106   |  1.588  |    30   |    57   |
|          |    tmp_ClefiaMul2_fu_119   |    0    |    0    |    16   |
|          |   tmp_s_ClefiaMul2_fu_124  |    0    |    0    |    16   |
|          |  tmp_11_ClefiaMul2_fu_130  |    0    |    0    |    16   |
|   call   |  tmp_12_ClefiaMul2_fu_136  |    0    |    0    |    16   |
|          |  tmp_13_ClefiaMul2_fu_142  |    0    |    0    |    16   |
|          |  tmp_14_ClefiaMul2_fu_148  |    0    |    0    |    16   |
|          |  tmp_15_ClefiaMul2_fu_153  |    0    |    0    |    16   |
|          |  tmp_16_ClefiaMul2_fu_159  |    0    |    0    |    16   |
|          |     grp_ByteXor_fu_165     |  1.588  |    63   |    82   |
|----------|----------------------------|---------|---------|---------|
|          |      xor_ln155_fu_213      |    0    |    0    |    8    |
|          |     xor_ln155_8_fu_218     |    0    |    0    |    8    |
|          |     xor_ln155_9_fu_224     |    0    |    0    |    8    |
|          |         y_0_fu_230         |    0    |    0    |    8    |
|          |      xor_ln156_fu_237      |    0    |    0    |    8    |
|          |     xor_ln156_8_fu_242     |    0    |    0    |    8    |
|          |     xor_ln156_9_fu_248     |    0    |    0    |    8    |
|    xor   |         y_1_fu_254         |    0    |    0    |    8    |
|          |      xor_ln157_fu_261      |    0    |    0    |    8    |
|          |     xor_ln157_8_fu_267     |    0    |    0    |    8    |
|          |     xor_ln157_9_fu_273     |    0    |    0    |    8    |
|          |         y_2_fu_279         |    0    |    0    |    8    |
|          |      xor_ln158_fu_286      |    0    |    0    |    8    |
|          |     xor_ln158_6_fu_292     |    0    |    0    |    8    |
|          |         y_3_fu_298         |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|    add   |      add_ln162_fu_305      |    0    |    0    |    13   |
|          |     add_ln162_1_fu_311     |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|          |  rk_offset_read_read_fu_34 |    0    |    0    |    0    |
|   read   | src_offset_read_read_fu_40 |    0    |    0    |    0    |
|          | dst_offset_read_read_fu_46 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         x_0_fu_179         |    0    |    0    |    0    |
|extractvalue|         x_1_fu_183         |    0    |    0    |    0    |
|          |         x_2_fu_187         |    0    |    0    |    0    |
|          |         x_3_fu_191         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln150_fu_195     |    0    |    0    |    0    |
|   zext   |      zext_ln151_fu_200     |    0    |    0    |    0    |
|          |      zext_ln152_fu_205     |    0    |    0    |    0    |
|          |      zext_ln153_fu_209     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |  6.352  |   160   |   486   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln162_1_reg_402  |    5   |
|    add_ln162_reg_397   |    5   |
|clefia_s0_addr_2_reg_367|    8   |
| clefia_s0_addr_reg_339 |    8   |
|clefia_s1_addr_2_reg_372|    8   |
| clefia_s1_addr_reg_344 |    8   |
| dst_offset_read_reg_349|    5   |
| rk_offset_read_reg_317 |    8   |
| src_offset_read_reg_322|    5   |
|       x_2_reg_329      |    8   |
|       x_3_reg_334      |    8   |
|       y_0_reg_377      |    8   |
|       y_1_reg_382      |    8   |
|       y_2_reg_387      |    8   |
|       y_3_reg_392      |    8   |
|      z_25_reg_361      |    8   |
|        z_reg_355       |    8   |
+------------------------+--------+
|          Total         |   124  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_59    |  p0  |   4  |   8  |   32   ||    20   |
|    grp_access_fu_72    |  p0  |   4  |   8  |   32   ||    20   |
|  grp_ByteXor_110_fu_94 |  p2  |   2  |   5  |   10   ||    9    |
|  grp_ByteXor_110_fu_94 |  p4  |   2  |   8  |   16   ||    9    |
| grp_ByteCpy_118_fu_106 |  p2  |   2  |   5  |   10   ||    9    |
|   grp_ByteXor_fu_165   |  p2  |   2  |   5  |   10   ||    9    |
|   grp_ByteXor_fu_165   |  p4  |   2  |   5  |   10   ||    9    |
|   grp_ByteXor_fu_165   |  p5  |   2  |   8  |   16   ||    9    |
|   grp_ByteXor_fu_165   |  p6  |   2  |   8  |   16   ||    9    |
|   grp_ByteXor_fu_165   |  p7  |   2  |   8  |   16   ||    9    |
|   grp_ByteXor_fu_165   |  p8  |   2  |   8  |   16   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   184  || 17.9452 ||   121   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    6   |   160  |   486  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   17   |    -   |   121  |
|  Register |    -   |   124  |    -   |
+-----------+--------+--------+--------+
|   Total   |   24   |   284  |   607  |
+-----------+--------+--------+--------+
