$date
	Thu Sep 15 07:53:33 2016
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module testbench_simple $end
$var wire 8 ! out [7:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$var reg 1 $ s $end
$scope module mymux $end
$var wire 8 % in0 [7:0] $end
$var wire 8 & in1 [7:0] $end
$var wire 1 $ s $end
$var reg 8 ' out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1001110 '
b10 &
b1001110 %
0$
b10 #
b1001110 "
b1001110 !
$end
#100
b10010110 !
b10010110 '
b10010110 "
b10010110 %
#200
b1 !
b1 '
b1 #
b1 &
1$
#300
b11001000 !
b11001000 '
b11001000 "
b11001000 %
0$
