

================================================================
== Vitis HLS Report for 'mvt'
================================================================
* Date:           Fri Feb 21 05:29:44 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        mvt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.290 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6843|     6843|  34.215 us|  34.215 us|  6844|  6844|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+---------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                 |                     |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |             Instance            |        Module       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------+---------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_mvt_Pipeline_lprd_1_fu_1228  |mvt_Pipeline_lprd_1  |     2050|     2050|  10.250 us|  10.250 us|  2050|  2050|       no|
        |grp_mvt_Pipeline_lp1_fu_1252     |mvt_Pipeline_lp1     |     2344|     2344|  11.720 us|  11.720 us|  2344|  2344|       no|
        |grp_mvt_Pipeline_lp3_fu_1324     |mvt_Pipeline_lp3     |     2344|     2344|  11.720 us|  11.720 us|  2344|  2344|       no|
        |grp_mvt_Pipeline_lpwr_fu_1396    |mvt_Pipeline_lpwr    |       66|       66|   0.330 us|   0.330 us|    66|    66|       no|
        +---------------------------------+---------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    10|    14001|     9682|    -|
|Memory               |        0|     -|      128|      132|    1|
|Multiplexer          |        -|     -|        -|     1243|    -|
|Register             |        -|     -|     4140|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    10|    18269|    11057|    1|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|        2|        2|   ~0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+------+------+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+------+------+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U155  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|   220|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U156  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|   220|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U157   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|    78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U158   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|    78|    0|
    |grp_mvt_Pipeline_lp1_fu_1252         |mvt_Pipeline_lp1                |        0|   0|  6345|  3798|    0|
    |grp_mvt_Pipeline_lp3_fu_1324         |mvt_Pipeline_lp3                |        0|   0|  6503|  3324|    0|
    |grp_mvt_Pipeline_lprd_1_fu_1228      |mvt_Pipeline_lprd_1             |        0|   0|   440|  1901|    0|
    |grp_mvt_Pipeline_lpwr_fu_1396        |mvt_Pipeline_lpwr               |        0|   0|    17|    63|    0|
    +-------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                                |                                |        0|  10| 14001|  9682|    0|
    +-------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |         Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |buff_A_U   |buff_A_RAM_AUTO_1R1W   |        0|   0|   0|    1|  4096|   32|     1|       131072|
    |buff_x1_U  |buff_x1_RAM_AUTO_1R1W  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |buff_x2_U  |buff_x1_RAM_AUTO_1R1W  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |buff_y1_U  |buff_y1_RAM_AUTO_1R1W  |        0|  32|  33|    0|    64|   32|     1|         2048|
    |buff_y2_U  |buff_y1_RAM_AUTO_1R1W  |        0|  32|  33|    0|    64|   32|     1|         2048|
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                       |        0| 128| 132|    1|  4352|  160|     5|       139264|
    +-----------+-----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------+-----+-----------+-----+-----------+
    |       Name       | LUT | Input Size| Bits| Total Bits|
    +------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm         |  181|         41|    1|         41|
    |buff_A_address0   |   20|          4|   12|         48|
    |buff_A_address1   |   20|          4|   12|         48|
    |buff_A_ce0        |   20|          4|    1|          4|
    |buff_A_ce1        |   20|          4|    1|          4|
    |buff_A_we0        |    9|          2|    1|          2|
    |buff_A_we1        |    9|          2|    1|          2|
    |buff_x1_address0  |   20|          4|    6|         24|
    |buff_x1_ce0       |   20|          4|    1|          4|
    |buff_x1_d0        |   14|          3|   32|         96|
    |buff_x1_we0       |   14|          3|    1|          3|
    |buff_x2_address0  |   20|          4|    6|         24|
    |buff_x2_ce0       |   20|          4|    1|          4|
    |buff_x2_d0        |   14|          3|   32|         96|
    |buff_x2_we0       |   14|          3|    1|          3|
    |buff_y1_address0  |  155|         34|    6|        204|
    |buff_y1_address1  |  152|         33|    6|        198|
    |buff_y1_ce0       |   14|          3|    1|          3|
    |buff_y1_we0       |    9|          2|    1|          2|
    |buff_y2_address0  |  155|         34|    6|        204|
    |buff_y2_address1  |  152|         33|    6|        198|
    |buff_y2_ce0       |   14|          3|    1|          3|
    |buff_y2_we0       |    9|          2|    1|          2|
    |grp_fu_2686_ce    |   14|          3|    1|          3|
    |grp_fu_2686_p0    |   14|          3|   32|         96|
    |grp_fu_2686_p1    |   14|          3|   32|         96|
    |grp_fu_2690_ce    |   14|          3|    1|          3|
    |grp_fu_2690_p0    |   14|          3|   32|         96|
    |grp_fu_2690_p1    |   14|          3|   32|         96|
    |grp_fu_2694_ce    |   14|          3|    1|          3|
    |grp_fu_2694_p0    |   14|          3|   32|         96|
    |grp_fu_2694_p1    |   14|          3|   32|         96|
    |grp_fu_2698_ce    |   14|          3|    1|          3|
    |grp_fu_2698_p0    |   14|          3|   32|         96|
    |grp_fu_2698_p1    |   14|          3|   32|         96|
    +------------------+-----+-----------+-----+-----------+
    |Total             | 1243|        269|  397|       1997|
    +------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |  40|   0|   40|          0|
    |buff_y1_load_10_reg_1586                      |  32|   0|   32|          0|
    |buff_y1_load_11_reg_1591                      |  32|   0|   32|          0|
    |buff_y1_load_12_reg_1626                      |  32|   0|   32|          0|
    |buff_y1_load_13_reg_1631                      |  32|   0|   32|          0|
    |buff_y1_load_14_reg_1666                      |  32|   0|   32|          0|
    |buff_y1_load_15_reg_1671                      |  32|   0|   32|          0|
    |buff_y1_load_16_reg_1706                      |  32|   0|   32|          0|
    |buff_y1_load_17_reg_1711                      |  32|   0|   32|          0|
    |buff_y1_load_18_reg_1746                      |  32|   0|   32|          0|
    |buff_y1_load_19_reg_1751                      |  32|   0|   32|          0|
    |buff_y1_load_1_reg_1421                       |  32|   0|   32|          0|
    |buff_y1_load_20_reg_1786                      |  32|   0|   32|          0|
    |buff_y1_load_21_reg_1791                      |  32|   0|   32|          0|
    |buff_y1_load_22_reg_1826                      |  32|   0|   32|          0|
    |buff_y1_load_23_reg_1831                      |  32|   0|   32|          0|
    |buff_y1_load_24_reg_1866                      |  32|   0|   32|          0|
    |buff_y1_load_25_reg_1871                      |  32|   0|   32|          0|
    |buff_y1_load_26_reg_1906                      |  32|   0|   32|          0|
    |buff_y1_load_27_reg_1911                      |  32|   0|   32|          0|
    |buff_y1_load_28_reg_1946                      |  32|   0|   32|          0|
    |buff_y1_load_29_reg_1951                      |  32|   0|   32|          0|
    |buff_y1_load_2_reg_1436                       |  32|   0|   32|          0|
    |buff_y1_load_30_reg_1986                      |  32|   0|   32|          0|
    |buff_y1_load_31_reg_1991                      |  32|   0|   32|          0|
    |buff_y1_load_32_reg_2026                      |  32|   0|   32|          0|
    |buff_y1_load_33_reg_2031                      |  32|   0|   32|          0|
    |buff_y1_load_34_reg_2066                      |  32|   0|   32|          0|
    |buff_y1_load_35_reg_2071                      |  32|   0|   32|          0|
    |buff_y1_load_36_reg_2106                      |  32|   0|   32|          0|
    |buff_y1_load_37_reg_2111                      |  32|   0|   32|          0|
    |buff_y1_load_38_reg_2146                      |  32|   0|   32|          0|
    |buff_y1_load_39_reg_2151                      |  32|   0|   32|          0|
    |buff_y1_load_3_reg_1441                       |  32|   0|   32|          0|
    |buff_y1_load_40_reg_2186                      |  32|   0|   32|          0|
    |buff_y1_load_41_reg_2191                      |  32|   0|   32|          0|
    |buff_y1_load_42_reg_2226                      |  32|   0|   32|          0|
    |buff_y1_load_43_reg_2231                      |  32|   0|   32|          0|
    |buff_y1_load_44_reg_2266                      |  32|   0|   32|          0|
    |buff_y1_load_45_reg_2271                      |  32|   0|   32|          0|
    |buff_y1_load_46_reg_2306                      |  32|   0|   32|          0|
    |buff_y1_load_47_reg_2311                      |  32|   0|   32|          0|
    |buff_y1_load_48_reg_2346                      |  32|   0|   32|          0|
    |buff_y1_load_49_reg_2351                      |  32|   0|   32|          0|
    |buff_y1_load_4_reg_1466                       |  32|   0|   32|          0|
    |buff_y1_load_50_reg_2386                      |  32|   0|   32|          0|
    |buff_y1_load_51_reg_2391                      |  32|   0|   32|          0|
    |buff_y1_load_52_reg_2426                      |  32|   0|   32|          0|
    |buff_y1_load_53_reg_2431                      |  32|   0|   32|          0|
    |buff_y1_load_54_reg_2466                      |  32|   0|   32|          0|
    |buff_y1_load_55_reg_2471                      |  32|   0|   32|          0|
    |buff_y1_load_56_reg_2506                      |  32|   0|   32|          0|
    |buff_y1_load_57_reg_2511                      |  32|   0|   32|          0|
    |buff_y1_load_58_reg_2546                      |  32|   0|   32|          0|
    |buff_y1_load_59_reg_2551                      |  32|   0|   32|          0|
    |buff_y1_load_5_reg_1471                       |  32|   0|   32|          0|
    |buff_y1_load_60_reg_2586                      |  32|   0|   32|          0|
    |buff_y1_load_61_reg_2591                      |  32|   0|   32|          0|
    |buff_y1_load_62_reg_2626                      |  32|   0|   32|          0|
    |buff_y1_load_63_reg_2631                      |  32|   0|   32|          0|
    |buff_y1_load_6_reg_1506                       |  32|   0|   32|          0|
    |buff_y1_load_7_reg_1511                       |  32|   0|   32|          0|
    |buff_y1_load_8_reg_1546                       |  32|   0|   32|          0|
    |buff_y1_load_9_reg_1551                       |  32|   0|   32|          0|
    |buff_y1_load_reg_1416                         |  32|   0|   32|          0|
    |buff_y2_load_10_reg_1686                      |  32|   0|   32|          0|
    |buff_y2_load_11_reg_1691                      |  32|   0|   32|          0|
    |buff_y2_load_12_reg_1726                      |  32|   0|   32|          0|
    |buff_y2_load_13_reg_1731                      |  32|   0|   32|          0|
    |buff_y2_load_14_reg_1766                      |  32|   0|   32|          0|
    |buff_y2_load_15_reg_1771                      |  32|   0|   32|          0|
    |buff_y2_load_16_reg_1806                      |  32|   0|   32|          0|
    |buff_y2_load_17_reg_1811                      |  32|   0|   32|          0|
    |buff_y2_load_18_reg_1846                      |  32|   0|   32|          0|
    |buff_y2_load_19_reg_1851                      |  32|   0|   32|          0|
    |buff_y2_load_1_reg_1491                       |  32|   0|   32|          0|
    |buff_y2_load_20_reg_1886                      |  32|   0|   32|          0|
    |buff_y2_load_21_reg_1891                      |  32|   0|   32|          0|
    |buff_y2_load_22_reg_1926                      |  32|   0|   32|          0|
    |buff_y2_load_23_reg_1931                      |  32|   0|   32|          0|
    |buff_y2_load_24_reg_1966                      |  32|   0|   32|          0|
    |buff_y2_load_25_reg_1971                      |  32|   0|   32|          0|
    |buff_y2_load_26_reg_2006                      |  32|   0|   32|          0|
    |buff_y2_load_27_reg_2011                      |  32|   0|   32|          0|
    |buff_y2_load_28_reg_2046                      |  32|   0|   32|          0|
    |buff_y2_load_29_reg_2051                      |  32|   0|   32|          0|
    |buff_y2_load_2_reg_1526                       |  32|   0|   32|          0|
    |buff_y2_load_30_reg_2086                      |  32|   0|   32|          0|
    |buff_y2_load_31_reg_2091                      |  32|   0|   32|          0|
    |buff_y2_load_32_reg_2126                      |  32|   0|   32|          0|
    |buff_y2_load_33_reg_2131                      |  32|   0|   32|          0|
    |buff_y2_load_34_reg_2166                      |  32|   0|   32|          0|
    |buff_y2_load_35_reg_2171                      |  32|   0|   32|          0|
    |buff_y2_load_36_reg_2206                      |  32|   0|   32|          0|
    |buff_y2_load_37_reg_2211                      |  32|   0|   32|          0|
    |buff_y2_load_38_reg_2246                      |  32|   0|   32|          0|
    |buff_y2_load_39_reg_2251                      |  32|   0|   32|          0|
    |buff_y2_load_3_reg_1531                       |  32|   0|   32|          0|
    |buff_y2_load_40_reg_2286                      |  32|   0|   32|          0|
    |buff_y2_load_41_reg_2291                      |  32|   0|   32|          0|
    |buff_y2_load_42_reg_2326                      |  32|   0|   32|          0|
    |buff_y2_load_43_reg_2331                      |  32|   0|   32|          0|
    |buff_y2_load_44_reg_2366                      |  32|   0|   32|          0|
    |buff_y2_load_45_reg_2371                      |  32|   0|   32|          0|
    |buff_y2_load_46_reg_2406                      |  32|   0|   32|          0|
    |buff_y2_load_47_reg_2411                      |  32|   0|   32|          0|
    |buff_y2_load_48_reg_2446                      |  32|   0|   32|          0|
    |buff_y2_load_49_reg_2451                      |  32|   0|   32|          0|
    |buff_y2_load_4_reg_1566                       |  32|   0|   32|          0|
    |buff_y2_load_50_reg_2486                      |  32|   0|   32|          0|
    |buff_y2_load_51_reg_2491                      |  32|   0|   32|          0|
    |buff_y2_load_52_reg_2526                      |  32|   0|   32|          0|
    |buff_y2_load_53_reg_2531                      |  32|   0|   32|          0|
    |buff_y2_load_54_reg_2566                      |  32|   0|   32|          0|
    |buff_y2_load_55_reg_2571                      |  32|   0|   32|          0|
    |buff_y2_load_56_reg_2606                      |  32|   0|   32|          0|
    |buff_y2_load_57_reg_2611                      |  32|   0|   32|          0|
    |buff_y2_load_58_reg_2636                      |  32|   0|   32|          0|
    |buff_y2_load_59_reg_2641                      |  32|   0|   32|          0|
    |buff_y2_load_5_reg_1571                       |  32|   0|   32|          0|
    |buff_y2_load_60_reg_2656                      |  32|   0|   32|          0|
    |buff_y2_load_61_reg_2661                      |  32|   0|   32|          0|
    |buff_y2_load_62_reg_2676                      |  32|   0|   32|          0|
    |buff_y2_load_63_reg_2681                      |  32|   0|   32|          0|
    |buff_y2_load_6_reg_1606                       |  32|   0|   32|          0|
    |buff_y2_load_7_reg_1611                       |  32|   0|   32|          0|
    |buff_y2_load_8_reg_1646                       |  32|   0|   32|          0|
    |buff_y2_load_9_reg_1651                       |  32|   0|   32|          0|
    |buff_y2_load_reg_1486                         |  32|   0|   32|          0|
    |grp_mvt_Pipeline_lp1_fu_1252_ap_start_reg     |   1|   0|    1|          0|
    |grp_mvt_Pipeline_lp3_fu_1324_ap_start_reg     |   1|   0|    1|          0|
    |grp_mvt_Pipeline_lprd_1_fu_1228_ap_start_reg  |   1|   0|    1|          0|
    |grp_mvt_Pipeline_lpwr_fu_1396_ap_start_reg    |   1|   0|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         |4140|   0| 4140|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|           mvt|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|           mvt|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|           mvt|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|           mvt|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|           mvt|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|           mvt|  return value|
|A_address0       |  out|   12|   ap_memory|             A|         array|
|A_ce0            |  out|    1|   ap_memory|             A|         array|
|A_q0             |   in|   32|   ap_memory|             A|         array|
|A_address1       |  out|   12|   ap_memory|             A|         array|
|A_ce1            |  out|    1|   ap_memory|             A|         array|
|A_q1             |   in|   32|   ap_memory|             A|         array|
|x1_address0      |  out|    6|   ap_memory|            x1|         array|
|x1_ce0           |  out|    1|   ap_memory|            x1|         array|
|x1_q0            |   in|   32|   ap_memory|            x1|         array|
|x2_address0      |  out|    6|   ap_memory|            x2|         array|
|x2_ce0           |  out|    1|   ap_memory|            x2|         array|
|x2_q0            |   in|   32|   ap_memory|            x2|         array|
|y1_address0      |  out|    6|   ap_memory|            y1|         array|
|y1_ce0           |  out|    1|   ap_memory|            y1|         array|
|y1_q0            |   in|   32|   ap_memory|            y1|         array|
|y2_address0      |  out|    6|   ap_memory|            y2|         array|
|y2_ce0           |  out|    1|   ap_memory|            y2|         array|
|y2_q0            |   in|   32|   ap_memory|            y2|         array|
|x1_out_address0  |  out|    6|   ap_memory|        x1_out|         array|
|x1_out_ce0       |  out|    1|   ap_memory|        x1_out|         array|
|x1_out_we0       |  out|    1|   ap_memory|        x1_out|         array|
|x1_out_d0        |  out|   32|   ap_memory|        x1_out|         array|
|x2_out_address0  |  out|    6|   ap_memory|        x2_out|         array|
|x2_out_ce0       |  out|    1|   ap_memory|        x2_out|         array|
|x2_out_we0       |  out|    1|   ap_memory|        x2_out|         array|
|x2_out_d0        |  out|   32|   ap_memory|        x2_out|         array|
+-----------------+-----+-----+------------+--------------+--------------+

