<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>StreamingMaxPool_hls_3</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.021</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>11655</Best-caseLatency>
            <Average-caseLatency>11655</Average-caseLatency>
            <Worst-caseLatency>11655</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.117 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.117 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.117 ms</Worst-caseRealTimeLatency>
            <Interval-min>11656</Interval-min>
            <Interval-max>11656</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <FF>363</FF>
            <LUT>4267</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>StreamingMaxPool_hls_3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>StreamingMaxPool_hls_3</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>in0_V_TDATA</name>
            <Object>in0_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>96</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in0_V_TVALID</name>
            <Object>in0_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>in0_V_TREADY</name>
            <Object>in0_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_V_TDATA</name>
            <Object>out_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>96</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_V_TVALID</name>
            <Object>out_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_V_TREADY</name>
            <Object>out_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>StreamingMaxPool_hls_3</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28</InstName>
                    <ModuleName>StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>28</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_594</InstName>
                            <ModuleName>StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>594</ID>
                            <BindInstances>add_ln147_fu_558_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662</InstName>
                            <ModuleName>StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>662</ID>
                            <BindInstances>add_ln174_fu_579_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700</InstName>
                            <ModuleName>StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>700</ID>
                            <BindInstances>kx_2_fu_1260_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>buf_V_U buf_V_1_U buf_V_2_U buf_V_3_U buf_V_4_U buf_V_5_U buf_V_6_U buf_V_7_U buf_V_8_U buf_V_9_U buf_V_10_U buf_V_11_U buf_V_12_U buf_V_13_U buf_V_14_U buf_V_15_U buf_V_16_U buf_V_17_U buf_V_18_U buf_V_19_U buf_V_20_U buf_V_21_U buf_V_22_U buf_V_23_U buf_V_24_U buf_V_25_U buf_V_26_U buf_V_27_U buf_V_28_U buf_V_29_U buf_V_30_U buf_V_31_U yp_2_fu_785_p2 add_ln155_fu_797_p2 add_ln156_fu_853_p2</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1</Name>
            <Loops>
                <VITIS_LOOP_147_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.686</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_147_1>
                        <Name>VITIS_LOOP_147_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>26</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.260 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes(flp)</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_147_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_147_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_fu_558_p2" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:147" URAM="0" VARIABLE="add_ln147"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6</Name>
            <Loops>
                <VITIS_LOOP_158_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.824</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_158_6>
                        <Name>VITIS_LOOP_158_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2</TripCount>
                        <Latency>2</Latency>
                        <AbsoluteTimeLatency>20.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes(flp)</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_158_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>100</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>994</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_158_6" OPTYPE="add" PRAGMA="" RTLNAME="kx_2_fu_1260_p2" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:158" URAM="0" VARIABLE="kx_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8</Name>
            <Loops>
                <VITIS_LOOP_174_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.686</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_174_8>
                        <Name>VITIS_LOOP_174_8</Name>
                        <Slack>7.30</Slack>
                        <TripCount>26</TripCount>
                        <Latency>26</Latency>
                        <AbsoluteTimeLatency>0.260 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes(flp)</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_174_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>85</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_fu_579_p2" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:174" URAM="0" VARIABLE="add_ln174"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s</Name>
            <Loops>
                <VITIS_LOOP_154_3>
                    <VITIS_LOOP_155_4_VITIS_LOOP_156_5/>
                </VITIS_LOOP_154_3>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.021</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11652</Best-caseLatency>
                    <Average-caseLatency>11652</Average-caseLatency>
                    <Worst-caseLatency>11652</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.117 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.117 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.117 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11652</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_154_3>
                        <Name>VITIS_LOOP_154_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>26</TripCount>
                        <Latency>11622</Latency>
                        <AbsoluteTimeLatency>0.116 ms</AbsoluteTimeLatency>
                        <IterationLatency>447</IterationLatency>
                        <PipelineDepth>447</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_662</Instance>
                        </InstanceList>
                        <VITIS_LOOP_155_4_VITIS_LOOP_156_5>
                            <Name>VITIS_LOOP_155_4_VITIS_LOOP_156_5</Name>
                            <Slack>7.30</Slack>
                            <TripCount>52</TripCount>
                            <Latency>416</Latency>
                            <AbsoluteTimeLatency>4.160 us</AbsoluteTimeLatency>
                            <IterationLatency>8</IterationLatency>
                            <PipelineDepth>8</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700</Instance>
                            </InstanceList>
                        </VITIS_LOOP_155_4_VITIS_LOOP_156_5>
                    </VITIS_LOOP_154_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>358</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4231</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_V_U" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145" URAM="0" VARIABLE="buf_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_V_1_U" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145" URAM="0" VARIABLE="buf_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_V_2_U" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145" URAM="0" VARIABLE="buf_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_V_3_U" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145" URAM="0" VARIABLE="buf_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_V_4_U" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145" URAM="0" VARIABLE="buf_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_V_5_U" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145" URAM="0" VARIABLE="buf_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_V_6_U" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145" URAM="0" VARIABLE="buf_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_V_7_U" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145" URAM="0" VARIABLE="buf_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_V_8_U" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145" URAM="0" VARIABLE="buf_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_V_9_U" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145" URAM="0" VARIABLE="buf_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_V_10_U" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145" URAM="0" VARIABLE="buf_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_V_11_U" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145" URAM="0" VARIABLE="buf_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_V_12_U" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145" URAM="0" VARIABLE="buf_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_V_13_U" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145" URAM="0" VARIABLE="buf_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_V_14_U" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145" URAM="0" VARIABLE="buf_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_V_15_U" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145" URAM="0" VARIABLE="buf_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_V_16_U" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145" URAM="0" VARIABLE="buf_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_V_17_U" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145" URAM="0" VARIABLE="buf_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_V_18_U" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145" URAM="0" VARIABLE="buf_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_V_19_U" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145" URAM="0" VARIABLE="buf_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_V_20_U" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145" URAM="0" VARIABLE="buf_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_V_21_U" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145" URAM="0" VARIABLE="buf_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_V_22_U" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145" URAM="0" VARIABLE="buf_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_V_23_U" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145" URAM="0" VARIABLE="buf_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_V_24_U" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145" URAM="0" VARIABLE="buf_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_V_25_U" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145" URAM="0" VARIABLE="buf_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_V_26_U" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145" URAM="0" VARIABLE="buf_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_V_27_U" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145" URAM="0" VARIABLE="buf_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_V_28_U" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145" URAM="0" VARIABLE="buf_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_V_29_U" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145" URAM="0" VARIABLE="buf_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_V_30_U" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145" URAM="0" VARIABLE="buf_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="buf_V_31_U" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:145" URAM="0" VARIABLE="buf_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_154_3" OPTYPE="add" PRAGMA="" RTLNAME="yp_2_fu_785_p2" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:154" URAM="0" VARIABLE="yp_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_4_VITIS_LOOP_156_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_fu_797_p2" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:155" URAM="0" VARIABLE="add_ln155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_4_VITIS_LOOP_156_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_fu_853_p2" SOURCE="/media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:156" URAM="0" VARIABLE="add_ln156"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>StreamingMaxPool_hls_3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.021</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11655</Best-caseLatency>
                    <Average-caseLatency>11655</Average-caseLatency>
                    <Worst-caseLatency>11655</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.117 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.117 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.117 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11656</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>363</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4267</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_compile pipeline_style="flp"/>
        <config_rtl deadlock_detection="none"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="in0_V" index="0" direction="in" srcType="stream&lt;ap_uint&lt;96&gt;, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="in0_V" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out_V" index="1" direction="out" srcType="stream&lt;ap_uint&lt;96&gt;, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="out_V" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">in0_V:out_V</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="in0_V" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="96" portPrefix="in0_V_">
            <ports>
                <port>in0_V_TDATA</port>
                <port>in0_V_TREADY</port>
                <port>in0_V_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="in0_V"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_V" type="axi4stream" busTypeName="axis" mode="master" dataWidth="96" portPrefix="out_V_">
            <ports>
                <port>out_V_TDATA</port>
                <port>out_V_TREADY</port>
                <port>out_V_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="out_V"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="5">Interface, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="in0_V">both, 96, 1, 1, , , , , , , </column>
                    <column name="out_V">both, 96, 1, 1, , , , , , , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="ap_ctrl">ap_ctrl_none, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in0_V">in, stream&lt;ap_uint&lt;96&gt; 0&gt;&amp;</column>
                    <column name="out_V">out, stream&lt;ap_uint&lt;96&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="in0_V">in0_V, interface, , </column>
                    <column name="out_V">out_V, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/convlayer.h:113" status="valid" parentFunction="convlayer_batch" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/convlayer.h:198" status="valid" parentFunction="convlayer_batch_tmr" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/convlayer.h:284" status="valid" parentFunction="convlayer_batch_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/dma.h:141" status="valid" parentFunction="mem2stream" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/dma.h:154" status="valid" parentFunction="stream2mem" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/dma.h:224" status="valid" parentFunction="genparamstream" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:62" status="valid" parentFunction="xnormul" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:67" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:72" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:80" status="valid" parentFunction="binary" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:89" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:97" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:102" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:116" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:122" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:138" status="valid" parentFunction="container&lt;tv&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:143" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:147" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:151" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:155" status="valid" parentFunction="operator const type-parameter-1-0 &amp;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:163" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:168" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:173" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:204" status="valid" parentFunction="container&lt;tv&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:207" status="valid" parentFunction="container&lt;tv&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:211" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:215" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:220" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:224" status="valid" parentFunction="operator const type-parameter-1-0 &amp;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:232" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:237" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:242" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:261" status="valid" parentFunction="container&lt;tv&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:264" status="valid" parentFunction="container&lt;tv&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:267" status="valid" parentFunction="container&lt;tv&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:271" status="valid" parentFunction="operator const type-parameter-1-0 &amp;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:275" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:279" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:284" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:292" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:297" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/interpret.hpp:302" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:89" status="valid" parentFunction="mul" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:114" status="valid" parentFunction="mul" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:116" status="valid" parentFunction="mul" variable="res" isDirective="0" options="variable=res op=mul impl=fabric"/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:140" status="valid" parentFunction="mul" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:142" status="valid" parentFunction="mul" variable="res" isDirective="0" options="variable=res op=mul impl=dsp"/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:165" status="valid" parentFunction="mac" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:168" status="valid" parentFunction="mac" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:192" status="valid" parentFunction="mac" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:195" status="valid" parentFunction="mac" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mac.hpp:202" status="valid" parentFunction="mac" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:74" status="valid" parentFunction="streamingmaxpool" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:83" status="valid" parentFunction="streamingmaxpool" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:91" status="valid" parentFunction="streamingmaxpool" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:146" status="valid" parentFunction="streamingmaxpool_precision" variable="buf" isDirective="0" options="variable=buf complete dim=2"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:149" status="valid" parentFunction="streamingmaxpool_precision" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:159" status="valid" parentFunction="streamingmaxpool_precision" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:162" status="valid" parentFunction="streamingmaxpool_precision" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:176" status="valid" parentFunction="streamingmaxpool_precision" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:210" status="valid" parentFunction="streamingmaxpool_precision_batch" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:255" status="valid" parentFunction="streamingmaxpool_precision_1d" variable="buf" isDirective="0" options="variable=buf complete dim=2"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:258" status="valid" parentFunction="streamingmaxpool_precision_1d" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:260" status="valid" parentFunction="streamingmaxpool_precision_1d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:272" status="valid" parentFunction="streamingmaxpool_precision_1d" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:275" status="valid" parentFunction="streamingmaxpool_precision_1d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:288" status="valid" parentFunction="streamingmaxpool_precision_1d" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:290" status="valid" parentFunction="streamingmaxpool_precision_1d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:302" status="valid" parentFunction="streamingmaxpool_precision_1d" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:331" status="valid" parentFunction="streamingmaxpool_precision_batch_1d" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:370" status="valid" parentFunction="relu_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:373" status="valid" parentFunction="relu_batch" variable="" isDirective="0" options=""/>
        <Pragma type="bind_storage" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:415" status="valid" parentFunction="accpool_batch" variable="accumulators" isDirective="0" options="variable=accumulators type=RAM_2P impl=LUTRAM"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:421" status="valid" parentFunction="accpool_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:425" status="valid" parentFunction="accpool_batch" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:477" status="valid" parentFunction="labelselect_batch" variable="topval" isDirective="0" options="variable=topval complete dim=1"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:479" status="valid" parentFunction="labelselect_batch" variable="toplabels" isDirective="0" options="variable=toplabels complete dim=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:484" status="valid" parentFunction="labelselect_batch" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:489" status="valid" parentFunction="labelselect_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:492" status="valid" parentFunction="labelselect_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:501" status="valid" parentFunction="labelselect_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:508" status="valid" parentFunction="labelselect_batch" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:570" status="valid" parentFunction="pool_batch" variable="accu" isDirective="0" options="variable=accu complete dim=0"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:576" status="valid" parentFunction="pool_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:583" status="valid" parentFunction="pool_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:590" status="valid" parentFunction="pool_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/maxpool.h:599" status="valid" parentFunction="pool_batch" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mmv.hpp:53" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:110" status="valid" parentFunction="matrix_vector_activate_batch" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=0"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:114" status="valid" parentFunction="matrix_vector_activate_batch" variable="accu" isDirective="0" options="variable=accu complete dim=0"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:124" status="valid" parentFunction="matrix_vector_activate_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:140" status="valid" parentFunction="matrix_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:142" status="valid" parentFunction="matrix_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:151" status="valid" parentFunction="matrix_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:165" status="valid" parentFunction="matrix_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:167" status="valid" parentFunction="matrix_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:232" status="valid" parentFunction="matrix_vector_activate_stream_batch" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:235" status="valid" parentFunction="matrix_vector_activate_stream_batch" variable="accu" isDirective="0" options="variable=accu complete dim=0"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:238" status="valid" parentFunction="matrix_vector_activate_stream_batch" variable="w.m_weights" isDirective="0" options="variable=w.m_weights complete dim=0"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:250" status="valid" parentFunction="matrix_vector_activate_stream_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:267" status="valid" parentFunction="matrix_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:274" status="valid" parentFunction="matrix_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:281" status="valid" parentFunction="matrix_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/mvau.hpp:294" status="valid" parentFunction="matrix_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="bind_storage" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:74" status="valid" parentFunction="memory_resource" variable="inputBuf" isDirective="0" options="variable=inputBuf type=RAM_2P"/>
        <Pragma type="bind_storage" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:95" status="valid" parentFunction="memory_resource" variable="inputBuf" isDirective="0" options="variable=inputBuf type=RAM_S2P impl=BRAM"/>
        <Pragma type="bind_storage" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:116" status="valid" parentFunction="memory_resource" variable="inputBuf" isDirective="0" options="variable=inputBuf type=RAM_S2P impl=URAM"/>
        <Pragma type="bind_storage" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:137" status="valid" parentFunction="memory_resource" variable="inputBuf" isDirective="0" options="variable=inputBuf type=RAM_S2P impl=LUTRAM"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:177" status="valid" parentFunction="convolutioninputgenerator" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:192" status="valid" parentFunction="convolutioninputgenerator" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:243" status="valid" parentFunction="convolutioninputgenerator" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:244" status="valid" parentFunction="convolutioninputgenerator" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:254" status="valid" parentFunction="convolutioninputgenerator" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:308" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:309" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:310" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:311" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=2"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:326" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:333" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:359" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:392" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:394" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:395" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:406" status="valid" parentFunction="convolutioninputgenerator_mmv" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:466" status="valid" parentFunction="convolutioninputgenerator_kernel_stride" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:467" status="valid" parentFunction="convolutioninputgenerator_kernel_stride" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:468" status="valid" parentFunction="convolutioninputgenerator_kernel_stride" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:476" status="valid" parentFunction="convolutioninputgenerator_kernel_stride" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:479" status="valid" parentFunction="convolutioninputgenerator_kernel_stride" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:544" status="valid" parentFunction="convolutioninputgenerator_kernel_stride" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:545" status="valid" parentFunction="convolutioninputgenerator_kernel_stride" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:554" status="valid" parentFunction="convolutioninputgenerator_kernel_stride" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:610" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:611" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:612" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:613" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=2"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:628" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:631" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:638" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:672" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:705" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:716" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_mmv" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:767" status="valid" parentFunction="convolutioninputgenerator_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:782" status="valid" parentFunction="convolutioninputgenerator_dws" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:833" status="valid" parentFunction="convolutioninputgenerator_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:834" status="valid" parentFunction="convolutioninputgenerator_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:844" status="valid" parentFunction="convolutioninputgenerator_dws" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:903" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:904" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:905" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:915" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_dws" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:917" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_dws" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:983" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:984" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:993" status="valid" parentFunction="convolutioninputgenerator_kernel_stride_dws" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1048" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1049" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1050" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1051" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=2"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1066" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1073" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1099" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1132" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1134" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1135" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1146" status="valid" parentFunction="convolutioninputgenerator_dws_mmv" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="performance" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1191" status="valid" parentFunction="convolutioninputgenerator_2d_kernel1" variable="" isDirective="0" options="target_ti=IFMDim*IFMDim*IFMChannels/SIMD"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1198" status="valid" parentFunction="convolutioninputgenerator_2d_kernel1" variable="" isDirective="0" options="style=flp II=IFMChannels/SIMD"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1245" status="valid" parentFunction="convolutioninputgenerator_1d_kernel1" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1300" status="valid" parentFunction="convolutioninputgenerator_nonsquare" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1315" status="valid" parentFunction="convolutioninputgenerator_nonsquare" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1366" status="valid" parentFunction="convolutioninputgenerator_nonsquare" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1367" status="valid" parentFunction="convolutioninputgenerator_nonsquare" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1377" status="valid" parentFunction="convolutioninputgenerator_nonsquare" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1434" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1449" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dws" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1500" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1501" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dws" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1511" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dws" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1575" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dilated" variable="inputBuf" isDirective="0" options="variable=inputBuf complete dim=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1590" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dilated" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1642" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dilated" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1643" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dilated" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1653" status="valid" parentFunction="convolutioninputgenerator_nonsquare_dilated" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1710" status="valid" parentFunction="convolutioninputgenerator_1d_parallel" variable="inputBuf" isDirective="0" options="variable=inputBuf complete"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1718" status="valid" parentFunction="convolutioninputgenerator_1d_parallel" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1739" status="valid" parentFunction="convolutioninputgenerator_1d_parallel" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1760" status="valid" parentFunction="convolutioninputgenerator_1d_parallel" variable="inputBuf" isDirective="0" options="variable=inputBuf intra false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1761" status="valid" parentFunction="convolutioninputgenerator_1d_parallel" variable="inputBuf" isDirective="0" options="variable=inputBuf inter false"/>
        <Pragma type="dependence" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1768" status="valid" parentFunction="convolutioninputgenerator_1d_parallel" variable="current_block_write" isDirective="0" options="variable=current_block_write intra false"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1824" status="valid" parentFunction="convolutioninputgenerator_1d_dws_naive" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1908" status="valid" parentFunction="convolutioninputgenerator_1d" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:1984" status="valid" parentFunction="convolutioninputgenerator_1d_dws" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/slidingwindow.h:2063" status="valid" parentFunction="convolutioninputgenerator_1d_dws_stride" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:77" status="valid" parentFunction="streamlimiter" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:160" status="valid" parentFunction="sameresize" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:234" status="valid" parentFunction="streamingcast" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:280" status="valid" parentFunction="fmpadding_nonsquare" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:374" status="valid" parentFunction="fmpadding" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:457" status="valid" parentFunction="fmpadding_pixel_nonsquare" variable="" isDirective="0" options="II=1 style=flp"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:527" status="valid" parentFunction="streamingdatawidthconverter_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:547" status="valid" parentFunction="streamingdatawidthconverter_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:558" status="valid" parentFunction="streamingdatawidthconverter_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:667" status="valid" parentFunction="duplicatestreams" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:725" status="valid" parentFunction="addstreams" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:730" status="valid" parentFunction="addstreams" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:799" status="valid" parentFunction="addstreamslayer_batch" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:846" status="valid" parentFunction="multichandatawidthconverter_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:853" status="valid" parentFunction="multichandatawidthconverter_batch" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:869" status="valid" parentFunction="multichandatawidthconverter_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:875" status="valid" parentFunction="multichandatawidthconverter_batch" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:887" status="valid" parentFunction="multichandatawidthconverter_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:891" status="valid" parentFunction="multichandatawidthconverter_batch" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:927" status="valid" parentFunction="flattenmultichandata" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:931" status="valid" parentFunction="flattenmultichandata" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:958" status="valid" parentFunction="packmultichandata" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:962" status="valid" parentFunction="packmultichandata" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:1051" status="valid" parentFunction="qdma2stream_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/streamtools.h:1074" status="valid" parentFunction="stream2qdma_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/tmrcheck.hpp:82" status="valid" parentFunction="tmrcheck" variable="red_ch_index" isDirective="0" options="variable=red_ch_index complete dim=0"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/tmrcheck.hpp:91" status="valid" parentFunction="tmrcheck" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/tmrcheck.hpp:99" status="valid" parentFunction="tmrcheck" variable="numerrors" isDirective="0" options="variable=numerrors complete dim=0"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/tmrcheck.hpp:103" status="valid" parentFunction="tmrcheck" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/tmrcheck.hpp:129" status="valid" parentFunction="tmrcheck" variable="compute" isDirective="0" options="variable=compute complete dim=0"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/tmrcheck.hpp:132" status="valid" parentFunction="tmrcheck" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/upsample.hpp:86" status="valid" parentFunction="upsamplenearestneighbour" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/upsample.hpp:175" status="valid" parentFunction="upsamplenearestneighbour_1d" variable="" isDirective="0" options="II=1 style=flp"/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/vvau.hpp:101" status="valid" parentFunction="vector_vector_activate_batch" variable="accu" isDirective="0" options="variable=accu complete dim=0"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/vvau.hpp:110" status="valid" parentFunction="vector_vector_activate_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/vvau.hpp:117" status="valid" parentFunction="vector_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/vvau.hpp:126" status="valid" parentFunction="vector_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/vvau.hpp:147" status="valid" parentFunction="vector_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/vvau.hpp:149" status="valid" parentFunction="vector_vector_activate_batch" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/vvau.hpp:216" status="valid" parentFunction="vector_vector_activate_stream_batch" variable="accu" isDirective="0" options="variable=accu complete dim=0"/>
        <Pragma type="pipeline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/vvau.hpp:226" status="valid" parentFunction="vector_vector_activate_stream_batch" variable="" isDirective="0" options="style=flp II=1"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/vvau.hpp:233" status="valid" parentFunction="vector_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/vvau.hpp:242" status="valid" parentFunction="vector_vector_activate_stream_batch" variable="w.m_weights" isDirective="0" options="variable=w.m_weights complete dim=0"/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/vvau.hpp:244" status="valid" parentFunction="vector_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/vvau.hpp:249" status="valid" parentFunction="vector_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/vvau.hpp:270" status="valid" parentFunction="vector_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/vvau.hpp:272" status="valid" parentFunction="vector_vector_activate_stream_batch" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/weights.hpp:83" status="valid" parentFunction="tileindex" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/weights.hpp:88" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/weights.hpp:95" status="valid" parentFunction="weights" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/weights.hpp:127" status="valid" parentFunction="tileindex" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/weights.hpp:132" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/weights.hpp:135" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/weights.hpp:145" status="valid" parentFunction="weights" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/weights.hpp:157" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../media/clr/XIlinx/finn/deps/finn-hlslib/weights.hpp:160" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="top_StreamingMaxPool_hls_3.cpp:18" status="valid" parentFunction="streamingmaxpool_hls_3" variable="in0_V" isDirective="0" options="axis port=in0_V"/>
        <Pragma type="interface" location="top_StreamingMaxPool_hls_3.cpp:19" status="valid" parentFunction="streamingmaxpool_hls_3" variable="out_V" isDirective="0" options="axis port=out_V"/>
        <Pragma type="interface" location="top_StreamingMaxPool_hls_3.cpp:20" status="valid" parentFunction="streamingmaxpool_hls_3" variable="return" isDirective="0" options="ap_ctrl_none port=return"/>
    </PragmaReport>
</profile>

