
Efinity Interface Designer Report
Version: 2023.1.150
Date: 2023-09-24 11:31

Copyright (C) 2017 - 2023 Efinix Inc. All rights reserved.

Device: T35F324
Project: T35_Sensor_DDR3_LCD_Test

Package: 324-ball FBGA (final)
Timing Model: C4 (final)
Configuration Mode: active (x1)

---------- Table of Contents (begin) ----------
   1. Periphery Usage Summary
   2. Generated Output Files
   3. I/O Banks Summary
   4. Global Connection Summary
   5. Clock Region Usage Summary
   6. Dual-Function Configuration Pin Usage
   7. GPIO Usage Summary
   8. PLL Usage Summary
   9. LVDS Rx Usage Summary
   10. LVDS Tx Usage Summary
   11. MIPI Rx Usage Summary
   12. MIPI Tx Usage Summary
   13. Clock Mux Usage Summary
   14. Configuration Control Usage Summary
   15. JTAG Usage Summary
   16. DDR Usage Summary
---------- Table of Contents (end) ------------

---------- 1. Periphery Usage Summary (begin) ----------
clkmux: 2 / 2 (100.0%)
control: 0 / 1 (0.0%)
ddr: 1 / 1 (100.0%)
gpio: 11 / 38 (28.95%)
jtag: 0 / 4 (0.0%)
lvds_bg: 2 / 2 (100.0%)
lvds_rx: 0.5 / 26 (1.92%)
	gpio: 1
lvds_tx: 5 / 20 (25.0%)
	lvds: 5
mipi_rx: 0 / 2 (0.0%)
mipi_tx: 0 / 2 (0.0%)
pll: 2 / 7 (28.57%)
---------- Periphery Usage Summary (end) ----------

---------- 2. Generated Output Files (begin) ----------
Interface Configuration: T35_Sensor_DDR3_LCD_Test.interface.csv
Peripheral Block Configuration: T35_Sensor_DDR3_LCD_Test.lpf
Pinout Report: T35_Sensor_DDR3_LCD_Test.pinout.rpt
Pinout CSV: T35_Sensor_DDR3_LCD_Test.pinout.csv
Timing Report: T35_Sensor_DDR3_LCD_Test.pt_timing.rpt
Timing SDC Template: T35_Sensor_DDR3_LCD_Test.pt.sdc
Verilog Template: T35_Sensor_DDR3_LCD_Test_template.v
Option Register File: T35_Sensor_DDR3_LCD_Test_or.ini
---------- Generated Output Files (end) ----------

---------- 3. I/O Banks Summary (begin) ----------

+----------+-------------+
| I/O Bank | I/O Voltage |
+----------+-------------+
|    1A    |    3.3 V    |
|  1B_1C   |    3.3 V    |
|  1D_1E   |    3.3 V    |
|    2A    |    3.3 V    |
|    2B    |    3.3 V    |
|    2C    |    3.3 V    |
|    3A    |    1.2 V    |
|    3B    |    1.2 V    |
| 3C_TR_BR |    3.3 V    |
|    4A    |    3.3 V    |
|    4B    |    3.3 V    |
|    BL    |    1.2 V    |
+----------+-------------+

---------- I/O Banks Summary (end) ----------

---------- 4. Global Connection Summary (begin) ----------

+------------+-----------------+------+
|  Pin Name  |     Resource    | Type |
+------------+-----------------+------+
|  Axi_Clk   | PLL_TR0.CLKOUT0 | GCLK |
|  clk_cmos  | PLL_BR0.CLKOUT1 | GCLK |
| cmos_pclk  |   GPIOL_66.ALT  | GCLK |
|  Ddr_Clk   | PLL_BR0.CLKOUT0 | GCLK |
| tx_fastclk | PLL_TR0.CLKOUT2 | GCLK |
| tx_slowclk | PLL_TR0.CLKOUT1 | GCLK |
+------------+-----------------+------+

---------- Global Connection Summary (end) ----------

---------- 5. Clock Region Usage Summary (begin) ----------

+--------------+----------------+
| Clock Region | Used/Available |
+--------------+----------------+
|      B       |      2/16      |
|      L0      |      0/4       |
|      L1      |      0/4       |
|      L3      |      0/4       |
|      L4      |      0/4       |
|      L5      |      0/4       |
|      R0      |      1/4       |
|      R1      |      0/4       |
|      R3      |      0/4       |
|      R4      |      0/4       |
|      R5      |      0/4       |
|      T       |      0/16      |
+--------------+----------------+

---------- Clock Region Usage Summary (end) ----------

---------- 6. Dual-Function Configuration Pin Usage (begin) ----------

+---------------+----------+
| Instance Name | Function |
+---------------+----------+
|     LED[0]    |   CDI4   |
|     LED[1]    |   CDI7   |
|     LED[2]    |   CDI5   |
|     LED[3]    |   CDI3   |
|     LED[4]    |   CDI6   |
|     LED[7]    |   CDI2   |
|    lvds_tx0   |  CDI26   |
|    lvds_tx0   |  CDI27   |
|    lvds_tx1   |  CDI28   |
|    lvds_tx1   |  CDI29   |
|    lvds_tx2   |  CDI30   |
|    lvds_tx2   |  CDI31   |
+---------------+----------+

---------- Dual-Function Configuration Pin Usage (end) ----------

---------- 7. GPIO Usage Summary (begin) ----------

Global Unused Setting: input with weak pullup

+---------------+-------------+--------+----------+--------------+----------+----------------------+------------------+-------------+
| Instance Name |   Resource  |  Mode  | Register | Clock Region | I/O Bank |     I/O Standard     |     Pad Name     | Package Pin |
+---------------+-------------+--------+----------+--------------+----------+----------------------+------------------+-------------+
|   clk_12M_i   |  GPIOR_118  | input  |          |              | 3C_TR_BR | 3.3 V LVTTL / LVCMOS | GPIOR_118_PLLIN0 |      C9     |
|   clk_24M_i   |  GPIOR_138  | input  |          |              | 3C_TR_BR | 3.3 V LVTTL / LVCMOS | GPIOR_138_PLLIN0 |      U8     |
|   cmos_pclk   |   GPIOL_66  | input  |          |              |  1B_1C   | 3.3 V LVTTL / LVCMOS |  GPIOL_66_CLK0   |     K17     |
|    lcd_pwm    | GPIOT_RXP03 | output |          |              |    2A    | 3.3 V LVTTL / LVCMOS |   GPIOT_RXP03    |     D15     |
|     LED[0]    |   GPIOL_18  | output |          |              |  1B_1C   | 3.3 V LVTTL / LVCMOS |  GPIOL_18_CDI4   |     M18     |
|     LED[1]    |   GPIOL_24  | output |          |              |  1B_1C   | 3.3 V LVTTL / LVCMOS |  GPIOL_24_CDI7   |     L17     |
|     LED[2]    |   GPIOL_20  | output |          |              |  1B_1C   | 3.3 V LVTTL / LVCMOS |  GPIOL_20_CDI5   |     L18     |
|     LED[3]    |   GPIOL_16  | output |          |              |  1B_1C   | 3.3 V LVTTL / LVCMOS |  GPIOL_16_CDI3   |     K18     |
|     LED[4]    |   GPIOL_22  | output |          |              |  1B_1C   | 3.3 V LVTTL / LVCMOS |  GPIOL_22_CDI6   |     L16     |
|     LED[5]    |   GPIOL_17  | output |          |              |  1B_1C   | 3.3 V LVTTL / LVCMOS | GPIOL_17_EXTFB0  |     L15     |
|     LED[6]    |   GPIOL_15  | output |          |              |  1B_1C   | 3.3 V LVTTL / LVCMOS | GPIOL_15_PLLIN0  |     L14     |
|     LED[7]    |   GPIOL_14  | output |          |              |  1B_1C   | 3.3 V LVTTL / LVCMOS |  GPIOL_14_CDI2   |     K14     |
+---------------+-------------+--------+----------+--------------+----------+----------------------+------------------+-------------+


Input GPIO Configuration:
=========================

+---------------+-----------+---------------------+-----------------+---------------+-----------------+------+
| Instance Name | Input Pin | Alternate Input Pin | Input Clock Pin |  Pull Up/Down | Schmitt Trigger | DDIO |
+---------------+-----------+---------------------+-----------------+---------------+-----------------+------+
|   clk_12M_i   |           |      clk_12M_i      |                 | weak pulldown |      Enable     | none |
|   clk_24M_i   |           |      clk_24M_i      |                 | weak pulldown |      Enable     | none |
|   cmos_pclk   |           |      cmos_pclk      |                 |      none     |     Disable     | none |
+---------------+-----------+---------------------+-----------------+---------------+-----------------+------+

Output GPIO Configuration:
==========================

+---------------+------------+------------------+----------------+-----------+------+
| Instance Name | Output Pin | Output Clock Pin | Drive Strength | Slew Rate | DDIO |
+---------------+------------+------------------+----------------+-----------+------+
|    lcd_pwm    |  lcd_pwm   |                  |       1        |  Disable  |      |
|     LED[0]    |   LED[0]   |                  |       1        |  Disable  | none |
|     LED[1]    |   LED[1]   |                  |       1        |  Disable  | none |
|     LED[2]    |   LED[2]   |                  |       1        |  Disable  | none |
|     LED[3]    |   LED[3]   |                  |       1        |  Disable  | none |
|     LED[4]    |   LED[4]   |                  |       1        |  Disable  | none |
|     LED[5]    |   LED[5]   |                  |       1        |  Disable  | none |
|     LED[6]    |   LED[6]   |                  |       1        |  Disable  | none |
|     LED[7]    |   LED[7]   |                  |       1        |  Disable  | none |
+---------------+------------+------------------+----------------+-----------+------+

---------- GPIO Usage Summary (end) ----------

---------- 8. PLL Usage Summary (begin) ----------

+---------------+----------+--------------+--------------+-----------------+---------------+----------------+---------+------------+------------+
| Instance Name | Resource | Clock Region | Clock Source | Reference Clock | Feedback Mode | Feedback Clock | Clkout0 |  Clkout1   |  Clkout2   |
+---------------+----------+--------------+--------------+-----------------+---------------+----------------+---------+------------+------------+
|     AxiPLL    | PLL_TR0  |              |   external   |    clk_12M_i    |    internal   |                | Axi_Clk | tx_slowclk | tx_fastclk |
|     DdrPLL    | PLL_BR0  |              |   external   |    clk_24M_i    |    internal   |                | Ddr_Clk |  clk_cmos  |            |
+---------------+----------+--------------+--------------+-----------------+---------------+----------------+---------+------------+------------+

***** PLL 0 *****

Instance Name                 : AxiPLL
Resource                      : PLL_TR0
Locked Pin Name               : PllLocked[0]
Clock Source                  : external
Reference Clock Resource      : GPIOR_118
Reference Clock               : clk_12M_i
Feedback Mode                 : internal

Reference Clock Frequency     : 12.0000 MHz
Reference Clock Period        : 83.3333 ns
Multiplier (M)                : 112
Pre-Divider (N)               : 1
VCO Frequency                 : 1344.0000 MHz
Post-Divider (O)              : 2
PLL Frequency                 : 672.0000 MHz

Output Clock 0
Clock Pin Name                : Axi_Clk
Output Divider                : 7
Output Phase Shift            : 0
Output Frequency              : 96.0000 MHz
Output Period                 : 10.4167 ns

Output Clock 1
Clock Pin Name                : tx_slowclk
Output Divider                : 14
Output Phase Shift            : 0
Output Frequency              : 48.0000 MHz
Output Period                 : 20.8333 ns

Output Clock 2
Clock Pin Name                : tx_fastclk
Output Divider                : 4
Output Phase Shift            : 90
Output Frequency              : 168.0000 MHz
Output Period                 : 5.9524 ns

Frequency calculations:
	VCO = REFCLK * (M/N)
	    = 12.0000 MHz * (112/1)
	    = 1344.0000 MHz
	PLL = VCO / O
	    = 1344.0000 MHz / 2
	    = 672.0000 MHz

	CLKOUT0 = PLL / CLKOUT0_DIV
	        = 672.0000 MHz / 7
	        = 96.0000 MHz
	CLKOUT1 = PLL / CLKOUT1_DIV
	        = 672.0000 MHz / 14
	        = 48.0000 MHz
	CLKOUT2 = PLL / CLKOUT2_DIV
	        = 672.0000 MHz / 4
	        = 168.0000 MHz

SDC Constraints:
	create_clock -period 10.4167 Axi_Clk
	create_clock -period 20.8333 tx_slowclk
	create_clock -waveform {1.4881 4.4643} -period 5.9524 tx_fastclk

***** PLL 1 *****

Instance Name                 : DdrPLL
Resource                      : PLL_BR0
Locked Pin Name               : PllLocked[1]
Clock Source                  : external
Reference Clock Resource      : GPIOR_138
Reference Clock               : clk_24M_i
Feedback Mode                 : internal

Reference Clock Frequency     : 24.0000 MHz
Reference Clock Period        : 41.6667 ns
Multiplier (M)                : 133
Pre-Divider (N)               : 2
VCO Frequency                 : 1596.0000 MHz
Post-Divider (O)              : 4
PLL Frequency                 : 399.0000 MHz

Output Clock 0
Clock Pin Name                : Ddr_Clk
Output Divider                : 1
Output Phase Shift            : 0
Output Frequency              : 399.0000 MHz
Output Period                 : 2.5063 ns

Output Clock 1
Clock Pin Name                : clk_cmos
Output Divider                : 15
Output Phase Shift            : 0
Output Frequency              : 26.6000 MHz
Output Period                 : 37.5940 ns

Frequency calculations:
	VCO = REFCLK * (M/N)
	    = 24.0000 MHz * (133/2)
	    = 1596.0000 MHz
	PLL = VCO / O
	    = 1596.0000 MHz / 4
	    = 399.0000 MHz

	CLKOUT0 = PLL / CLKOUT0_DIV
	        = 399.0000 MHz / 1
	        = 399.0000 MHz
	CLKOUT1 = PLL / CLKOUT1_DIV
	        = 399.0000 MHz / 15
	        = 26.6000 MHz

SDC Constraints:
	create_clock -period 2.5063 Ddr_Clk
	create_clock -period 37.5940 clk_cmos

---------- PLL Usage Summary (end) ----------

---------- 9. LVDS Rx Usage Summary (begin) ----------

No LVDS Rx was configured

---------- LVDS Rx Usage Summary (end) ----------

---------- 10. LVDS Tx Usage Summary (begin) ----------

+---------------+------------+-------------------------------------+--------------+--------------+------+---------------+------------------+--------------+----------------+-------+-------------+---------------+
| Instance Name |  Resource  |              Pad Names              | Package Pins | Clock Region | Mode | Serialization |      Output      | Serial Clock | Parallel Clock | Reset | Output Load | Reduced Swing |
+---------------+------------+-------------------------------------+--------------+--------------+------+---------------+------------------+--------------+----------------+-------+-------------+---------------+
|    lvds_tx0   | GPIOB_TX05 | GPIOB_TXN05_CDI26,GPIOB_TXP05_CDI27 |   R15,T15    |      B       | out  |       7       |  lvds_tx0_DATA   |  tx_fastclk  |   tx_slowclk   |       |      7      |    Disable    |
|    lvds_tx1   | GPIOB_TX04 | GPIOB_TXN04_CDI28,GPIOB_TXP04_CDI29 |   V15,U15    |      B       | out  |       7       |  lvds_tx1_DATA   |  tx_fastclk  |   tx_slowclk   |       |      7      |    Disable    |
|    lvds_tx2   | GPIOB_TX03 | GPIOB_TXN03_CDI30,GPIOB_TXP03_CDI31 |   V16,U16    |      B       | out  |       7       |  lvds_tx2_DATA   |  tx_fastclk  |   tx_slowclk   |       |      7      |    Disable    |
|    lvds_tx3   | GPIOB_TX01 |       GPIOB_TXN01,GPIOB_TXP01       |   T18,U18    |      B       | out  |       7       |  lvds_tx3_DATA   |  tx_fastclk  |   tx_slowclk   |       |      7      |    Disable    |
|  lvds_tx_clk  | GPIOB_TX02 |       GPIOB_TXN02,GPIOB_TXP02       |   P18,R18    |      B       | out  |       7       | lvds_tx_clk_DATA |  tx_fastclk  |   tx_slowclk   |       |      7      |    Disable    |
+---------------+------------+-------------------------------------+--------------+--------------+------+---------------+------------------+--------------+----------------+-------+-------------+---------------+

---------- LVDS Tx Usage Summary (end) ----------

---------- 11. MIPI Rx Usage Summary (begin) ----------

No MIPI Rx was configured

---------- MIPI Rx Usage Summary (end) ----------

---------- 12. MIPI Tx Usage Summary (begin) ----------

No MIPI Tx was configured

---------- MIPI Tx Usage Summary (end) ----------

---------- 13. Clock Mux Usage Summary (begin) ----------

+----------+-----------------+
| Resource | Output Assigned |
+----------+-----------------+
| CLKMUX_L |        1        |
| CLKMUX_R |        4        |
+----------+-----------------+

***** CLOCKMUX 0 *****

Resource: CLKMUX_L

Clock mux assignment:

+-----------------+-----------+----------+-----------+---------+---------+---------+---------+---------+---------+---------+
|  Input Resource | Clock Pin |  Status  |  LCLK[0]  | LCLK[1] | LCLK[2] | LCLK[3] | LCLK[4] | LCLK[5] | LCLK[6] | LCLK[7] |
+-----------------+-----------+----------+-----------+---------+---------+---------+---------+---------+---------+---------+
|                 |           | Selected | cmos_pclk |         |         |         |         |         |         |         |
|   GPIOL_66.IN   | cmos_pclk |  Routed  |     ^     |         |         |         |    O    |         |         |         |
|   GPIOL_67.IN   |           |          |           |    O    |         |         |         |    O    |         |         |
|   GPIOL_68.IN   |           |          |           |         |    O    |         |         |         |    O    |         |
|   GPIOL_69.IN   |           |          |           |         |         |    O    |         |         |         |    O    |
|   GPIOL_70.IN   |           |          |     -     |         |         |         |    O    |         |         |         |
|   GPIOL_71.IN   |           |          |           |    O    |         |         |         |    O    |         |         |
|   GPIOL_72.IN   |           |          |           |         |    O    |         |         |         |    O    |         |
|   GPIOL_73.IN   |           |          |           |         |         |    O    |         |         |         |    O    |
| PLL_BL0.CLKOUT0 |           |          |     -     |         |         |    O    |         |         |         |    O    |
| PLL_BL0.CLKOUT1 |           |          |           |    O    |         |         |    O    |         |    O    |         |
| PLL_BL0.CLKOUT2 |           |          |           |         |    O    |         |         |    O    |         |         |
+-----------------+-----------+----------+-----------+---------+---------+---------+---------+---------+---------+---------+

*NOTE
 : No connection from input to mux output
O: Available input to mux output connection
^: Input assigned to mux output
-: Unavailable (used) input to mux output connection

***** CLOCKMUX 1 *****

Resource: CLKMUX_R

Clock mux assignment:

+-----------------+------------+----------+---------+------------+------------+---------+----------+---------+---------+---------+
|  Input Resource | Clock Pin  |  Status  | RCLK[0] |  RCLK[1]   |  RCLK[2]   | RCLK[3] | RCLK[4]  | RCLK[5] | RCLK[6] | RCLK[7] |
+-----------------+------------+----------+---------+------------+------------+---------+----------+---------+---------+---------+
|                 |            | Selected | Axi_Clk | tx_slowclk | tx_fastclk |         | clk_cmos |         |         |         |
|   GPIOR_133.IN  |            |          |    -    |            |            |         |          |         |         |         |
|   GPIOR_132.IN  |            |          |         |     -      |            |         |          |         |         |         |
|   GPIOR_131.IN  |            |          |         |            |     -      |         |          |         |         |         |
|   GPIOR_130.IN  |            |          |         |            |            |    O    |          |         |         |         |
|   GPIOR_129.IN  |            |          |         |            |            |         |    -     |         |         |         |
|   GPIOR_128.IN  |            |          |         |            |            |         |          |    O    |         |         |
|   GPIOR_127.IN  |            |          |         |            |            |         |          |         |    O    |         |
|   GPIOR_126.IN  |            |          |         |            |            |         |          |         |         |    O    |
| PLL_TR0.CLKOUT0 |  Axi_Clk   |  Routed  |    ^    |            |            |         |          |         |    O    |         |
| PLL_TR0.CLKOUT1 | tx_slowclk |  Routed  |         |     ^      |     -      |         |          |         |         |         |
| PLL_TR0.CLKOUT2 | tx_fastclk |  Routed  |         |     -      |     ^      |         |          |         |         |         |
| PLL_TR1.CLKOUT0 |            |          |    -    |            |            |    O    |          |         |         |         |
| PLL_TR1.CLKOUT1 |            |          |         |            |            |         |    -     |    O    |         |         |
| PLL_TR1.CLKOUT2 |            |          |         |            |            |         |    -     |    O    |         |         |
| PLL_TR2.CLKOUT0 |            |          |    -    |            |            |         |          |         |         |    O    |
| PLL_TR2.CLKOUT1 |            |          |         |     -      |     -      |         |          |         |         |         |
| PLL_TR2.CLKOUT2 |            |          |         |     -      |     -      |         |          |         |         |         |
| PLL_BR0.CLKOUT0 |  Ddr_Clk   | Internal |         |            |            |    O    |          |         |         |    O    |
| PLL_BR0.CLKOUT1 |  clk_cmos  |  Routed  |         |            |            |         |    ^     |    O    |         |         |
| PLL_BR0.CLKOUT2 |            |          |         |            |            |         |    -     |    O    |         |         |
| PLL_BR1.CLKOUT0 |            |          |         |            |     -      |         |          |         |    O    |         |
| PLL_BR1.CLKOUT1 |            |          |         |            |            |    O    |    -     |         |         |         |
| PLL_BR1.CLKOUT2 |            |          |         |            |            |    O    |    -     |         |         |         |
| PLL_BR2.CLKOUT0 |            |          |         |            |            |         |          |    O    |         |         |
| PLL_BR2.CLKOUT1 |            |          |         |     -      |            |         |          |         |    O    |         |
| PLL_BR2.CLKOUT2 |            |          |         |            |            |         |          |         |         |    O    |
+-----------------+------------+----------+---------+------------+------------+---------+----------+---------+---------+---------+

*NOTE
 : No connection from input to mux output
O: Available input to mux output connection
^: Input assigned to mux output
-: Unavailable (used) input to mux output connection

---------- Clock Mux Usage Summary (end) ----------

---------- 14. Configuration Control Usage Summary (begin) ----------

No Configuration Control was configured

---------- Configuration Control Usage Summary (end) ----------

---------- 15. JTAG Usage Summary (begin) ----------

No JTAG was configured

---------- JTAG Usage Summary (end) ----------

---------- 16. DDR Usage Summary (begin) ----------

Instance Name                                             : DdrCtrl
Resource                                                  : DDR_0
Clock Region                                              : R0,R1
Calibration Enabled                                       : true
AXI Interface Target 0 Enabled                            : true
AXI Interface Target 1 Enabled                            : false

Configuration Settings                                    
Controller DQ Width                                       : x16
Memory Type                                               : DDR3
Memory Speed Grade                                        : 800D
Memory Width                                              : x16
Memory Density                                            : 4G
Enable Advanced Density Setting                           : false

FPGA Settings                                             
FPGA Input Termination (Ohm)                              : 60
FPGA Output Termination (Ohm)                             : 34

Memory Mode Register Settings                             
Burst Length                                              : 8
DLL Precharge Power Down                                  : On
Memory Auto Self-Refresh                                  : Manual
Memory CAS Latency (CL)                                   : 6
Memory CAS Write Latency (CWL)                            : 5
Memory Dynamic ODT (Rtt_WR)                               : RZQ/4
Memory Input Termination (Rtt_nom)                        : RZQ/6
Memory Output Termination                                 : RZQ/7
Read Burst Type                                           : Sequential
Self-Refresh Temperature                                  : Normal

Memory Timing Settings                                    
tFAW, Four Bank Active Window (ns)                        : 35.000
tRAS, Active To Precharge Command Period (ns)             : 34.000
tRC, Active To Active Or REF Command Period (ns)          : 47.910
tRCD, Active To Read Or Write Delay (ns)                  : 13.910
tREFI, Average Periodic Refresh Interval (us)             : 7.800
tRFC, Refresh To Active Or Refresh To Refresh Delay (ns)  : 350.000
tRP, Precharge Command Period (ns)                        : 13.910
tRRD, Active to Active Command Period (ns)                : 10.000
tRTP, Internal Read To Precharge Delay (ns)               : 10.000
tWTR, Internal Write To Read Command Delay (ns)           : 10.000

Controller Settings                                       
Controller To Memory Address Mapping                      : ROW-COL_HIGH-BANK-COL_LOW
Enable Auto Power Down                                    : Off
Enable Self-Refresh Controls                              : No

Gate Delay Tuning Settings                                
Enable Gate Delay Override                                : No
Gate Coarse Delay Tuning                                  : 0
Gate Fine Delay Tuning                                    : 0

Control Status                                            : Enable User Reset
Master Reset Pin Name                                     : DdrCtrl_CFG_RST_N
AXI Interface Target 0 Clock Pin Name                     : Axi_Clk

---------- DDR Usage Summary (end) ----------
