#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 20:00:34 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Sat Mar  9 21:16:46 2024
# Process ID: 21156
# Current directory: C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab02/Delay_line/Delay_line.runs/synth_1
# Command line: vivado.exe -log delay_line.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source delay_line.tcl
# Log file: C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab02/Delay_line/Delay_line.runs/synth_1/delay_line.vds
# Journal file: C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab02/Delay_line/Delay_line.runs/synth_1\vivado.jou
# Running On: DellInspiron, OS: Windows, CPU Frequency: 2296 MHz, CPU Physical cores: 12, Host memory: 16483 MB
#-----------------------------------------------------------
source delay_line.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 396.359 ; gain = 68.379
Command: synth_design -top delay_line -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11568
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 836.207 ; gain = 411.941
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'delay_line' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab02/Delay_line/Delay_line.srcs/sources_1/new/delay_line.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab02/Delay_line/Delay_line.srcs/sources_1/new/delay_line.v:50]
INFO: [Synth 8-6157] synthesizing module 'register' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab02/Delay_line/Delay_line.srcs/sources_1/new/register.v:23]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (0#1) [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab02/Delay_line/Delay_line.srcs/sources_1/new/register.v:23]
ERROR: [Synth 8-448] named port connection 'x' does not exist for instance 'regis_del' of module 'register' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab02/Delay_line/Delay_line.srcs/sources_1/new/delay_line.v:53]
ERROR: [Synth 8-448] named port connection 'y' does not exist for instance 'regis_del' of module 'register' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab02/Delay_line/Delay_line.srcs/sources_1/new/delay_line.v:54]
WARNING: [Synth 8-324] index 1 out of range [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab02/Delay_line/Delay_line.srcs/sources_1/new/delay_line.v:42]
ERROR: [Synth 8-6156] failed synthesizing module 'delay_line' [C:/Users/janro/Pulpit/AGH_FILES/SR-2024S/lab02/Delay_line/Delay_line.srcs/sources_1/new/delay_line.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 925.527 ; gain = 501.262
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 2 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Sat Mar  9 21:17:03 2024...
