#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018a284bbc80 .scope module, "test1_tb" "test1_tb" 2 8;
 .timescale -9 -9;
v0000018a283c2190_0 .var "clk", 0 0;
v0000018a283c46e0_0 .var "data_in1", 15 0;
v0000018a283c3880_0 .var "data_in2", 15 0;
v0000018a283c3ec0_0 .net "done", 0 0, v0000018a2834fd00_0;  1 drivers
v0000018a283c40a0_0 .net "hsel_1", 0 0, v0000018a283c2410_0;  1 drivers
v0000018a283c32e0_0 .net "hsel_2", 0 0, v0000018a283c22d0_0;  1 drivers
v0000018a283c34c0_0 .net "hsel_3", 0 0, v0000018a283c27d0_0;  1 drivers
v0000018a283c4280_0 .net "mux1", 0 0, v0000018a28361c20_0;  1 drivers
v0000018a283c4000_0 .net "sel1", 0 0, v0000018a28361cc0_0;  1 drivers
v0000018a283c3920_0 .net "sel2", 0 0, v0000018a28361d60_0;  1 drivers
v0000018a283c3380_0 .var "start", 0 0;
S_0000018a2834f940 .scope module, "cpt1" "control_test_1" 2 15, 3 1 0, S_0000018a284bbc80;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "sel1";
    .port_info 1 /OUTPUT 1 "sel2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 1 "mux1";
P_0000018a283464d0 .param/l "s0" 0 3 6, C4<000>;
P_0000018a28346508 .param/l "s1" 0 3 6, C4<001>;
P_0000018a28346540 .param/l "s2" 0 3 6, C4<010>;
P_0000018a28346578 .param/l "s3" 0 3 6, C4<011>;
P_0000018a283465b0 .param/l "s4" 0 3 6, C4<100>;
v0000018a2834fc60_0 .net "clk", 0 0, v0000018a283c2190_0;  1 drivers
v0000018a2834fd00_0 .var "done", 0 0;
v0000018a28361c20_0 .var "mux1", 0 0;
v0000018a28361cc0_0 .var "sel1", 0 0;
v0000018a28361d60_0 .var "sel2", 0 0;
v0000018a28361e00_0 .net "start", 0 0, v0000018a283c3380_0;  1 drivers
v0000018a28361ea0_0 .var "state", 2 0;
E_0000018a2834c9b0 .event anyedge, v0000018a28361ea0_0;
E_0000018a2834c1f0 .event posedge, v0000018a2834fc60_0;
S_0000018a2835b330 .scope module, "dpt1" "data_path_test_1" 2 14, 4 1 0, S_0000018a284bbc80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel1";
    .port_info 1 /INPUT 1 "sel2";
    .port_info 2 /INPUT 1 "mux1";
    .port_info 3 /INPUT 16 "data_in1";
    .port_info 4 /INPUT 16 "data_in2";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 1 "hsel_1";
    .port_info 7 /OUTPUT 1 "hsel_2";
    .port_info 8 /OUTPUT 1 "hsel_3";
v0000018a283c24b0_0 .net "clk", 0 0, v0000018a283c2190_0;  alias, 1 drivers
v0000018a283c1f10_0 .net "data_in1", 15 0, v0000018a283c46e0_0;  1 drivers
v0000018a283c1a10_0 .net "data_in2", 15 0, v0000018a283c3880_0;  1 drivers
v0000018a283c1fb0_0 .net "hsel_1", 0 0, v0000018a283c2410_0;  alias, 1 drivers
v0000018a283c20f0_0 .net "hsel_2", 0 0, v0000018a283c22d0_0;  alias, 1 drivers
v0000018a283c1970_0 .net "hsel_3", 0 0, v0000018a283c27d0_0;  alias, 1 drivers
v0000018a283c1b50_0 .net "mux1", 0 0, v0000018a28361c20_0;  alias, 1 drivers
v0000018a283c2370_0 .net "sel1", 0 0, v0000018a28361cc0_0;  alias, 1 drivers
v0000018a283c2230_0 .net "sel2", 0 0, v0000018a28361d60_0;  alias, 1 drivers
v0000018a283c1bf0_0 .net "x", 15 0, v0000018a2835b6f0_0;  1 drivers
v0000018a283c25f0_0 .net "y", 15 0, v0000018a283c2050_0;  1 drivers
v0000018a283c1c90_0 .net "z", 15 0, L_0000018a283c4460;  1 drivers
S_0000018a2835b4c0 .scope module, "HADDR1" "PIPO" 4 7, 5 1 0, S_0000018a2835b330;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 16 "dout";
    .port_info 1 /INPUT 16 "din";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clk";
v0000018a28361fe0_0 .net "clk", 0 0, v0000018a283c2190_0;  alias, 1 drivers
v0000018a2835b650_0 .net "din", 15 0, v0000018a283c46e0_0;  alias, 1 drivers
v0000018a2835b6f0_0 .var "dout", 15 0;
v0000018a28360630_0 .net "ld", 0 0, v0000018a28361cc0_0;  alias, 1 drivers
S_0000018a283606d0 .scope module, "HADDR2" "PIPO" 4 8, 5 1 0, S_0000018a2835b330;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 16 "dout";
    .port_info 1 /INPUT 16 "din";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clk";
v0000018a283c1d30_0 .net "clk", 0 0, v0000018a283c2190_0;  alias, 1 drivers
v0000018a283c1ab0_0 .net "din", 15 0, v0000018a283c3880_0;  alias, 1 drivers
v0000018a283c2050_0 .var "dout", 15 0;
v0000018a283c2690_0 .net "ld", 0 0, v0000018a28361d60_0;  alias, 1 drivers
S_0000018a28360860 .scope module, "addressmux" "MUX" 4 9, 6 1 0, S_0000018a2835b330;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 16 "in0";
    .port_info 2 /INPUT 16 "in1";
    .port_info 3 /INPUT 1 "sel";
v0000018a283c2730_0 .net "in0", 15 0, v0000018a2835b6f0_0;  alias, 1 drivers
v0000018a283c1dd0_0 .net "in1", 15 0, v0000018a283c2050_0;  alias, 1 drivers
v0000018a283c1e70_0 .net "out", 15 0, L_0000018a283c4460;  alias, 1 drivers
v0000018a283c2550_0 .net "sel", 0 0, v0000018a28361c20_0;  alias, 1 drivers
L_0000018a283c4460 .functor MUXZ 16, v0000018a2835b6f0_0, v0000018a283c2050_0, v0000018a28361c20_0, C4<>;
S_0000018a28360100 .scope module, "test1_dec" "decoder" 4 10, 7 1 0, S_0000018a2835b330;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "hsel_0";
    .port_info 1 /OUTPUT 1 "hsel_1";
    .port_info 2 /OUTPUT 1 "hsel_2";
    .port_info 3 /INPUT 16 "haddr";
v0000018a283c18d0_0 .net "haddr", 15 0, L_0000018a283c4460;  alias, 1 drivers
v0000018a283c2410_0 .var "hsel_0", 0 0;
v0000018a283c22d0_0 .var "hsel_1", 0 0;
v0000018a283c27d0_0 .var "hsel_2", 0 0;
E_0000018a2834c1b0 .event anyedge, v0000018a283c1e70_0;
    .scope S_0000018a2835b4c0;
T_0 ;
    %wait E_0000018a2834c1f0;
    %load/vec4 v0000018a28360630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000018a2835b650_0;
    %assign/vec4 v0000018a2835b6f0_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000018a283606d0;
T_1 ;
    %wait E_0000018a2834c1f0;
    %load/vec4 v0000018a283c2690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000018a283c1ab0_0;
    %assign/vec4 v0000018a283c2050_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000018a28360100;
T_2 ;
    %wait E_0000018a2834c1b0;
    %load/vec4 v0000018a283c18d0_0;
    %parti/s 2, 14, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a283c2410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a283c22d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a283c27d0_0, 0, 1;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a283c2410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a283c22d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a283c27d0_0, 0, 1;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a283c2410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a283c22d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a283c27d0_0, 0, 1;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a283c2410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a283c22d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a283c27d0_0, 0, 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000018a2834f940;
T_3 ;
    %wait E_0000018a2834c1f0;
    %load/vec4 v0000018a28361ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018a28361ea0_0, 0;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0000018a28361e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000018a28361ea0_0, 0;
T_3.7 ;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000018a28361ea0_0, 0;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000018a28361ea0_0, 0;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000018a28361ea0_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018a28361ea0_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000018a2834f940;
T_4 ;
    %wait E_0000018a2834c9b0;
    %load/vec4 v0000018a28361ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a28361cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a28361d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a28361c20_0, 0, 1;
    %jmp T_4.6;
T_4.0 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a28361cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a28361d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a28361c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a2834fd00_0, 0, 1;
    %jmp T_4.6;
T_4.1 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a28361cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a28361d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a28361c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a2834fd00_0, 0, 1;
    %jmp T_4.6;
T_4.2 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a28361d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a28361cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a28361c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a2834fd00_0, 0, 1;
    %jmp T_4.6;
T_4.3 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a28361c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a28361d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a28361cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a2834fd00_0, 0, 1;
    %jmp T_4.6;
T_4.4 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a2834fd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a28361cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a28361d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a28361c20_0, 0, 1;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000018a284bbc80;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018a283c2190_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018a283c3380_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000018a284bbc80;
T_6 ;
    %delay 5, 0;
    %load/vec4 v0000018a283c2190_0;
    %inv;
    %store/vec4 v0000018a283c2190_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000018a284bbc80;
T_7 ;
    %delay 1, 0;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0000018a283c46e0_0, 0, 16;
    %delay 1, 0;
    %pushi/vec4 16392, 0, 16;
    %store/vec4 v0000018a283c3880_0, 0, 16;
    %delay 1, 0;
    %end;
    .thread T_7;
    .scope S_0000018a284bbc80;
T_8 ;
    %vpi_call 2 41 "$dumpfile", "test1_tb.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018a284bbc80 {0 0 0};
    %vpi_call 2 43 "$display", "End of test!!!" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "test1_tb.v";
    "./control_test_1.v";
    "./data_path_test_1.v";
    "./PIPO.v";
    "./MUX.v";
    "./decoder.v";
