{"vcs1":{"timestamp_begin":1747233307.901282689, "rt":10.15, "ut":10.25, "st":0.63}}
{"vcselab":{"timestamp_begin":1747233318.134039696, "rt":0.40, "ut":0.26, "st":0.13}}
{"link":{"timestamp_begin":1747233318.598608560, "rt":0.46, "ut":0.20, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747233307.229226534}
{"VCS_COMP_START_TIME": 1747233307.229226534}
{"VCS_COMP_END_TIME": 1747233319.222518821}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 487088}}
{"vcselab": {"peak_mem": 183884}}
