//Counter 4

module counter4(CLK,Y)

input CLK;
output reg[3:0] Y;
