# Generated by SWCC.CAMCU build environment

AWD_PERIOD ?= 250
BL_PHY_USE_PPM ?= 1
COLIN_ROM_SIZE ?= 0x01800
COLIN_ROM_START ?= 0x15800
COMPILE_CONFIG_ID ?= 6
EEPROM_SIZE ?= 0x0240
EEPROM_START ?= 0x0800
FPLL ?= 32000
HAS_384PTS_MOTOR_SVM_TABLE ?= 1
HAS_FL_EE_WRITE_FUNC ?= 1
HAS_HW_DRIVER_4_PHASES ?= 1
HAS_HW_FLASH_15 ?= 1
HAS_HW_FLASH_VCTAT_CTRL ?= 1
HAS_HW_IO0_HV ?= 1
HAS_HW_IO0_OD ?= 1
HAS_HW_IOX_OD ?= 1
HAS_HW_IO_8_CONFIGURABLE_GPIO ?= 1
HAS_HW_IO_ENABLE ?= 1
HAS_HW_IO_INT_EDGE_SELECTION ?= 1
HAS_HW_PPM_5V_TOLERANCE_WITH_INVERSION ?= 1
HAS_MOTOR_SVM_WRAPPER_FUNC ?= 1
HAS_ROM_IDDQ ?= 1
HAS_SW_PPM_BL_USE_ROM_ONLY ?= 1
HAS_SW_PPM_HAS_RAM_CODE_FRAME ?= 1
HAS_SW_STARTUP_RSTAT_SUPPORT ?= 1
LDT_HAS_CONSECUTIVE_FRAMES ?= 1
LIN_CLK_DIV ?= 0
LIN_EPM_BAUDRATE ?= 19200
LIN_EPM_ENABLED ?= 1
MLX81332 ?= 1
MLX81332B01 ?= 1
ML_HAS_NO_DP_VAR_ATTR ?= 1
PPM_EPM_ENABLED ?= 1
RELEASE_MAJOR ?= 1
RELEASE_MINOR ?= 1
RELEASE_REVISION ?= 4
VERSIONED_RELEASE ?= 1

PLTF_CPPFLAGS += -DAWD_PERIOD=$(AWD_PERIOD)
PLTF_CPPFLAGS += -DBL_PHY_USE_PPM=$(BL_PHY_USE_PPM)
PLTF_CPPFLAGS += -DCOLIN_ROM_SIZE=$(COLIN_ROM_SIZE)
PLTF_CPPFLAGS += -DCOLIN_ROM_START=$(COLIN_ROM_START)
PLTF_CPPFLAGS += -DCOMPILE_CONFIG_ID=$(COMPILE_CONFIG_ID)
PLTF_CPPFLAGS += -DEEPROM_SIZE=$(EEPROM_SIZE)
PLTF_CPPFLAGS += -DEEPROM_START=$(EEPROM_START)
PLTF_CPPFLAGS += -DFPLL=$(FPLL)
PLTF_CPPFLAGS += -DHAS_384PTS_MOTOR_SVM_TABLE=$(HAS_384PTS_MOTOR_SVM_TABLE)
PLTF_CPPFLAGS += -DHAS_FL_EE_WRITE_FUNC=$(HAS_FL_EE_WRITE_FUNC)
PLTF_CPPFLAGS += -DHAS_HW_DRIVER_4_PHASES=$(HAS_HW_DRIVER_4_PHASES)
PLTF_CPPFLAGS += -DHAS_HW_FLASH_15=$(HAS_HW_FLASH_15)
PLTF_CPPFLAGS += -DHAS_HW_FLASH_VCTAT_CTRL=$(HAS_HW_FLASH_VCTAT_CTRL)
PLTF_CPPFLAGS += -DHAS_HW_IO0_HV=$(HAS_HW_IO0_HV)
PLTF_CPPFLAGS += -DHAS_HW_IO0_OD=$(HAS_HW_IO0_OD)
PLTF_CPPFLAGS += -DHAS_HW_IOX_OD=$(HAS_HW_IOX_OD)
PLTF_CPPFLAGS += -DHAS_HW_IO_8_CONFIGURABLE_GPIO=$(HAS_HW_IO_8_CONFIGURABLE_GPIO)
PLTF_CPPFLAGS += -DHAS_HW_IO_ENABLE=$(HAS_HW_IO_ENABLE)
PLTF_CPPFLAGS += -DHAS_HW_IO_INT_EDGE_SELECTION=$(HAS_HW_IO_INT_EDGE_SELECTION)
PLTF_CPPFLAGS += -DHAS_HW_PPM_5V_TOLERANCE_WITH_INVERSION=$(HAS_HW_PPM_5V_TOLERANCE_WITH_INVERSION)
PLTF_CPPFLAGS += -DHAS_MOTOR_SVM_WRAPPER_FUNC=$(HAS_MOTOR_SVM_WRAPPER_FUNC)
PLTF_CPPFLAGS += -DHAS_ROM_IDDQ=$(HAS_ROM_IDDQ)
PLTF_CPPFLAGS += -DHAS_SW_PPM_BL_USE_ROM_ONLY=$(HAS_SW_PPM_BL_USE_ROM_ONLY)
PLTF_CPPFLAGS += -DHAS_SW_PPM_HAS_RAM_CODE_FRAME=$(HAS_SW_PPM_HAS_RAM_CODE_FRAME)
PLTF_CPPFLAGS += -DHAS_SW_STARTUP_RSTAT_SUPPORT=$(HAS_SW_STARTUP_RSTAT_SUPPORT)
PLTF_CPPFLAGS += -DLDT_HAS_CONSECUTIVE_FRAMES=$(LDT_HAS_CONSECUTIVE_FRAMES)
PLTF_CPPFLAGS += -DLIN_CLK_DIV=$(LIN_CLK_DIV)
PLTF_CPPFLAGS += -DLIN_EPM_BAUDRATE=$(LIN_EPM_BAUDRATE)
PLTF_CPPFLAGS += -DLIN_EPM_ENABLED=$(LIN_EPM_ENABLED)
PLTF_CPPFLAGS += -DMLX81332=$(MLX81332)
PLTF_CPPFLAGS += -DMLX81332B01=$(MLX81332B01)
PLTF_CPPFLAGS += -DML_HAS_NO_DP_VAR_ATTR=$(ML_HAS_NO_DP_VAR_ATTR)
PLTF_CPPFLAGS += -DPPM_EPM_ENABLED=$(PPM_EPM_ENABLED)
PLTF_CPPFLAGS += -DRELEASE_MAJOR=$(RELEASE_MAJOR)
PLTF_CPPFLAGS += -DRELEASE_MINOR=$(RELEASE_MINOR)
PLTF_CPPFLAGS += -DRELEASE_REVISION=$(RELEASE_REVISION)
PLTF_CPPFLAGS += -DVERSIONED_RELEASE=$(VERSIONED_RELEASE)

PLTF_CFLAGS += -mfix-dcc1293
PLTF_CFLAGS += -mfix-dcc1356
PLTF_CFLAGS += -mfix-dcc1361

FLASH_START = 0x5800
FLASH_END ?= 0xD800
FLASH_PAGE_SIZE = 0x0080
FLASH_PAGES_IN_SECTOR = 16
BIST_START_OFFSET ?= 0x0000
