/******************** (C) COPYRIGHT 2010 **************************************
* File Name          : nvicdirect.h
* Hackor             : deh
* Date First Issued  : 10/19/2010
* Description        : nvic addresses for bit operations
*******************************************************************************/
/*
07-14-2011 - Adjust names UART4,5
*/


/* Define to prevent recursive inclusion -------------------------------------*/
#ifndef __NVICBITBAND_H
#define __NVICBITBAND_H

#include "../libopenstm32/memorymap.h"		// Use the libopenstm32 base defines
#include "../libusartstm32/commonbitband.h"	// Bitband macros

/* NVIC_BASE is picked up from libopenstm32/memorymap.h */

/* Interrupt priority */
#define NVICIPR(irqnumber,priority)	( *(u32*)(NVIC_BASE + 0x300 + ((irqnumber / 4) * 4)) ) |= (priority << ((irqnumber % 4) * 8))

/* Interrupt set enable */
#define NVICISER(irqnumber) 	(*(u32*)(NVIC_BASE + 0x000 + (irqnumber/32)*4)) |= (1<<(irqnumber % 32))

/* Interrupt clear enable */
#define NVICICER(irqnumber) 	(*(u32*)(NVIC_BASE + 0x080 + (irqnumber/32)*4)) |= (1<<(irqnumber % 32))

/* Interrupt set pending */
#define NVICISPR(irqnumber) 	(*(u32*)(NVIC_BASE + 0x0100 + (irqnumber/32)*4)) |= (1<<(irqnumber % 32))

/* Interrupt clear pending */
#define NVICICPR(irqnumber) 	(*(u32*)(NVIC_BASE + 0x180 + (irqnumber/32)*4)) |= (1<<(irqnumber % 32))

/* Interrupt active bit register */
#define NVICIABR(irqnumber) 	(*(u32*)(NVIC_BASE + 0x200 + (irqnumber/32)*4)) |= (1<<(irqnumber % 32))


/* User Interrupts */
#define NVIC_WWDG_IRQ			0
#define NVIC_PVD_IRQ			1
#define NVIC_TAMPER_IRQ			2
#define NVIC_RTC_IRQ			3
#define NVIC_FLASH_IRQ			4
#define NVIC_RCC_IRQ			5
#define NVIC_EXTI0_IRQ			6
#define NVIC_EXTI1_IRQ			7
#define NVIC_EXTI2_IRQ			8
#define NVIC_EXTI3_IRQ			9
#define NVIC_EXTI4_IRQ			10
#define NVIC_DMA1_CHANNEL1_IRQ		11
#define NVIC_DMA1_CHANNEL2_IRQ		12
#define NVIC_DMA1_CHANNEL3_IRQ		13
#define NVIC_DMA1_CHANNEL4_IRQ		14
#define NVIC_DMA1_CHANNEL5_IRQ		15
#define NVIC_DMA1_CHANNEL6_IRQ		16
#define NVIC_DMA1_CHANNEL7_IRQ		17
#define NVIC_ADC1_2_IRQ			18
#define NVIC_USB_HP_CAN_TX_IRQ		19
#define NVIC_USB_LP_CAN_RX0_IRQ		20
#define NVIC_CAN_RX1_IRQ		21
#define NVIC_CAN_SCE_IRQ		22
#define NVIC_EXTI9_5_IRQ		23
#define NVIC_TIM1_BRK_IRQ		24
#define NVIC_TIM1_UP_IRQ		25
#define NVIC_TIM1_TRG_COM_IRQ		26
#define NVIC_TIM1_CC_IRQ		27
#define NVIC_TIM2_IRQ			28
#define NVIC_TIM3_IRQ			29
#define NVIC_TIM4_IRQ			30
#define NVIC_I2C1_EV_IRQ		31
#define NVIC_I2C1_ER_IRQ		32
#define NVIC_I2C2_EV_IRQ		33
#define NVIC_I2C2_ER_IRQ		34
#define NVIC_SPI1_IRQ			35
#define NVIC_SPI2_IRQ			36
#define NVIC_USART1_IRQ			37
#define NVIC_USART2_IRQ			38
#define NVIC_USART3_IRQ			39
#define NVIC_EXTI15_10_IRQ		40
#define NVIC_RTC_ALARM_IRQ		41
#define NVIC_USB_WAKEUP_IRQ		42
#define NVIC_TIM8_BRK_IRQ		43
#define NVIC_TIM8_UP_IRQ		44
#define NVIC_TIM8_TRG_COM_IRQ		45
#define NVIC_TIM8_CC_IRQ		46
#define NVIC_ADC3_IRQ			47
#define NVIC_FSMC_IRQ			48
#define NVIC_SDIO_IRQ			49
#define NVIC_TIM5_IRQ			50
#define NVIC_SPI3_IRQ			51
#define NVIC_UART4_IRQ			52
#define NVIC_UART5_IRQ			53
#define NVIC_TIM6_IRQ			54
#define NVIC_TIM7_IRQ			55
#define NVIC_DMA2_CHANNEL1_IRQ		56
#define NVIC_DMA2_CHANNEL2_IRQ		57
#define NVIC_DMA2_CHANNEL3_IRQ		58
#define NVIC_DMA2_CHANNEL4_5_IRQ	59

#endif

