#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Apr  7 16:18:56 2023
# Process ID: 1755151
# Current directory: /home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.runs/riscv_RocketChip_0_synth_1
# Command line: vivado -log riscv_RocketChip_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_RocketChip_0.tcl
# Log file: /home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.runs/riscv_RocketChip_0_synth_1/riscv_RocketChip_0.vds
# Journal file: /home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.runs/riscv_RocketChip_0_synth_1/vivado.jou
# Running On: lee-virtual-machine, OS: Linux, CPU Frequency: 3600.000 MHz, CPU Physical cores: 6, Host memory: 63805 MB
#-----------------------------------------------------------
source riscv_RocketChip_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top riscv_RocketChip_0 -part xc7k325tffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1755251
WARNING: [Synth 8-2611] redeclaration of ansi port exception is not allowed [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:76469]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2759.312 ; gain = 0.000 ; free physical = 24909 ; free virtual = 64720
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_RocketChip_0' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_RocketChip_0/synth/riscv_RocketChip_0.v:58]
INFO: [Synth 8-638] synthesizing module 'Rocket64b1' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/rocket.vhdl:391]
INFO: [Synth 8-638] synthesizing module 'synchronizer' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/rocket.vhdl:11]
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (1#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/rocket.vhdl:11]
INFO: [Synth 8-3491] module 'RocketSystem' declared at '/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:101731' bound to instance 'rocket_system' of component 'RocketSystem' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/rocket.vhdl:734]
INFO: [Synth 8-6157] synthesizing module 'RocketSystem' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:101731]
INFO: [Synth 8-6157] synthesizing module 'IntXbar' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:12]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar' (2#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:12]
INFO: [Synth 8-6157] synthesizing module 'IntSyncAsyncCrossingSink' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:205]
INFO: [Synth 8-6157] synthesizing module 'SynchronizerShiftReg_w8_d3' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:108]
INFO: [Synth 8-6157] synthesizing module 'NonSyncResetSynchronizerPrimitiveShiftReg_d3' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:39]
INFO: [Synth 8-6155] done synthesizing module 'NonSyncResetSynchronizerPrimitiveShiftReg_d3' (3#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:39]
INFO: [Synth 8-6155] done synthesizing module 'SynchronizerShiftReg_w8_d3' (4#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:108]
INFO: [Synth 8-6155] done synthesizing module 'IntSyncAsyncCrossingSink' (5#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:205]
INFO: [Synth 8-6157] synthesizing module 'SimpleClockGroupSource' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:246]
INFO: [Synth 8-6155] done synthesizing module 'SimpleClockGroupSource' (6#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:246]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:8406]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:275]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast' (7#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:275]
INFO: [Synth 8-6157] synthesizing module 'TLXbar' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:290]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar' (8#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:290]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:1507]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer' (9#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:1507]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_4' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:7175]
INFO: [Synth 8-6157] synthesizing module 'AXI4Buffer' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:2882]
INFO: [Synth 8-6157] synthesizing module 'Queue' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:2092]
INFO: [Synth 8-6155] done synthesizing module 'Queue' (10#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:2092]
INFO: [Synth 8-6157] synthesizing module 'Queue_1' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:2393]
INFO: [Synth 8-6155] done synthesizing module 'Queue_1' (11#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:2393]
INFO: [Synth 8-6157] synthesizing module 'Queue_2' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:2556]
INFO: [Synth 8-6155] done synthesizing module 'Queue_2' (12#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:2556]
INFO: [Synth 8-6157] synthesizing module 'Queue_4' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:2696]
INFO: [Synth 8-6155] done synthesizing module 'Queue_4' (13#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:2696]
INFO: [Synth 8-6155] done synthesizing module 'AXI4Buffer' (14#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:2882]
INFO: [Synth 8-6157] synthesizing module 'AXI4UserYanker' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:3485]
INFO: [Synth 8-6157] synthesizing module 'QueueCompatibility' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:3223]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_tl_state_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_tl_state_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_tl_state_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_tl_state_source_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'QueueCompatibility' (15#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:3223]
INFO: [Synth 8-6157] synthesizing module 'QueueCompatibility_2' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:3343]
INFO: [Synth 8-6155] done synthesizing module 'QueueCompatibility_2' (16#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:3343]
INFO: [Synth 8-6155] done synthesizing module 'AXI4UserYanker' (17#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:3485]
INFO: [Synth 8-6157] synthesizing module 'AXI4Deinterleaver' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:4427]
INFO: [Synth 8-6157] synthesizing module 'Queue_5' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:4191]
INFO: [Synth 8-6155] done synthesizing module 'Queue_5' (18#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:4191]
INFO: [Synth 8-6155] done synthesizing module 'AXI4Deinterleaver' (19#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:4427]
INFO: [Synth 8-6157] synthesizing module 'AXI4IdIndexer' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:5714]
INFO: [Synth 8-6155] done synthesizing module 'AXI4IdIndexer' (20#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:5714]
INFO: [Synth 8-6157] synthesizing module 'TLToAXI4' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:6368]
INFO: [Synth 8-6157] synthesizing module 'Queue_11' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:5852]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_strb_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_strb_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_last_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_last_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_11' (21#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:5852]
INFO: [Synth 8-6157] synthesizing module 'Queue_12' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:6006]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_lock_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_lock_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_cache_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_cache_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_prot_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_prot_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_qos_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_qos_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_echo_tl_state_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_echo_tl_state_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_echo_tl_state_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_echo_tl_state_source_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_wen_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_wen_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_12' (22#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:6006]
INFO: [Synth 8-6155] done synthesizing module 'TLToAXI4' (23#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:6368]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_4' (24#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:7175]
INFO: [Synth 8-6155] done synthesizing module 'SystemBus' (25#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:8406]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:10819]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus' (26#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:10819]
INFO: [Synth 8-6157] synthesizing module 'FrontBus' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:17652]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_3' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:10858]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_3' (27#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:10858]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_2' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:11834]
INFO: [Synth 8-6157] synthesizing module 'Queue_13' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:11175]
INFO: [Synth 8-6155] done synthesizing module 'Queue_13' (28#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:11175]
INFO: [Synth 8-6157] synthesizing module 'Queue_14' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:11602]
INFO: [Synth 8-6155] done synthesizing module 'Queue_14' (29#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:11602]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_2' (30#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:11834]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_5' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:12558]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_4' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:12170]
INFO: [Synth 8-6157] synthesizing module 'Repeater' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:12047]
INFO: [Synth 8-6155] done synthesizing module 'Repeater' (31#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:12047]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_4' (32#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:12170]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_5' (33#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:12558]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_6' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:16520]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_3' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:13329]
INFO: [Synth 8-6157] synthesizing module 'Queue_15' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:12671]
INFO: [Synth 8-6155] done synthesizing module 'Queue_15' (34#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:12671]
INFO: [Synth 8-6157] synthesizing module 'Queue_16' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:13097]
INFO: [Synth 8-6155] done synthesizing module 'Queue_16' (35#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:13097]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_3' (36#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:13329]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_2' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:13538]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_2' (37#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:13538]
INFO: [Synth 8-6157] synthesizing module 'AXI4ToTL' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:14300]
INFO: [Synth 8-6157] synthesizing module 'Queue_17' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:13992]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_resp_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_resp_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_last_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_last_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_17' (38#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:13992]
INFO: [Synth 8-6157] synthesizing module 'Queue_18' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:14169]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_resp_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_resp_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_18' (39#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:14169]
INFO: [Synth 8-6155] done synthesizing module 'AXI4ToTL' (40#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:14300]
INFO: [Synth 8-6157] synthesizing module 'AXI4UserYanker_1' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:15157]
INFO: [Synth 8-6157] synthesizing module 'QueueCompatibility_12' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:15015]
INFO: [Synth 8-6155] done synthesizing module 'QueueCompatibility_12' (41#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:15015]
INFO: [Synth 8-6155] done synthesizing module 'AXI4UserYanker_1' (42#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:15157]
INFO: [Synth 8-6157] synthesizing module 'AXI4Fragmenter' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:15730]
INFO: [Synth 8-6157] synthesizing module 'Queue_19' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:15461]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_cache_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_cache_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_prot_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_prot_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_echo_extra_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_echo_extra_id_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_19' (43#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:15461]
INFO: [Synth 8-6155] done synthesizing module 'AXI4Fragmenter' (44#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:15730]
INFO: [Synth 8-6157] synthesizing module 'AXI4IdIndexer_1' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:16412]
INFO: [Synth 8-6155] done synthesizing module 'AXI4IdIndexer_1' (45#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:16412]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_6' (46#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:16520]
INFO: [Synth 8-6155] done synthesizing module 'FrontBus' (47#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:17652]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus_1' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:23532]
INFO: [Synth 8-6157] synthesizing module 'FixedClockBroadcast_3' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:18359]
INFO: [Synth 8-6155] done synthesizing module 'FixedClockBroadcast_3' (48#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:18359]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_3' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:18376]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_3' (49#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:18376]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_5' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:18842]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_5' (50#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:18842]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_4' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:19827]
INFO: [Synth 8-6157] synthesizing module 'Queue_22' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:19317]
INFO: [Synth 8-6155] done synthesizing module 'Queue_22' (51#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:19317]
INFO: [Synth 8-6157] synthesizing module 'Queue_23' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:19549]
INFO: [Synth 8-6155] done synthesizing module 'Queue_23' (52#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:19549]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_4' (53#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:19827]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata_1' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:19992]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata_1' (54#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:19992]
INFO: [Synth 8-6157] synthesizing module 'ErrorDeviceWrapper' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:21302]
INFO: [Synth 8-6157] synthesizing module 'TLError' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:20840]
INFO: [Synth 8-6157] synthesizing module 'Queue_24' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:20697]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_opcode_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_opcode_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_source_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_24' (55#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:20697]
INFO: [Synth 8-6155] done synthesizing module 'TLError' (56#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:20840]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_5' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:21165]
INFO: [Synth 8-6157] synthesizing module 'Queue_25' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:21002]
INFO: [Synth 8-6155] done synthesizing module 'Queue_25' (57#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:21002]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_5' (58#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:21165]
INFO: [Synth 8-6155] done synthesizing module 'ErrorDeviceWrapper' (59#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:21302]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_8' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:21858]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:21563]
INFO: [Synth 8-6157] synthesizing module 'Repeater_1' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:21438]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_1' (60#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:21438]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter' (61#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:21563]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_8' (62#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:21858]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_9' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:22403]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_1' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:22108]
INFO: [Synth 8-6157] synthesizing module 'Repeater_2' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:21983]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_2' (63#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:21983]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_1' (64#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:22108]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_9' (65#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:22403]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_10' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:22948]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_2' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:22653]
INFO: [Synth 8-6157] synthesizing module 'Repeater_3' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:22528]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_3' (66#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:22528]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_2' (67#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:22653]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_10' (68#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:22948]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_12' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:23435]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_3' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:23188]
INFO: [Synth 8-6157] synthesizing module 'Repeater_4' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:23073]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_4' (69#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:23073]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_3' (70#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:23188]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_12' (71#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:23435]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus_1' (72#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:23532]
INFO: [Synth 8-6157] synthesizing module 'MemoryBus' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:44478]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_4' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:24729]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_4' (73#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:24729]
INFO: [Synth 8-6157] synthesizing module 'ProbePicker' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:24804]
INFO: [Synth 8-6155] done synthesizing module 'ProbePicker' (74#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:24804]
INFO: [Synth 8-6157] synthesizing module 'TLInterconnectCoupler_13' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:43652]
INFO: [Synth 8-6157] synthesizing module 'AXI4UserYanker_2' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:25044]
INFO: [Synth 8-6157] synthesizing module 'QueueCompatibility_16' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:24879]
INFO: [Synth 8-6155] done synthesizing module 'QueueCompatibility_16' (75#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:24879]
INFO: [Synth 8-6155] done synthesizing module 'AXI4UserYanker_2' (76#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:25044]
INFO: [Synth 8-6157] synthesizing module 'AXI4IdIndexer_2' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:26656]
INFO: [Synth 8-6155] done synthesizing module 'AXI4IdIndexer_2' (77#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:26656]
INFO: [Synth 8-6157] synthesizing module 'TLToAXI4_1' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:27162]
INFO: [Synth 8-6157] synthesizing module 'Queue_28' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:26800]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_lock_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_lock_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_cache_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_cache_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_prot_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_prot_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_qos_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_qos_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_echo_tl_state_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_echo_tl_state_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_echo_tl_state_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_echo_tl_state_source_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_wen_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_wen_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'Queue_28' (78#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:26800]
INFO: [Synth 8-6155] done synthesizing module 'TLToAXI4_1' (79#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:27162]
INFO: [Synth 8-6155] done synthesizing module 'TLInterconnectCoupler_13' (80#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:43652]
INFO: [Synth 8-6155] done synthesizing module 'MemoryBus' (81#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:44478]
INFO: [Synth 8-6157] synthesizing module 'CoherenceManagerWrapper' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:48206]
INFO: [Synth 8-6157] synthesizing module 'TLBroadcast' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:46826]
INFO: [Synth 8-6157] synthesizing module 'BroadcastFilter' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:45267]
INFO: [Synth 8-6155] done synthesizing module 'BroadcastFilter' (82#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:45267]
INFO: [Synth 8-6157] synthesizing module 'TLBroadcastTracker' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:45430]
INFO: [Synth 8-6157] synthesizing module 'Queue_29' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:45288]
INFO: [Synth 8-6155] done synthesizing module 'Queue_29' (83#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:45288]
INFO: [Synth 8-6155] done synthesizing module 'TLBroadcastTracker' (84#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:45430]
INFO: [Synth 8-6157] synthesizing module 'TLBroadcastTracker_1' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:45779]
INFO: [Synth 8-6155] done synthesizing module 'TLBroadcastTracker_1' (85#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:45779]
INFO: [Synth 8-6157] synthesizing module 'TLBroadcastTracker_2' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:46128]
INFO: [Synth 8-6155] done synthesizing module 'TLBroadcastTracker_2' (86#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:46128]
INFO: [Synth 8-6157] synthesizing module 'TLBroadcastTracker_3' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:46477]
INFO: [Synth 8-6155] done synthesizing module 'TLBroadcastTracker_3' (87#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:46477]
INFO: [Synth 8-6155] done synthesizing module 'TLBroadcast' (88#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:46826]
INFO: [Synth 8-6155] done synthesizing module 'CoherenceManagerWrapper' (89#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:48206]
INFO: [Synth 8-6157] synthesizing module 'TilePRCIDomain' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:87723]
INFO: [Synth 8-6157] synthesizing module 'RocketTile' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:83862]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_7' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:49110]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_7' (90#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:49110]
INFO: [Synth 8-6157] synthesizing module 'IntXbar_1' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:49450]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar_1' (91#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:49450]
INFO: [Synth 8-6157] synthesizing module 'DCache' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:50489]
INFO: [Synth 8-6157] synthesizing module 'OptimizationBarrier' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:49468]
INFO: [Synth 8-6155] done synthesizing module 'OptimizationBarrier' (92#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:49468]
INFO: [Synth 8-6157] synthesizing module 'PMPChecker' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:49513]
INFO: [Synth 8-6155] done synthesizing module 'PMPChecker' (93#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:49513]
INFO: [Synth 8-6157] synthesizing module 'MaxPeriodFibonacciLFSR' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:49896]
INFO: [Synth 8-6155] done synthesizing module 'MaxPeriodFibonacciLFSR' (94#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:49896]
INFO: [Synth 8-6157] synthesizing module 'tag_array' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:104514]
INFO: [Synth 8-6157] synthesizing module 'tag_array_ext' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/srams.v:54]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element reg_RW0_ren_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/srams.v:78]
INFO: [Synth 8-6155] done synthesizing module 'tag_array_ext' (95#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/srams.v:54]
INFO: [Synth 8-6155] done synthesizing module 'tag_array' (96#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:104514]
WARNING: [Synth 8-6014] Unused sequential element reg_RW0_ren_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/srams.v:26]
INFO: [Synth 8-6155] done synthesizing module 'data_arrays_0_ext' (97#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/srams.v:2]
INFO: [Synth 8-6155] done synthesizing module 'data_arrays_0' (98#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:104341]
INFO: [Synth 8-6155] done synthesizing module 'DCacheDataArray' (99#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:50123]
INFO: [Synth 8-6155] done synthesizing module 'AMOALU' (100#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:50437]
INFO: [Synth 8-6155] done synthesizing module 'DCache' (101#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:50489]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element reg_RW0_ren_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/srams.v:130]
WARNING: [Synth 8-6014] Unused sequential element reg_RW0_ren_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/srams.v:182]
WARNING: [Synth 8-4767] Trying to implement RAM 'regfile_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "regfile_reg" dissolved into registers
WARNING: [Synth 8-7071] port 'exception' of module 'CSRFile' is unconnected for instance 'csr' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:82246]
WARNING: [Synth 8-7023] instance 'csr' of module 'CSRFile' has 215 connections declared, but only 214 given [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:82246]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:82579]
INFO: [Synth 8-638] synthesizing module 'plusarg_reader' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/rocket.vhdl:902]
INFO: [Synth 8-256] done synthesizing module 'plusarg_reader' (157#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/rocket.vhdl:902]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:82911]
WARNING: [Synth 8-6014] Unused sequential element rf_save_reg[0] was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:82906]
WARNING: [Synth 8-6014] Unused sequential element rf_save_reg[1] was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:82906]
WARNING: [Synth 8-6014] Unused sequential element rf_save_reg[4] was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:82906]
WARNING: [Synth 8-6014] Unused sequential element rf_save_reg[5] was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:82906]
WARNING: [Synth 8-6014] Unused sequential element rf_save_reg[6] was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:82906]
WARNING: [Synth 8-6014] Unused sequential element rf_save_reg[7] was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:82906]
WARNING: [Synth 8-6014] Unused sequential element rf_save_reg[8] was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:82906]
WARNING: [Synth 8-6014] Unused sequential element rf_save_reg[9] was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:82906]
WARNING: [Synth 8-6014] Unused sequential element rf_save_reg[10] was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:82906]
WARNING: [Synth 8-6014] Unused sequential element rf_save_reg[11] was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:82906]
WARNING: [Synth 8-6014] Unused sequential element rf_save_reg[12] was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:82906]
WARNING: [Synth 8-6014] Unused sequential element rf_save_reg[13] was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:82906]
WARNING: [Synth 8-6014] Unused sequential element rf_save_reg[14] was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:82906]
WARNING: [Synth 8-6014] Unused sequential element rf_save_reg[15] was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:82906]
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_rxs1_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:83144]
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_rfs1_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:83192]
WARNING: [Synth 8-6014] Unused sequential element ex_ctrl_rfs2_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:83195]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rxs2_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:83238]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rxs1_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:83243]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rfs1_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:83253]
WARNING: [Synth 8-6014] Unused sequential element mem_ctrl_rfs2_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:83258]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rxs2_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:82205]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rxs1_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:82202]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rfs1_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:82202]
WARNING: [Synth 8-6014] Unused sequential element wb_ctrl_rfs2_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:82205]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd0val_x20_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:83556]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd0val_REG_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:82204]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd1val_x26_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:83570]
WARNING: [Synth 8-6014] Unused sequential element coreMonitorBundle_rd1val_REG_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:82207]
WARNING: [Synth 8-7071] port 'fault' of module 'Rocket' is unconnected for instance 'original_core' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:108971]
WARNING: [Synth 8-7023] instance 'original_core' of module 'Rocket' has 165 connections declared, but only 164 given [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:108971]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:104724]
WARNING: [Synth 8-6014] Unused sequential element wire1_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:104773]
WARNING: [Synth 8-6014] Unused sequential element wire2_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:104774]
WARNING: [Synth 8-6014] Unused sequential element rezultat_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:104775]
WARNING: [Synth 8-6014] Unused sequential element rezultat2_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:104776]
WARNING: [Synth 8-6014] Unused sequential element sem1_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:104789]
WARNING: [Synth 8-6014] Unused sequential element sem2_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:104790]
WARNING: [Synth 8-6014] Unused sequential element ch_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:104791]
WARNING: [Synth 8-6014] Unused sequential element maj_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:104792]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg' and it is trimmed from '129' to '128' bits. [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:108346]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:108298]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:110472]
WARNING: [Synth 8-6014] Unused sequential element T_P_is_not_v_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:110531]
WARNING: [Synth 8-689] width (3) of port connection 'state_preservation_state_check' does not match port width (2) of module 'CEE_CONTROL_UNIT' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:109381]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:108136]
INFO: [Synth 8-638] synthesizing module 'charLib' [/home/lee/Downloads/Nexys-Video-GPIO/src/ip/charLib/synth/charLib.vhd:67]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: charLib.mif - type: string 
	Parameter C_INIT_FILE bound to: charLib.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     1.1884 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at '/home/lee/Downloads/Nexys-Video-GPIO/src/ip/init_sequence_rom/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [/home/lee/Downloads/Nexys-Video-GPIO/src/ip/charLib/synth/charLib.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'charLib' (177#1) [/home/lee/Downloads/Nexys-Video-GPIO/src/ip/charLib/synth/charLib.vhd:67]
INFO: [Synth 8-638] synthesizing module 'pixel_buffer' [/home/lee/Downloads/Nexys-Video-GPIO/src/ip/pixel_buffer/synth/pixel_buffer.vhd:71]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: pixel_buffer.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.68455 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at '/home/lee/Downloads/Nexys-Video-GPIO/src/ip/init_sequence_rom/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [/home/lee/Downloads/Nexys-Video-GPIO/src/ip/pixel_buffer/synth/pixel_buffer.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'pixel_buffer' (178#1) [/home/lee/Downloads/Nexys-Video-GPIO/src/ip/pixel_buffer/synth/pixel_buffer.vhd:71]
INFO: [Synth 8-638] synthesizing module 'init_sequence_rom' [/home/lee/Downloads/Nexys-Video-GPIO/src/ip/init_sequence_rom/synth/init_sequence_rom.vhd:67]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: init_sequence_rom.mif - type: string 
	Parameter C_INIT_FILE bound to: init_sequence_rom.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 1 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.7096 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at '/home/lee/Downloads/Nexys-Video-GPIO/src/ip/init_sequence_rom/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [/home/lee/Downloads/Nexys-Video-GPIO/src/ip/init_sequence_rom/synth/init_sequence_rom.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'init_sequence_rom' (179#1) [/home/lee/Downloads/Nexys-Video-GPIO/src/ip/init_sequence_rom/synth/init_sequence_rom.vhd:67]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:107989]
WARNING: [Synth 8-567] referenced signal 'str2' should be on the sensitivity list [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:105121]
WARNING: [Synth 8-567] referenced signal 'str3' should be on the sensitivity list [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:105121]
WARNING: [Synth 8-567] referenced signal 'str4' should be on the sensitivity list [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:105121]
INFO: [Synth 8-226] default block is never used [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:105148]
WARNING: [Synth 8-6014] Unused sequential element cache_miss_counter_tmp_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:107661]
WARNING: [Synth 8-6014] Unused sequential element cache_req_counter_tmp_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:107662]
WARNING: [Synth 8-6014] Unused sequential element clock_counter_tmp_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:107663]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:109533]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:109713]
INFO: [Synth 8-155] case statement is not full and has no default [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:109745]
WARNING: [Synth 8-6014] Unused sequential element ppn_data_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:109450]
WARNING: [Synth 8-6014] Unused sequential element ppn_inst_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:109499]
WARNING: [Synth 8-6014] Unused sequential element ppn_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:109551]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_extra_tlrr_extra_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_extra_tlrr_extra_source_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_extra_tlrr_extra_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_extra_tlrr_extra_size_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:90659]
INFO: [Synth 8-638] synthesizing module 'JtagSeries7' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/rocket.vhdl:54]
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'jtag' to cell 'BSCANE2' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/rocket.vhdl:119]
INFO: [Synth 8-113] binding component instance 'tck_buf' to cell 'BUFG' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/rocket.vhdl:137]
INFO: [Synth 8-256] done synthesizing module 'JtagSeries7' (239#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/rocket.vhdl:54]
INFO: [Synth 8-256] done synthesizing module 'Rocket64b1' (240#1) [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/rocket.vhdl:391]
WARNING: [Synth 8-7129] Port auto_in_a_bits_address[16] in module TLROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_in_a_bits_address[2] in module TLROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_in_a_bits_address[1] in module TLROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_in_a_bits_address[0] in module TLROM is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[127] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[126] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[125] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[124] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[123] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[122] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[121] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[120] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[119] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[118] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[117] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[116] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[115] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[114] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[113] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[112] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[111] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[110] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[109] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[108] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[107] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[106] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[105] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[104] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[103] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[102] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[101] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[100] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[99] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[98] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[97] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[96] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[95] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[94] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[93] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[92] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[91] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[90] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[89] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[88] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[87] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[86] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[85] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[84] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[83] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[82] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[81] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[80] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[79] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[78] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[77] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[76] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[75] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[74] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[73] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[72] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[71] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[70] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[69] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[68] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[67] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[66] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[65] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_dataIn[64] in module SBToTL is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[2] in module TLDebugModuleInner is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[1] in module TLDebugModuleInner is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[0] in module TLDebugModuleInner is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_address[1] in module TLDebugModuleInner is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_address[0] in module TLDebugModuleInner is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_address[6] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_address[5] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_address[1] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_address[0] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[29] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[27] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[26] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[25] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[24] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[23] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[22] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[21] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[20] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[19] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[18] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[17] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[16] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[15] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[14] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[13] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[12] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[11] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[10] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[9] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[8] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[7] in module TLDebugModuleOuter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_dmi_in_a_bits_data[6] in module TLDebugModuleOuter is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:17 ; elapsed = 00:01:17 . Memory (MB): peak = 3529.367 ; gain = 770.055 ; free physical = 25129 ; free virtual = 64959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:32 ; elapsed = 00:01:33 . Memory (MB): peak = 3529.367 ; gain = 770.055 ; free physical = 25289 ; free virtual = 65119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:32 ; elapsed = 00:01:33 . Memory (MB): peak = 3529.367 ; gain = 770.055 ; free physical = 25289 ; free virtual = 65119
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3535.648 ; gain = 0.000 ; free physical = 24972 ; free virtual = 64802
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_RocketChip_0/riscv_RocketChip_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.gen/sources_1/bd/riscv/ip/riscv_RocketChip_0/riscv_RocketChip_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.runs/riscv_RocketChip_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.runs/riscv_RocketChip_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4062.047 ; gain = 0.000 ; free physical = 24457 ; free virtual = 64287
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4098.047 ; gain = 36.000 ; free physical = 24436 ; free virtual = 64266
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:09 ; elapsed = 00:02:05 . Memory (MB): peak = 4098.047 ; gain = 1338.734 ; free physical = 25283 ; free virtual = 65113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:09 ; elapsed = 00:02:05 . Memory (MB): peak = 4098.047 ; gain = 1338.734 ; free physical = 25281 ; free virtual = 65111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.runs/riscv_RocketChip_0_synth_1/dont_touch.xdc, line 24).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/oled_display/uut/INIT_SEQ. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/oled_display/uut/PIXEL_BUFFER. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/oled_display/uut/CHAR_LIB. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:09 ; elapsed = 00:02:05 . Memory (MB): peak = 4098.047 ; gain = 1338.734 ; free physical = 25283 ; free virtual = 65113
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'cam_a_0_bits_opcode_reg' and it is trimmed from '3' to '1' bits. [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:20293]
WARNING: [Synth 8-3936] Found unconnected internal register 'pstore2_addr_reg' and it is trimmed from '40' to '12' bits. [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:53648]
WARNING: [Synth 8-3936] Found unconnected internal register 'release_ack_addr_reg' and it is trimmed from '32' to '21' bits. [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:53486]
WARNING: [Synth 8-3936] Found unconnected internal register 'pstore1_addr_reg' and it is trimmed from '40' to '12' bits. [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:53629]
WARNING: [Synth 8-7032] RAM "ram_reg" have possible Byte Write pattern, however the data width (84) is not multiple of supported byte widths of 8 or 9 .
WARNING: [Synth 8-3936] Found unconnected internal register 'r_btb_updatePipe_bits_br_pc_reg' and it is trimmed from '39' to '2' bits. [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:65493]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_in1_reg' and it is trimmed from '65' to '33' bits. [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:68440]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_in3_reg' and it is trimmed from '65' to '33' bits. [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:68442]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_fmt_reg' and it is trimmed from '2' to '1' bits. [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:68820]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_typeTagOut_reg' and it is trimmed from '2' to '1' bits. [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:68818]
WARNING: [Synth 8-3936] Found unconnected internal register 'inPipe_bits_typeTagIn_reg' and it is trimmed from '2' to '1' bits. [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:69511]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_reg_inst_reg' and it is trimmed from '32' to '12' bits. [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:73582]
WARNING: [Synth 8-3936] Found unconnected internal register 'ex_reg_inst_reg' and it is trimmed from '32' to '28' bits. [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:73094]
WARNING: [Synth 8-3936] Found unconnected internal register 'load_wb_typeTag_reg' and it is trimmed from '2' to '1' bits. [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:72933]
WARNING: [Synth 8-3936] Found unconnected internal register 'wb_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:82140]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:83428]
WARNING: [Synth 8-3936] Found unconnected internal register 'ex_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:83360]
INFO: [Synth 8-802] inferred FSM for state register 'protect_start_end_reg' in module 'Rocket'
INFO: [Synth 8-802] inferred FSM for state register 'translation_state_reg' in module 'CEE_CONTROL_UNIT'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SpiCtrl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'delay_ms'
WARNING: [Synth 8-3936] Found unconnected internal register 'temp_write_ascii_reg' and it is trimmed from '8' to '7' bits. [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:107831]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'oled_test'
INFO: [Synth 8-802] inferred FSM for state register 'data_vpn_state_reg' in module 'Rocket_wrap_user'
INFO: [Synth 8-802] inferred FSM for state register 'inst_vpn_state_reg' in module 'Rocket_wrap_user'
INFO: [Synth 8-802] inferred FSM for state register 'translation_state_reg' in module 'Rocket_wrap_user'
INFO: [Synth 8-802] inferred FSM for state register 'hash_state_reg' in module 'Rocket_wrap_user'
INFO: [Synth 8-802] inferred FSM for state register 'core_state_reg' in module 'Rocket_wrap_user'
INFO: [Synth 8-802] inferred FSM for state register 'sbState_reg' in module 'SBToTL'
WARNING: [Synth 8-6841] Block RAM (ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (22) is not a multiple of 8(data_only) or 9(data + parity))
WARNING: [Synth 8-6841] Block RAM (ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (21) is not a multiple of 8(data_only) or 9(data + parity))
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE1 |                              001 |                              100
                 iSTATE2 |                              010 |                              010
                 iSTATE3 |                              011 |                              011
                 iSTATE0 |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'protect_start_end_reg' using encoding 'sequential' in module 'Rocket'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE6 |                            00000 |                            00000
                 iSTATE3 |                            00001 |                            00010
                iSTATE14 |                            00010 |                            00101
                iSTATE13 |                            00011 |                            11110
                iSTATE10 |                            00100 |                            11111
                 iSTATE9 |                            00101 |                            00110
                 iSTATE2 |                            00110 |                            00011
                iSTATE16 |                            00111 |                            00100
                iSTATE12 |                            01000 |                            01000
                iSTATE11 |                            01001 |                            01001
                  iSTATE |                            01010 |                            01110
                iSTATE15 |                            01011 |                            01111
                 iSTATE7 |                            01100 |                            01010
                 iSTATE5 |                            01101 |                            01011
                 iSTATE1 |                            01110 |                            01100
                 iSTATE0 |                            01111 |                            01101
                 iSTATE4 |                            10000 |                            00001
                 iSTATE8 |                            10001 |                            00111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'translation_state_reg' using encoding 'sequential' in module 'CEE_CONTROL_UNIT'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
                    Send |                              001 |                              001
                  HoldCS |                              010 |                              010
                    Hold |                              011 |                              011
                  iSTATE |                              100 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'SpiCtrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                             0001 |                               00
                    Hold |                             0010 |                               01
                    Done |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'delay_ms'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              001
                 iSTATE6 |                              001 |                              010
                 iSTATE1 |                              010 |                              011
                 iSTATE2 |                              011 |                              110
                 iSTATE5 |                              100 |                              101
                 iSTATE4 |                              101 |                              111
                 iSTATE3 |                              110 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'oled_test'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'data_vpn_state_reg' using encoding 'sequential' in module 'Rocket_wrap_user'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inst_vpn_state_reg' using encoding 'sequential' in module 'Rocket_wrap_user'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'hash_state_reg' using encoding 'one-hot' in module 'Rocket_wrap_user'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                       0000000001 |                            00000
                 iSTATE6 |                       0000000010 |                            01011
                 iSTATE9 |                       0000000100 |                            00001
                 iSTATE7 |                       0000001000 |                            01100
                 iSTATE5 |                       0000010000 |                            00101
                 iSTATE1 |                       0000100000 |                            00111
                 iSTATE8 |                       0001000000 |                            01010
                  iSTATE |                       0010000000 |                            11111
                 iSTATE3 |                       0100000000 |                            01000
                 iSTATE2 |                       1000000000 |                            01001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'translation_state_reg' using encoding 'one-hot' in module 'Rocket_wrap_user'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE6 |                             0000 |                            00000
                 iSTATE4 |                             0001 |                            00001
                 iSTATE2 |                             0010 |                            00011
                 iSTATE3 |                             0011 |                            10000
                iSTATE13 |                             0100 |                            00100
                iSTATE12 |                             0101 |                            00101
                 iSTATE9 |                             0110 |                            00110
                 iSTATE8 |                             0111 |                            00111
                iSTATE11 |                             1000 |                            01000
                iSTATE14 |                             1001 |                            01111
                iSTATE10 |                             1010 |                            01001
                 iSTATE7 |                             1011 |                            01010
                 iSTATE5 |                             1100 |                            01011
                 iSTATE1 |                             1101 |                            01100
                 iSTATE0 |                             1110 |                            01101
                  iSTATE |                             1111 |                            01110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'core_state_reg' using encoding 'sequential' in module 'Rocket_wrap_user'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                            00100 |                              000
                 iSTATE0 |                            01000 |                              001
                  iSTATE |                            10000 |                              010
*
                 iSTATE1 |                            00001 |                              011
                 iSTATE3 |                            00010 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sbState_reg' using encoding 'one-hot' in module 'SBToTL'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:15 ; elapsed = 00:03:19 . Memory (MB): peak = 5921.523 ; gain = 3162.211 ; free physical = 20880 ; free virtual = 60729
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_mpu_ppn_barrier' (OptimizationBarrier) to 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb_entries_barrier_12'
INFO: [Synth 8-223] decloning instance 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_entries_barrier'
INFO: [Synth 8-223] decloning instance 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_1'
INFO: [Synth 8-223] decloning instance 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_2'
INFO: [Synth 8-223] decloning instance 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_3'
INFO: [Synth 8-223] decloning instance 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_4'
INFO: [Synth 8-223] decloning instance 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_5'
INFO: [Synth 8-223] decloning instance 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_6'
INFO: [Synth 8-223] decloning instance 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_7'
INFO: [Synth 8-223] decloning instance 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_8'
INFO: [Synth 8-223] decloning instance 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_9'
INFO: [Synth 8-223] decloning instance 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_10'
INFO: [Synth 8-223] decloning instance 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_11'
INFO: [Synth 8-223] decloning instance 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_mpu_ppn_barrier' (OptimizationBarrier) to 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/pma_checker_entries_barrier_12'
INFO: [Synth 8-223] decloning instance 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/mpu_ppn_barrier' (OptimizationBarrier) to 'inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/entries_barrier_12'
INFO: [Synth 8-223] decloning instance 'inst/rocket_system/tile_prci_domain/intsource_1' (IntSyncCrossingSource_1) to 'inst/rocket_system/tile_prci_domain/intsource_3'
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input  128 Bit       Adders := 256   
	   2 Input  128 Bit       Adders := 2     
	   2 Input  127 Bit       Adders := 254   
	   2 Input  109 Bit       Adders := 1     
	   2 Input  107 Bit       Adders := 1     
	   2 Input   73 Bit       Adders := 1     
	   3 Input   65 Bit       Adders := 1     
	   2 Input   65 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 6     
	   3 Input   64 Bit       Adders := 3     
	   3 Input   58 Bit       Adders := 1     
	   2 Input   58 Bit       Adders := 2     
	   2 Input   55 Bit       Adders := 4     
	   2 Input   51 Bit       Adders := 1     
	   2 Input   49 Bit       Adders := 1     
	   2 Input   40 Bit       Adders := 5     
	   3 Input   40 Bit       Adders := 2     
	   2 Input   39 Bit       Adders := 2     
	   2 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 20    
	   4 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 4     
	   6 Input   32 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 8     
	   3 Input   29 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 5     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 4     
	   4 Input   14 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 3     
	   3 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 4     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 4     
	   4 Input   11 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 4     
	   3 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 28    
	   3 Input    9 Bit       Adders := 10    
	   2 Input    8 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 5     
	   2 Input    4 Bit       Adders := 106   
	   4 Input    4 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 56    
	   3 Input    3 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 17    
	   3 Input    2 Bit       Adders := 4     
	   4 Input    2 Bit       Adders := 2     
	   5 Input    2 Bit       Adders := 1     
	   3 Input    1 Bit       Adders := 7     
	   2 Input    1 Bit       Adders := 47    
	   4 Input    1 Bit       Adders := 260   
+---XORs : 
	   2 Input    128 Bit         XORs := 6     
	   2 Input     66 Bit         XORs := 14    
	   2 Input     65 Bit         XORs := 2     
	   2 Input     64 Bit         XORs := 2     
	   2 Input     40 Bit         XORs := 16    
	   2 Input     33 Bit         XORs := 1     
	   3 Input     32 Bit         XORs := 5     
	   2 Input     32 Bit         XORs := 37    
	   2 Input     29 Bit         XORs := 16    
	   2 Input     28 Bit         XORs := 9     
	   2 Input     27 Bit         XORs := 16    
	   2 Input     21 Bit         XORs := 2     
	   2 Input     12 Bit         XORs := 2     
	   2 Input      9 Bit         XORs := 11    
	   3 Input      9 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 22    
	   2 Input      1 Bit         XORs := 748   
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 2     
+---Registers : 
	             8192 Bit    Registers := 1     
	             2048 Bit    Registers := 1     
	              256 Bit    Registers := 2     
	              130 Bit    Registers := 1     
	              128 Bit    Registers := 8     
	              107 Bit    Registers := 1     
	               65 Bit    Registers := 44    
	               64 Bit    Registers := 583   
	               62 Bit    Registers := 2     
	               58 Bit    Registers := 2     
	               56 Bit    Registers := 1     
	               55 Bit    Registers := 4     
	               54 Bit    Registers := 1     
	               53 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	               43 Bit    Registers := 1     
	               40 Bit    Registers := 24    
	               39 Bit    Registers := 16    
	               35 Bit    Registers := 74    
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 65    
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 8     
	               28 Bit    Registers := 4     
	               27 Bit    Registers := 34    
	               26 Bit    Registers := 5     
	               25 Bit    Registers := 6     
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 4     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 9     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 66    
	               12 Bit    Registers := 7     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 31    
	                8 Bit    Registers := 142   
	                7 Bit    Registers := 17    
	                6 Bit    Registers := 26    
	                5 Bit    Registers := 39    
	                4 Bit    Registers := 109   
	                3 Bit    Registers := 173   
	                2 Bit    Registers := 116   
	                1 Bit    Registers := 1383  
+---Multipliers : 
	            128x128  Multipliers := 2     
	              53x53  Multipliers := 1     
	               9x65  Multipliers := 1     
+---RAMs : 
	             128K Bit	(512 X 256 bit)          RAMs := 1     
	              64K Bit	(512 X 128 bit)          RAMs := 2     
	               5K Bit	(64 X 84 bit)          RAMs := 1     
	               5K Bit	(64 X 88 bit)          RAMs := 1     
	               2K Bit	(64 X 32 bit)          RAMs := 1     
	              512 Bit	(8 X 64 bit)          RAMs := 10    
	              128 Bit	(2 X 64 bit)          RAMs := 12    
	              128 Bit	(16 X 8 bit)          RAMs := 32    
	               64 Bit	(2 X 32 bit)          RAMs := 5     
	               64 Bit	(8 X 8 bit)          RAMs := 4     
	               64 Bit	(16 X 4 bit)          RAMs := 64    
	               62 Bit	(2 X 31 bit)          RAMs := 2     
	               56 Bit	(2 X 28 bit)          RAMs := 1     
	               48 Bit	(8 X 6 bit)          RAMs := 10    
	               32 Bit	(8 X 4 bit)          RAMs := 16    
	               28 Bit	(4 X 7 bit)          RAMs := 4     
	               16 Bit	(2 X 8 bit)          RAMs := 8     
	               16 Bit	(8 X 2 bit)          RAMs := 6     
	               12 Bit	(2 X 6 bit)          RAMs := 4     
	               10 Bit	(2 X 5 bit)          RAMs := 2     
	                8 Bit	(2 X 4 bit)          RAMs := 22    
	                8 Bit	(8 X 1 bit)          RAMs := 6     
	                6 Bit	(2 X 3 bit)          RAMs := 19    
	                4 Bit	(2 X 2 bit)          RAMs := 14    
	                4 Bit	(4 X 1 bit)          RAMs := 4     
	                2 Bit	(2 X 1 bit)          RAMs := 32    
+---Muxes : 
	   2 Input 8192 Bit        Muxes := 1     
	   2 Input 2080 Bit        Muxes := 1     
	   2 Input 2048 Bit        Muxes := 2     
	   8 Input 2048 Bit        Muxes := 1     
	   2 Input  512 Bit        Muxes := 1     
	   2 Input  256 Bit        Muxes := 63    
	   2 Input  130 Bit        Muxes := 3     
	   2 Input  129 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 18    
	   4 Input  128 Bit        Muxes := 3     
	  18 Input  128 Bit        Muxes := 1     
	   2 Input  127 Bit        Muxes := 254   
	   2 Input  109 Bit        Muxes := 1     
	   2 Input  108 Bit        Muxes := 1     
	   2 Input   88 Bit        Muxes := 6     
	   2 Input   84 Bit        Muxes := 6     
	   2 Input   65 Bit        Muxes := 37    
	   4 Input   65 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 158   
	   4 Input   64 Bit        Muxes := 5     
	   5 Input   64 Bit        Muxes := 2     
	   3 Input   64 Bit        Muxes := 1     
	  10 Input   64 Bit        Muxes := 1     
	  16 Input   64 Bit        Muxes := 1     
	 255 Input   64 Bit        Muxes := 1     
	   2 Input   63 Bit        Muxes := 1     
	   2 Input   62 Bit        Muxes := 1     
	   2 Input   60 Bit        Muxes := 9     
	   2 Input   58 Bit        Muxes := 4     
	   2 Input   56 Bit        Muxes := 5     
	   2 Input   55 Bit        Muxes := 12    
	   2 Input   54 Bit        Muxes := 6     
	   2 Input   53 Bit        Muxes := 3     
	   2 Input   52 Bit        Muxes := 8     
	   3 Input   52 Bit        Muxes := 2     
	   2 Input   51 Bit        Muxes := 9     
	   2 Input   50 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 55    
	   4 Input   40 Bit        Muxes := 2     
	  16 Input   40 Bit        Muxes := 1     
	   2 Input   39 Bit        Muxes := 20    
	   7 Input   39 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   4 Input   35 Bit        Muxes := 16    
	   2 Input   33 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 126   
	   8 Input   32 Bit        Muxes := 12    
	  21 Input   32 Bit        Muxes := 1     
	 512 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 2     
	  16 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	  10 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 8     
	   2 Input   30 Bit        Muxes := 16    
	   9 Input   28 Bit        Muxes := 2     
	   2 Input   28 Bit        Muxes := 14    
	   2 Input   27 Bit        Muxes := 8     
	   2 Input   26 Bit        Muxes := 16    
	   2 Input   25 Bit        Muxes := 18    
	   2 Input   24 Bit        Muxes := 3     
	   2 Input   23 Bit        Muxes := 8     
	   3 Input   23 Bit        Muxes := 3     
	   9 Input   23 Bit        Muxes := 4     
	   2 Input   22 Bit        Muxes := 6     
	   2 Input   21 Bit        Muxes := 4     
	   2 Input   20 Bit        Muxes := 41    
	   2 Input   18 Bit        Muxes := 8     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 11    
	   2 Input   13 Bit        Muxes := 48    
	  18 Input   13 Bit        Muxes := 1     
	  16 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 16    
	   3 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 5     
	   2 Input   10 Bit        Muxes := 17    
	  10 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 61    
	   8 Input    9 Bit        Muxes := 1     
	   7 Input    9 Bit        Muxes := 1     
	   4 Input    9 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 178   
	  15 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	  10 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 35    
	   4 Input    7 Bit        Muxes := 1     
	   6 Input    7 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	  51 Input    6 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 45    
	  54 Input    6 Bit        Muxes := 1     
	  63 Input    6 Bit        Muxes := 2     
	  16 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 84    
	  22 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 3     
	  25 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	  29 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 85    
	  38 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	  32 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	  18 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 285   
	   3 Input    3 Bit        Muxes := 15    
	   4 Input    3 Bit        Muxes := 6     
	   5 Input    3 Bit        Muxes := 4     
	   8 Input    3 Bit        Muxes := 2     
	  25 Input    3 Bit        Muxes := 1     
	  32 Input    3 Bit        Muxes := 1     
	  18 Input    3 Bit        Muxes := 2     
	  12 Input    3 Bit        Muxes := 1     
	  13 Input    3 Bit        Muxes := 1     
	  14 Input    3 Bit        Muxes := 1     
	  28 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 221   
	   5 Input    2 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 10    
	  19 Input    2 Bit        Muxes := 1     
	  18 Input    2 Bit        Muxes := 1     
	  16 Input    2 Bit        Muxes := 3     
	  10 Input    2 Bit        Muxes := 2     
	  13 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1844  
	   5 Input    1 Bit        Muxes := 12    
	   4 Input    1 Bit        Muxes := 44    
	   6 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 30    
	   8 Input    1 Bit        Muxes := 11    
	  21 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 7     
	  18 Input    1 Bit        Muxes := 35    
	  16 Input    1 Bit        Muxes := 543   
	  10 Input    1 Bit        Muxes := 25    
	  17 Input    1 Bit        Muxes := 6     
	  11 Input    1 Bit        Muxes := 1     
	  29 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP result_mul_base, operation Mode is: A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: PCIN+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP result_mul_base, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: register result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: operator result_mul_base is absorbed into DSP result_mul_base.
DSP Report: Generating DSP base_squared, operation Mode is: A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: PCIN+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: Generating DSP base_squared, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: register base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
DSP Report: operator base_squared is absorbed into DSP base_squared.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ex_reg_ctrl_typeTagOut_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mem_ctrl_typeTagOut_reg[1] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 10 [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:70979]
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: PCIN+A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: PCIN+A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: PCIN+A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP fma/_mulAddResult_T, operation Mode is: PCIN+A*B.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: operator fma/_mulAddResult_T is absorbed into DSP fma/_mulAddResult_T.
DSP Report: Generating DSP _mulAddResult_T, operation Mode is: A*B.
DSP Report: operator _mulAddResult_T is absorbed into DSP _mulAddResult_T.
DSP Report: operator _mulAddResult_T is absorbed into DSP _mulAddResult_T.
DSP Report: Generating DSP _mulAddResult_T, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator _mulAddResult_T is absorbed into DSP _mulAddResult_T.
DSP Report: operator _mulAddResult_T is absorbed into DSP _mulAddResult_T.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\wb_toint_exc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dfma/\io_out_b_exc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fpmu/\io_out_b_exc_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ifpu/\io_out_b_exc_reg[4] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:80164]
DSP Report: Generating DSP _prod_T_3, operation Mode is: A2*B2.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: Generating DSP _prod_T_3, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: Generating DSP _prod_T_3, operation Mode is: A2*B2.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: Generating DSP _prod_T_3, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: register _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
DSP Report: operator _prod_T_3 is absorbed into DSP _prod_T_3.
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_mideleg_reg' and it is trimmed from '64' to '10' bits. [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:76492]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg_medeleg_reg' and it is trimmed from '64' to '16' bits. [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:76495]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_mcountinhibit_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (csr/\reg_misa_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (csr/\reg_misa_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (csr/\reg_misa_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (csr/\reg_misa_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[59] )
INFO: [Synth 8-3886] merging instance 'csr/reg_satp_mode_reg[0]' (FDE) to 'csr/reg_satp_mode_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_satp_mode_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_misa_reg[62] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (csr/\reg_misa_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr/\reg_custom_0_reg[4] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ks_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ks_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ks_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ks_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ks_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ks_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ks_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ks_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ks_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ks_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ks_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ks_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ks_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ks_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ks_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ks_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ks_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ks_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ks_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ks_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ks_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ks_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ks_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ks_reg[120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ks_reg[152] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ks_reg[184] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ks_reg[216] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ks_reg[248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Ks_reg[280] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'Ks_reg[31]' (FDE) to 'Ks_reg[30]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[30]' (FDE) to 'Ks_reg[1]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[1]' (FDE) to 'Ks_reg[4]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[4]' (FDE) to 'Ks_reg[5]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[5]' (FDE) to 'Ks_reg[6]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[6]' (FDE) to 'Ks_reg[7]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[7]' (FDE) to 'Ks_reg[11]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[11]' (FDE) to 'Ks_reg[12]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[12]' (FDE) to 'Ks_reg[13]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[13]' (FDE) to 'Ks_reg[14]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[14]' (FDE) to 'Ks_reg[16]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[16]' (FDE) to 'Ks_reg[20]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[20]' (FDE) to 'Ks_reg[21]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[21]' (FDE) to 'Ks_reg[22]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[22]' (FDE) to 'Ks_reg[25]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[25]' (FDE) to 'Ks_reg[26]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[26]' (FDE) to 'Ks_reg[32]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[32]' (FDE) to 'Ks_reg[34]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[34]' (FDE) to 'Ks_reg[40]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[40]' (FDE) to 'Ks_reg[41]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[41]' (FDE) to 'Ks_reg[47]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[47]' (FDE) to 'Ks_reg[51]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[51]' (FDE) to 'Ks_reg[55]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[55]' (FDE) to 'Ks_reg[59]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[59]' (FDE) to 'Ks_reg[61]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[61]' (FDE) to 'Ks_reg[60]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[60]' (FDE) to 'Ks_reg[67]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[67]' (FDE) to 'Ks_reg[74]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[74]' (FDE) to 'Ks_reg[113]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[113]' (FDE) to 'Ks_reg[114]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[63]' (FDE) to 'Ks_reg[33]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[62]' (FDE) to 'Ks_reg[43]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[33]' (FDE) to 'Ks_reg[36]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[36]' (FDE) to 'Ks_reg[37]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[37]' (FDE) to 'Ks_reg[38]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[38]' (FDE) to 'Ks_reg[39]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[39]' (FDE) to 'Ks_reg[45]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[43]' (FDE) to 'Ks_reg[44]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[44]' (FDE) to 'Ks_reg[46]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[45]' (FDE) to 'Ks_reg[48]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[46]' (FDE) to 'Ks_reg[66]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[48]' (FDE) to 'Ks_reg[52]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[52]' (FDE) to 'Ks_reg[53]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[53]' (FDE) to 'Ks_reg[54]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[54]' (FDE) to 'Ks_reg[57]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[57]' (FDE) to 'Ks_reg[58]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[58]' (FDE) to 'Ks_reg[64]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[64]' (FDE) to 'Ks_reg[93]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[66]' (FDE) to 'Ks_reg[72]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[72]' (FDE) to 'Ks_reg[73]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[73]' (FDE) to 'Ks_reg[79]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[79]' (FDE) to 'Ks_reg[83]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[83]' (FDE) to 'Ks_reg[87]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[87]' (FDE) to 'Ks_reg[91]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[91]' (FDE) to 'Ks_reg[92]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[93]' (FDE) to 'Ks_reg[99]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[99]' (FDE) to 'Ks_reg[106]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[106]' (FDE) to 'Ks_reg[145]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[145]' (FDE) to 'Ks_reg[146]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[95]' (FDE) to 'Ks_reg[65]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[94]' (FDE) to 'Ks_reg[76]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[65]' (FDE) to 'Ks_reg[69]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[68]' (FDE) to 'Ks_reg[80]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[69]' (FDE) to 'Ks_reg[70]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[70]' (FDE) to 'Ks_reg[71]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[71]' (FDE) to 'Ks_reg[77]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[75]' (FDE) to 'Ks_reg[78]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[76]' (FDE) to 'Ks_reg[98]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[77]' (FDE) to 'Ks_reg[84]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[78]' (FDE) to 'Ks_reg[104]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[80]' (FDE) to 'Ks_reg[85]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[84]' (FDE) to 'Ks_reg[86]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[85]' (FDE) to 'Ks_reg[89]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[86]' (FDE) to 'Ks_reg[90]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[89]' (FDE) to 'Ks_reg[96]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[90]' (FDE) to 'Ks_reg[131]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[96]' (FDE) to 'Ks_reg[125]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[98]' (FDE) to 'Ks_reg[123]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[104]' (FDE) to 'Ks_reg[105]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[105]' (FDE) to 'Ks_reg[111]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[111]' (FDE) to 'Ks_reg[115]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[115]' (FDE) to 'Ks_reg[119]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[119]' (FDE) to 'Ks_reg[124]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[125]' (FDE) to 'Ks_reg[138]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[138]' (FDE) to 'Ks_reg[177]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[177]' (FDE) to 'Ks_reg[178]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[127]' (FDE) to 'Ks_reg[97]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[126]' (FDE) to 'Ks_reg[130]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[97]' (FDE) to 'Ks_reg[101]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[100]' (FDE) to 'Ks_reg[117]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[101]' (FDE) to 'Ks_reg[102]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[102]' (FDE) to 'Ks_reg[103]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[103]' (FDE) to 'Ks_reg[109]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[107]' (FDE) to 'Ks_reg[110]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[108]' (FDE) to 'Ks_reg[155]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[109]' (FDE) to 'Ks_reg[116]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[110]' (FDE) to 'Ks_reg[137]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[112]' (FDE) to 'Ks_reg[121]'
INFO: [Synth 8-3886] merging instance 'Ks_reg[117]' (FDE) to 'Ks_reg[210]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "iop_state_select" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iop_state_select" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (uut/MS_DELAY/FSM_onehot_state_reg[3]) is unused and will be removed from module oled_test.
INFO: [Synth 8-4471] merging register 'history_reg[7:0]' into 'history_reg[7:0]' [/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/system-genesys2.v:64640]
INFO: [Synth 8-5544] ROM "_GEN_127" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3917] design RocketTile__GCB0 has port auto_tl_other_masters_out_c_bits_source[1] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\frontend/icache/tag_array/tag_array_0_ext/ram_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (tag_array/tag_array_0_ext/ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (21) is not a multiple of 8(data_only) or 9(data + parity))
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\frontend/icache/data_arrays_1/data_arrays_0_0_ext/ram_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array/tag_array_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_0/data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM data_arrays_1/data_arrays_0_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5544] ROM "metaArb_io_in_3_bits_data0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "metaArb_io_in_3_bits_data0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s2_update_meta1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "_tl_out_a_bits_T_6_param1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3917] design RocketTile__GCB1 has port io_requestor_1_resp_bits_tag[6] driven by constant 0
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "dcache/tag_array/tag_array_ext/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (tag_array_ext/ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (22) is not a multiple of 8(data_only) or 9(data + parity))
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "dcache/data/\data_arrays_0/data_arrays_0_ext /ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM tag_array_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-5587] ROM size for "coupler_to_port_named_mmio_port_axi4/tl2axi4/" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "coupler_to_port_named_mmio_port_axi4/tl2axi4/" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3936] Found unconnected internal register 'plic/out_back/ram_data_reg' and it is trimmed from '64' to '36' bits.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_6/buffer/bundleIn_0_d_q/ram_param_reg_0_1_1_1 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_6/buffer/bundleIn_0_d_q/ram_param_reg_0_1_0_0 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_10/buffer/bundleIn_0_d_q/ram_sink_reg_0_1_0_0 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_11/buffer/bundleIn_0_d_q/ram_denied_reg_0_1_0_0 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_12/buffer/bundleIn_0_d_q/ram_data_reg_0_1_60_63 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_12/buffer/bundleIn_0_d_q/ram_data_reg_0_1_54_59 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_12/buffer/bundleIn_0_d_q/ram_data_reg_0_1_48_53 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_12/buffer/bundleIn_0_d_q/ram_data_reg_0_1_42_47 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_12/buffer/bundleIn_0_d_q/ram_data_reg_0_1_36_41 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_12/buffer/bundleIn_0_d_q/ram_data_reg_0_1_30_35 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_12/buffer/bundleIn_0_d_q/ram_data_reg_0_1_24_29 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_12/buffer/bundleIn_0_d_q/ram_data_reg_0_1_18_23 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_12/buffer/bundleIn_0_d_q/ram_data_reg_0_1_12_17 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_12/buffer/bundleIn_0_d_q/ram_data_reg_0_1_6_11 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_12/buffer/bundleIn_0_d_q/ram_data_reg_0_1_0_5 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/i_9/buffer/bundleIn_0_d_q/ram_param_reg_0_1_1_1 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/i_9/buffer/bundleIn_0_d_q/ram_param_reg_0_1_0_0 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/i_12/buffer/bundleIn_0_d_q/ram_sink_reg_0_1_0_0 from module PeripheryBus_1 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_sbus/i_28/coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_aw_deq/ram_burst_reg_0_1_1_1 from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_sbus/i_28/coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_aw_deq/ram_burst_reg_0_1_0_0 from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_sbus/i_29/coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_aw_deq/ram_lock_reg_0_1_0_0 from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_sbus/i_32/coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_aw_deq/ram_qos_reg_0_1_0_3 from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_sbus/i_46/coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_ar_deq/ram_burst_reg_0_1_1_1 from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_sbus/i_46/coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_ar_deq/ram_burst_reg_0_1_0_0 from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_sbus/i_47/coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_ar_deq/ram_lock_reg_0_1_0_0 from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_sbus/i_50/coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_ar_deq/ram_qos_reg_0_1_0_3 from module SystemBus due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_sbus/i_28/coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_aw_deq/ram_burst_reg_0_1_0_0 from module SystemBus due to constant propagation
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance subsystem_fbus/coupler_from_port_named_slave_port_axi4/i_2/buffer/bundleOut_0_a_q/ram_param_reg_0_1_0_2 from module TLInterconnectCoupler_6 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_fbus/i_14/buffer/bundleOut_0_a_q/ram_param_reg_0_1_0_2 from module FrontBus due to constant propagation
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:00 ; elapsed = 00:08:08 . Memory (MB): peak = 5925.445 ; gain = 3166.133 ; free physical = 20253 ; free virtual = 60272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|TLROM       | p_0_out    | 4096x64       | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                   | RTL Object                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\frontend/icache                              | tag_array/tag_array_0_ext/ram_reg         | 64 x 84(READ_FIRST)    | W |   | 64 x 84(WRITE_FIRST)   |   | R | Port A and B     | 4      | 0      | 
|\frontend/icache                              | data_arrays_0/data_arrays_0_0_ext/ram_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|\frontend/icache                              | data_arrays_1/data_arrays_0_0_ext/ram_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|dcache/tag_array                              | tag_array_ext/ram_reg                     | 64 x 88(READ_FIRST)    | W |   | 64 x 88(WRITE_FIRST)   |   | R | Port A and B     | 4      | 0      | 
|dcache/data/\data_arrays_0/data_arrays_0_ext  | ram_reg                                   | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
+----------------------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                                            | RTL Object                                                                                          | Inference | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|SHA256_CASE__GB0                                       | sched_reg                                                                                           | Implied   | 64 x 32              | RAM64M x 76    | 
|CEE_CONTROL_UNIT__GC0                                  | ipt_sram_test/IPT_reg                                                                               | Implied   | 8 K x 13             | RAM64M x 1280  | 
|CEE_CONTROL_UNIT__GC0                                  | im_sram_test/IM_0_reg                                                                               | Implied   | 8 K x 64             | RAM64M x 5632  | 
|\frontend/btb                                          | table__reg                                                                                          | Implied   | 512 x 1              | RAM128X1D x 4  | 
|inst                                                   | buffer_1/bundleOut_0_a_q/ram_opcode_reg                                                             | Implied   | 2 x 3                | RAM32M x 1     | 
|inst                                                   | buffer_1/bundleOut_0_a_q/ram_param_reg                                                              | Implied   | 2 x 3                | RAM32M x 1     | 
|inst                                                   | buffer_1/bundleOut_0_a_q/ram_size_reg                                                               | Implied   | 2 x 4                | RAM32M x 1     | 
|inst                                                   | buffer_1/bundleOut_0_a_q/ram_source_reg                                                             | Implied   | 2 x 2                | RAM16X1D x 2   | 
|inst                                                   | buffer_1/bundleOut_0_a_q/ram_address_reg                                                            | Implied   | 2 x 32               | RAM32M x 6     | 
|inst                                                   | buffer_1/bundleOut_0_a_q/ram_mask_reg                                                               | Implied   | 2 x 8                | RAM32M x 2     | 
|inst                                                   | buffer_1/bundleOut_0_a_q/ram_data_reg                                                               | Implied   | 2 x 64               | RAM32M x 11    | 
|inst                                                   | buffer_1/bundleIn_0_d_q/ram_opcode_reg                                                              | Implied   | 2 x 3                | RAM32M x 1     | 
|inst                                                   | buffer_1/bundleIn_0_d_q/ram_param_reg                                                               | Implied   | 2 x 2                | RAM16X1D x 2   | 
|inst                                                   | buffer_1/bundleIn_0_d_q/ram_size_reg                                                                | Implied   | 2 x 4                | RAM32M x 1     | 
|inst                                                   | buffer_1/bundleIn_0_d_q/ram_source_reg                                                              | Implied   | 2 x 2                | RAM16X1D x 2   | 
|inst                                                   | buffer_1/bundleIn_0_d_q/ram_sink_reg                                                                | Implied   | 2 x 2                | RAM16X1D x 2   | 
|inst                                                   | buffer_1/bundleIn_0_d_q/ram_denied_reg                                                              | Implied   | 2 x 1                | RAM16X1D x 1   | 
|inst                                                   | buffer_1/bundleIn_0_d_q/ram_data_reg                                                                | Implied   | 2 x 64               | RAM32M x 11    | 
|inst                                                   | buffer_1/bundleIn_0_d_q/ram_corrupt_reg                                                             | Implied   | 2 x 1                | RAM16X1D x 1   | 
|inst                                                   | buffer_1/bundleIn_0_b_q/ram_param_reg                                                               | Implied   | 2 x 2                | RAM16X1D x 2   | 
|inst                                                   | buffer_1/bundleIn_0_b_q/ram_size_reg                                                                | Implied   | 2 x 4                | RAM32M x 1     | 
|inst                                                   | buffer_1/bundleIn_0_b_q/ram_address_reg                                                             | Implied   | 2 x 32               | RAM32M x 6     | 
|inst                                                   | buffer_1/bundleOut_0_c_q/ram_opcode_reg                                                             | Implied   | 2 x 3                | RAM32M x 1     | 
|inst                                                   | buffer_1/bundleOut_0_c_q/ram_param_reg                                                              | Implied   | 2 x 3                | RAM32M x 1     | 
|inst                                                   | buffer_1/bundleOut_0_c_q/ram_size_reg                                                               | Implied   | 2 x 4                | RAM32M x 1     | 
|inst                                                   | buffer_1/bundleOut_0_c_q/ram_source_reg                                                             | Implied   | 2 x 2                | RAM16X1D x 2   | 
|inst                                                   | buffer_1/bundleOut_0_c_q/ram_address_reg                                                            | Implied   | 2 x 32               | RAM32M x 6     | 
|inst                                                   | buffer_1/bundleOut_0_c_q/ram_data_reg                                                               | Implied   | 2 x 64               | RAM32M x 11    | 
|inst                                                   | buffer_1/bundleOut_0_e_q/ram_sink_reg                                                               | Implied   | 2 x 2                | RAM16X1D x 2   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_aw_deq/ram_id_reg                          | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_aw_deq/ram_addr_reg                        | Implied   | 2 x 31               | RAM32M x 6     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_aw_deq/ram_len_reg                         | Implied   | 2 x 8                | RAM32M x 2     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_aw_deq/ram_size_reg                        | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_aw_deq/ram_cache_reg                       | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_aw_deq/ram_prot_reg                        | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_w_deq/ram_data_reg                         | Implied   | 2 x 64               | RAM32M x 11    | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_w_deq/ram_strb_reg                         | Implied   | 2 x 8                | RAM32M x 2     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_w_deq/ram_last_reg                         | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_ar_deq/ram_id_reg                          | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_ar_deq/ram_addr_reg                        | Implied   | 2 x 31               | RAM32M x 6     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_ar_deq/ram_len_reg                         | Implied   | 2 x 8                | RAM32M x 2     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_ar_deq/ram_size_reg                        | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_ar_deq/ram_cache_reg                       | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_ar_deq/ram_prot_reg                        | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq/ram_last_reg                          | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_9/ram_tl_state_size_reg            | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_8/ram_tl_state_size_reg            | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_b_deq/ram_id_reg                            | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_9/ram_tl_state_source_reg          | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_8/ram_tl_state_source_reg          | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq/ram_id_reg                            | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_last_reg                              | Implied   | 8 x 1                | RAM16X1D x 1   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_last_reg                              | Implied   | 8 x 1                | RAM16X1D x 1   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_last_reg                              | Implied   | 8 x 1                | RAM16X1D x 1   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_last_reg                              | Implied   | 8 x 1                | RAM16X1D x 1   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_last_reg                              | Implied   | 8 x 1                | RAM16X1D x 1   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_last_reg                              | Implied   | 8 x 1                | RAM16X1D x 1   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq/ram_data_reg                          | Implied   | 2 x 64               | RAM32M x 11    | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_data_reg                              | Implied   | 8 x 64               | RAM32M x 11    | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_data_reg                              | Implied   | 8 x 64               | RAM32M x 11    | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_data_reg                              | Implied   | 8 x 64               | RAM32M x 11    | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_data_reg                              | Implied   | 8 x 64               | RAM32M x 11    | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_data_reg                              | Implied   | 8 x 64               | RAM32M x 11    | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_data_reg                              | Implied   | 8 x 64               | RAM32M x 11    | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq/ram_resp_reg                          | Implied   | 2 x 2                | RAM16X1D x 2   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_resp_reg                              | Implied   | 8 x 2                | RAM16X1D x 2   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_resp_reg                              | Implied   | 8 x 2                | RAM16X1D x 2   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_resp_reg                              | Implied   | 8 x 2                | RAM16X1D x 2   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_resp_reg                              | Implied   | 8 x 2                | RAM16X1D x 2   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_resp_reg                              | Implied   | 8 x 2                | RAM16X1D x 2   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_resp_reg                              | Implied   | 8 x 2                | RAM16X1D x 2   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_3/ram_tl_state_size_reg            | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_2/ram_tl_state_size_reg            | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_echo_tl_state_size_reg                | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_echo_tl_state_size_reg                | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_echo_tl_state_size_reg                | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_echo_tl_state_size_reg                | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_echo_tl_state_size_reg                | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_echo_tl_state_size_reg                | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_3/ram_tl_state_source_reg          | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_2/ram_tl_state_source_reg          | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_echo_tl_state_source_reg              | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_echo_tl_state_source_reg              | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_echo_tl_state_source_reg              | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_echo_tl_state_source_reg              | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_echo_tl_state_source_reg              | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_echo_tl_state_source_reg              | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_id_reg                                | Implied   | 8 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_id_reg                                | Implied   | 8 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_id_reg                                | Implied   | 8 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_id_reg                                | Implied   | 8 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_id_reg                                | Implied   | 8 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_id_reg                                | Implied   | 8 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_b_deq/ram_resp_reg                          | Implied   | 2 x 2                | RAM16X1D x 2   | 
|subsystem_cbus                                         | buffer/bundleOut_0_a_q/ram_opcode_reg                                                               | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_cbus                                         | buffer/bundleOut_0_a_q/ram_size_reg                                                                 | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_cbus                                         | buffer/bundleOut_0_a_q/ram_source_reg                                                               | Implied   | 2 x 6                | RAM32M x 1     | 
|subsystem_cbus                                         | buffer/bundleOut_0_a_q/ram_address_reg                                                              | Implied   | 2 x 28               | RAM32M x 5     | 
|subsystem_cbus                                         | buffer/bundleOut_0_a_q/ram_mask_reg                                                                 | Implied   | 2 x 8                | RAM32M x 2     | 
|subsystem_cbus                                         | buffer/bundleOut_0_a_q/ram_data_reg                                                                 | Implied   | 2 x 64               | RAM32M x 11    | 
|subsystem_cbus                                         | buffer/bundleIn_0_d_q/ram_opcode_reg                                                                | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_cbus                                         | buffer/bundleIn_0_d_q/ram_size_reg                                                                  | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_cbus                                         | buffer/bundleIn_0_d_q/ram_source_reg                                                                | Implied   | 2 x 6                | RAM32M x 1     | 
|subsystem_cbus                                         | buffer/bundleIn_0_d_q/ram_denied_reg                                                                | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_cbus                                         | buffer/bundleIn_0_d_q/ram_data_reg                                                                  | Implied   | 2 x 64               | RAM32M x 11    | 
|subsystem_cbus                                         | buffer/bundleIn_0_d_q/ram_corrupt_reg                                                               | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_cbus/wrapped_error_device                    | buffer/bundleOut_0_a_q/ram_opcode_reg                                                               | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_cbus/wrapped_error_device                    | buffer/bundleOut_0_a_q/ram_size_reg                                                                 | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_cbus/wrapped_error_device                    | buffer/bundleIn_0_d_q/ram_opcode_reg                                                                | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_cbus/wrapped_error_device                    | buffer/bundleIn_0_d_q/ram_size_reg                                                                  | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_cbus/wrapped_error_device                    | buffer/bundleOut_0_a_q/ram_source_reg                                                               | Implied   | 2 x 6                | RAM32M x 1     | 
|subsystem_cbus/wrapped_error_device                    | buffer/bundleIn_0_d_q/ram_source_reg                                                                | Implied   | 2 x 6                | RAM32M x 1     | 
|subsystem_cbus/wrapped_error_device                    | buffer/bundleIn_0_d_q/ram_corrupt_reg                                                               | Implied   | 2 x 1                | RAM16X1D x 1   | 
|\subsystem_l2_wrapper/broadcast_1                      | TLBroadcastTracker/o_data/ram_mask_reg                                                              | Implied   | 8 x 8                | RAM32M x 2     | 
|\subsystem_l2_wrapper/broadcast_1                      | TLBroadcastTracker/o_data/ram_data_reg                                                              | Implied   | 8 x 64               | RAM32M x 11    | 
|\subsystem_l2_wrapper/broadcast_1                      | TLBroadcastTracker_1/o_data/ram_mask_reg                                                            | Implied   | 8 x 8                | RAM32M x 2     | 
|\subsystem_l2_wrapper/broadcast_1                      | TLBroadcastTracker_1/o_data/ram_data_reg                                                            | Implied   | 8 x 64               | RAM32M x 11    | 
|\subsystem_l2_wrapper/broadcast_1                      | TLBroadcastTracker_2/o_data/ram_mask_reg                                                            | Implied   | 8 x 8                | RAM32M x 2     | 
|\subsystem_l2_wrapper/broadcast_1                      | TLBroadcastTracker_2/o_data/ram_data_reg                                                            | Implied   | 8 x 64               | RAM32M x 11    | 
|\subsystem_l2_wrapper/broadcast_1                      | TLBroadcastTracker_3/o_data/ram_mask_reg                                                            | Implied   | 8 x 8                | RAM32M x 2     | 
|\subsystem_l2_wrapper/broadcast_1                      | TLBroadcastTracker_3/o_data/ram_data_reg                                                            | Implied   | 8 x 64               | RAM32M x 11    | 
|debug_1/\dmInner/dmInner /sb2tlOpt                     | d/ram_denied_reg                                                                                    | Implied   | 2 x 1                | RAM16X1D x 1   | 
|debug_1/\dmInner/dmInner /sb2tlOpt                     | d/ram_data_reg                                                                                      | Implied   | 2 x 8                | RAM32M x 2     | 
|debug_1/\dmInner/dmInner /sb2tlOpt                     | d/ram_corrupt_reg                                                                                   | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_31/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_30/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_29/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_28/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_27/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_26/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_25/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_24/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_23/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_22/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_21/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_20/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_19/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_18/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_17/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_16/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_31/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_30/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_29/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_28/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_27/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_26/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_25/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_24/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_23/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_22/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_21/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_20/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_19/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_18/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_17/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_16/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_31/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_30/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_29/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_28/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_27/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_26/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_25/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_24/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_23/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_22/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_21/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_20/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_19/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_18/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_17/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_16/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_15/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_14/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_13/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_12/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_11/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_10/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_9/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_8/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_7/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_6/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_5/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_4/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_3/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_2/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_1/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility/ram_tl_state_size_reg      | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_15/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_14/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_13/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_12/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_11/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_10/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_9/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_8/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_7/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_6/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_5/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_4/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_3/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_2/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_1/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility/ram_tl_state_source_reg    | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_15/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_14/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_13/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_12/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_11/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_10/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_9/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_8/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_7/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_6/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_5/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_4/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_3/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_2/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_1/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility/ram_extra_id_reg           | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleOut_0_a_q/ram_opcode_reg                                                               | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleOut_0_a_q/ram_size_reg                                                                 | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleOut_0_a_q/ram_source_reg                                                               | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleOut_0_a_q/ram_address_reg                                                              | Implied   | 2 x 32               | RAM32M x 6     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleOut_0_a_q/ram_user_amba_prot_bufferable_reg                                            | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleOut_0_a_q/ram_user_amba_prot_modifiable_reg                                            | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleOut_0_a_q/ram_user_amba_prot_readalloc_reg                                             | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleOut_0_a_q/ram_user_amba_prot_writealloc_reg                                            | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleOut_0_a_q/ram_user_amba_prot_privileged_reg                                            | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleOut_0_a_q/ram_user_amba_prot_secure_reg                                                | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleOut_0_a_q/ram_user_amba_prot_fetch_reg                                                 | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleOut_0_a_q/ram_mask_reg                                                                 | Implied   | 2 x 8                | RAM32M x 2     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleOut_0_a_q/ram_data_reg                                                                 | Implied   | 2 x 64               | RAM32M x 11    | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleIn_0_d_q/ram_opcode_reg                                                                | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleIn_0_d_q/ram_size_reg                                                                  | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleIn_0_d_q/ram_source_reg                                                                | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleIn_0_d_q/ram_denied_reg                                                                | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleIn_0_d_q/ram_data_reg                                                                  | Implied   | 2 x 64               | RAM32M x 11    | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleIn_0_d_q/ram_corrupt_reg                                                               | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | axi4yank/QueueCompatibility/ram_extra_id_reg                                                        | Implied   | 4 x 7                | RAM32M x 2     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | axi4yank/QueueCompatibility/ram_real_last_reg                                                       | Implied   | 4 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | axi4yank/QueueCompatibility_1/ram_extra_id_reg                                                      | Implied   | 4 x 7                | RAM32M x 2     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | axi4yank/QueueCompatibility_1/ram_real_last_reg                                                     | Implied   | 4 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | axi4yank/QueueCompatibility_2/ram_extra_id_reg                                                      | Implied   | 4 x 7                | RAM32M x 2     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | axi4yank/QueueCompatibility_2/ram_real_last_reg                                                     | Implied   | 4 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | axi4yank/QueueCompatibility_3/ram_extra_id_reg                                                      | Implied   | 4 x 7                | RAM32M x 2     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | axi4yank/QueueCompatibility_3/ram_real_last_reg                                                     | Implied   | 4 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/bundleIn_0_d_q/ram_source_reg                                                                | Implied   | 2 x 5                | RAM32M x 1     | 
|subsystem_fbus                                         | buffer/bundleOut_0_a_q/ram_opcode_reg                                                               | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_fbus                                         | buffer/bundleOut_0_a_q/ram_size_reg                                                                 | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_fbus                                         | buffer/bundleOut_0_a_q/ram_source_reg                                                               | Implied   | 2 x 5                | RAM32M x 1     | 
|subsystem_fbus                                         | buffer/bundleOut_0_a_q/ram_address_reg                                                              | Implied   | 2 x 32               | RAM32M x 6     | 
|subsystem_fbus                                         | buffer/bundleOut_0_a_q/ram_user_amba_prot_bufferable_reg                                            | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/bundleOut_0_a_q/ram_user_amba_prot_modifiable_reg                                            | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/bundleOut_0_a_q/ram_user_amba_prot_readalloc_reg                                             | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/bundleOut_0_a_q/ram_user_amba_prot_writealloc_reg                                            | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/bundleOut_0_a_q/ram_user_amba_prot_privileged_reg                                            | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/bundleOut_0_a_q/ram_user_amba_prot_secure_reg                                                | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/bundleOut_0_a_q/ram_user_amba_prot_fetch_reg                                                 | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/bundleOut_0_a_q/ram_mask_reg                                                                 | Implied   | 2 x 8                | RAM32M x 2     | 
|subsystem_fbus                                         | buffer/bundleOut_0_a_q/ram_data_reg                                                                 | Implied   | 2 x 64               | RAM32M x 11    | 
|subsystem_fbus                                         | buffer/bundleIn_0_d_q/ram_opcode_reg                                                                | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_fbus                                         | buffer/bundleIn_0_d_q/ram_size_reg                                                                  | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_fbus                                         | buffer/bundleIn_0_d_q/ram_denied_reg                                                                | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/bundleIn_0_d_q/ram_data_reg                                                                  | Implied   | 2 x 64               | RAM32M x 11    | 
|subsystem_fbus                                         | buffer/bundleIn_0_d_q/ram_corrupt_reg                                                               | Implied   | 2 x 1                | RAM16X1D x 1   | 
+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Rocket64b1      | A2*B2            | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | (PCIN>>17)+A2*B2 | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | (PCIN>>17)+A2*B2 | 10     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | (PCIN>>17)+A2*B2 | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | (PCIN>>17)+A2*B2 | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | A2*B2            | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | (PCIN>>17)+A2*B2 | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | (PCIN>>17)+A2*B2 | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | A2*B2            | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | A2*B2            | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | (PCIN>>17)+A2*B2 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | (PCIN>>17)+A2*B2 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | (PCIN>>17)+A2*B2 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | (PCIN>>17)+A2*B2 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | (PCIN>>17)+A2*B2 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | (PCIN>>17)+A2*B2 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | A2*B2            | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | (PCIN>>17)+A2*B2 | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | (PCIN>>17)+A2*B2 | 10     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | (PCIN>>17)+A2*B2 | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | (PCIN>>17)+A2*B2 | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | A2*B2            | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | (PCIN>>17)+A2*B2 | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | (PCIN>>17)+A2*B2 | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | A2*B2            | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | A2*B2            | 18     | 10     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | (PCIN>>17)+A2*B2 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | (PCIN>>17)+A2*B2 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | (PCIN>>17)+A2*B2 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | (PCIN>>17)+A2*B2 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | (PCIN>>17)+A2*B2 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|Rocket64b1      | (PCIN>>17)+A2*B2 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | A*B              | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | PCIN+A*B         | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | (PCIN>>17)+A*B   | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | A*B              | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | PCIN+A*B         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | PCIN+A*B         | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | (PCIN>>17)+A*B   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|FPUFMAPipe_1    | PCIN+A*B         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe | A*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe | (PCIN>>17)+A*B   | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulDiv          | A2*B2            | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | (PCIN>>17)+A2*B2 | 14     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | A2*B2            | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv          | (PCIN>>17)+A2*B2 | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+----------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:08:13 ; elapsed = 00:08:22 . Memory (MB): peak = 5925.445 ; gain = 3166.133 ; free physical = 19992 ; free virtual = 60142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:16:59 ; elapsed = 00:17:10 . Memory (MB): peak = 5925.445 ; gain = 3166.133 ; free physical = 19647 ; free virtual = 59819
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                   | RTL Object                                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\frontend/icache                              | tag_array/tag_array_0_ext/ram_reg         | 64 x 84(READ_FIRST)    | W |   | 64 x 84(WRITE_FIRST)   |   | R | Port A and B     | 4      | 0      | 
|\frontend/icache                              | data_arrays_0/data_arrays_0_0_ext/ram_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|\frontend/icache                              | data_arrays_1/data_arrays_0_0_ext/ram_reg | 512 x 128(READ_FIRST)  | W |   | 512 x 128(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|dcache/tag_array                              | tag_array_ext/ram_reg                     | 64 x 88(READ_FIRST)    | W |   | 64 x 88(WRITE_FIRST)   |   | R | Port A and B     | 4      | 0      | 
|dcache/data/\data_arrays_0/data_arrays_0_ext  | ram_reg                                   | 512 x 256(READ_FIRST)  | W |   | 512 x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
+----------------------------------------------+-------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                                            | RTL Object                                                                                          | Inference | Size (Depth x Width) | Primitives     | 
+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|SHA256_CASE__GB0                                       | sched_reg                                                                                           | Implied   | 64 x 32              | RAM64M x 76    | 
|CEE_CONTROL_UNIT__GC0                                  | ipt_sram_test/IPT_reg                                                                               | Implied   | 8 K x 13             | RAM64M x 1280  | 
|CEE_CONTROL_UNIT__GC0                                  | im_sram_test/IM_0_reg                                                                               | Implied   | 8 K x 64             | RAM64M x 5632  | 
|\frontend/btb                                          | table__reg                                                                                          | Implied   | 512 x 1              | RAM128X1D x 4  | 
|inst                                                   | buffer_1/bundleOut_0_a_q/ram_opcode_reg                                                             | Implied   | 2 x 3                | RAM32M x 1     | 
|inst                                                   | buffer_1/bundleOut_0_a_q/ram_param_reg                                                              | Implied   | 2 x 3                | RAM32M x 1     | 
|inst                                                   | buffer_1/bundleOut_0_a_q/ram_size_reg                                                               | Implied   | 2 x 4                | RAM32M x 1     | 
|inst                                                   | buffer_1/bundleOut_0_a_q/ram_source_reg                                                             | Implied   | 2 x 2                | RAM16X1D x 2   | 
|inst                                                   | buffer_1/bundleOut_0_a_q/ram_address_reg                                                            | Implied   | 2 x 32               | RAM32M x 6     | 
|inst                                                   | buffer_1/bundleOut_0_a_q/ram_mask_reg                                                               | Implied   | 2 x 8                | RAM32M x 2     | 
|inst                                                   | buffer_1/bundleOut_0_a_q/ram_data_reg                                                               | Implied   | 2 x 64               | RAM32M x 11    | 
|inst                                                   | buffer_1/bundleIn_0_d_q/ram_opcode_reg                                                              | Implied   | 2 x 3                | RAM32M x 1     | 
|inst                                                   | buffer_1/bundleIn_0_d_q/ram_param_reg                                                               | Implied   | 2 x 2                | RAM16X1D x 2   | 
|inst                                                   | buffer_1/bundleIn_0_d_q/ram_size_reg                                                                | Implied   | 2 x 4                | RAM32M x 1     | 
|inst                                                   | buffer_1/bundleIn_0_d_q/ram_source_reg                                                              | Implied   | 2 x 2                | RAM16X1D x 2   | 
|inst                                                   | buffer_1/bundleIn_0_d_q/ram_sink_reg                                                                | Implied   | 2 x 2                | RAM16X1D x 2   | 
|inst                                                   | buffer_1/bundleIn_0_d_q/ram_denied_reg                                                              | Implied   | 2 x 1                | RAM16X1D x 1   | 
|inst                                                   | buffer_1/bundleIn_0_d_q/ram_data_reg                                                                | Implied   | 2 x 64               | RAM32M x 11    | 
|inst                                                   | buffer_1/bundleIn_0_d_q/ram_corrupt_reg                                                             | Implied   | 2 x 1                | RAM16X1D x 1   | 
|inst                                                   | buffer_1/bundleIn_0_b_q/ram_param_reg                                                               | Implied   | 2 x 2                | RAM16X1D x 2   | 
|inst                                                   | buffer_1/bundleIn_0_b_q/ram_size_reg                                                                | Implied   | 2 x 4                | RAM32M x 1     | 
|inst                                                   | buffer_1/bundleIn_0_b_q/ram_address_reg                                                             | Implied   | 2 x 32               | RAM32M x 6     | 
|inst                                                   | buffer_1/bundleOut_0_c_q/ram_opcode_reg                                                             | Implied   | 2 x 3                | RAM32M x 1     | 
|inst                                                   | buffer_1/bundleOut_0_c_q/ram_param_reg                                                              | Implied   | 2 x 3                | RAM32M x 1     | 
|inst                                                   | buffer_1/bundleOut_0_c_q/ram_size_reg                                                               | Implied   | 2 x 4                | RAM32M x 1     | 
|inst                                                   | buffer_1/bundleOut_0_c_q/ram_source_reg                                                             | Implied   | 2 x 2                | RAM16X1D x 2   | 
|inst                                                   | buffer_1/bundleOut_0_c_q/ram_address_reg                                                            | Implied   | 2 x 32               | RAM32M x 6     | 
|inst                                                   | buffer_1/bundleOut_0_c_q/ram_data_reg                                                               | Implied   | 2 x 64               | RAM32M x 11    | 
|inst                                                   | buffer_1/bundleOut_0_e_q/ram_sink_reg                                                               | Implied   | 2 x 2                | RAM16X1D x 2   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_aw_deq/ram_id_reg                          | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_aw_deq/ram_addr_reg                        | Implied   | 2 x 31               | RAM32M x 6     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_aw_deq/ram_len_reg                         | Implied   | 2 x 8                | RAM32M x 2     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_aw_deq/ram_size_reg                        | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_aw_deq/ram_cache_reg                       | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_aw_deq/ram_prot_reg                        | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_w_deq/ram_data_reg                         | Implied   | 2 x 64               | RAM32M x 11    | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_w_deq/ram_strb_reg                         | Implied   | 2 x 8                | RAM32M x 2     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_w_deq/ram_last_reg                         | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_ar_deq/ram_id_reg                          | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_ar_deq/ram_addr_reg                        | Implied   | 2 x 31               | RAM32M x 6     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_ar_deq/ram_len_reg                         | Implied   | 2 x 8                | RAM32M x 2     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_ar_deq/ram_size_reg                        | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_ar_deq/ram_cache_reg                       | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleOut_0_ar_deq/ram_prot_reg                        | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq/ram_last_reg                          | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_9/ram_tl_state_size_reg            | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_8/ram_tl_state_size_reg            | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_b_deq/ram_id_reg                            | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_9/ram_tl_state_source_reg          | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_8/ram_tl_state_source_reg          | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq/ram_id_reg                            | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_last_reg                              | Implied   | 8 x 1                | RAM16X1D x 1   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_last_reg                              | Implied   | 8 x 1                | RAM16X1D x 1   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_last_reg                              | Implied   | 8 x 1                | RAM16X1D x 1   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_last_reg                              | Implied   | 8 x 1                | RAM16X1D x 1   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_last_reg                              | Implied   | 8 x 1                | RAM16X1D x 1   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_last_reg                              | Implied   | 8 x 1                | RAM16X1D x 1   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq/ram_data_reg                          | Implied   | 2 x 64               | RAM32M x 11    | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_data_reg                              | Implied   | 8 x 64               | RAM32M x 11    | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_data_reg                              | Implied   | 8 x 64               | RAM32M x 11    | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_data_reg                              | Implied   | 8 x 64               | RAM32M x 11    | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_data_reg                              | Implied   | 8 x 64               | RAM32M x 11    | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_data_reg                              | Implied   | 8 x 64               | RAM32M x 11    | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_data_reg                              | Implied   | 8 x 64               | RAM32M x 11    | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_r_deq/ram_resp_reg                          | Implied   | 2 x 2                | RAM16X1D x 2   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_resp_reg                              | Implied   | 8 x 2                | RAM16X1D x 2   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_resp_reg                              | Implied   | 8 x 2                | RAM16X1D x 2   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_resp_reg                              | Implied   | 8 x 2                | RAM16X1D x 2   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_resp_reg                              | Implied   | 8 x 2                | RAM16X1D x 2   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_resp_reg                              | Implied   | 8 x 2                | RAM16X1D x 2   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_resp_reg                              | Implied   | 8 x 2                | RAM16X1D x 2   | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_3/ram_tl_state_size_reg            | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_2/ram_tl_state_size_reg            | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_echo_tl_state_size_reg                | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_echo_tl_state_size_reg                | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_echo_tl_state_size_reg                | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_echo_tl_state_size_reg                | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_echo_tl_state_size_reg                | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_echo_tl_state_size_reg                | Implied   | 8 x 4                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_3/ram_tl_state_source_reg          | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_2/ram_tl_state_source_reg          | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_echo_tl_state_source_reg              | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_echo_tl_state_source_reg              | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_echo_tl_state_source_reg              | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_echo_tl_state_source_reg              | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_echo_tl_state_source_reg              | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_echo_tl_state_source_reg              | Implied   | 8 x 6                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_5/ram_id_reg                                | Implied   | 8 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_4/ram_id_reg                                | Implied   | 8 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_3/ram_id_reg                                | Implied   | 8 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_2/ram_id_reg                                | Implied   | 8 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_1/ram_id_reg                                | Implied   | 8 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4deint/qs_queue_0/ram_id_reg                                | Implied   | 8 x 3                | RAM32M x 1     | 
|subsystem_sbus                                         | coupler_to_port_named_mmio_port_axi4/axi4buf/bundleIn_0_b_deq/ram_resp_reg                          | Implied   | 2 x 2                | RAM16X1D x 2   | 
|subsystem_cbus                                         | buffer/bundleOut_0_a_q/ram_opcode_reg                                                               | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_cbus                                         | buffer/bundleOut_0_a_q/ram_size_reg                                                                 | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_cbus                                         | buffer/bundleOut_0_a_q/ram_source_reg                                                               | Implied   | 2 x 6                | RAM32M x 1     | 
|subsystem_cbus                                         | buffer/bundleOut_0_a_q/ram_address_reg                                                              | Implied   | 2 x 28               | RAM32M x 5     | 
|subsystem_cbus                                         | buffer/bundleOut_0_a_q/ram_mask_reg                                                                 | Implied   | 2 x 8                | RAM32M x 2     | 
|subsystem_cbus                                         | buffer/bundleOut_0_a_q/ram_data_reg                                                                 | Implied   | 2 x 64               | RAM32M x 11    | 
|subsystem_cbus                                         | buffer/bundleIn_0_d_q/ram_opcode_reg                                                                | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_cbus                                         | buffer/bundleIn_0_d_q/ram_size_reg                                                                  | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_cbus                                         | buffer/bundleIn_0_d_q/ram_source_reg                                                                | Implied   | 2 x 6                | RAM32M x 1     | 
|subsystem_cbus                                         | buffer/bundleIn_0_d_q/ram_denied_reg                                                                | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_cbus                                         | buffer/bundleIn_0_d_q/ram_data_reg                                                                  | Implied   | 2 x 64               | RAM32M x 11    | 
|subsystem_cbus                                         | buffer/bundleIn_0_d_q/ram_corrupt_reg                                                               | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_cbus/wrapped_error_device                    | buffer/bundleOut_0_a_q/ram_opcode_reg                                                               | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_cbus/wrapped_error_device                    | buffer/bundleOut_0_a_q/ram_size_reg                                                                 | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_cbus/wrapped_error_device                    | buffer/bundleIn_0_d_q/ram_opcode_reg                                                                | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_cbus/wrapped_error_device                    | buffer/bundleIn_0_d_q/ram_size_reg                                                                  | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_cbus/wrapped_error_device                    | buffer/bundleOut_0_a_q/ram_source_reg                                                               | Implied   | 2 x 6                | RAM32M x 1     | 
|subsystem_cbus/wrapped_error_device                    | buffer/bundleIn_0_d_q/ram_source_reg                                                                | Implied   | 2 x 6                | RAM32M x 1     | 
|subsystem_cbus/wrapped_error_device                    | buffer/bundleIn_0_d_q/ram_corrupt_reg                                                               | Implied   | 2 x 1                | RAM16X1D x 1   | 
|\subsystem_l2_wrapper/broadcast_1                      | TLBroadcastTracker/o_data/ram_mask_reg                                                              | Implied   | 8 x 8                | RAM32M x 2     | 
|\subsystem_l2_wrapper/broadcast_1                      | TLBroadcastTracker/o_data/ram_data_reg                                                              | Implied   | 8 x 64               | RAM32M x 11    | 
|\subsystem_l2_wrapper/broadcast_1                      | TLBroadcastTracker_1/o_data/ram_mask_reg                                                            | Implied   | 8 x 8                | RAM32M x 2     | 
|\subsystem_l2_wrapper/broadcast_1                      | TLBroadcastTracker_1/o_data/ram_data_reg                                                            | Implied   | 8 x 64               | RAM32M x 11    | 
|\subsystem_l2_wrapper/broadcast_1                      | TLBroadcastTracker_2/o_data/ram_mask_reg                                                            | Implied   | 8 x 8                | RAM32M x 2     | 
|\subsystem_l2_wrapper/broadcast_1                      | TLBroadcastTracker_2/o_data/ram_data_reg                                                            | Implied   | 8 x 64               | RAM32M x 11    | 
|\subsystem_l2_wrapper/broadcast_1                      | TLBroadcastTracker_3/o_data/ram_mask_reg                                                            | Implied   | 8 x 8                | RAM32M x 2     | 
|\subsystem_l2_wrapper/broadcast_1                      | TLBroadcastTracker_3/o_data/ram_data_reg                                                            | Implied   | 8 x 64               | RAM32M x 11    | 
|debug_1/\dmInner/dmInner /sb2tlOpt                     | d/ram_denied_reg                                                                                    | Implied   | 2 x 1                | RAM16X1D x 1   | 
|debug_1/\dmInner/dmInner /sb2tlOpt                     | d/ram_data_reg                                                                                      | Implied   | 2 x 8                | RAM32M x 2     | 
|debug_1/\dmInner/dmInner /sb2tlOpt                     | d/ram_corrupt_reg                                                                                   | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_31/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_30/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_29/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_28/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_27/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_26/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_25/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_24/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_23/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_22/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_21/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_20/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_19/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_18/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_17/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_16/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_31/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_30/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_29/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_28/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_27/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_26/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_25/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_24/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_23/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_22/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_21/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_20/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_19/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_18/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_17/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_16/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_31/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_30/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_29/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_28/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_27/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_26/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_25/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_24/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_23/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_22/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_21/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_20/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_19/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_18/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_17/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_16/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_15/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_14/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_13/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_12/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_11/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_10/ram_tl_state_size_reg   | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_9/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_8/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_7/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_6/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_5/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_4/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_3/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_2/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_1/ram_tl_state_size_reg    | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility/ram_tl_state_size_reg      | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_15/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_14/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_13/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_12/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_11/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_10/ram_tl_state_source_reg | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_9/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_8/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_7/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_6/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_5/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_4/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_3/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_2/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_1/ram_tl_state_source_reg  | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility/ram_tl_state_source_reg    | Implied   | 16 x 8               | RAM32M x 2     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_15/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_14/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_13/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_12/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_11/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_10/ram_extra_id_reg        | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_9/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_8/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_7/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_6/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_5/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_4/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_3/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_2/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility_1/ram_extra_id_reg         | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_mbus                                         | coupler_to_memory_controller_port_named_axi4/axi4yank/QueueCompatibility/ram_extra_id_reg           | Implied   | 16 x 4               | RAM32M x 1     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleOut_0_a_q/ram_opcode_reg                                                               | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleOut_0_a_q/ram_size_reg                                                                 | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleOut_0_a_q/ram_source_reg                                                               | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleOut_0_a_q/ram_address_reg                                                              | Implied   | 2 x 32               | RAM32M x 6     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleOut_0_a_q/ram_user_amba_prot_bufferable_reg                                            | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleOut_0_a_q/ram_user_amba_prot_modifiable_reg                                            | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleOut_0_a_q/ram_user_amba_prot_readalloc_reg                                             | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleOut_0_a_q/ram_user_amba_prot_writealloc_reg                                            | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleOut_0_a_q/ram_user_amba_prot_privileged_reg                                            | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleOut_0_a_q/ram_user_amba_prot_secure_reg                                                | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleOut_0_a_q/ram_user_amba_prot_fetch_reg                                                 | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleOut_0_a_q/ram_mask_reg                                                                 | Implied   | 2 x 8                | RAM32M x 2     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleOut_0_a_q/ram_data_reg                                                                 | Implied   | 2 x 64               | RAM32M x 11    | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleIn_0_d_q/ram_opcode_reg                                                                | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleIn_0_d_q/ram_size_reg                                                                  | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleIn_0_d_q/ram_source_reg                                                                | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleIn_0_d_q/ram_denied_reg                                                                | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleIn_0_d_q/ram_data_reg                                                                  | Implied   | 2 x 64               | RAM32M x 11    | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | buffer/bundleIn_0_d_q/ram_corrupt_reg                                                               | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | axi4yank/QueueCompatibility/ram_extra_id_reg                                                        | Implied   | 4 x 7                | RAM32M x 2     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | axi4yank/QueueCompatibility/ram_real_last_reg                                                       | Implied   | 4 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | axi4yank/QueueCompatibility_1/ram_extra_id_reg                                                      | Implied   | 4 x 7                | RAM32M x 2     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | axi4yank/QueueCompatibility_1/ram_real_last_reg                                                     | Implied   | 4 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | axi4yank/QueueCompatibility_2/ram_extra_id_reg                                                      | Implied   | 4 x 7                | RAM32M x 2     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | axi4yank/QueueCompatibility_2/ram_real_last_reg                                                     | Implied   | 4 x 1                | RAM16X1D x 1   | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | axi4yank/QueueCompatibility_3/ram_extra_id_reg                                                      | Implied   | 4 x 7                | RAM32M x 2     | 
|subsystem_fbus/coupler_from_port_named_slave_port_axi4 | axi4yank/QueueCompatibility_3/ram_real_last_reg                                                     | Implied   | 4 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/bundleIn_0_d_q/ram_source_reg                                                                | Implied   | 2 x 5                | RAM32M x 1     | 
|subsystem_fbus                                         | buffer/bundleOut_0_a_q/ram_opcode_reg                                                               | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_fbus                                         | buffer/bundleOut_0_a_q/ram_size_reg                                                                 | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_fbus                                         | buffer/bundleOut_0_a_q/ram_source_reg                                                               | Implied   | 2 x 5                | RAM32M x 1     | 
|subsystem_fbus                                         | buffer/bundleOut_0_a_q/ram_address_reg                                                              | Implied   | 2 x 32               | RAM32M x 6     | 
|subsystem_fbus                                         | buffer/bundleOut_0_a_q/ram_user_amba_prot_bufferable_reg                                            | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/bundleOut_0_a_q/ram_user_amba_prot_modifiable_reg                                            | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/bundleOut_0_a_q/ram_user_amba_prot_readalloc_reg                                             | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/bundleOut_0_a_q/ram_user_amba_prot_writealloc_reg                                            | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/bundleOut_0_a_q/ram_user_amba_prot_privileged_reg                                            | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/bundleOut_0_a_q/ram_user_amba_prot_secure_reg                                                | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/bundleOut_0_a_q/ram_user_amba_prot_fetch_reg                                                 | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/bundleOut_0_a_q/ram_mask_reg                                                                 | Implied   | 2 x 8                | RAM32M x 2     | 
|subsystem_fbus                                         | buffer/bundleOut_0_a_q/ram_data_reg                                                                 | Implied   | 2 x 64               | RAM32M x 11    | 
|subsystem_fbus                                         | buffer/bundleIn_0_d_q/ram_opcode_reg                                                                | Implied   | 2 x 3                | RAM32M x 1     | 
|subsystem_fbus                                         | buffer/bundleIn_0_d_q/ram_size_reg                                                                  | Implied   | 2 x 4                | RAM32M x 1     | 
|subsystem_fbus                                         | buffer/bundleIn_0_d_q/ram_denied_reg                                                                | Implied   | 2 x 1                | RAM16X1D x 1   | 
|subsystem_fbus                                         | buffer/bundleIn_0_d_q/ram_data_reg                                                                  | Implied   | 2 x 64               | RAM32M x 11    | 
|subsystem_fbus                                         | buffer/bundleIn_0_d_q/ram_corrupt_reg                                                               | Implied   | 2 x 1                | RAM16X1D x 1   | 
+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/tile_reset_domain_tilei_41/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/tile_reset_domain_tilei_41/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/tile_reset_domain_tilei_41/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/tile_reset_domain_tilei_41/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/tile_reset_domain_tilei_41/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/tile_reset_domain_tilei_41/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/tile_reset_domain_tilei_41/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/tile_reset_domain_tilei_41/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/tile_reset_domain_tilei_42/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/tile_reset_domain_tilei_42/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/tile_reset_domain_tilei_42/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/tile_reset_domain_tilei_42/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/tile_reset_domain_tilei_42/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/tile_reset_domain_tilei_42/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/tile_reset_domain_tilei_42/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/tile_reset_domain_tilei_42/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:18:37 ; elapsed = 00:18:57 . Memory (MB): peak = 5933.449 ; gain = 3174.137 ; free physical = 18804 ; free virtual = 58977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:19:37 ; elapsed = 00:19:57 . Memory (MB): peak = 5933.449 ; gain = 3174.137 ; free physical = 18675 ; free virtual = 58980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:19:40 ; elapsed = 00:20:00 . Memory (MB): peak = 5933.449 ; gain = 3174.137 ; free physical = 18678 ; free virtual = 58982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:20:12 ; elapsed = 00:20:33 . Memory (MB): peak = 5933.449 ; gain = 3174.137 ; free physical = 18627 ; free virtual = 58932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:20:14 ; elapsed = 00:20:34 . Memory (MB): peak = 5933.449 ; gain = 3174.137 ; free physical = 18627 ; free virtual = 58932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:20:21 ; elapsed = 00:20:41 . Memory (MB): peak = 5933.449 ; gain = 3174.137 ; free physical = 18632 ; free virtual = 58937
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:20:21 ; elapsed = 00:20:42 . Memory (MB): peak = 5933.449 ; gain = 3174.137 ; free physical = 18631 ; free virtual = 58936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Rocket64b1  | rocket_system/tile_prci_domain/intsink/chain/output_chain/sync_0_reg           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Rocket64b1  | rocket_system/ibus_intsink/chain/output_chain/sync_0_reg                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Rocket64b1  | rocket_system/ibus_intsink/chain/output_chain_1/sync_0_reg                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Rocket64b1  | rocket_system/ibus_intsink/chain/output_chain_2/sync_0_reg                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Rocket64b1  | rocket_system/ibus_intsink/chain/output_chain_3/sync_0_reg                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Rocket64b1  | rocket_system/ibus_intsink/chain/output_chain_4/sync_0_reg                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Rocket64b1  | rocket_system/ibus_intsink/chain/output_chain_5/sync_0_reg                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Rocket64b1  | rocket_system/ibus_intsink/chain/output_chain_6/sync_0_reg                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Rocket64b1  | rocket_system/ibus_intsink/chain/output_chain_7/sync_0_reg                     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Rocket64b1  | rocket_system/tile_prci_domain/tile_reset_domain_tile/core/sha256/Ks_reg[2009] | 5      | 30    | YES          | NO                 | YES               | 30     | 0       | 
|Rocket64b1  | rocket_system/tile_prci_domain/tile_reset_domain_tile/core/sha256/Ks_reg[1946] | 7      | 7     | YES          | NO                 | YES               | 7      | 0       | 
|Rocket64b1  | rocket_system/tile_prci_domain/tile_reset_domain_tile/core/sha256/Ks_reg[1759] | 4      | 45    | YES          | NO                 | YES               | 45     | 0       | 
|Rocket64b1  | rocket_system/tile_prci_domain/tile_reset_domain_tile/core/sha256/Ks_reg[1508] | 6      | 21    | YES          | NO                 | YES               | 21     | 0       | 
|Rocket64b1  | rocket_system/tile_prci_domain/tile_reset_domain_tile/core/sha256/Ks_reg[1087] | 8      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|Rocket64b1  | rocket_system/tile_prci_domain/tile_reset_domain_tile/core/sha256/Ks_reg[543]  | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Rocket64b1  | rocket_system/tile_prci_domain/tile_reset_domain_tile/core/sha256/Ks_reg[1318] | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|Rocket64b1  | rocket_system/tile_prci_domain/tile_reset_domain_tile/core/sha256/Ks_reg[831]  | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BSCANE2   |     1|
|2     |BUFG      |     1|
|3     |CARRY4    |  1691|
|4     |DSP48E1   |    15|
|7     |LUT1      |   386|
|8     |LUT2      |  3033|
|9     |LUT3      | 38302|
|10    |LUT4      | 14682|
|11    |LUT5      |  9443|
|12    |LUT6      | 32886|
|13    |MUXF7     | 23568|
|14    |MUXF8     | 10977|
|15    |RAM128X1D |     4|
|16    |RAM16X1D  |    64|
|17    |RAM32M    |   448|
|18    |RAM32X1D  |     6|
|19    |RAM64M    |  6476|
|20    |RAM64X1D  |   512|
|21    |RAMB18E1  |    11|
|25    |RAMB36E1  |     8|
|26    |SRL16E    |   118|
|27    |FDCE      |    68|
|28    |FDRE      | 62896|
|29    |FDSE      |  1067|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:20:22 ; elapsed = 00:20:42 . Memory (MB): peak = 5933.449 ; gain = 3174.137 ; free physical = 18631 ; free virtual = 58936
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 407 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:19:58 ; elapsed = 00:20:20 . Memory (MB): peak = 5933.449 ; gain = 2605.457 ; free physical = 24565 ; free virtual = 64870
Synthesis Optimization Complete : Time (s): cpu = 00:20:27 ; elapsed = 00:20:44 . Memory (MB): peak = 5933.449 ; gain = 3174.137 ; free physical = 24596 ; free virtual = 64868
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5933.449 ; gain = 0.000 ; free physical = 24471 ; free virtual = 64743
INFO: [Netlist 29-17] Analyzing 43780 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5961.543 ; gain = 0.000 ; free physical = 24312 ; free virtual = 64584
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7510 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 64 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 448 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM64M => RAM64M (RAMD64E(x4)): 6476 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 512 instances

Synth Design complete, checksum: f4ebfeb5
INFO: [Common 17-83] Releasing license: Synthesis
626 Infos, 241 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:21:07 ; elapsed = 00:21:24 . Memory (MB): peak = 5961.543 ; gain = 3210.234 ; free physical = 24810 ; free virtual = 65082
INFO: [Coretcl 2-1174] Renamed 326 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/lee/rebuild_oled_switch_cmd/vivado-risc-v/workspace/rocket64b1/vivado-genesys2-riscv/genesys2-riscv.runs/riscv_RocketChip_0_synth_1/riscv_RocketChip_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 5993.559 ; gain = 32.016 ; free physical = 24705 ; free virtual = 65058
INFO: [runtcl-4] Executing : report_utilization -file riscv_RocketChip_0_utilization_synth.rpt -pb riscv_RocketChip_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5993.559 ; gain = 0.000 ; free physical = 24388 ; free virtual = 64893
write_vhdl: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 5993.559 ; gain = 0.000 ; free physical = 24471 ; free virtual = 65063
INFO: [Common 17-206] Exiting Vivado at Fri Apr  7 16:41:20 2023...
