Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat Apr 27 11:29:05 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 0 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/MIPS_types.vhd
    Info (12022): Found design unit 1: MIPS_types File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/MIPS_types.vhd Line: 15
    Info (12022): Found design unit 2: MIPS_types-body File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/MIPS_types.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/5bit_dffg.vhd
    Info (12022): Found design unit 1: Fivebit_dffg-mixed File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/5bit_dffg.vhd Line: 16
    Info (12023): Found entity 1: Fivebit_dffg File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/5bit_dffg.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Barrel_Shifter.vhd
    Info (12022): Found design unit 1: Barrel_Shifter-structural File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Barrel_Shifter.vhd Line: 21
    Info (12023): Found entity 1: Barrel_Shifter File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Barrel_Shifter.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Control.vhd
    Info (12022): Found design unit 1: control-behavioral File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Control.vhd Line: 41
    Info (12023): Found entity 1: control File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Control.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Decode_Execute_Reg.vhd
    Info (12022): Found design unit 1: Decode_Execute_Reg-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Decode_Execute_Reg.vhd Line: 69
    Info (12023): Found entity 1: Decode_Execute_Reg File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Decode_Execute_Reg.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Execute_Memory_Reg.vhd
    Info (12022): Found design unit 1: Execute_Memory_Reg-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Execute_Memory_Reg.vhd Line: 47
    Info (12023): Found entity 1: Execute_Memory_Reg File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Execute_Memory_Reg.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Extender.vhd
    Info (12022): Found design unit 1: Extender-behavior File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Extender.vhd Line: 21
    Info (12023): Found entity 1: Extender File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Extender.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/FOURbit_dffg.vhd
    Info (12022): Found design unit 1: FOURbit_dffg-mixed File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/FOURbit_dffg.vhd Line: 16
    Info (12023): Found entity 1: FOURbit_dffg File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/FOURbit_dffg.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Fetch_Decode_Reg.vhd
    Info (12022): Found design unit 1: Fetch_Decode_Reg-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Fetch_Decode_Reg.vhd Line: 27
    Info (12023): Found entity 1: Fetch_Decode_Reg File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Fetch_Decode_Reg.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/ForwardingUnit.vhd
    Info (12022): Found design unit 1: ForwardingUnit-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/ForwardingUnit.vhd Line: 19
    Info (12023): Found entity 1: ForwardingUnit File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/ForwardingUnit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 34
    Info (12023): Found entity 1: MIPS_Processor File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd
    Info (12022): Found design unit 1: MIPSregister-structural File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd Line: 20
    Info (12023): Found entity 1: MIPSregister File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Memory_WriteBack_Reg.vhd
    Info (12022): Found design unit 1: Memory_WriteBack_Reg-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Memory_WriteBack_Reg.vhd Line: 45
    Info (12023): Found entity 1: Memory_WriteBack_Reg File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Memory_WriteBack_Reg.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd
    Info (12022): Found design unit 1: Nbit_dffg-mixed File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd Line: 15
    Info (12023): Found entity 1: Nbit_dffg File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg.vhd
    Info (12022): Found design unit 1: Nbit_reg-structural File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg.vhd Line: 16
    Info (12023): Found entity 1: Nbit_reg File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg_PC.vhd
    Info (12022): Found design unit 1: Nbit_reg_PC-structural File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg_PC.vhd Line: 17
    Info (12023): Found entity 1: Nbit_reg_PC File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg_PC.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/PipelineShift.vhd
    Info (12022): Found design unit 1: PipelineShift-structural File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/PipelineShift.vhd Line: 24
    Info (12023): Found entity 1: PipelineShift File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/PipelineShift.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/addToEnd.vhd
    Info (12022): Found design unit 1: addToEnd-behavioral File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/addToEnd.vhd Line: 19
    Info (12023): Found entity 1: addToEnd File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/addToEnd.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/addToStart.vhd
    Info (12022): Found design unit 1: addToStart-behavioral File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/addToStart.vhd Line: 20
    Info (12023): Found entity 1: addToStart File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/addToStart.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd
    Info (12022): Found design unit 1: alu-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 31
    Info (12023): Found entity 1: alu File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2.vhd Line: 31
    Info (12023): Found entity 1: andg2 File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2N.vhd
    Info (12022): Found design unit 1: andg2N-structural File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2N.vhd Line: 23
    Info (12023): Found entity 1: andg2N File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2N.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branch.vhd
    Info (12022): Found design unit 1: branch-structural File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branch.vhd Line: 23
    Info (12023): Found entity 1: branch File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branch.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branchALU.vhd
    Info (12022): Found design unit 1: branchALU-dataflow File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branchALU.vhd Line: 21
    Info (12023): Found entity 1: branchALU File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branchALU.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/decoder.vhd
    Info (12022): Found design unit 1: decoder-decode File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/decoder.vhd Line: 11
    Info (12023): Found entity 1: decoder File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/decoder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg.vhd
    Info (12022): Found design unit 1: dffg-mixed File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg.vhd Line: 15
    Info (12023): Found entity 1: dffg File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd
    Info (12022): Found design unit 1: dffg_PC-mixed File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd Line: 15
    Info (12023): Found entity 1: dffg_PC File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_set.vhd
    Info (12022): Found design unit 1: dffg_set-mixed File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_set.vhd Line: 16
    Info (12023): Found entity 1: dffg_set File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_set.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/extendSign.vhd
    Info (12022): Found design unit 1: extendSign-behavioral File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/extendSign.vhd Line: 19
    Info (12023): Found entity 1: extendSign File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/extendSign.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fetchLogic.vhd
    Info (12022): Found design unit 1: fetchLogic-structural File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fetchLogic.vhd Line: 44
    Info (12023): Found entity 1: fetchLogic File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fetchLogic.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fullAdder.vhd
    Info (12022): Found design unit 1: fullAdder-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fullAdder.vhd Line: 19
    Info (12023): Found entity 1: fullAdder File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fullAdder.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/hazardDetection.vhd
    Info (12022): Found design unit 1: detectHazard-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/hazardDetection.vhd Line: 29
    Info (12023): Found entity 1: detectHazard File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/hazardDetection.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/invg.vhd Line: 30
    Info (12023): Found entity 1: invg File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/invg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/jump.vhd
    Info (12022): Found design unit 1: jump-structural File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/jump.vhd Line: 26
    Info (12023): Found entity 1: jump File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/jump.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1.vhd
    Info (12022): Found design unit 1: mux2t1-structural File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1.vhd Line: 15
    Info (12023): Found entity 1: mux2t1 File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_5bit.vhd
    Info (12022): Found design unit 1: mux2t1_5bit-structural File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_5bit.vhd Line: 28
    Info (12023): Found entity 1: mux2t1_5bit File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_5bit.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_N.vhd
    Info (12022): Found design unit 1: mux2t1_N-structural File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_N.vhd Line: 30
    Info (12023): Found entity 1: mux2t1_N File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_N.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_dataflow.vhd
    Info (12022): Found design unit 1: mux2t1_dataflow-dataflow File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_dataflow.vhd Line: 28
    Info (12023): Found entity 1: mux2t1_dataflow File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_dataflow.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux3t1.vhd
    Info (12022): Found design unit 1: mux3t1-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux3t1.vhd Line: 16
    Info (12023): Found entity 1: mux3t1 File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux3t1.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/my_32t1_mux.vhd
    Info (12022): Found design unit 1: my_32t1_mux-mux32t1 File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/my_32t1_mux.vhd Line: 11
    Info (12023): Found entity 1: my_32t1_mux File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/my_32t1_mux.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAddSub.vhd
    Info (12022): Found design unit 1: nBitAddSub-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAddSub.vhd Line: 25
    Info (12023): Found entity 1: nBitAddSub File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAddSub.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAdder.vhd
    Info (12022): Found design unit 1: nBitAdder-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAdder.vhd Line: 26
    Info (12023): Found entity 1: nBitAdder File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAdder.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAnd.vhd
    Info (12022): Found design unit 1: nBitAnd-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAnd.vhd Line: 18
    Info (12023): Found entity 1: nBitAnd File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAnd.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitNor.vhd
    Info (12022): Found design unit 1: nBitNor-dataflow File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitNor.vhd Line: 19
    Info (12023): Found entity 1: nBitNor File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitNor.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitOr.vhd
    Info (12022): Found design unit 1: nBitOr-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitOr.vhd Line: 20
    Info (12023): Found entity 1: nBitOr File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitOr.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitXor.vhd
    Info (12022): Found design unit 1: nBitXor-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitXor.vhd Line: 20
    Info (12023): Found entity 1: nBitXor File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitXor.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/onesComp.vhd
    Info (12022): Found design unit 1: onesComp-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/onesComp.vhd Line: 21
    Info (12023): Found entity 1: onesComp File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/onesComp.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/org2.vhd Line: 31
    Info (12023): Found entity 1: org2 File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/org2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/pcRegister.vhd
    Info (12022): Found design unit 1: pcRegister-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/pcRegister.vhd Line: 26
    Info (12023): Found entity 1: pcRegister File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/pcRegister.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/prediction.vhd
    Info (12022): Found design unit 1: prediction-structure File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/prediction.vhd Line: 12
    Info (12023): Found entity 1: prediction File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/prediction.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/selectOperation.vhd
    Info (12022): Found design unit 1: selectOperation-dataflow File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/selectOperation.vhd Line: 25
    Info (12023): Found entity 1: selectOperation File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/selectOperation.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/setLessThan.vhd
    Info (12022): Found design unit 1: setLessThan-dataflow File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/setLessThan.vhd Line: 21
    Info (12023): Found entity 1: setLessThan File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/setLessThan.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/shift.vhd
    Info (12022): Found design unit 1: shift-behavioral File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/shift.vhd Line: 19
    Info (12023): Found entity 1: shift File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/shift.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/tb_prediction.vhd
    Info (12022): Found design unit 1: tb_prediction-tb File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/tb_prediction.vhd Line: 12
    Info (12023): Found entity 1: tb_prediction File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/tb_prediction.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/xorg2.vhd
    Info (12022): Found design unit 1: xorg2-dataflow File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/xorg2.vhd Line: 31
    Info (12023): Found entity 1: xorg2 File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/xorg2.vhd Line: 23
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(458): object "s_Halt" assigned a value but never read File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 458
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(461): object "s_Ovfl" assigned a value but never read File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 461
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(475): object "s_j" assigned a value but never read File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 475
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(490): object "s_ctlExt" assigned a value but never read File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 490
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(493): object "s_flush" assigned a value but never read File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 493
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(501): object "s_rtDec" assigned a value but never read File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 501
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(502): object "s_rdDec" assigned a value but never read File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 502
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(562): object "s_nextPCWB" assigned a value but never read File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 562
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(567): object "s_jumpWB" assigned a value but never read File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 567
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(570): object "s_branchWB" assigned a value but never read File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 570
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 621
Info (12128): Elaborating entity "org2" for hierarchy "org2:G_BRANCH_JUMP_OR" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 645
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "mux2t1_N:G_MUX_FIRST" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 651
Info (12128): Elaborating entity "mux2t1_dataflow" for hierarchy "mux2t1_N:G_MUX_FIRST|mux2t1_dataflow:\G_NBit_MUX:0:MUXI" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1_N.vhd Line: 43
Info (12128): Elaborating entity "pcRegister" for hierarchy "pcRegister:PC_REG" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 658
Info (12128): Elaborating entity "andg2" for hierarchy "pcRegister:PC_REG|andg2:G_AND1" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/pcRegister.vhd Line: 49
Info (12128): Elaborating entity "Nbit_reg_PC" for hierarchy "pcRegister:PC_REG|Nbit_reg_PC:REG" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/pcRegister.vhd Line: 55
Warning (10540): VHDL Signal Declaration warning at Nbit_reg_PC.vhd(28): used explicit default value for signal "s_R" because signal was never assigned a value File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg_PC.vhd Line: 28
Info (12128): Elaborating entity "dffg_PC" for hierarchy "pcRegister:PC_REG|Nbit_reg_PC:REG|dffg_PC:\G_NBit_Reg:0:REG" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg_PC.vhd Line: 34
Warning (10492): VHDL Process Statement warning at dffg_PC.vhd(44): signal "i_RST" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd Line: 44
Warning (10492): VHDL Process Statement warning at dffg_PC.vhd(45): signal "r_D" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd Line: 45
Info (12128): Elaborating entity "nBitAdder" for hierarchy "nBitAdder:INCREMENT_PC" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 668
Info (12128): Elaborating entity "fullAdder" for hierarchy "nBitAdder:INCREMENT_PC|fullAdder:ADDI" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAdder.vhd Line: 47
Info (12128): Elaborating entity "xorg2" for hierarchy "nBitAdder:INCREMENT_PC|fullAdder:ADDI|xorg2:XOR1" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fullAdder.vhd Line: 51
Info (12128): Elaborating entity "Fetch_Decode_Reg" for hierarchy "Fetch_Decode_Reg:IF_D" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 682
Info (12128): Elaborating entity "Nbit_dffg" for hierarchy "Fetch_Decode_Reg:IF_D|Nbit_dffg:REG_INST1" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Fetch_Decode_Reg.vhd Line: 93
Warning (10492): VHDL Process Statement warning at Nbit_dffg.vhd(36): signal "i_RST" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd Line: 36
Info (12128): Elaborating entity "Nbit_dffg" for hierarchy "Fetch_Decode_Reg:IF_D|Nbit_dffg:REG0" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Fetch_Decode_Reg.vhd Line: 111
Warning (10492): VHDL Process Statement warning at Nbit_dffg.vhd(36): signal "i_RST" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd Line: 36
Info (12128): Elaborating entity "mux2t1_5bit" for hierarchy "mux2t1_5bit:G_MUX_REGDST" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 706
Info (12128): Elaborating entity "MIPSregister" for hierarchy "MIPSregister:G_REG" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 720
Info (12128): Elaborating entity "decoder" for hierarchy "MIPSregister:G_REG|decoder:dec1" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd Line: 62
Info (12128): Elaborating entity "andg2N" for hierarchy "MIPSregister:G_REG|andg2N:and1" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd Line: 66
Info (12128): Elaborating entity "Nbit_reg" for hierarchy "MIPSregister:G_REG|Nbit_reg:reg0" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd Line: 76
Info (12128): Elaborating entity "dffg" for hierarchy "MIPSregister:G_REG|Nbit_reg:reg0|dffg:\G_NBit_Reg:0:REG" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_reg.vhd Line: 31
Warning (10492): VHDL Process Statement warning at dffg.vhd(35): signal "i_RST" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg.vhd Line: 35
Info (12128): Elaborating entity "my_32t1_mux" for hierarchy "MIPSregister:G_REG|my_32t1_mux:mux1" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPSregister.vhd Line: 96
Info (12128): Elaborating entity "branchALU" for hierarchy "branchALU:G_BRANCH" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 733
Info (12128): Elaborating entity "Extender" for hierarchy "Extender:EXTEND" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 741
Info (12128): Elaborating entity "detectHazard" for hierarchy "detectHazard:HAZARD" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 747
Info (12128): Elaborating entity "control" for hierarchy "control:G_CTL" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 769
Info (12128): Elaborating entity "PipelineShift" for hierarchy "PipelineShift:SHIFT" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 795
Warning (10036): Verilog HDL or VHDL warning at PipelineShift.vhd(43): object "carry1" assigned a value but never read File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/PipelineShift.vhd Line: 43
Info (12128): Elaborating entity "shift" for hierarchy "PipelineShift:SHIFT|shift:G_SHIFT" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/PipelineShift.vhd Line: 47
Info (12128): Elaborating entity "jump" for hierarchy "jump:JUMP2" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 803
Info (12128): Elaborating entity "Barrel_Shifter" for hierarchy "jump:JUMP2|Barrel_Shifter:G_LEFT_SHIFT" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/jump.vhd Line: 71
Info (12128): Elaborating entity "mux2t1" for hierarchy "jump:JUMP2|Barrel_Shifter:G_LEFT_SHIFT|mux2t1:\G_MUX_1_SHIFT:0:MUXI" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Barrel_Shifter.vhd Line: 70
Info (12128): Elaborating entity "invg" for hierarchy "jump:JUMP2|Barrel_Shifter:G_LEFT_SHIFT|mux2t1:\G_MUX_1_SHIFT:0:MUXI|invg:g_Not" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mux2t1.vhd Line: 44
Info (12128): Elaborating entity "mux2t1_N" for hierarchy "jump:JUMP2|mux2t1_N:G_MUX" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/jump.vhd Line: 119
Info (12128): Elaborating entity "Decode_Execute_Reg" for hierarchy "Decode_Execute_Reg:D_EX" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 820
Info (12128): Elaborating entity "Nbit_dffg" for hierarchy "Decode_Execute_Reg:D_EX|Nbit_dffg:REG_Op" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Decode_Execute_Reg.vhd Line: 197
Warning (10492): VHDL Process Statement warning at Nbit_dffg.vhd(36): signal "i_RST" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd Line: 36
Info (12128): Elaborating entity "mux3t1" for hierarchy "mux3t1:MUX1" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 892
Info (12128): Elaborating entity "fetchLogic" for hierarchy "fetchLogic:G_FETCHLOGIC" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 908
Info (12128): Elaborating entity "branch" for hierarchy "fetchLogic:G_FETCHLOGIC|branch:G_BRANCH" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/fetchLogic.vhd Line: 140
Warning (10036): Verilog HDL or VHDL warning at branch.vhd(59): object "carry1" assigned a value but never read File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branch.vhd Line: 59
Warning (10036): Verilog HDL or VHDL warning at branch.vhd(60): object "carry2" assigned a value but never read File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/branch.vhd Line: 60
Info (12128): Elaborating entity "ForwardingUnit" for hierarchy "ForwardingUnit:G_FORWARD" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 923
Info (12128): Elaborating entity "alu" for hierarchy "alu:G_ALU" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 934
Warning (10036): Verilog HDL or VHDL warning at alu.vhd(145): object "s_addSubCarry" assigned a value but never read File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 145
Warning (10036): Verilog HDL or VHDL warning at alu.vhd(149): object "s_MSB" assigned a value but never read File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 149
Warning (10540): VHDL Signal Declaration warning at alu.vhd(151): used explicit default value for signal "s_constShamt" because signal was never assigned a value File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 151
Info (12128): Elaborating entity "nBitOr" for hierarchy "alu:G_ALU|nBitOr:G_OR" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 180
Info (12128): Elaborating entity "nBitAnd" for hierarchy "alu:G_ALU|nBitAnd:G_AND" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 186
Info (12128): Elaborating entity "nBitXor" for hierarchy "alu:G_ALU|nBitXor:G_XOR" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 192
Info (12128): Elaborating entity "nBitNor" for hierarchy "alu:G_ALU|nBitNor:G_NOR" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 198
Info (12128): Elaborating entity "setLessThan" for hierarchy "alu:G_ALU|setLessThan:G_SLT" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 204
Info (12128): Elaborating entity "nBitAddSub" for hierarchy "alu:G_ALU|nBitAddSub:G_ADDSUB" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 210
Info (12128): Elaborating entity "onesComp" for hierarchy "alu:G_ALU|nBitAddSub:G_ADDSUB|onesComp:N_Bit_Inv" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAddSub.vhd Line: 67
Info (12128): Elaborating entity "nBitAdder" for hierarchy "alu:G_ALU|nBitAddSub:G_ADDSUB|nBitAdder:N_Bit_Adder" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/nBitAddSub.vhd Line: 82
Info (12128): Elaborating entity "selectOperation" for hierarchy "alu:G_ALU|selectOperation:G_SELECT" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/alu.vhd Line: 241
Info (12128): Elaborating entity "Execute_Memory_Reg" for hierarchy "Execute_Memory_Reg:EX_MEM" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 955
Info (12128): Elaborating entity "Fivebit_dffg" for hierarchy "Execute_Memory_Reg:EX_MEM|Fivebit_dffg:REG_LOC" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Execute_Memory_Reg.vhd Line: 89
Warning (10492): VHDL Process Statement warning at 5bit_dffg.vhd(37): signal "i_RST" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/5bit_dffg.vhd Line: 37
Info (12128): Elaborating entity "Memory_WriteBack_Reg" for hierarchy "Memory_WriteBack_Reg:MEM_WB" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 1000
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "mem:DMem|ram" is uninferred due to asynchronous read logic File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mem.vhd Line: 35
    Info (276007): RAM logic "mem:IMem|ram" is uninferred due to asynchronous read logic File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/mem.vhd Line: 35
Warning (276002): Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/dffg_PC.vhd Line: 44
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iInstAddr[0]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[1]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[12]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[13]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[14]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[15]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[16]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[17]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[18]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[19]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[20]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[21]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[22]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[23]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[24]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[25]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[26]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[27]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[28]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[29]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[30]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[31]" File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 25
Info (21057): Implemented 115425 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 115326 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 1216 megabytes
    Info: Processing ended: Sat Apr 27 11:32:33 2024
    Info: Elapsed time: 00:03:28
    Info: Total CPU time (on all processors): 00:03:30
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat Apr 27 11:32:34 2024
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info: qfit2_default_script.tcl version: #1
Info: Project  = toolflow
Info: Revision = toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "toolflow"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 99 pins of 99 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Warning (332125): Found combinational loop of 8 nodes File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2.vhd Line: 27
    Warning (332126): Node "JUMP2|G_ADD|\G_NBit_Adder:28:ADDI1|AND2|o_F|combout"
    Warning (332126): Node "JUMP2|G_ADD|\G_NBit_Adder:30:ADDI1|AND2|o_F|datab"
    Warning (332126): Node "JUMP2|G_ADD|\G_NBit_Adder:30:ADDI1|AND2|o_F|combout"
    Warning (332126): Node "JUMP2|G_ADD|\G_NBit_Adder:1:ADDI1|AND2|o_F~0|datad"
    Warning (332126): Node "JUMP2|G_ADD|\G_NBit_Adder:1:ADDI1|AND2|o_F~0|combout"
    Warning (332126): Node "JUMP2|G_ADD|\G_NBit_Adder:27:ADDI1|AND2|o_F~2|datad"
    Warning (332126): Node "JUMP2|G_ADD|\G_NBit_Adder:27:ADDI1|AND2|o_F~2|combout"
    Warning (332126): Node "JUMP2|G_ADD|\G_NBit_Adder:28:ADDI1|AND2|o_F|datac"
Warning (332125): Found combinational loop of 22 nodes File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2.vhd Line: 27
    Warning (332126): Node "G_FETCHLOGIC|G_RA|\G_NBit_Adder:19:ADDI1|AND2|o_F|combout"
    Warning (332126): Node "G_FETCHLOGIC|G_RA|\G_NBit_Adder:22:ADDI1|AND2|o_F|datad"
    Warning (332126): Node "G_FETCHLOGIC|G_RA|\G_NBit_Adder:22:ADDI1|AND2|o_F|combout"
    Warning (332126): Node "G_FETCHLOGIC|G_RA|\G_NBit_Adder:25:ADDI1|AND2|o_F|datad"
    Warning (332126): Node "G_FETCHLOGIC|G_RA|\G_NBit_Adder:25:ADDI1|AND2|o_F|combout"
    Warning (332126): Node "G_FETCHLOGIC|G_RA|\G_NBit_Adder:28:ADDI1|AND2|o_F|datad"
    Warning (332126): Node "G_FETCHLOGIC|G_RA|\G_NBit_Adder:28:ADDI1|AND2|o_F|combout"
    Warning (332126): Node "G_FETCHLOGIC|G_RA|\G_NBit_Adder:30:ADDI1|AND2|o_F|datac"
    Warning (332126): Node "G_FETCHLOGIC|G_RA|\G_NBit_Adder:30:ADDI1|AND2|o_F|combout"
    Warning (332126): Node "G_FETCHLOGIC|G_RA|\G_NBit_Adder:1:ADDI1|AND2|o_F|datab"
    Warning (332126): Node "G_FETCHLOGIC|G_RA|\G_NBit_Adder:1:ADDI1|AND2|o_F|combout"
    Warning (332126): Node "G_FETCHLOGIC|G_RA|\G_NBit_Adder:4:ADDI1|AND2|o_F|datad"
    Warning (332126): Node "G_FETCHLOGIC|G_RA|\G_NBit_Adder:4:ADDI1|AND2|o_F|combout"
    Warning (332126): Node "G_FETCHLOGIC|G_RA|\G_NBit_Adder:7:ADDI1|AND2|o_F|datad"
    Warning (332126): Node "G_FETCHLOGIC|G_RA|\G_NBit_Adder:7:ADDI1|AND2|o_F|combout"
    Warning (332126): Node "G_FETCHLOGIC|G_RA|\G_NBit_Adder:10:ADDI1|AND2|o_F|datad"
    Warning (332126): Node "G_FETCHLOGIC|G_RA|\G_NBit_Adder:10:ADDI1|AND2|o_F|combout"
    Warning (332126): Node "G_FETCHLOGIC|G_RA|\G_NBit_Adder:13:ADDI1|AND2|o_F|datad"
    Warning (332126): Node "G_FETCHLOGIC|G_RA|\G_NBit_Adder:13:ADDI1|AND2|o_F|combout"
    Warning (332126): Node "G_FETCHLOGIC|G_RA|\G_NBit_Adder:16:ADDI1|AND2|o_F|datad"
    Warning (332126): Node "G_FETCHLOGIC|G_RA|\G_NBit_Adder:16:ADDI1|AND2|o_F|combout"
    Warning (332126): Node "G_FETCHLOGIC|G_RA|\G_NBit_Adder:19:ADDI1|AND2|o_F|datad"
Warning (332125): Found combinational loop of 22 nodes File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/andg2.vhd Line: 27
    Warning (332126): Node "INCREMENT_PC|\G_NBit_Adder:4:ADDI1|AND2|o_F|combout"
    Warning (332126): Node "INCREMENT_PC|\G_NBit_Adder:7:ADDI1|AND2|o_F|datad"
    Warning (332126): Node "INCREMENT_PC|\G_NBit_Adder:7:ADDI1|AND2|o_F|combout"
    Warning (332126): Node "INCREMENT_PC|\G_NBit_Adder:10:ADDI1|AND2|o_F|datad"
    Warning (332126): Node "INCREMENT_PC|\G_NBit_Adder:10:ADDI1|AND2|o_F|combout"
    Warning (332126): Node "INCREMENT_PC|\G_NBit_Adder:13:ADDI1|AND2|o_F|datab"
    Warning (332126): Node "INCREMENT_PC|\G_NBit_Adder:13:ADDI1|AND2|o_F|combout"
    Warning (332126): Node "INCREMENT_PC|\G_NBit_Adder:16:ADDI1|AND2|o_F|datad"
    Warning (332126): Node "INCREMENT_PC|\G_NBit_Adder:16:ADDI1|AND2|o_F|combout"
    Warning (332126): Node "INCREMENT_PC|\G_NBit_Adder:19:ADDI1|AND2|o_F|datad"
    Warning (332126): Node "INCREMENT_PC|\G_NBit_Adder:19:ADDI1|AND2|o_F|combout"
    Warning (332126): Node "INCREMENT_PC|\G_NBit_Adder:22:ADDI1|AND2|o_F|datac"
    Warning (332126): Node "INCREMENT_PC|\G_NBit_Adder:22:ADDI1|AND2|o_F|combout"
    Warning (332126): Node "INCREMENT_PC|\G_NBit_Adder:25:ADDI1|AND2|o_F|datad"
    Warning (332126): Node "INCREMENT_PC|\G_NBit_Adder:25:ADDI1|AND2|o_F|combout"
    Warning (332126): Node "INCREMENT_PC|\G_NBit_Adder:28:ADDI1|AND2|o_F|datad"
    Warning (332126): Node "INCREMENT_PC|\G_NBit_Adder:28:ADDI1|AND2|o_F|combout"
    Warning (332126): Node "INCREMENT_PC|ADDI2|AND2|o_F|datad"
    Warning (332126): Node "INCREMENT_PC|ADDI2|AND2|o_F|combout"
    Warning (332126): Node "INCREMENT_PC|\G_NBit_Adder:1:ADDI1|AND2|o_F|datac"
    Warning (332126): Node "INCREMENT_PC|\G_NBit_Adder:1:ADDI1|AND2|o_F|combout"
    Warning (332126): Node "INCREMENT_PC|\G_NBit_Adder:4:ADDI1|AND2|o_F|datad"
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000         iCLK
Info (176353): Automatically promoted node iCLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 22
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node iRST~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/MIPS_Processor.vhd Line: 23
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Memory_WriteBack_Reg:MEM_WB|Nbit_dffg:REG_DMEM|s_Q[0] File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd Line: 36
        Info (176357): Destination node Memory_WriteBack_Reg:MEM_WB|Nbit_dffg:REG_DMEM|s_Q[10] File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd Line: 36
        Info (176357): Destination node Memory_WriteBack_Reg:MEM_WB|Nbit_dffg:REG_DMEM|s_Q[21] File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd Line: 36
        Info (176357): Destination node Memory_WriteBack_Reg:MEM_WB|Nbit_dffg:REG_DMEM|s_Q[11] File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd Line: 36
        Info (176357): Destination node Memory_WriteBack_Reg:MEM_WB|Nbit_dffg:REG_DMEM|s_Q[20] File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd Line: 36
        Info (176357): Destination node Memory_WriteBack_Reg:MEM_WB|Nbit_dffg:REG_DMEM|s_Q[8] File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd Line: 36
        Info (176357): Destination node Memory_WriteBack_Reg:MEM_WB|Nbit_dffg:REG_DMEM|s_Q[23] File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd Line: 36
        Info (176357): Destination node Memory_WriteBack_Reg:MEM_WB|Nbit_dffg:REG_DMEM|s_Q[9] File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd Line: 36
        Info (176357): Destination node Memory_WriteBack_Reg:MEM_WB|Nbit_dffg:REG_DMEM|s_Q[22] File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd Line: 36
        Info (176357): Destination node Memory_WriteBack_Reg:MEM_WB|Nbit_dffg:REG_DMEM|s_Q[14] File: /home/abrahimt/CPR E 381/Project/cpr-e-381/proj/src/TopLevel/Nbit_dffg.vhd Line: 36
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 97 (unused VREF, 2.5V VCCIO, 65 input, 32 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:01:53
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:37
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:04:48
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 25% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X81_Y37 to location X91_Y48
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:03:50
Info (11888): Total time spent on timing analysis during the Fitter is 102.63 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:37
Info (144001): Generated suppressed messages file /home/abrahimt/CPR E 381/Project/cpr-e-381/internal/QuartusWork/output_files/toolflow.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 58 warnings
    Info: Peak virtual memory: 2491 megabytes
    Info: Processing ended: Sat Apr 27 11:45:45 2024
    Info: Elapsed time: 00:13:11
    Info: Total CPU time (on all processors): 00:30:36
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sat Apr 27 11:45:47 2024
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 861 megabytes
    Info: Processing ended: Sat Apr 27 11:45:56 2024
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09
