

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">sam3_tc.h</div>  </div>
</div>
<div class="contents">
<a href="sam3__tc_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00041"></a>00041 <span class="preprocessor">#ifndef SAM3_TC_H</span>
<a name="l00042"></a>00042 <span class="preprocessor"></span><span class="preprocessor">#define SAM3_TC_H</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span>
<a name="l00045"></a><a class="code" href="sam3__tc_8h.html#a0c9f094312e3bf6b83d4eeb249d60f43">00045</a> <span class="preprocessor">#define TC0_BASE        0x40080000  ///&lt; TC0 Base Address.</span>
<a name="l00046"></a><a class="code" href="sam3__tc_8h.html#a2d62fe9948cf5e8baf5d2da973f0eff1">00046</a> <span class="preprocessor"></span><span class="preprocessor">#define TC1_BASE        0x40084000  ///&lt; TC1 Base Address.</span>
<a name="l00047"></a><a class="code" href="sam3__tc_8h.html#ad72ddf977879046db1fe1ca17a8c3af7">00047</a> <span class="preprocessor"></span><span class="preprocessor">#define TC2_BASE        0x40088000  ///&lt; TC2 Base Address.</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span>
<a name="l00052"></a><a class="code" href="sam3__tc_8h.html#ab35d7bb9d63553fae16435fe2315ba9f">00052</a> <span class="preprocessor">#define TC0_CCR0_OFF              0x00  ///&lt; TC0 Channel Control Register (channel = 0).</span>
<a name="l00053"></a><a class="code" href="sam3__tc_8h.html#a8810ab08dc36645f26401c5a34b75d61">00053</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_CCR0              (*((reg32_t*)(TC0_BASE + TC0_CCR0_OFF)))     ///&lt; TC0 Channel Control Register (channel = 0).</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a><a class="code" href="sam3__tc_8h.html#a08b2657492c4180173b24b9407debac5">00055</a> <span class="preprocessor">#define TC0_CMR0_OFF              0x04  ///&lt; TC0 Channel Mode Register (channel = 0).</span>
<a name="l00056"></a><a class="code" href="sam3__tc_8h.html#aaf317cf3936673f4cafff7dbc3ead9bc">00056</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_CMR0              (*((reg32_t*)(TC0_BASE + TC0_CMR0_OFF))) ///&lt; TC0 Channel Mode Register (channel = 0).</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span>
<a name="l00058"></a><a class="code" href="sam3__tc_8h.html#a6eb59260da5394bac8aff6edbcb67341">00058</a> <span class="preprocessor">#define TC_CMR_CPCTRG              14   ///&lt; RC Compare Trigger Enable</span>
<a name="l00059"></a><a class="code" href="sam3__tc_8h.html#aeb92866fb982814f6e7afbb19052842a">00059</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_WAVE                15   ///&lt; Waveform mode is enabled</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span>
<a name="l00061"></a><a class="code" href="sam3__tc_8h.html#aaf831f5e7fec82eed59ff2d98f15fe42">00061</a> <span class="preprocessor">#define TC_CMR_ACPA_SET          0x10000 ///&lt; RA Compare Effect: set</span>
<a name="l00062"></a><a class="code" href="sam3__tc_8h.html#ae47a31d50d6009c29e0ddb24c68d09e6">00062</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_ACPA_CLEAR        0x20000 ///&lt; RA Compare Effect: clear</span>
<a name="l00063"></a><a class="code" href="sam3__tc_8h.html#ace43ac7e1cec91485ca6af3f2f8dd624">00063</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_ACPA_TOGGLE       0x30000 ///&lt; RA Compare Effect: toggle</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span>
<a name="l00065"></a><a class="code" href="sam3__tc_8h.html#aef371013758c5e3400fb9eb4aca3ad97">00065</a> <span class="preprocessor">#define TC_CMR_ACPC_SET          0x40000 ///&lt; RC Compare Effect: set</span>
<a name="l00066"></a><a class="code" href="sam3__tc_8h.html#af00a75a731e29f46379af2acd9bdb592">00066</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_ACPC_CLEAR        0x80000 ///&lt; RC Compare Effect: clear</span>
<a name="l00067"></a><a class="code" href="sam3__tc_8h.html#a5e3cd053d80c1b5ca6ffd222fb6092fa">00067</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_ACPC_TOGGLE       0xC0000 ///&lt; RC Compare Effect: toggle</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span>
<a name="l00069"></a><a class="code" href="sam3__tc_8h.html#ab20727db0578cb99fdb3b2af243109ab">00069</a> <span class="preprocessor">#define TC_CCR_CLKEN                 0 ///&lt; Counter Clock Enable Command</span>
<a name="l00070"></a><a class="code" href="sam3__tc_8h.html#aebf4140b1d7e2e4775a7963b772349e4">00070</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CCR_CLKDIS                1 ///&lt; Counter Clock Disable Command</span>
<a name="l00071"></a><a class="code" href="sam3__tc_8h.html#a6d55ead13b821b6678a495bf6b3f5bdf">00071</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CCR_SWTRG                 2 ///&lt; Software Trigger Command</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span>
<a name="l00073"></a><a class="code" href="sam3__tc_8h.html#a916db9b0b3d04a39a4219847cf875b74">00073</a> <span class="preprocessor">#define TC_TIMER_CLOCK1              0 ///&lt; Select timer clock TCLK1</span>
<a name="l00074"></a><a class="code" href="sam3__tc_8h.html#a1626d86ee239c4b03cfd1d92b047fb69">00074</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_TIMER_CLOCK2              1 ///&lt; Select timer clock TCLK2</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span>
<a name="l00076"></a><a class="code" href="sam3__tc_8h.html#af5c01219b5cddea79323f23cfb5442da">00076</a> <span class="preprocessor">#define TC0_SMMR0_OFF             0x08  ///&lt; TC0 Stepper Motor Mode Register (channel = 0).</span>
<a name="l00077"></a><a class="code" href="sam3__tc_8h.html#add351a6c6f5aff99de2f86299d7b7e4f">00077</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_SMMR0             (*((reg32_t*)(TC0_BASE + TC0_SMMR0_OFF)))  ///&lt; TC0 Stepper Motor Mode Register (channel = 0).</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span>
<a name="l00079"></a><a class="code" href="sam3__tc_8h.html#af405a9548c4d65f6f7b3cb11984dfdd4">00079</a> <span class="preprocessor">#define TC0_CV0_OFF               0x10  ///&lt; TC0 Conter Vale (channel = 0).</span>
<a name="l00080"></a><a class="code" href="sam3__tc_8h.html#a25b98d63d6d40f037f9bfddd73231b7f">00080</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_CV0               (*((reg32_t*)(TC0_BASE + TC0_CV0_OFF)))  ///&lt; TC0 Conter Vale (channel = 0).</span>
<a name="l00081"></a>00081 <span class="preprocessor"></span>
<a name="l00082"></a><a class="code" href="sam3__tc_8h.html#ac5b25d871345e6a730590b26d8971a93">00082</a> <span class="preprocessor">#define TC0_RA0_OFF               0x14  ///&lt; TC0 Register A (channel = 0).</span>
<a name="l00083"></a><a class="code" href="sam3__tc_8h.html#af237583164a9359d32ae1cdcb3641a83">00083</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_RA0               (*((reg32_t*)(TC0_BASE + TC0_RA0_OFF)))  ///&lt; TC0 Register A (channel = 0).</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span>
<a name="l00085"></a><a class="code" href="sam3__tc_8h.html#a655db25e7872321b85b8f11c1c087f2e">00085</a> <span class="preprocessor">#define TC0_RB0_OFF               0x18  ///&lt; TC0 Register B (channel = 0).</span>
<a name="l00086"></a><a class="code" href="sam3__tc_8h.html#a7a82a7dde9c094d514c2d9c7929a7810">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_RB0               (*((reg32_t*)(TC0_BASE + TC0_RB0_OFF)))  ///&lt; TC0 Register B (channel = 0).</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span>
<a name="l00088"></a><a class="code" href="sam3__tc_8h.html#aa50329a49f3b227d82c7d8db3ec4be4b">00088</a> <span class="preprocessor">#define TC0_RC0_OFF               0x1C  ///&lt; TC0 Register C (channel = 0).</span>
<a name="l00089"></a><a class="code" href="sam3__tc_8h.html#af6a2ce6ecf358846caf2f1b80ba73394">00089</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_RC0               (*((reg32_t*)(TC0_BASE + TC0_RC0_OFF)))  ///&lt; TC0 Register C (channel = 0).</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span>
<a name="l00091"></a><a class="code" href="sam3__tc_8h.html#a921d2cd72864c8d33b82cefb2c528940">00091</a> <span class="preprocessor">#define TC0_SR0_OFF               0x20  ///&lt; TC0 Stats Register (channel = 0).</span>
<a name="l00092"></a><a class="code" href="sam3__tc_8h.html#aa6c54e0cb50afff5840770cefb89621a">00092</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_SR0               (*((reg32_t*)(TC0_BASE + TC0_SR0_OFF)))  ///&lt; TC0 Stats Register (channel = 0).</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span>
<a name="l00094"></a><a class="code" href="sam3__tc_8h.html#a36cb04be10ba03491637ed5d98f4980f">00094</a> <span class="preprocessor">#define TC0_IER0_OFF              0x24  ///&lt; TC0 Interrpt Enable Register (channel = 0).</span>
<a name="l00095"></a><a class="code" href="sam3__tc_8h.html#ad09457cdb8d4440cefe4ff52bd397241">00095</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_IER0              (*((reg32_t*)(TC0_BASE + TC0_IER0_OFF)))  ///&lt; TC0 Interrpt Enable Register (channel = 0).</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span>
<a name="l00097"></a><a class="code" href="sam3__tc_8h.html#aed814e745b50e3228c14c8fe70ea5da2">00097</a> <span class="preprocessor">#define TC0_IDR0_OFF              0x28  ///&lt; TC0 Interrpt Disable Register (channel = 0).</span>
<a name="l00098"></a><a class="code" href="sam3__tc_8h.html#a34321140a1350835507f944389b0b377">00098</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_IDR0              (*((reg32_t*)(TC0_BASE + TC0_IDR0_OFF)))  ///&lt; TC0 Interrpt Disable Register (channel = 0).</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span>
<a name="l00100"></a><a class="code" href="sam3__tc_8h.html#a20ba93fa01c8a155a45ae4fc5ba31a29">00100</a> <span class="preprocessor">#define TC0_IMR0_OFF              0x2C  ///&lt; TC0 Interrpt Mask Register (channel = 0).</span>
<a name="l00101"></a><a class="code" href="sam3__tc_8h.html#a367adda1b95486fe731bf3bd9591ac03">00101</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_IMR0              (*((reg32_t*)(TC0_BASE + TC0_IMR0_OFF)))  ///&lt; TC0 Interrpt Mask Register (channel = 0).</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span>
<a name="l00103"></a><a class="code" href="sam3__tc_8h.html#a177cfc1811a0a0857e8ab5c9f0d1b95d">00103</a> <span class="preprocessor">#define TC0_CCR1_OFF              0x40  ///&lt; TC0 Channel Control Register (channel = 1).</span>
<a name="l00104"></a><a class="code" href="sam3__tc_8h.html#a46d8b76590eaa87c6eaccd344d0633db">00104</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_CCR1              (*((reg32_t*)(TC0_BASE + TC0_CCR1_OFF)))  ///&lt; TC0 Channel Control Register (channel = 1).</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span>
<a name="l00106"></a><a class="code" href="sam3__tc_8h.html#a049069372ea11d70bc7f96404e8ce343">00106</a> <span class="preprocessor">#define TC0_CMR1_OFF              0x44  ///&lt; TC0 Channel Mode Register (channel = 1).</span>
<a name="l00107"></a><a class="code" href="sam3__tc_8h.html#adaadaba01d4b198734c295579b3c8016">00107</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_CMR1              (*((reg32_t*)(TC0_BASE + TC0_CMR1_OFF)))  ///&lt; TC0 Channel Mode Register (channel = 1).</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span>
<a name="l00109"></a><a class="code" href="sam3__tc_8h.html#ad37d59c712934dc863a67fdc063eb0aa">00109</a> <span class="preprocessor">#define TC0_SMMR1_OFF             0x48  ///&lt; TC0 Stepper Motor Mode Register (channel = 1).</span>
<a name="l00110"></a><a class="code" href="sam3__tc_8h.html#a39f57082fdd8a4e8d23e23e3f1513bd3">00110</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_SMMR1             (*((reg32_t*)(TC0_BASE + TC0_SMMR1_OFF)))  ///&lt; TC0 Stepper Motor Mode Register (channel = 1).</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span>
<a name="l00112"></a><a class="code" href="sam3__tc_8h.html#a456aa3bfd660100095c9fd2fc8f07198">00112</a> <span class="preprocessor">#define TC0_CV1_OFF               0x50  ///&lt; TC0 Conter Vale (channel = 1).</span>
<a name="l00113"></a><a class="code" href="sam3__tc_8h.html#aed71c12fda29698d1df9b9627052fc62">00113</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_CV1               (*((reg32_t*)(TC0_BASE + TC0_CV1_OFF)))  ///&lt; TC0 Conter Vale (channel = 1).</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span>
<a name="l00115"></a><a class="code" href="sam3__tc_8h.html#a78b7274d4ff4f40983c110311ea97027">00115</a> <span class="preprocessor">#define TC0_RA1_OFF               0x54  ///&lt; TC0 Register A (channel = 1).</span>
<a name="l00116"></a><a class="code" href="sam3__tc_8h.html#abb2c07c18b0ebe8dd8be555d14758c2c">00116</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_RA1               (*((reg32_t*)(TC0_BASE + TC0_RA1_OFF)))  ///&lt; TC0 Register A (channel = 1).</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span>
<a name="l00118"></a><a class="code" href="sam3__tc_8h.html#a598ab6ef4d88c19ebe42aceecf7ae351">00118</a> <span class="preprocessor">#define TC0_RB1_OFF               0x58  ///&lt; TC0 Register B (channel = 1).</span>
<a name="l00119"></a><a class="code" href="sam3__tc_8h.html#aeb9d7ec53e255fbaac39f3358928e426">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_RB1               (*((reg32_t*)(TC0_BASE + TC0_RB1_OFF)))  ///&lt; TC0 Register B (channel = 1).</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span>
<a name="l00121"></a><a class="code" href="sam3__tc_8h.html#af619d3cd91fe439425d15aeab53d1410">00121</a> <span class="preprocessor">#define TC0_RC1_OFF               0x5C  ///&lt; TC0 Register C (channel = 1).</span>
<a name="l00122"></a><a class="code" href="sam3__tc_8h.html#a5b93ee908c6cf35c0e97adef339ada5c">00122</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_RC1               (*((reg32_t*)(TC0_BASE + TC0_RC1_OFF)))  ///&lt; TC0 Register C (channel = 1).</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span>
<a name="l00124"></a><a class="code" href="sam3__tc_8h.html#a0a166b4589fd577158b3318eb71cf180">00124</a> <span class="preprocessor">#define TC0_SR1_OFF               0x60  ///&lt; TC0 Stats Register (channel = 1).</span>
<a name="l00125"></a><a class="code" href="sam3__tc_8h.html#a4cb9d518206b4587c73595bf42c2a3f9">00125</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_SR1               (*((reg32_t*)(TC0_BASE + TC0_SR1_OFF)))  ///&lt; TC0 Stats Register (channel = 1).</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span>
<a name="l00127"></a><a class="code" href="sam3__tc_8h.html#a497d94963fc38a770cb8315c798e9313">00127</a> <span class="preprocessor">#define TC0_IER1_OFF              0x64  ///&lt; TC0 Interrpt Enable Register (channel = 1).</span>
<a name="l00128"></a><a class="code" href="sam3__tc_8h.html#a8dd53bdcc12d555ac9359002378637d5">00128</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_IER1              (*((reg32_t*)(TC0_BASE + TC0_IER1_OFF)))  ///&lt; TC0 Interrpt Enable Register (channel = 1).</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span>
<a name="l00130"></a><a class="code" href="sam3__tc_8h.html#a50237c0eb810b7dfa529589fd2cd6fd1">00130</a> <span class="preprocessor">#define TC0_IDR1_OFF              0x68  ///&lt; TC0 Interrpt Disable Register (channel = 1).</span>
<a name="l00131"></a><a class="code" href="sam3__tc_8h.html#abb9fe346575ed642302916d1f48d7d66">00131</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_IDR1              (*((reg32_t*)(TC0_BASE + TC0_IDR1_OFF)))  ///&lt; TC0 Interrpt Disable Register (channel = 1).</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span>
<a name="l00133"></a><a class="code" href="sam3__tc_8h.html#a38d7a316152cacc13cc056d03d2f4946">00133</a> <span class="preprocessor">#define TC0_IMR1_OFF              0x6C  ///&lt; TC0 Interrpt Mask Register (channel = 1).</span>
<a name="l00134"></a><a class="code" href="sam3__tc_8h.html#ab5456b56a28320faae4847ecc4b275db">00134</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_IMR1              (*((reg32_t*)(TC0_BASE + TC0_IMR1_OFF)))  ///&lt; TC0 Interrpt Mask Register (channel = 1).</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span>
<a name="l00136"></a><a class="code" href="sam3__tc_8h.html#a1b1d95e200581b9bbfeeba6566e8d71a">00136</a> <span class="preprocessor">#define TC0_CCR2_OFF              0x80  ///&lt; TC0 Channel Control Register (channel = 2).</span>
<a name="l00137"></a><a class="code" href="sam3__tc_8h.html#ab6c98df490322ebed3c57dfdf1f9196c">00137</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_CCR2              (*((reg32_t*)(TC0_BASE + TC0_CCR2_OFF)))  ///&lt; TC0 Channel Control Register (channel = 2).</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span>
<a name="l00139"></a><a class="code" href="sam3__tc_8h.html#afdd1684287cd973135342a3403baa1a1">00139</a> <span class="preprocessor">#define TC0_CMR2_OFF              0x84  ///&lt; TC0 Channel Mode Register (channel = 2).</span>
<a name="l00140"></a><a class="code" href="sam3__tc_8h.html#a70200861b128135fcc775cdd7577b99b">00140</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_CMR2              (*((reg32_t*)(TC0_BASE + TC0_CMR2_OFF)))  ///&lt; TC0 Channel Mode Register (channel = 2).</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span>
<a name="l00142"></a><a class="code" href="sam3__tc_8h.html#ab74d805470bc97c9b35dc539f7063b0b">00142</a> <span class="preprocessor">#define TC0_SMMR2_OFF             0x88  ///&lt; TC0 Stepper Motor Mode Register (channel = 2).</span>
<a name="l00143"></a><a class="code" href="sam3__tc_8h.html#ac9889c28c64988d969ca4d0426c89acd">00143</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_SMMR2             (*((reg32_t*)(TC0_BASE + TC0_SMMR2_OFF)))  ///&lt; TC0 Stepper Motor Mode Register (channel = 2).</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span>
<a name="l00145"></a><a class="code" href="sam3__tc_8h.html#aba6983e537f85ed634bd3f1299c007fc">00145</a> <span class="preprocessor">#define TC0_CV2_OFF               0x90  ///&lt; TC0 Conter Vale (channel = 2).</span>
<a name="l00146"></a><a class="code" href="sam3__tc_8h.html#aed39cf9819fd43c53f9d4954fa2b2434">00146</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_CV2               (*((reg32_t*)(TC0_BASE + TC0_CV2_OFF)))  ///&lt; TC0 Conter Vale (channel = 2).</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span>
<a name="l00148"></a><a class="code" href="sam3__tc_8h.html#a0e78c0293336d6800ff29d9011748e2b">00148</a> <span class="preprocessor">#define TC0_RA2_OFF               0x94  ///&lt; TC0 Register A (channel = 2).</span>
<a name="l00149"></a><a class="code" href="sam3__tc_8h.html#aeb2cf27482bae1ad2f957985b7af580f">00149</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_RA2               (*((reg32_t*)(TC0_BASE + TC0_RA2_OFF)))  ///&lt; TC0 Register A (channel = 2).</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span>
<a name="l00151"></a><a class="code" href="sam3__tc_8h.html#a7ae181a80512a2f7ddfb2d8c4ed01197">00151</a> <span class="preprocessor">#define TC0_RB2_OFF               0x98  ///&lt; TC0 Register B (channel = 2).</span>
<a name="l00152"></a><a class="code" href="sam3__tc_8h.html#ac7ca86d2627088db1626450d34ae4abd">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_RB2               (*((reg32_t*)(TC0_BASE + TC0_RB2_OFF)))  ///&lt; TC0 Register B (channel = 2).</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span>
<a name="l00154"></a><a class="code" href="sam3__tc_8h.html#a5504b054fb1dd86848e973c998639a82">00154</a> <span class="preprocessor">#define TC0_RC2_OFF               0x9C  ///&lt; TC0 Register C (channel = 2).</span>
<a name="l00155"></a><a class="code" href="sam3__tc_8h.html#adaa1a381d7cc2effa0292d13d8468f69">00155</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_RC2               (*((reg32_t*)(TC0_BASE + TC0_RC2_OFF)))  ///&lt; TC0 Register C (channel = 2).</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span>
<a name="l00157"></a><a class="code" href="sam3__tc_8h.html#afef38e233094269d08b40ed1aa6fb20a">00157</a> <span class="preprocessor">#define TC0_SR2_OFF               0xA0  ///&lt; TC0 Stats Register (channel = 2).</span>
<a name="l00158"></a><a class="code" href="sam3__tc_8h.html#a86a51a0c7bbbf4aa30e9c4b4ebbb3622">00158</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_SR2               (*((reg32_t*)(TC0_BASE + TC0_SR2_OFF)))  ///&lt; TC0 Stats Register (channel = 2).</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span>
<a name="l00160"></a><a class="code" href="sam3__tc_8h.html#a125146081eeeb6357212b735e0b74325">00160</a> <span class="preprocessor">#define TC0_IER2_OFF              0xA4  ///&lt; TC0 Interrpt Enable Register (channel = 2).</span>
<a name="l00161"></a><a class="code" href="sam3__tc_8h.html#a70246be10e62d4cda7a7a1328f7a8b7a">00161</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_IER2              (*((reg32_t*)(TC0_BASE + TC0_IER2_OFF)))  ///&lt; TC0 Interrpt Enable Register (channel = 2).</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span>
<a name="l00163"></a><a class="code" href="sam3__tc_8h.html#aedd6b16c43c5edd4097f9855528073a6">00163</a> <span class="preprocessor">#define TC0_IDR2_OFF              0xA8  ///&lt; TC0 Interrpt Disable Register (channel = 2).</span>
<a name="l00164"></a><a class="code" href="sam3__tc_8h.html#afe0e8551663836c4174adda205d1d1e7">00164</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_IDR2              (*((reg32_t*)(TC0_BASE + TC0_IDR2_OFF)))  ///&lt; TC0 Interrpt Disable Register (channel = 2).</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span>
<a name="l00166"></a><a class="code" href="sam3__tc_8h.html#afcf218203f7d0f7b6d7bf0f28e91a17b">00166</a> <span class="preprocessor">#define TC0_IMR2_OFF              0xAC  ///&lt; TC0 Interrpt Mask Register (channel = 2).</span>
<a name="l00167"></a><a class="code" href="sam3__tc_8h.html#abc4abcd55d921ecf6c843f2276fd758d">00167</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_IMR2              (*((reg32_t*)(TC0_BASE + TC0_IMR2_OFF)))  ///&lt; TC0 Interrpt Mask Register (channel = 2).</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span>
<a name="l00169"></a><a class="code" href="sam3__tc_8h.html#acb9cbe6b8e771c16d2edbe8b6cd09c1a">00169</a> <span class="preprocessor">#define TC0_BCR_OFF               0xC0  ///&lt; TC0 Block Control Register.</span>
<a name="l00170"></a><a class="code" href="sam3__tc_8h.html#ace83e232fc95cd18e0259a3348c2f0c0">00170</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_BCR               (*((reg32_t*)(TC0_BASE + TC0_BCR_OFF)))  ///&lt; TC0 Block Control Register.</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span>
<a name="l00172"></a><a class="code" href="sam3__tc_8h.html#a8852ca38e93cb514efc10ee65636190a">00172</a> <span class="preprocessor">#define TC0_BMR_OFF               0xC4  ///&lt; TC0 Block Mode Register.</span>
<a name="l00173"></a><a class="code" href="sam3__tc_8h.html#af2b7c24901d525e921521a2786745e35">00173</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_BMR               (*((reg32_t*)(TC0_BASE + TC0_BMR_OFF)))  ///&lt; TC0 Block Mode Register.</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span>
<a name="l00175"></a><a class="code" href="sam3__tc_8h.html#a85c96b2032a0c73a620e8428e69d42bc">00175</a> <span class="preprocessor">#define TC0_QIER_OFF              0xC8  ///&lt; TC0 QDEC Interrpt Enable Register.</span>
<a name="l00176"></a><a class="code" href="sam3__tc_8h.html#abd254585d04946e85e2824a965fc9b0e">00176</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_QIER              (*((reg32_t*)(TC0_BASE + TC0_QIER_OFF)))  ///&lt; TC0 QDEC Interrpt Enable Register.</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span>
<a name="l00178"></a><a class="code" href="sam3__tc_8h.html#aeaaab391dd59db08c77eb674b748e48a">00178</a> <span class="preprocessor">#define TC0_QIDR_OFF              0xCC  ///&lt; TC0 QDEC Interrpt Disable Register.</span>
<a name="l00179"></a><a class="code" href="sam3__tc_8h.html#a2fbd1b40bca6535bd80900e69e32e016">00179</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_QIDR              (*((reg32_t*)(TC0_BASE + TC0_QIDR_OFF)))  ///&lt; TC0 QDEC Interrpt Disable Register.</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span>
<a name="l00181"></a><a class="code" href="sam3__tc_8h.html#aa9eb7e221c10e37e02f6fc3e8913c011">00181</a> <span class="preprocessor">#define TC0_QIMR_OFF              0xD0  ///&lt; TC0 QDEC Interrpt Mask Register.</span>
<a name="l00182"></a><a class="code" href="sam3__tc_8h.html#a367fa44764abfe7dc38519656d24139d">00182</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_QIMR              (*((reg32_t*)(TC0_BASE + TC0_QIMR_OFF)))  ///&lt; TC0 QDEC Interrpt Mask Register.</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span>
<a name="l00184"></a><a class="code" href="sam3__tc_8h.html#a775947a53ebfe7271a510e450ee7ee26">00184</a> <span class="preprocessor">#define TC0_QISR_OFF              0xD4  ///&lt; TC0 QDEC Interrpt Stats Register.</span>
<a name="l00185"></a><a class="code" href="sam3__tc_8h.html#a8f2fcc8cf5dc2fe092c782d99078b7a7">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_QISR              (*((reg32_t*)(TC0_BASE + TC0_QISR_OFF)))  ///&lt; TC0 QDEC Interrpt Stats Register.</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span>
<a name="l00187"></a><a class="code" href="sam3__tc_8h.html#a6a6e9568094a67997c3de7f016eae977">00187</a> <span class="preprocessor">#define TC0_FMR_OFF               0xD8  ///&lt; TC0 Falt Mode Register.</span>
<a name="l00188"></a><a class="code" href="sam3__tc_8h.html#a2b31c2bbab532522fcb5db5ce699cd4d">00188</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_FMR               (*((reg32_t*)(TC0_BASE + TC0_FMR_OFF)))  ///&lt; TC0 Falt Mode Register.</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span>
<a name="l00190"></a><a class="code" href="sam3__tc_8h.html#aa046051724ea32c0ccf006ac57c78863">00190</a> <span class="preprocessor">#define TC0_WPMR_OFF              0xE4  ///&lt; TC0 Write Protect Mode Register.</span>
<a name="l00191"></a><a class="code" href="sam3__tc_8h.html#a31570984540631fa66182f5f94e51fba">00191</a> <span class="preprocessor"></span><span class="preprocessor">#define TC0_WPMR              (*((reg32_t*)(TC0_BASE + TC0_WPMR_OFF)))  ///&lt; TC0 Write Protect Mode Register.</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span>
<a name="l00193"></a>00193 <span class="preprocessor">#endif </span><span class="comment">/* SAM3_TC_H */</span>
</pre></div></div>
</div>


