gpasm-1.9.8 (May 25 2017)    _divuchar.asm      2017-5-31  15:52:40          PAGE  1


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00001 ;--------------------------------------------------------
                      00002 ; File Created by SN-SDCC : ANSI-C Compiler
                      00003 ; Version 0.0.4 (Nov 23 2015) (Linux)
                      00004 ; This file was generated Wed May 31 15:52:40 2017
                      00005 ;--------------------------------------------------------
                      00006 ; MC3X port for the RISC core
                      00007 ;--------------------------------------------------------
                      00008 ;       .file   "../libsdcc/_divuchar.c"
                      00009         list    p=9902
                      00010         radix dec
                      00011         include "9902.inc"
                      00001                 LIST
                      00002 ;mc9902.inc    Standard Header File, Version 1.00 by Sinomcu
Message[301]: Processor-header file mismatch.  Verify selected processor.
                      00261                 LIST
                      00012 ;--------------------------------------------------------
                      00013 ; external declarations
                      00014 ;--------------------------------------------------------
                      00015 
                      00016         extern STK06
                      00017         extern STK05
                      00018         extern STK04
                      00019         extern STK03
                      00020         extern STK02
                      00021         extern STK01
                      00022         extern STK00
                      00023 ;--------------------------------------------------------
                      00024 ; global declarations
                      00025 ;--------------------------------------------------------
                      00026         global  __divuchar
                      00027 
                      00028 ;--------------------------------------------------------
                      00029 ; global definitions
                      00030 ;--------------------------------------------------------
                      00031 ;--------------------------------------------------------
                      00032 ; absolute symbol definitions
                      00033 ;--------------------------------------------------------
                      00034 ;--------------------------------------------------------
                      00035 ; compiler-defined variables
                      00036 ;--------------------------------------------------------
                      00037 UDL__divuchar_0 udata
0000                  00038 r0x1000 res     1
0000                  00039 r0x1001 res     1
0001                  00040 r0x1002 res     1
0001                  00041 r0x1003 res     1
0002                  00042 r0x1004 res     1
                      00043 ;--------------------------------------------------------
                      00044 ; initialized data
                      00045 ;--------------------------------------------------------
                      00046 ;--------------------------------------------------------
                      00047 ; overlayable items in internal ram 
                      00048 ;--------------------------------------------------------
                      00049 ;       udata_ovr
                      00050 ;--------------------------------------------------------
                      00051 ; code
                      00052 ;--------------------------------------------------------
                      00053 code__divuchar  code
                      00054 ;***
                      00055 ;  pBlock Stats: dbName = C
                      00056 ;***
                      00057 ;entry:  __divuchar     ;Function start
                      00058 ; 2 exit points
                      00059 ;has an exit
                      00060 ;9 compiler assigned registers:
                      00061 ;   r0x1000
                      00062 ;   STK00
                      00063 ;   r0x1001
                      00064 ;   r0x1002
                      00065 ;   r0x1003
                      00066 ;   r0x1004
                      00067 ;   r0x1005
                      00068 ;   r0x1006
                      00069 ;   r0x1007
                      00070 ;; Starting pCode block
                      00071 ;;[ICODE] ../libsdcc/_divuchar.c:30:  _entry($12) :
                      00072 ;;[ICODE] ../libsdcc/_divuchar.c:30:    proc __divuchar [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char function ( unsigned-char fixed, unsigned-char fixed) fixed}
0000                  00073 __divuchar      ;Function start
                      00074 ; 2 exit points
                      00075 ;;[ICODE] ../libsdcc/_divuchar.c:30: iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_a_1_1}[r0x1000 ] = recv __divuchar [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char function ( unsigned-char fixed, unsigned-char fixed) fixed}
                      00076 ;       .line   30; "../libsdcc/_divuchar.c"    _divuchar (unsigned char a, unsigned char b)
0000   5600           00077         MOVRA   r0x1000
                      00078 ;;[ICODE] ../libsdcc/_divuchar.c:30: iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_b_1_1}[r0x1001 ] = recv __divuchar [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char function ( unsigned-char fixed, unsigned-char fixed) fixed}
0001   5800           00079         MOVAR   STK00
0002   5600           00080         MOVRA   r0x1001
                      00081 ;;[ICODE] ../libsdcc/_divuchar.c:32:    iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_result_1_2}[r0x1002 ] := 0x0 {const-unsigned-char literal}
                      00082 ;       .line   32; "../libsdcc/_divuchar.c"    unsigned char result = 0;
0003   7600           00083         CLRR    r0x1002
                      00084 ;;[ICODE] ../libsdcc/_divuchar.c:33:    iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_mask_1_2}[r0x1003 ] := 0x1 {const-unsigned-char literal}
                      00085 ;       .line   33; "../libsdcc/_divuchar.c"    unsigned char mask = 0x01;
0004   3C01           00086         MOVAI   0x01
0005   5600           00087         MOVRA   r0x1003
                      00088 ;;[ICODE] ../libsdcc/_divuchar.c:36:    if iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_b_1_1}[r0x1001 ] != 0 goto _whilecontinue_0($3)
                      00089 ;       .line   36; "../libsdcc/_divuchar.c"    if (!b) return (unsigned char)-1;
0006   3C00           00090         MOVAI   0x00
0007   5C00           00091         ORAR    r0x1001
0008   E587           00092         JBSET   STATUS,2
0009   A000           00093         GOTO    _00107_DS_
                      00094 ;;[ICODE] ../libsdcc/_divuchar.c:36:    ret 0xff {unsigned-char literal}
000A   3CFF           00095         MOVAI   0xff
000B   A000           00096         GOTO    _00115_DS_
                      00097 ;;[ICODE] ../libsdcc/_divuchar.c:40:  _whilecontinue_0($3) :
                      00098 ;;[ICODE] ../libsdcc/_divuchar.c:40:    iTemp4 [k10 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1004 r0x1005 r0x1006 r0x1007 ] = (unsigned-long-int register)iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_b_1_1}[r0x1001 ]
000C                  00099 _00107_DS_
                      00100 ;       .line   40; "../libsdcc/_divuchar.c"    while (!(b & (1UL << (8*sizeof(unsigned char)-1)))) {
000C   5800           00101         MOVAR   r0x1001
000D   5600           00102         MOVRA   r0x1004
                      00103 ;;1     CLRR    r0x1005
                      00104 ;;1     CLRR    r0x1006
                      00105 ;;1     CLRR    r0x1007
                      00106 ;;[ICODE] ../libsdcc/_divuchar.c:40:    iTemp5 [k11 lr12:13 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} = iTemp4 [k10 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register}[r0x1004 r0x1005 r0x1006 r0x1007 ] & 0x80 {unsigned-long-int literal}
000E   FE00           00107         JBCLR   r0x1004,7
000F   A000           00108         GOTO    _00112_DS_
                      00109 ;;[ICODE] ../libsdcc/_divuchar.c:40:    if iTemp5 [k11 lr12:13 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} != 0 goto _whilecontinue_1($8)
                      00110 ;;[ICODE] ../libsdcc/_divuchar.c:41:    iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_b_1_1}[r0x1001 ] = iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_b_1_1}[r0x1001 ] << 0x1 {const-unsigned-char literal}
                      00111 ;       .line   41; "../libsdcc/_divuchar.c"    b <<= 1;
0010   D187           00112         BCLR    STATUS,0
0011   5200           00113         RLR     r0x1001
                      00114 ;;[ICODE] ../libsdcc/_divuchar.c:42:    iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_mask_1_2}[r0x1003 ] = iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_mask_1_2}[r0x1003 ] << 0x1 {const-unsigned-char literal}
                      00115 ;       .line   42; "../libsdcc/_divuchar.c"    mask <<= 1;
0012   D187           00116         BCLR    STATUS,0
0013   5200           00117         RLR     r0x1003
                      00118 ;;[ICODE] ../libsdcc/_divuchar.c:42:     goto _whilecontinue_0($3)
0014   A000           00119         GOTO    _00107_DS_
                      00120 ;;[ICODE] ../libsdcc/_divuchar.c:47:  _whilecontinue_1($8) :
                      00121 ;;[ICODE] ../libsdcc/_divuchar.c:47:    if iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_mask_1_2}[r0x1003 ] == 0 goto _whilebreak_1($10)
0015                  00122 _00112_DS_
                      00123 ;       .line   47; "../libsdcc/_divuchar.c"    while (mask) {
0015   3C00           00124         MOVAI   0x00
0016   5C00           00125         ORAR    r0x1003
0017   F587           00126         JBCLR   STATUS,2
0018   A000           00127         GOTO    _00114_DS_
                      00128 ;;[ICODE] ../libsdcc/_divuchar.c:48:    iTemp8 [k14 lr22:23 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_a_1_1}[r0x1000 ] < iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_b_1_1}[r0x1001 ]
                      00129 ;       .line   48; "../libsdcc/_divuchar.c"    if (a >= b) {
0019   5800           00130         MOVAR   r0x1001
001A   4800           00131         RSUBAR  r0x1000
001B   E187           00132         JBSET   STATUS,0
001C   A000           00133         GOTO    _00111_DS_
                      00134 ;;genSkipc:3246: created from rifx:0xbffa09e0
                      00135 ;;[ICODE] ../libsdcc/_divuchar.c:48:    if iTemp8 [k14 lr22:23 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} != 0 goto _iffalse_1($7)
                      00136 ;;[ICODE] ../libsdcc/_divuchar.c:49:    iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_result_1_2}[r0x1002 ] = iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_result_1_2}[r0x1002 ] + iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_mask_1_2}[r0x1003 ]
                      00137 ;       .line   49; "../libsdcc/_divuchar.c"    result += mask;
001D   5800           00138         MOVAR   r0x1003
001E   7E00           00139         ADDRA   r0x1002
                      00140 ;;[ICODE] ../libsdcc/_divuchar.c:50:    iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_a_1_1}[r0x1000 ] = iTemp0 [k2 lr3:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_a_1_1}[r0x1000 ] - iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_b_1_1}[r0x1001 ]
                      00141 ;       .line   50; "../libsdcc/_divuchar.c"    a -= b;
001F   5800           00142         MOVAR   r0x1001
0020   4A00           00143         RSUBRA  r0x1000
                      00144 ;;[ICODE] ../libsdcc/_divuchar.c:50:  _iffalse_1($7) :
                      00145 ;;[ICODE] ../libsdcc/_divuchar.c:52:    iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_b_1_1}[r0x1001 ] = iTemp1 [k4 lr4:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_b_1_1}[r0x1001 ] >> 0x1 {const-unsigned-char literal}
                      00146 ;;shiftRight_Left2ResultLit:5278: shCount=1, size=1, sign=0, same=1, offr=0
0021                  00147 _00111_DS_
                      00148 ;       .line   52; "../libsdcc/_divuchar.c"    b >>= 1;
0021   D187           00149         BCLR    STATUS,0
0022   4E00           00150         RRR     r0x1001
                      00151 ;;[ICODE] ../libsdcc/_divuchar.c:53:    iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_mask_1_2}[r0x1003 ] = iTemp3 [k8 lr6:33 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_mask_1_2}[r0x1003 ] >> 0x1 {const-unsigned-char literal}
                      00152 ;;shiftRight_Left2ResultLit:5278: shCount=1, size=1, sign=0, same=1, offr=0
                      00153 ;       .line   53; "../libsdcc/_divuchar.c"    mask >>= 1;
0023   D187           00154         BCLR    STATUS,0
0024   4E00           00155         RRR     r0x1003
                      00156 ;;[ICODE] ../libsdcc/_divuchar.c:53:     goto _whilecontinue_1($8)
0025   A000           00157         GOTO    _00112_DS_
                      00158 ;;[ICODE] ../libsdcc/_divuchar.c:53:  _whilebreak_1($10) :
                      00159 ;;[ICODE] ../libsdcc/_divuchar.c:56:    ret iTemp2 [k6 lr5:35 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-char fixed}{ sir@ __divuchar_result_1_2}[r0x1002 ]
0026                  00160 _00114_DS_
                      00161 ;       .line   56; "../libsdcc/_divuchar.c"    return result;
0026   5800           00162         MOVAR   r0x1002
                      00163 ;;[ICODE] ../libsdcc/_divuchar.c:56:  _return($11) :
                      00164 ;;[ICODE] ../libsdcc/_divuchar.c:56:    eproc __divuchar [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-char function ( unsigned-char fixed, unsigned-char fixed) fixed}
0027                  00165 _00115_DS_
0027   000C           00166         RETURN  
                      00167 ; exit point of __divuchar
                      00168 
                      00169 
                      00170 ;       code size estimation:
                      00171 ;          40+    0 =    40 instructions (   80 byte)
                      00172 
                      00173         end
gpasm-1.9.8 (May 25 2017)    _divuchar.asm      2017-5-31  15:52:40          PAGE  2


SYMBOL TABLE
  LABEL                             VALUE

AD0EN                             00000006
AD1EN                             00000005
AD2EN                             00000004
ADCR0                             000001B0
ADCR1                             000001B1
ADCR2                             000001B2
ADEN                              00000007
ADIE                              00000006
ADIF                              00000006
ADR10                             00000002
ADR11                             00000003
ADR12                             00000004
ADR13                             00000005
ADR14                             00000006
ADR15                             00000007
ADR16                             00000000
ADR17                             00000001
ADR18                             00000002
ADR19                             00000003
ADR20                             00000004
ADR21                             00000005
ADR22                             00000006
ADR23                             00000007
ADR8                              00000000
ADR9                              00000001
ADRH                              000001B4
ADRL                              000001B6
ADRM                              000001B5
ADVRS                             00000000
BUZ0OE                            00000005
BUZ1OE                            00000005
C                                 00000000
CHOPEN                            00000006
CLKS                              00000002
DC                                00000001
FSR                               00000184
FSR0                              00000184
FSR1                              00000185
GIE                               00000007
HFEN                              00000000
HIBYTE                            00000183
I2CIE                             00000005
I2CIF                             00000005
I2CRS                             00000007
IICAAS                            00000006
IICAR                             000001B9
IICBUSY                           00000005
IICCR                             000001B8
IICDR                             000001BA
IICE0F                            00000007
IICEN                             00000001
IICM0D                            00000004
INDF                              00000180
INDF0                             00000180
INDF1                             00000181
INDF2                             00000182
INDF3                             00000189
INT0IE                            00000002
INT0IF                            00000002
INT1IE                            00000003
INT1IF                            00000003
INTE                              0000018A
INTF                              0000018B
IOP0                              00000190
IOP1                              00000194
LDOEN                             00000001
LFEN                              00000001
LVDCR                             0000018D
LVDEN                             00000007
LVDF                              00000000
MCR                               00000188
MSTCMD                            00000002
OEP0                              00000191
OEP1                              00000195
OSCM                              0000018C
P00D                              00000000
P00OE                             00000000
P00PU                             00000000
P01D                              00000001
P01OE                             00000001
P01PU                             00000001
P02D                              00000002
P02OE                             00000002
P02PU                             00000002
P03D                              00000003
P03OE                             00000003
P03PU                             00000003
P04D                              00000004
P04OE                             00000004
P04PU                             00000004
P05D                              00000005
P05OE                             00000005
P05PU                             00000005
P06D                              00000006
P06OE                             00000006
P06PU                             00000006
P07D                              00000007
P07OE                             00000007
P07PU                             00000007
P10D                              00000000
P10OE                             00000000
P10PU                             00000000
P11D                              00000001
P11OE                             00000001
P11PU                             00000001
PCL                               00000186
PD                                00000004
PFLAG                             00000187
PUP0                              00000192
PUP1                              00000196
PWM0OE                            00000006
PWM1OE                            00000006
RACK                              00000000
RUPSEL                            00000193
SACK                              00000003
STATUS                            00000187
STBH                              00000004
STBL                              00000005
STK00                             00000000
STK01                             00000000
STK02                             00000000
STK03                             00000000
STK04                             00000000
STK05                             00000000
STK06                             00000000
T0CNT                             000001A1
T0CR                              000001A0
T0DATA                            000001A3
T0EN                              00000007
T0IE                              00000000
T0IF                              00000000
T0LOAD                            000001A2
T1CNT                             000001A5
T1CR                              000001A4
T1DATA                            000001A7
T1EN                              00000007
T1IE                              00000001
T1IF                              00000001
T1LOAD                            000001A6
TO                                00000005
VLDOS0                            00000003
VLDOS1                            00000002
Z                                 00000002
_00107_DS_                        0000000C
_00111_DS_                        00000021
_00112_DS_                        00000015
_00114_DS_                        00000026
_00115_DS_                        00000027
_CONFIG0                          00000FEC
_CONFIG1                          00000FED
__9902                            00000001
__divuchar                        00000000
r0x1000                           00000000
r0x1001                           00000001
r0x1002                           00000002
r0x1003                           00000003
r0x1004                           00000004

Errors   :     0
Warnings :     0 reported,     0 suppressed
Messages :     1 reported,     0 suppressed

