{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 29 12:11:51 2015 " "Info: Processing started: Sun Mar 29 12:11:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "skeleton EP2C70F896C7 " "Info: Selected device EP2C70F896C7 for design \"skeleton\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:div\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"pll:div\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:div\|altpll:altpll_component\|_clk0 2 5 0 0 " "Info: Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:div\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 15497 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 15498 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 15499 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "125 125 " "Critical Warning: No exact pin location assignment(s) for 125 pins of 125 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ps2_clock " "Info: Pin ps2_clock not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ps2_clock } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6282 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ps2_data " "Info: Pin ps2_data not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ps2_data } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6283 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[0\] " "Info: Pin debug_word\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[0] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6164 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[1\] " "Info: Pin debug_word\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[1] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6165 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[2\] " "Info: Pin debug_word\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[2] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6166 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[3\] " "Info: Pin debug_word\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[3] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6167 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[4\] " "Info: Pin debug_word\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[4] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6168 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[5\] " "Info: Pin debug_word\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[5] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6169 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[6\] " "Info: Pin debug_word\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[6] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6170 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[7\] " "Info: Pin debug_word\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[7] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6171 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[8\] " "Info: Pin debug_word\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[8] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6172 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[9\] " "Info: Pin debug_word\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[9] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6173 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[10\] " "Info: Pin debug_word\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[10] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6174 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[11\] " "Info: Pin debug_word\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[11] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6175 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[12\] " "Info: Pin debug_word\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[12] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6176 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[13\] " "Info: Pin debug_word\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[13] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6177 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[14\] " "Info: Pin debug_word\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[14] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6178 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[15\] " "Info: Pin debug_word\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[15] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6179 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[16\] " "Info: Pin debug_word\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[16] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6180 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[17\] " "Info: Pin debug_word\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[17] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6181 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[18\] " "Info: Pin debug_word\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[18] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6182 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[19\] " "Info: Pin debug_word\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[19] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6183 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[20\] " "Info: Pin debug_word\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[20] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6184 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[21\] " "Info: Pin debug_word\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[21] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6185 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[22\] " "Info: Pin debug_word\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[22] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6186 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[23\] " "Info: Pin debug_word\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[23] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6187 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[24\] " "Info: Pin debug_word\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[24] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6188 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[25\] " "Info: Pin debug_word\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[25] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6189 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[26\] " "Info: Pin debug_word\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[26] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6190 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[27\] " "Info: Pin debug_word\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[27] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6191 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[28\] " "Info: Pin debug_word\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[28] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6192 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[29\] " "Info: Pin debug_word\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[29] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6193 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[30\] " "Info: Pin debug_word\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[30] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6194 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_word\[31\] " "Info: Pin debug_word\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_word[31] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_word[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6195 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_addr\[0\] " "Info: Pin debug_addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_addr[0] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6196 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_addr\[1\] " "Info: Pin debug_addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_addr[1] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6197 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_addr\[2\] " "Info: Pin debug_addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_addr[2] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6198 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_addr\[3\] " "Info: Pin debug_addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_addr[3] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6199 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_addr\[4\] " "Info: Pin debug_addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_addr[4] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6200 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_addr\[5\] " "Info: Pin debug_addr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_addr[5] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6201 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_addr\[6\] " "Info: Pin debug_addr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_addr[6] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6202 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_addr\[7\] " "Info: Pin debug_addr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_addr[7] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6203 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_addr\[8\] " "Info: Pin debug_addr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_addr[8] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6204 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_addr\[9\] " "Info: Pin debug_addr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_addr[9] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6205 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_addr\[10\] " "Info: Pin debug_addr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_addr[10] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6206 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "debug_addr\[11\] " "Info: Pin debug_addr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { debug_addr[11] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debug_addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6207 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[0\] " "Info: Pin leds\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { leds[0] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { leds[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6208 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[1\] " "Info: Pin leds\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { leds[1] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { leds[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6209 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[2\] " "Info: Pin leds\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { leds[2] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { leds[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6210 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[3\] " "Info: Pin leds\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { leds[3] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { leds[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6211 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[4\] " "Info: Pin leds\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { leds[4] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { leds[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6212 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[5\] " "Info: Pin leds\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { leds[5] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { leds[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6213 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[6\] " "Info: Pin leds\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { leds[6] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { leds[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6214 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "leds\[7\] " "Info: Pin leds\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { leds[7] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { leds[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6215 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data\[0\] " "Info: Pin lcd_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lcd_data[0] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6216 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data\[1\] " "Info: Pin lcd_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lcd_data[1] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6217 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data\[2\] " "Info: Pin lcd_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lcd_data[2] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6218 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data\[3\] " "Info: Pin lcd_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lcd_data[3] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6219 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data\[4\] " "Info: Pin lcd_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lcd_data[4] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6220 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data\[5\] " "Info: Pin lcd_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lcd_data[5] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6221 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data\[6\] " "Info: Pin lcd_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lcd_data[6] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6222 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_data\[7\] " "Info: Pin lcd_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lcd_data[7] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6223 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_rw " "Info: Pin lcd_rw not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lcd_rw } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_rw } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6284 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_en " "Info: Pin lcd_en not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lcd_en } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6285 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_rs " "Info: Pin lcd_rs not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lcd_rs } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_rs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6286 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_on " "Info: Pin lcd_on not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lcd_on } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_on } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6287 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_blon " "Info: Pin lcd_blon not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { lcd_blon } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_blon } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6288 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg1\[0\] " "Info: Pin seg1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg1[0] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6224 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg1\[1\] " "Info: Pin seg1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg1[1] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6225 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg1\[2\] " "Info: Pin seg1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg1[2] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6226 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg1\[3\] " "Info: Pin seg1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg1[3] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6227 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg1\[4\] " "Info: Pin seg1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg1[4] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6228 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg1\[5\] " "Info: Pin seg1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg1[5] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6229 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg1\[6\] " "Info: Pin seg1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg1[6] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6230 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[0\] " "Info: Pin seg2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg2[0] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6231 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[1\] " "Info: Pin seg2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg2[1] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6232 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[2\] " "Info: Pin seg2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg2[2] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6233 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[3\] " "Info: Pin seg2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg2[3] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6234 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[4\] " "Info: Pin seg2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg2[4] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6235 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[5\] " "Info: Pin seg2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg2[5] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6236 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[6\] " "Info: Pin seg2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg2[6] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6237 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[0\] " "Info: Pin seg3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg3[0] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6238 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[1\] " "Info: Pin seg3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg3[1] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6239 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[2\] " "Info: Pin seg3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg3[2] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6240 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[3\] " "Info: Pin seg3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg3[3] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6241 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[4\] " "Info: Pin seg3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg3[4] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6242 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[5\] " "Info: Pin seg3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg3[5] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6243 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[6\] " "Info: Pin seg3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg3[6] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6244 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg4\[0\] " "Info: Pin seg4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg4[0] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6245 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg4\[1\] " "Info: Pin seg4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg4[1] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6246 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg4\[2\] " "Info: Pin seg4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg4[2] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6247 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg4\[3\] " "Info: Pin seg4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg4[3] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6248 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg4\[4\] " "Info: Pin seg4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg4[4] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6249 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg4\[5\] " "Info: Pin seg4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg4[5] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6250 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg4\[6\] " "Info: Pin seg4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg4[6] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6251 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg5\[0\] " "Info: Pin seg5\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg5[0] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6252 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg5\[1\] " "Info: Pin seg5\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg5[1] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6253 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg5\[2\] " "Info: Pin seg5\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg5[2] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6254 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg5\[3\] " "Info: Pin seg5\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg5[3] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6255 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg5\[4\] " "Info: Pin seg5\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg5[4] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6256 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg5\[5\] " "Info: Pin seg5\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg5[5] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6257 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg5\[6\] " "Info: Pin seg5\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg5[6] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6258 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg6\[0\] " "Info: Pin seg6\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg6[0] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6259 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg6\[1\] " "Info: Pin seg6\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg6[1] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6260 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg6\[2\] " "Info: Pin seg6\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg6[2] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6261 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg6\[3\] " "Info: Pin seg6\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg6[3] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6262 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg6\[4\] " "Info: Pin seg6\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg6[4] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6263 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg6\[5\] " "Info: Pin seg6\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg6[5] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6264 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg6\[6\] " "Info: Pin seg6\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg6[6] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6265 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg7\[0\] " "Info: Pin seg7\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg7[0] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6266 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg7\[1\] " "Info: Pin seg7\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg7[1] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6267 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg7\[2\] " "Info: Pin seg7\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg7[2] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6268 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg7\[3\] " "Info: Pin seg7\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg7[3] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6269 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg7\[4\] " "Info: Pin seg7\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg7[4] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6270 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg7\[5\] " "Info: Pin seg7\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg7[5] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6271 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg7\[6\] " "Info: Pin seg7\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg7[6] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6272 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg8\[0\] " "Info: Pin seg8\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg8[0] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6273 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg8\[1\] " "Info: Pin seg8\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg8[1] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6274 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg8\[2\] " "Info: Pin seg8\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg8[2] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6275 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg8\[3\] " "Info: Pin seg8\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg8[3] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6276 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg8\[4\] " "Info: Pin seg8\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg8[4] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6277 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg8\[5\] " "Info: Pin seg8\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg8[5] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6278 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg8\[6\] " "Info: Pin seg8\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { seg8[6] } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6279 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "resetn " "Info: Pin resetn not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resetn } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6281 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inclock " "Info: Pin inclock not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { inclock } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inclock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6280 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:div\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node pll:div\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:div|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6145 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "resetn (placed in PIN R3 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node resetn (placed in PIN R3 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en " "Info: Destination node PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|received_data_en" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/Altera_UP_PS2_Data_In.v" 54 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 5547 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_4_STOP_IN " "Info: Destination node PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_4_STOP_IN" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/Altera_UP_PS2_Data_In.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 5546 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_2_DATA_IN " "Info: Destination node PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_2_DATA_IN" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/Altera_UP_PS2_Data_In.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 5550 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_3_PARITY_IN " "Info: Destination node PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver.PS2_STATE_3_PARITY_IN" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/Altera_UP_PS2_Data_In.v" 75 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_Interface:myps2|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 5549 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PS2_Interface:myps2\|PS2_Controller:PS2\|s_ps2_transceiver.PS2_STATE_1_DATA_IN " "Info: Destination node PS2_Interface:myps2\|PS2_Controller:PS2\|s_ps2_transceiver.PS2_STATE_1_DATA_IN" {  } { { "PS2_Controller.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/PS2_Controller.v" 108 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_Interface:myps2|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 5558 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PS2_Interface:myps2\|last_data_received~0 " "Info: Destination node PS2_Interface:myps2\|last_data_received~0" {  } { { "PS2_Interface.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/PS2_Interface.v" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_Interface:myps2|last_data_received~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 10752 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PS2_Interface:myps2\|last_data_received\[5\]~1 " "Info: Destination node PS2_Interface:myps2\|last_data_received\[5\]~1" {  } { { "PS2_Interface.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/PS2_Interface.v" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_Interface:myps2|last_data_received[5]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 10753 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PS2_Interface:myps2\|last_data_received~2 " "Info: Destination node PS2_Interface:myps2\|last_data_received~2" {  } { { "PS2_Interface.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/PS2_Interface.v" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_Interface:myps2|last_data_received~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 10754 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PS2_Interface:myps2\|last_data_received~3 " "Info: Destination node PS2_Interface:myps2\|last_data_received~3" {  } { { "PS2_Interface.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/PS2_Interface.v" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_Interface:myps2|last_data_received~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 10755 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PS2_Interface:myps2\|last_data_received~4 " "Info: Destination node PS2_Interface:myps2\|last_data_received~4" {  } { { "PS2_Interface.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/PS2_Interface.v" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_Interface:myps2|last_data_received~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 10756 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { resetn } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6281 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "123 unused 2.5V 0 121 2 " "Info: Number of I/O pins in group: 123 (unused VREF, 2.5V VCCIO, 0 input, 121 output, 2 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 85 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 4 75 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  75 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:25 " "Info: Fitter placement operations ending: elapsed time is 00:00:25" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "21.151 ns register register " "Info: Estimated most critical path is register to register delay of 21.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns processor:myprocessor\|LMW:LMW1\|regnb:regnb1\|myDFF:myDFFs\[3\].a_DFF\|q 1 REG LAB_X43_Y30 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X43_Y30; Fanout = 16; REG Node = 'processor:myprocessor\|LMW:LMW1\|regnb:regnb1\|myDFF:myDFFs\[3\].a_DFF\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[3].a_DFF|q } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1760 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.512 ns) 0.940 ns processor:myprocessor\|execute:execute1\|ALUinA_NObypass~1 2 COMB LAB_X44_Y30 1 " "Info: 2: + IC(0.428 ns) + CELL(0.512 ns) = 0.940 ns; Loc. = LAB_X44_Y30; Fanout = 1; COMB Node = 'processor:myprocessor\|execute:execute1\|ALUinA_NObypass~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[3].a_DFF|q processor:myprocessor|execute:execute1|ALUinA_NObypass~1 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 1.615 ns processor:myprocessor\|execute:execute1\|ALUinA_NObypass~2 3 COMB LAB_X44_Y30 2 " "Info: 3: + IC(0.154 ns) + CELL(0.521 ns) = 1.615 ns; Loc. = LAB_X44_Y30; Fanout = 2; COMB Node = 'processor:myprocessor\|execute:execute1\|ALUinA_NObypass~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { processor:myprocessor|execute:execute1|ALUinA_NObypass~1 processor:myprocessor|execute:execute1|ALUinA_NObypass~2 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 2.291 ns processor:myprocessor\|execute:execute1\|ALUinA_NObypass~3 4 COMB LAB_X44_Y30 75 " "Info: 4: + IC(0.498 ns) + CELL(0.178 ns) = 2.291 ns; Loc. = LAB_X44_Y30; Fanout = 75; COMB Node = 'processor:myprocessor\|execute:execute1\|ALUinA_NObypass~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { processor:myprocessor|execute:execute1|ALUinA_NObypass~2 processor:myprocessor|execute:execute1|ALUinA_NObypass~3 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.322 ns) 3.552 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[7\]~18 5 COMB LAB_X44_Y28 4 " "Info: 5: + IC(0.939 ns) + CELL(0.322 ns) = 3.552 ns; Loc. = LAB_X44_Y28; Fanout = 4; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[7\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { processor:myprocessor|execute:execute1|ALUinA_NObypass~3 processor:myprocessor|execute:execute1|multdiv:multdiv1|multiplicand_reg:multiplicand_reg1|trinb:tri_0|out[7]~18 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1791 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.178 ns) 4.802 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[7\]~19 6 COMB LAB_X45_Y29 33 " "Info: 6: + IC(1.072 ns) + CELL(0.178 ns) = 4.802 ns; Loc. = LAB_X45_Y29; Fanout = 33; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[7\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|multiplicand_reg:multiplicand_reg1|trinb:tri_0|out[7]~18 processor:myprocessor|execute:execute1|multdiv:multdiv1|multiplicand_reg:multiplicand_reg1|trinb:tri_0|out[7]~19 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1791 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 5.478 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GPcomb:B3\|G~0 7 COMB LAB_X45_Y29 3 " "Info: 7: + IC(0.354 ns) + CELL(0.322 ns) = 5.478 ns; Loc. = LAB_X45_Y29; Fanout = 3; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GPcomb:B3\|G~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|multiplicand_reg:multiplicand_reg1|trinb:tri_0|out[7]~19 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|ks8b:kscin0|GPcomb:B3|G~0 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1623 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.402 ns) + CELL(0.178 ns) 7.058 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GPcomb:B3\|G 8 COMB LAB_X47_Y32 3 " "Info: 8: + IC(1.402 ns) + CELL(0.178 ns) = 7.058 ns; Loc. = LAB_X47_Y32; Fanout = 3; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GPcomb:B3\|G'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|ks8b:kscin0|GPcomb:B3|G~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|ks8b:kscin0|GPcomb:B3|G } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1623 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.541 ns) 8.635 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\]~0 9 COMB LAB_X44_Y29 1 " "Info: 9: + IC(1.036 ns) + CELL(0.541 ns) = 8.635 ns; Loc. = LAB_X44_Y29; Fanout = 1; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|ks8b:kscin0|GPcomb:B3|G processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri0cout|out[0]~0 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1791 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.521 ns) 10.216 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\]~1 10 COMB LAB_X47_Y32 10 " "Info: 10: + IC(1.060 ns) + CELL(0.521 ns) = 10.216 ns; Loc. = LAB_X47_Y32; Fanout = 10; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri0cout|out[0]~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri0cout|out[0]~1 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1791 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.319 ns) 10.889 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\]~2 11 COMB LAB_X47_Y32 1 " "Info: 11: + IC(0.354 ns) + CELL(0.319 ns) = 10.889 ns; Loc. = LAB_X47_Y32; Fanout = 1; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri0cout|out[0]~1 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri0cout|out[0]~2 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1791 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 11.565 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\]~3 12 COMB LAB_X47_Y32 8 " "Info: 12: + IC(0.354 ns) + CELL(0.322 ns) = 11.565 ns; Loc. = LAB_X47_Y32; Fanout = 8; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri0cout|out[0]~2 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri0cout|out[0]~3 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1791 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 12.241 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[26\]~18 13 COMB LAB_X47_Y32 2 " "Info: 13: + IC(0.354 ns) + CELL(0.322 ns) = 12.241 ns; Loc. = LAB_X47_Y32; Fanout = 2; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[26\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri0cout|out[0]~3 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_7|out[26]~18 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1791 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.322 ns) 13.476 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[27\]~20 14 COMB LAB_X52_Y32 1 " "Info: 14: + IC(0.913 ns) + CELL(0.322 ns) = 13.476 ns; Loc. = LAB_X52_Y32; Fanout = 1; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[27\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.235 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_7|out[26]~18 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_7|out[27]~20 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1791 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 14.152 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[27\]~21 15 COMB LAB_X52_Y32 1 " "Info: 15: + IC(0.498 ns) + CELL(0.178 ns) = 14.152 ns; Loc. = LAB_X52_Y32; Fanout = 1; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[27\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_7|out[27]~20 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_7|out[27]~21 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1791 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 14.828 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[27\]~186 16 COMB LAB_X52_Y32 1 " "Info: 16: + IC(0.498 ns) + CELL(0.178 ns) = 14.828 ns; Loc. = LAB_X52_Y32; Fanout = 1; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[27\]~186'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_7|out[27]~21 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_0|out[27]~186 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1791 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 15.504 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[27\]~22 17 COMB LAB_X52_Y32 6 " "Info: 17: + IC(0.354 ns) + CELL(0.322 ns) = 15.504 ns; Loc. = LAB_X52_Y32; Fanout = 6; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[27\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_0|out[27]~186 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|trinb:triadd|out[27]~22 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1791 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.178 ns) 16.765 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GPcomb:B3\|Y~0 18 COMB LAB_X53_Y34 2 " "Info: 18: + IC(1.083 ns) + CELL(0.178 ns) = 16.765 ns; Loc. = LAB_X53_Y34; Fanout = 2; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GPcomb:B3\|Y~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|trinb:triadd|out[27]~22 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|ks8b:kscin0|GPcomb:B3|Y~0 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1624 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 17.441 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GPcomb:B3\|G 19 COMB LAB_X53_Y34 2 " "Info: 19: + IC(0.354 ns) + CELL(0.322 ns) = 17.441 ns; Loc. = LAB_X53_Y34; Fanout = 2; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GPcomb:B3\|G'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|ks8b:kscin0|GPcomb:B3|Y~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|ks8b:kscin0|GPcomb:B3|G } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1623 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.544 ns) 18.116 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin1\|GPcomb:C7\|Y~1 20 COMB LAB_X53_Y34 1 " "Info: 20: + IC(0.131 ns) + CELL(0.544 ns) = 18.116 ns; Loc. = LAB_X53_Y34; Fanout = 1; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin1\|GPcomb:C7\|Y~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|ks8b:kscin0|GPcomb:B3|G processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|ks8b:kscin1|GPcomb:C7|Y~1 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1624 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.545 ns) 18.792 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0cout\|out\[0\]~0 21 COMB LAB_X53_Y34 6 " "Info: 21: + IC(0.131 ns) + CELL(0.545 ns) = 18.792 ns; Loc. = LAB_X53_Y34; Fanout = 6; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0cout\|out\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|ks8b:kscin1|GPcomb:C7|Y~1 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~0 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1791 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.322 ns) 19.468 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[7\]~14 22 COMB LAB_X53_Y34 1 " "Info: 22: + IC(0.354 ns) + CELL(0.322 ns) = 19.468 ns; Loc. = LAB_X53_Y34; Fanout = 1; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[7\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[7]~14 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1551 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.322 ns) 20.379 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[7\]~15 23 COMB LAB_X54_Y34 1 " "Info: 23: + IC(0.589 ns) + CELL(0.322 ns) = 20.379 ns; Loc. = LAB_X54_Y34; Fanout = 1; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[7\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[7]~14 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[7]~15 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1551 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 21.055 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[7\]~16 24 COMB LAB_X54_Y34 1 " "Info: 24: + IC(0.498 ns) + CELL(0.178 ns) = 21.055 ns; Loc. = LAB_X54_Y34; Fanout = 1; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[7\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[7]~15 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[7]~16 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1551 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 21.151 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|product_reg:product_reg1\|regnb:reg_1\|myDFF:myDFFs\[71\].a_DFF\|q 25 REG LAB_X54_Y34 5 " "Info: 25: + IC(0.000 ns) + CELL(0.096 ns) = 21.151 ns; Loc. = LAB_X54_Y34; Fanout = 5; REG Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|product_reg:product_reg1\|regnb:reg_1\|myDFF:myDFFs\[71\].a_DFF\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[7]~16 processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[71].a_DFF|q } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1760 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.743 ns ( 36.61 % ) " "Info: Total cell delay = 7.743 ns ( 36.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.408 ns ( 63.39 % ) " "Info: Total interconnect delay = 13.408 ns ( 63.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.151 ns" { processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[3].a_DFF|q processor:myprocessor|execute:execute1|ALUinA_NObypass~1 processor:myprocessor|execute:execute1|ALUinA_NObypass~2 processor:myprocessor|execute:execute1|ALUinA_NObypass~3 processor:myprocessor|execute:execute1|multdiv:multdiv1|multiplicand_reg:multiplicand_reg1|trinb:tri_0|out[7]~18 processor:myprocessor|execute:execute1|multdiv:multdiv1|multiplicand_reg:multiplicand_reg1|trinb:tri_0|out[7]~19 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|ks8b:kscin0|GPcomb:B3|G~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|ks8b:kscin0|GPcomb:B3|G processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri0cout|out[0]~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri0cout|out[0]~1 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri0cout|out[0]~2 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri0cout|out[0]~3 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_7|out[26]~18 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_7|out[27]~20 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_7|out[27]~21 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_0|out[27]~186 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|trinb:triadd|out[27]~22 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|ks8b:kscin0|GPcomb:B3|Y~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|ks8b:kscin0|GPcomb:B3|G processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|ks8b:kscin1|GPcomb:C7|Y~1 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[7]~14 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[7]~15 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[7]~16 processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[71].a_DFF|q } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X36_Y13 X47_Y25 " "Info: Peak interconnect usage is 21% of the available device resources in the region that extends from location X36_Y13 to location X47_Y25" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Info: Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "123 " "Warning: Found 123 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps2_clock 0 " "Info: Pin \"ps2_clock\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps2_data 0 " "Info: Pin \"ps2_data\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_word\[0\] 0 " "Info: Pin \"debug_word\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_word\[1\] 0 " "Info: Pin \"debug_word\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_word\[2\] 0 " "Info: Pin \"debug_word\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_word\[3\] 0 " "Info: Pin \"debug_word\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_word\[4\] 0 " "Info: Pin \"debug_word\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_word\[5\] 0 " "Info: Pin \"debug_word\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_word\[6\] 0 " "Info: Pin \"debug_word\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_word\[7\] 0 " "Info: Pin \"debug_word\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_word\[8\] 0 " "Info: Pin \"debug_word\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_word\[9\] 0 " "Info: Pin \"debug_word\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_word\[10\] 0 " "Info: Pin \"debug_word\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_word\[11\] 0 " "Info: Pin \"debug_word\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_word\[12\] 0 " "Info: Pin \"debug_word\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_word\[13\] 0 " "Info: Pin \"debug_word\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_word\[14\] 0 " "Info: Pin \"debug_word\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_word\[15\] 0 " "Info: Pin \"debug_word\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_word\[16\] 0 " "Info: Pin \"debug_word\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_word\[17\] 0 " "Info: Pin \"debug_word\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_word\[18\] 0 " "Info: Pin \"debug_word\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_word\[19\] 0 " "Info: Pin \"debug_word\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_word\[20\] 0 " "Info: Pin \"debug_word\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_word\[21\] 0 " "Info: Pin \"debug_word\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_word\[22\] 0 " "Info: Pin \"debug_word\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_word\[23\] 0 " "Info: Pin \"debug_word\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_word\[24\] 0 " "Info: Pin \"debug_word\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_word\[25\] 0 " "Info: Pin \"debug_word\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_word\[26\] 0 " "Info: Pin \"debug_word\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_word\[27\] 0 " "Info: Pin \"debug_word\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_word\[28\] 0 " "Info: Pin \"debug_word\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_word\[29\] 0 " "Info: Pin \"debug_word\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_word\[30\] 0 " "Info: Pin \"debug_word\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_word\[31\] 0 " "Info: Pin \"debug_word\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_addr\[0\] 0 " "Info: Pin \"debug_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_addr\[1\] 0 " "Info: Pin \"debug_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_addr\[2\] 0 " "Info: Pin \"debug_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_addr\[3\] 0 " "Info: Pin \"debug_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_addr\[4\] 0 " "Info: Pin \"debug_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_addr\[5\] 0 " "Info: Pin \"debug_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_addr\[6\] 0 " "Info: Pin \"debug_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_addr\[7\] 0 " "Info: Pin \"debug_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_addr\[8\] 0 " "Info: Pin \"debug_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_addr\[9\] 0 " "Info: Pin \"debug_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_addr\[10\] 0 " "Info: Pin \"debug_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "debug_addr\[11\] 0 " "Info: Pin \"debug_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[0\] 0 " "Info: Pin \"leds\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[1\] 0 " "Info: Pin \"leds\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[2\] 0 " "Info: Pin \"leds\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[3\] 0 " "Info: Pin \"leds\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[4\] 0 " "Info: Pin \"leds\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[5\] 0 " "Info: Pin \"leds\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[6\] 0 " "Info: Pin \"leds\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "leds\[7\] 0 " "Info: Pin \"leds\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[0\] 0 " "Info: Pin \"lcd_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[1\] 0 " "Info: Pin \"lcd_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[2\] 0 " "Info: Pin \"lcd_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[3\] 0 " "Info: Pin \"lcd_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[4\] 0 " "Info: Pin \"lcd_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[5\] 0 " "Info: Pin \"lcd_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[6\] 0 " "Info: Pin \"lcd_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[7\] 0 " "Info: Pin \"lcd_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_rw 0 " "Info: Pin \"lcd_rw\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_en 0 " "Info: Pin \"lcd_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_rs 0 " "Info: Pin \"lcd_rs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_on 0 " "Info: Pin \"lcd_on\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_blon 0 " "Info: Pin \"lcd_blon\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[0\] 0 " "Info: Pin \"seg1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[1\] 0 " "Info: Pin \"seg1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[2\] 0 " "Info: Pin \"seg1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[3\] 0 " "Info: Pin \"seg1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[4\] 0 " "Info: Pin \"seg1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[5\] 0 " "Info: Pin \"seg1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[6\] 0 " "Info: Pin \"seg1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[0\] 0 " "Info: Pin \"seg2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[1\] 0 " "Info: Pin \"seg2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[2\] 0 " "Info: Pin \"seg2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[3\] 0 " "Info: Pin \"seg2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[4\] 0 " "Info: Pin \"seg2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[5\] 0 " "Info: Pin \"seg2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[6\] 0 " "Info: Pin \"seg2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[0\] 0 " "Info: Pin \"seg3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[1\] 0 " "Info: Pin \"seg3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[2\] 0 " "Info: Pin \"seg3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[3\] 0 " "Info: Pin \"seg3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[4\] 0 " "Info: Pin \"seg3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[5\] 0 " "Info: Pin \"seg3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[6\] 0 " "Info: Pin \"seg3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg4\[0\] 0 " "Info: Pin \"seg4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg4\[1\] 0 " "Info: Pin \"seg4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg4\[2\] 0 " "Info: Pin \"seg4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg4\[3\] 0 " "Info: Pin \"seg4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg4\[4\] 0 " "Info: Pin \"seg4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg4\[5\] 0 " "Info: Pin \"seg4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg4\[6\] 0 " "Info: Pin \"seg4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg5\[0\] 0 " "Info: Pin \"seg5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg5\[1\] 0 " "Info: Pin \"seg5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg5\[2\] 0 " "Info: Pin \"seg5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg5\[3\] 0 " "Info: Pin \"seg5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg5\[4\] 0 " "Info: Pin \"seg5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg5\[5\] 0 " "Info: Pin \"seg5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg5\[6\] 0 " "Info: Pin \"seg5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg6\[0\] 0 " "Info: Pin \"seg6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg6\[1\] 0 " "Info: Pin \"seg6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg6\[2\] 0 " "Info: Pin \"seg6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg6\[3\] 0 " "Info: Pin \"seg6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg6\[4\] 0 " "Info: Pin \"seg6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg6\[5\] 0 " "Info: Pin \"seg6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg6\[6\] 0 " "Info: Pin \"seg6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg7\[0\] 0 " "Info: Pin \"seg7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg7\[1\] 0 " "Info: Pin \"seg7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg7\[2\] 0 " "Info: Pin \"seg7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg7\[3\] 0 " "Info: Pin \"seg7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg7\[4\] 0 " "Info: Pin \"seg7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg7\[5\] 0 " "Info: Pin \"seg7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg7\[6\] 0 " "Info: Pin \"seg7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg8\[0\] 0 " "Info: Pin \"seg8\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg8\[1\] 0 " "Info: Pin \"seg8\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg8\[2\] 0 " "Info: Pin \"seg8\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg8\[3\] 0 " "Info: Pin \"seg8\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg8\[4\] 0 " "Info: Pin \"seg8\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg8\[5\] 0 " "Info: Pin \"seg8\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg8\[6\] 0 " "Info: Pin \"seg8\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Warning: Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_clock a permanently disabled " "Info: Pin ps2_clock has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ps2_clock } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6282 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_data a permanently disabled " "Info: Pin ps2_data has a permanently disabled output enable" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ps2_data } } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/" 0 { } { { 0 { 0 ""} 0 6283 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "393 " "Info: Peak virtual memory: 393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 29 12:12:49 2015 " "Info: Processing ended: Sun Mar 29 12:12:49 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Info: Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Info: Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
