{"vcs1":{"timestamp_begin":1711539173.467011264, "rt":0.87, "ut":0.60, "st":0.13}}
{"vcselab":{"timestamp_begin":1711539174.406099031, "rt":0.68, "ut":0.32, "st":0.11}}
{"link":{"timestamp_begin":1711539175.146341468, "rt":0.23, "ut":0.15, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711539172.961002642}
{"VCS_COMP_START_TIME": 1711539172.961002642}
{"VCS_COMP_END_TIME": 1711539177.371136846}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_pp tb.sv Bicubic.v +define+RTL -R -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 330720}}
{"stitch_vcselab": {"peak_mem": 226172}}
