DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "utils"
unitName "pkg_types"
)
]
instances [
(Instance
name "U_39"
duLibraryName "utils"
duName "m_buff"
elements [
]
mwi 0
uid 64923,0
)
(Instance
name "U_40"
duLibraryName "utils"
duName "m_buff"
elements [
]
mwi 0
uid 64943,0
)
(Instance
name "U_81"
duLibraryName "utils"
duName "m_inv"
elements [
]
mwi 0
uid 65681,0
)
(Instance
name "U_82"
duLibraryName "utils"
duName "m_inv"
elements [
]
mwi 0
uid 65702,0
)
(Instance
name "U_83"
duLibraryName "utils"
duName "m_inv"
elements [
]
mwi 0
uid 65723,0
)
(Instance
name "U_84"
duLibraryName "utils"
duName "m_inv"
elements [
]
mwi 0
uid 65744,0
)
(Instance
name "U_85"
duLibraryName "utils"
duName "m_inv"
elements [
]
mwi 0
uid 65765,0
)
(Instance
name "U_86"
duLibraryName "utils"
duName "m_inv"
elements [
]
mwi 0
uid 65786,0
)
(Instance
name "U_87"
duLibraryName "utils"
duName "m_inv"
elements [
]
mwi 0
uid 65807,0
)
(Instance
name "U_88"
duLibraryName "utils"
duName "m_inv"
elements [
]
mwi 0
uid 65828,0
)
(Instance
name "U_51"
duLibraryName "utils"
duName "m_buff"
elements [
]
mwi 0
uid 69169,0
)
(Instance
name "U_52"
duLibraryName "utils"
duName "m_buff"
elements [
]
mwi 0
uid 69189,0
)
(Instance
name "U_17"
duLibraryName "utils"
duName "m_buffn"
elements [
(GiElement
name "N"
type "integer"
value "4"
)
]
mwi 0
uid 69455,0
)
(Instance
name "U_18"
duLibraryName "utils"
duName "m_buffn"
elements [
(GiElement
name "N"
type "integer"
value "4"
)
]
mwi 0
uid 69481,0
)
(Instance
name "Um_power"
duLibraryName "utils"
duName "m_power"
elements [
]
mwi 0
uid 70612,0
)
(Instance
name "Ueth2x_locallink"
duLibraryName "ethernet_v4"
duName "eth2x_locallink"
elements [
]
mwi 0
uid 71763,0
)
(Instance
name "Uhost_interface"
duLibraryName "ethernet_v4"
duName "host_interface"
elements [
]
mwi 0
uid 72019,0
)
(Instance
name "U_0"
duLibraryName "moduleware"
duName "and"
elements [
]
mwi 1
uid 79059,0
)
(Instance
name "U_89"
duLibraryName "utils"
duName "m_inv"
elements [
]
mwi 0
uid 79796,0
)
(Instance
name "U_90"
duLibraryName "utils"
duName "m_inv"
elements [
]
mwi 0
uid 79817,0
)
(Instance
name "U_91"
duLibraryName "utils"
duName "m_inv"
elements [
]
mwi 0
uid 79838,0
)
(Instance
name "U_92"
duLibraryName "utils"
duName "m_inv"
elements [
]
mwi 0
uid 79859,0
)
(Instance
name "U_41"
duLibraryName "utils"
duName "m_buff"
elements [
]
mwi 0
uid 79880,0
)
(Instance
name "U_42"
duLibraryName "utils"
duName "m_buff"
elements [
]
mwi 0
uid 79900,0
)
(Instance
name "U_93"
duLibraryName "utils"
duName "m_inv"
elements [
]
mwi 0
uid 80218,0
)
(Instance
name "U_94"
duLibraryName "utils"
duName "m_inv"
elements [
]
mwi 0
uid 80239,0
)
(Instance
name "U_95"
duLibraryName "utils"
duName "m_inv"
elements [
]
mwi 0
uid 80260,0
)
(Instance
name "U_96"
duLibraryName "utils"
duName "m_inv"
elements [
]
mwi 0
uid 80281,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb0"
number "6"
)
(EmbeddedInstance
name "eb1"
number "7"
)
]
frameInstances [
(FrameInstance
name "g0"
lb "0"
rb "1"
insts [
(Instance
name "Ueth_stat_decoder"
duLibraryName "ethernet_v4"
duName "eth_stat_decoder"
elements [
]
mwi 0
uid 71817,0
)
(Instance
name "Ustatword_build"
duLibraryName "ethernet_v4"
duName "statword_build"
elements [
]
mwi 0
uid 71891,0
)
(Instance
name "Upause_controller"
duLibraryName "ethernet_v4"
duName "pause_controller"
elements [
(GiElement
name "PAUSE_QUANTA_VALUE"
type "integer"
value "16#FFFF#"
)
(GiElement
name "USE_LLFIFO_STAT"
type "boolean"
value "false"
)
]
mwi 0
uid 71937,0
)
]
)
]
libraryRefs [
"ieee"
"utils"
]
)
version "30.1"
appVersion "2010.2a (Build 7)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds/@ethernet@interface2@x/top.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds/@ethernet@interface2@x/top.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "top"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds/@ethernet@interface2@x"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds/EthernetInterface2X"
)
(vvPair
variable "date"
value "06/24/11"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "24"
)
(vvPair
variable "entity_name"
value "EthernetInterface2X"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "top.bd"
)
(vvPair
variable "f_logical"
value "top.bd"
)
(vvPair
variable "f_noext"
value "top"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "ethernet_v4"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../ethernet_v4/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../ethernet_v4/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../ethernet_v4/ps"
)
(vvPair
variable "mm"
value "06"
)
(vvPair
variable "module_name"
value "EthernetInterface2X"
)
(vvPair
variable "month"
value "Jun"
)
(vvPair
variable "month_long"
value "June"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds/@ethernet@interface2@x/top.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds/EthernetInterface2X/top.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "top"
)
(vvPair
variable "this_file_logical"
value "top"
)
(vvPair
variable "time"
value "12:26:08"
)
(vvPair
variable "unit"
value "EthernetInterface2X"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2010.2a (Build 7)"
)
(vvPair
variable "view"
value "top"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 1652,0
optionalChildren [
*1 (PortIoIn
uid 401,0
shape (CompositeShape
uid 402,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 403,0
sl 0
ro 270
xt "110000,36625,111500,37375"
)
(Line
uid 404,0
sl 0
ro 270
xt "111500,37000,112000,37000"
pts [
"111500,37000"
"112000,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 405,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 406,0
va (VaSet
isHidden 1
)
xt "103800,36450,109000,37450"
st "clk_25_50_i"
ju 2
blo "109000,37250"
tm "WireNameMgr"
)
)
)
*2 (CommentText
uid 1498,0
shape (Rectangle
uid 1499,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "148000,-10000,181000,-4000"
)
text (MLText
uid 1500,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "148200,-9800,178200,-5000"
st "
Created using Mentor Graphics HDL2Graphics(TM) Technology
on - 14:44:55 01/17/07
from - /home/warren/odr/Stage1/Coregen/e0_basex_simple/example_design/e0_basex_simple_example_design.vhd

"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 32600
)
)
*3 (Grouping
uid 1501,0
optionalChildren [
*4 (CommentText
uid 1503,0
shape (Rectangle
uid 1504,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "240000,152000,257000,153000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 1505,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "240200,152050,252700,152950"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 1506,0
shape (Rectangle
uid 1507,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "257000,148000,261000,149000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 1508,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "257200,148050,261200,148950"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 1509,0
shape (Rectangle
uid 1510,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "240000,150000,257000,151000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 1511,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "240200,150050,250200,150950"
st "
EthernetInterface2X
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 1512,0
shape (Rectangle
uid 1513,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "236000,150000,240000,151000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 1514,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "236200,150050,239200,150950"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 1515,0
shape (Rectangle
uid 1516,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "257000,149000,277000,153000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 1517,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "257200,149200,267700,150100"
st "
Comments go here ...

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 1518,0
shape (Rectangle
uid 1519,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "261000,148000,277000,149000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 1520,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "261200,148050,263200,148950"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 1521,0
shape (Rectangle
uid 1522,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "236000,148000,257000,150000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 1523,0
va (VaSet
fg "32768,0,0"
)
xt "244650,148500,248350,149500"
st "
UCL HEP
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 1524,0
shape (Rectangle
uid 1525,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "236000,151000,240000,152000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 1526,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "236200,151050,238700,151950"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*12 (CommentText
uid 1527,0
shape (Rectangle
uid 1528,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "236000,152000,240000,153000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 1529,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "236200,152050,239700,152950"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*13 (CommentText
uid 1530,0
shape (Rectangle
uid 1531,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "240000,151000,257000,152000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 1532,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "240200,151050,256700,151950"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 1502,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "236000,148000,277000,153000"
)
oxt "14000,66000,55000,71000"
)
*14 (Net
uid 21890,0
decl (Decl
n "PHYAD_0"
t "std_logic_vector"
b "(4 DOWNTO 0)"
preAdd 0
posAdd 0
o 59
suid 49,0
)
declText (MLText
uid 21891,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "275000,38100,303000,39300"
st "signal PHYAD_0                   : std_logic_vector(4 downto 0)"
)
)
*15 (Net
uid 26508,0
decl (Decl
n "syncacq_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
prec "--EMAC-MGT link status"
preAdd 0
posAdd 0
o 38
suid 65,0
)
declText (MLText
uid 26509,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "275000,5700,299600,8100"
st "--EMAC-MGT link status
signal EMAC0CLIENTSYNCACQSTATUS  : std_logic"
)
)
*16 (Net
uid 27042,0
decl (Decl
n "rx_dvld"
t "std_logic_vector"
b "(1 DOWNTO 0)"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 100
suid 72,0
)
declText (MLText
uid 27043,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "275000,10200,296800,12600"
st "-- Client Receiver Interface - EMAC0
signal EMAC0CLIENTRXDVLD         : std_logic"
)
)
*17 (Net
uid 29456,0
decl (Decl
n "hostclk_i"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 120,0
)
declText (MLText
uid 29457,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "275000,5700,290600,6900"
st "hostclk_125_i             : std_logic"
)
)
*18 (PortIoIn
uid 31573,0
shape (CompositeShape
uid 31574,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 31575,0
sl 0
ro 270
xt "110000,34625,111500,35375"
)
(Line
uid 31576,0
sl 0
ro 270
xt "111500,35000,112000,35000"
pts [
"111500,35000"
"112000,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 31577,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 31578,0
va (VaSet
isHidden 1
)
xt "107100,34500,109000,35500"
st "init_i"
ju 2
blo "109000,35300"
tm "WireNameMgr"
)
)
)
*19 (Net
uid 31579,0
decl (Decl
n "host_reset_i"
t "std_logic"
preAdd 0
o 8
suid 174,0
)
declText (MLText
uid 31580,0
va (VaSet
isHidden 1
font "charter,10,0"
)
xt "275000,35400,296900,42600"
st "-----------------------------------------------------------------------
-- Signal Declarations
-----------------------------------------------------------------------

 -- Global asynchronous reset
reset_i                   : std_logic"
)
)
*20 (PortIoIn
uid 35548,0
shape (CompositeShape
uid 35549,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 35550,0
sl 0
ro 270
xt "110000,35625,111500,36375"
)
(Line
uid 35551,0
sl 0
ro 270
xt "111500,36000,112000,36000"
pts [
"111500,36000"
"112000,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 35552,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 35553,0
va (VaSet
isHidden 1
)
xt "105600,35500,109000,36500"
st "hostclk_i"
ju 2
blo "109000,36300"
tm "WireNameMgr"
)
)
)
*21 (PortIoOut
uid 39077,0
shape (CompositeShape
uid 39078,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39079,0
sl 0
ro 270
xt "214500,59625,216000,60375"
)
(Line
uid 39080,0
sl 0
ro 270
xt "214000,60000,214500,60000"
pts [
"214000,60000"
"214500,60000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 39081,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 39082,0
va (VaSet
isHidden 1
)
xt "217000,59500,220900,60500"
st "rx_data_o"
blo "217000,60300"
tm "WireNameMgr"
)
)
)
*22 (Net
uid 40969,0
decl (Decl
n "rx_sof_n"
t "slv2"
o 99
suid 295,0
)
declText (MLText
uid 40970,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*23 (Net
uid 40971,0
decl (Decl
n "rx_eof_n"
t "slv2"
o 98
suid 296,0
)
declText (MLText
uid 40972,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*24 (Net
uid 40973,0
decl (Decl
n "rx_src_rdy_n"
t "slv2"
o 97
suid 297,0
)
declText (MLText
uid 40974,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*25 (Net
uid 40975,0
decl (Decl
n "rx_dst_rdy_n"
t "slv2"
o 96
suid 298,0
)
declText (MLText
uid 40976,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*26 (Net
uid 41281,0
decl (Decl
n "EMACCLIENTRXFRAMEDROP"
t "slv2"
preAdd 0
posAdd 0
o 95
suid 315,0
)
declText (MLText
uid 41282,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*27 (Net
uid 41283,0
decl (Decl
n "RX_LL_FIFO_STATUS"
t "slv4_array"
b "(1 DOWNTO 0)"
preAdd 0
posAdd 0
o 70
suid 316,0
)
declText (MLText
uid 41284,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*28 (Net
uid 41792,0
decl (Decl
n "EMACCLIENTRXSTATS"
t "slv7_array"
b "(1 DOWNTO 0)"
o 68
suid 353,0
)
declText (MLText
uid 41793,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*29 (Net
uid 41800,0
decl (Decl
n "EMACCLIENTRXSTATSVLD"
t "slv2"
o 77
suid 354,0
)
declText (MLText
uid 41801,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*30 (Net
uid 41808,0
decl (Decl
n "EMACCLIENTRXSTATSBYTEVLD"
t "slv2"
o 76
suid 355,0
)
declText (MLText
uid 41809,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*31 (Net
uid 41816,0
decl (Decl
n "EMACCLIENTTXSTATS"
t "slv2"
o 74
suid 356,0
)
declText (MLText
uid 41817,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*32 (Net
uid 41824,0
decl (Decl
n "EMACCLIENTTXSTATSVLD"
t "slv2"
o 75
suid 357,0
)
declText (MLText
uid 41825,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*33 (Net
uid 41832,0
decl (Decl
n "EMACCLIENTTXSTATSBYTEVLD"
t "slv2"
o 78
suid 358,0
)
declText (MLText
uid 41833,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*34 (Net
uid 42412,0
decl (Decl
n "tx_client_clk"
t "slv2"
prec "-- client interface clocking signals - EMAC0"
preAdd 0
o 83
suid 383,0
)
declText (MLText
uid 42413,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*35 (Net
uid 43416,0
lang 2
decl (Decl
n "rx_status"
t "slv28_array"
b "(1 DOWNTO 0)"
o 73
suid 407,0
)
declText (MLText
uid 43417,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*36 (Net
uid 43582,0
decl (Decl
n "rx_overflow"
t "slv2"
o 88
suid 418,0
)
declText (MLText
uid 43583,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*37 (Net
uid 43606,0
decl (Decl
n "tx_fifo_stat"
t "slv4_array"
b "(1 DOWNTO 0)"
o 69
suid 421,0
)
declText (MLText
uid 43607,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*38 (Net
uid 43614,0
decl (Decl
n "tx_overflow"
t "slv2"
o 89
suid 422,0
)
declText (MLText
uid 43615,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*39 (Net
uid 47145,0
decl (Decl
n "REFCLK1_i"
t "std_logic"
o 4
suid 437,0
)
declText (MLText
uid 47146,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*40 (Net
uid 47153,0
decl (Decl
n "REFCLK2_i"
t "std_logic"
o 3
suid 438,0
)
declText (MLText
uid 47154,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*41 (PortIoIn
uid 47161,0
shape (CompositeShape
uid 47162,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 47163,0
sl 0
ro 270
xt "110000,41625,111500,42375"
)
(Line
uid 47164,0
sl 0
ro 270
xt "111500,42000,112000,42000"
pts [
"111500,42000"
"112000,42000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 47165,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 47166,0
va (VaSet
isHidden 1
)
xt "104400,41500,109000,42500"
st "REFCLK1_i"
ju 2
blo "109000,42300"
tm "WireNameMgr"
)
)
)
*42 (PortIoIn
uid 47167,0
shape (CompositeShape
uid 47168,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 47169,0
sl 0
ro 270
xt "110000,42625,111500,43375"
)
(Line
uid 47170,0
sl 0
ro 270
xt "111500,43000,112000,43000"
pts [
"111500,43000"
"112000,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 47171,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 47172,0
va (VaSet
isHidden 1
)
xt "104400,42500,109000,43500"
st "REFCLK2_i"
ju 2
blo "109000,43300"
tm "WireNameMgr"
)
)
)
*43 (Net
uid 49787,0
decl (Decl
n "HOSTADDR"
t "std_logic_vector"
b "(9 downto 0)"
o 57
suid 462,0
)
declText (MLText
uid 49788,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*44 (Net
uid 49795,0
decl (Decl
n "HOSTEMAC1SEL"
t "std_logic"
o 63
suid 463,0
)
declText (MLText
uid 49796,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*45 (Net
uid 49803,0
decl (Decl
n "HOSTMIIMSEL"
t "std_logic"
o 62
suid 464,0
)
declText (MLText
uid 49804,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*46 (Net
uid 49811,0
decl (Decl
n "HOSTOPCODE"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Generic Host Interface"
preAdd 0
o 56
suid 465,0
)
declText (MLText
uid 49812,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*47 (Net
uid 49819,0
decl (Decl
n "HOSTREQ"
t "std_logic"
o 61
suid 466,0
)
declText (MLText
uid 49820,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*48 (Net
uid 49827,0
decl (Decl
n "HOSTWRDATA"
t "std_logic_vector"
b "(31 downto 0)"
o 55
suid 467,0
)
declText (MLText
uid 49828,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*49 (Net
uid 50771,0
decl (Decl
n "HOSTRDDATA"
t "std_logic_vector"
b "(31 downto 0)"
o 54
suid 480,0
)
declText (MLText
uid 50772,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*50 (Net
uid 50779,0
decl (Decl
n "HOSTMIIMRDY"
t "std_logic"
o 60
suid 481,0
)
declText (MLText
uid 50780,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*51 (PortIoIn
uid 51435,0
shape (CompositeShape
uid 51436,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 51437,0
sl 0
ro 270
xt "69000,150625,70500,151375"
)
(Line
uid 51438,0
sl 0
ro 270
xt "70500,151000,71000,151000"
pts [
"70500,151000"
"71000,151000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 51439,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 51440,0
va (VaSet
isHidden 1
)
xt "61500,150500,68000,151500"
st "machost_addr_i"
ju 2
blo "68000,151300"
tm "WireNameMgr"
)
)
)
*52 (PortIoIn
uid 51463,0
shape (CompositeShape
uid 51464,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 51465,0
sl 0
ro 270
xt "69000,153625,70500,154375"
)
(Line
uid 51466,0
sl 0
ro 270
xt "70500,154000,71000,154000"
pts [
"70500,154000"
"71000,154000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 51467,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 51468,0
va (VaSet
isHidden 1
)
xt "61600,153500,68000,154500"
st "machost_data_i"
ju 2
blo "68000,154300"
tm "WireNameMgr"
)
)
)
*53 (Net
uid 51533,0
decl (Decl
n "machost_addr_i"
t "std_logic_vector"
b "(10 DOWNTO 0)"
o 2
suid 499,0
)
declText (MLText
uid 51534,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*54 (Net
uid 52409,0
decl (Decl
n "machost_data_i"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 1
suid 512,0
)
declText (MLText
uid 52410,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*55 (Net
uid 56449,0
decl (Decl
n "pause_req"
t "slv2"
prec "-- MAC Control Interface - EMAC0"
preAdd 0
posAdd 0
o 93
suid 542,0
)
declText (MLText
uid 56450,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*56 (Net
uid 56453,0
decl (Decl
n "pause_val"
t "slv16_array"
b "(1 DOWNTO 0)"
preAdd 0
posAdd 0
o 101
suid 544,0
)
declText (MLText
uid 56454,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*57 (Net
uid 56882,0
decl (Decl
n "tx_ack_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 92
suid 549,0
)
declText (MLText
uid 56883,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*58 (Net
uid 56898,0
decl (Decl
n "tx_collision"
t "slv2"
o 91
suid 550,0
)
declText (MLText
uid 56899,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*59 (Net
uid 56906,0
decl (Decl
n "tx_retransmit"
t "slv2"
o 90
suid 551,0
)
declText (MLText
uid 56907,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*60 (Frame
uid 57080,0
shape (RectFrame
uid 57081,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "252000,33000,303000,98000"
)
title (TextAssociate
uid 57082,0
ps "TopLeftStrategy"
text (MLText
uid 57083,0
va (VaSet
font "charter,10,0"
)
xt "252300,31400,267700,32600"
st "g0: FOR i IN 0 TO 1 GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
uid 57084,0
ps "TopLeftStrategy"
shape (Rectangle
uid 57085,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "252500,33300,253500,34700"
)
num (Text
uid 57086,0
va (VaSet
font "charter,10,0"
)
xt "252700,33400,253300,34600"
st "1"
blo "252700,34400"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
uid 57087,0
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*61 (Text
uid 57088,0
va (VaSet
font "charter,10,1"
)
xt "294000,98000,305200,99300"
st "Frame Declarations"
blo "294000,99000"
)
*62 (MLText
uid 57089,0
va (VaSet
font "charter,10,0"
)
xt "294000,99300,294000,99300"
tm "BdFrameDeclTextMgr"
)
]
)
lb "0"
rb "1"
)
*63 (Net
uid 57122,0
decl (Decl
n "rxdcount"
t "slv32_array"
b "(1 DOWNTO 0)"
o 72
suid 558,0
)
declText (MLText
uid 57123,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*64 (Net
uid 57154,0
lang 2
decl (Decl
n "tx_status"
t "slv32_array"
b "(1 DOWNTO 0)"
o 71
suid 560,0
)
declText (MLText
uid 57155,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*65 (PortIoIn
uid 58002,0
shape (CompositeShape
uid 58003,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 58004,0
sl 0
ro 270
xt "96000,59625,97500,60375"
)
(Line
uid 58005,0
sl 0
ro 270
xt "97500,60000,98000,60000"
pts [
"97500,60000"
"98000,60000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 58006,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 58007,0
va (VaSet
isHidden 1
)
xt "91400,59450,95000,60450"
st "tx_data_i"
ju 2
blo "95000,60250"
tm "WireNameMgr"
)
)
)
*66 (Net
uid 58042,0
decl (Decl
n "tx_fifo_clk_i"
t "std_logic"
preAdd 0
o 11
suid 577,0
)
declText (MLText
uid 58043,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*67 (Net
uid 58676,0
decl (Decl
n "tx_sof_n"
t "slv2"
o 87
suid 582,0
)
declText (MLText
uid 58677,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*68 (Net
uid 58678,0
decl (Decl
n "tx_src_rdy_n"
t "slv2"
o 84
suid 583,0
)
declText (MLText
uid 58679,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*69 (Net
uid 58680,0
decl (Decl
n "tx_dst_rdy_n"
t "slv2"
o 85
suid 584,0
)
declText (MLText
uid 58681,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*70 (Net
uid 58682,0
decl (Decl
n "tx_eof_n"
t "slv2"
o 86
suid 585,0
)
declText (MLText
uid 58683,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*71 (Net
uid 61192,0
decl (Decl
n "mac_stat"
t "slv64_array"
b "(1 DOWNTO 0)"
o 32
suid 628,0
)
declText (MLText
uid 61193,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*72 (Net
uid 61194,0
decl (Decl
n "stat_word"
t "slv64_array"
b "(1 DOWNTO 0)"
o 31
suid 629,0
)
declText (MLText
uid 61195,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*73 (Net
uid 61496,0
decl (Decl
n "rx_client_clk"
t "slv2"
o 94
suid 649,0
)
declText (MLText
uid 61497,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*74 (Net
uid 61720,0
decl (Decl
n "sfp_los_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 37
suid 654,0
)
declText (MLText
uid 61721,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*75 (Net
uid 61722,0
decl (Decl
n "sf_absent_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 36
suid 655,0
)
declText (MLText
uid 61723,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*76 (Net
uid 61724,0
decl (Decl
n "sf_txfault_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 35
suid 656,0
)
declText (MLText
uid 61725,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*77 (Net
uid 64903,0
decl (Decl
n "hi"
t "std_logic"
preAdd 0
posAdd 0
o 102
suid 722,0
)
declText (MLText
uid 64904,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*78 (Net
uid 64911,0
decl (Decl
n "lo"
t "std_logic"
preAdd 0
posAdd 0
o 103
suid 723,0
)
declText (MLText
uid 64912,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*79 (SaComponent
uid 64923,0
optionalChildren [
*80 (CptPort
uid 64933,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64934,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "189250,89625,190000,90375"
)
tg (CPTG
uid 64935,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64936,0
va (VaSet
isHidden 1
)
xt "190000,89500,190200,90500"
st "i"
blo "190000,90300"
)
s (Text
uid 64937,0
va (VaSet
isHidden 1
)
xt "190000,90500,190000,90500"
blo "190000,90500"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
o 1
)
)
)
*81 (CptPort
uid 64938,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64939,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "192000,89625,192750,90375"
)
tg (CPTG
uid 64940,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64941,0
va (VaSet
isHidden 1
)
xt "191500,89500,192000,90500"
st "o"
ju 2
blo "192000,90300"
)
s (Text
uid 64942,0
va (VaSet
isHidden 1
)
xt "192000,90500,192000,90500"
ju 2
blo "192000,90500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
o 2
)
)
)
]
shape (Buf
uid 64924,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "190000,89000,192000,91000"
)
showPorts 0
oxt "15000,22000,17000,24000"
ttg (MlTextGroup
uid 64925,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*82 (Text
uid 64926,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "202500,113000,204200,114000"
st "utils"
blo "202500,113800"
tm "BdLibraryNameMgr"
)
*83 (Text
uid 64927,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "202500,113900,205300,114900"
st "m_buff"
blo "202500,114700"
tm "CptNameMgr"
)
*84 (Text
uid 64928,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "202500,114000,204600,115000"
st "U_39"
blo "202500,114800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 64929,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 64930,0
text (MLText
uid 64931,0
va (VaSet
font "clean,8,0"
)
xt "189000,87000,189000,87000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
)
archFileType "UNKNOWN"
)
*85 (SaComponent
uid 64943,0
optionalChildren [
*86 (CptPort
uid 64953,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64954,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "189250,88625,190000,89375"
)
tg (CPTG
uid 64955,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 64956,0
va (VaSet
isHidden 1
)
xt "190000,88500,190200,89500"
st "i"
blo "190000,89300"
)
s (Text
uid 64957,0
va (VaSet
isHidden 1
)
xt "190000,89500,190000,89500"
blo "190000,89500"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
o 1
)
)
)
*87 (CptPort
uid 64958,0
ps "OnEdgeStrategy"
shape (Triangle
uid 64959,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "192000,88625,192750,89375"
)
tg (CPTG
uid 64960,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 64961,0
va (VaSet
isHidden 1
)
xt "191500,88500,192000,89500"
st "o"
ju 2
blo "192000,89300"
)
s (Text
uid 64962,0
va (VaSet
isHidden 1
)
xt "192000,89500,192000,89500"
ju 2
blo "192000,89500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
o 2
)
)
)
]
shape (Buf
uid 64944,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "190000,88000,192000,90000"
)
showPorts 0
oxt "15000,22000,17000,24000"
ttg (MlTextGroup
uid 64945,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*88 (Text
uid 64946,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "202500,112000,204200,113000"
st "utils"
blo "202500,112800"
tm "BdLibraryNameMgr"
)
*89 (Text
uid 64947,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "202500,112900,205300,113900"
st "m_buff"
blo "202500,113700"
tm "CptNameMgr"
)
*90 (Text
uid 64948,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "202500,113000,204600,114000"
st "U_40"
blo "202500,113800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 64949,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 64950,0
text (MLText
uid 64951,0
va (VaSet
font "clean,8,0"
)
xt "189000,86000,189000,86000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
)
archFileType "UNKNOWN"
)
*91 (SaComponent
uid 65681,0
optionalChildren [
*92 (CptPort
uid 65691,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65692,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "192000,58625,192750,59375"
)
tg (CPTG
uid 65693,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65694,0
va (VaSet
isHidden 1
)
xt "676050,58550,676250,59550"
st "i"
ju 2
blo "676250,59350"
)
s (Text
uid 65695,0
va (VaSet
)
xt "676250,59550,676250,59550"
ju 2
blo "676250,59550"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*93 (CptPort
uid 65696,0
optionalChildren [
*94 (Circle
uid 65701,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "189092,58546,190000,59454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 65697,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "188342,58625,189092,59375"
)
tg (CPTG
uid 65698,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65699,0
va (VaSet
isHidden 1
)
xt "667934,58550,668434,59550"
st "o"
blo "667934,59350"
)
s (Text
uid 65700,0
va (VaSet
)
xt "667934,59550,667934,59550"
blo "667934,59550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
]
shape (Buf
uid 65682,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "190000,58000,192000,60000"
)
showPorts 0
oxt "35000,5000,37000,7000"
ttg (MlTextGroup
uid 65683,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
uid 65684,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,65200,225700,66200"
st "utils"
blo "224000,66000"
tm "BdLibraryNameMgr"
)
*96 (Text
uid 65685,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,66100,226400,67100"
st "m_inv"
blo "224000,66900"
tm "CptNameMgr"
)
*97 (Text
uid 65686,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,66200,226100,67200"
st "U_81"
blo "224000,67000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 65687,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 65688,0
text (MLText
uid 65689,0
va (VaSet
font "clean,8,0"
)
xt "188000,58000,188000,58000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
)
archFileType "UNKNOWN"
)
*98 (SaComponent
uid 65702,0
optionalChildren [
*99 (CptPort
uid 65712,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65713,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "189250,57625,190000,58375"
)
tg (CPTG
uid 65714,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65715,0
va (VaSet
isHidden 1
)
xt "191000,57550,191200,58550"
st "i"
blo "191000,58350"
)
s (Text
uid 65716,0
va (VaSet
)
xt "191000,58550,191000,58550"
blo "191000,58550"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*100 (CptPort
uid 65717,0
optionalChildren [
*101 (Circle
uid 65722,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "192000,57546,192908,58454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 65718,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "192908,57625,193658,58375"
)
tg (CPTG
uid 65719,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65720,0
va (VaSet
isHidden 1
)
xt "190500,57550,191000,58550"
st "o"
ju 2
blo "191000,58350"
)
s (Text
uid 65721,0
va (VaSet
)
xt "191000,58550,191000,58550"
ju 2
blo "191000,58550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
]
shape (Buf
uid 65703,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "190000,57000,192000,59000"
)
showPorts 0
oxt "35000,5000,37000,7000"
ttg (MlTextGroup
uid 65704,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
uid 65705,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,64200,225700,65200"
st "utils"
blo "224000,65000"
tm "BdLibraryNameMgr"
)
*103 (Text
uid 65706,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,65100,226400,66100"
st "m_inv"
blo "224000,65900"
tm "CptNameMgr"
)
*104 (Text
uid 65707,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,65200,226100,66200"
st "U_82"
blo "224000,66000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 65708,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 65709,0
text (MLText
uid 65710,0
va (VaSet
font "clean,8,0"
)
xt "188000,57000,188000,57000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
)
archFileType "UNKNOWN"
)
*105 (SaComponent
uid 65723,0
optionalChildren [
*106 (CptPort
uid 65733,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65734,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "123250,57625,124000,58375"
)
tg (CPTG
uid 65735,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65736,0
va (VaSet
isHidden 1
)
xt "125000,57550,125200,58550"
st "i"
blo "125000,58350"
)
s (Text
uid 65737,0
va (VaSet
)
xt "125000,58550,125000,58550"
blo "125000,58550"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*107 (CptPort
uid 65738,0
optionalChildren [
*108 (Circle
uid 65743,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "126000,57546,126908,58454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 65739,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "126908,57625,127658,58375"
)
tg (CPTG
uid 65740,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65741,0
va (VaSet
isHidden 1
)
xt "124500,57550,125000,58550"
st "o"
ju 2
blo "125000,58350"
)
s (Text
uid 65742,0
va (VaSet
)
xt "125000,58550,125000,58550"
ju 2
blo "125000,58550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
]
shape (Buf
uid 65724,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "124000,57000,126000,59000"
)
showPorts 0
oxt "35000,5000,37000,7000"
ttg (MlTextGroup
uid 65725,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*109 (Text
uid 65726,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "158000,64200,159700,65200"
st "utils"
blo "158000,65000"
tm "BdLibraryNameMgr"
)
*110 (Text
uid 65727,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "158000,65100,160400,66100"
st "m_inv"
blo "158000,65900"
tm "CptNameMgr"
)
*111 (Text
uid 65728,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "158000,65200,160100,66200"
st "U_83"
blo "158000,66000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 65729,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 65730,0
text (MLText
uid 65731,0
va (VaSet
font "clean,8,0"
)
xt "122000,57000,122000,57000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
)
archFileType "UNKNOWN"
)
*112 (SaComponent
uid 65744,0
optionalChildren [
*113 (CptPort
uid 65754,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65755,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "123250,55625,124000,56375"
)
tg (CPTG
uid 65756,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65757,0
va (VaSet
isHidden 1
)
xt "125000,55550,125200,56550"
st "i"
blo "125000,56350"
)
s (Text
uid 65758,0
va (VaSet
)
xt "125000,56550,125000,56550"
blo "125000,56550"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*114 (CptPort
uid 65759,0
optionalChildren [
*115 (Circle
uid 65764,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "126000,55546,126908,56454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 65760,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "126908,55625,127658,56375"
)
tg (CPTG
uid 65761,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65762,0
va (VaSet
isHidden 1
)
xt "124500,55550,125000,56550"
st "o"
ju 2
blo "125000,56350"
)
s (Text
uid 65763,0
va (VaSet
)
xt "125000,56550,125000,56550"
ju 2
blo "125000,56550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
]
shape (Buf
uid 65745,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "124000,55000,126000,57000"
)
showPorts 0
oxt "35000,5000,37000,7000"
ttg (MlTextGroup
uid 65746,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*116 (Text
uid 65747,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "158000,62200,159700,63200"
st "utils"
blo "158000,63000"
tm "BdLibraryNameMgr"
)
*117 (Text
uid 65748,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "158000,63100,160400,64100"
st "m_inv"
blo "158000,63900"
tm "CptNameMgr"
)
*118 (Text
uid 65749,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "158000,63200,160100,64200"
st "U_84"
blo "158000,64000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 65750,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 65751,0
text (MLText
uid 65752,0
va (VaSet
font "clean,8,0"
)
xt "122000,55000,122000,55000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
)
archFileType "UNKNOWN"
)
*119 (SaComponent
uid 65765,0
optionalChildren [
*120 (CptPort
uid 65780,0
optionalChildren [
*121 (Circle
uid 65785,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "192000,55546,192908,56454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 65781,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "192908,55625,193658,56375"
)
tg (CPTG
uid 65782,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65783,0
va (VaSet
isHidden 1
)
xt "190500,55550,191000,56550"
st "o"
ju 2
blo "191000,56350"
)
s (Text
uid 65784,0
va (VaSet
)
xt "191000,56550,191000,56550"
ju 2
blo "191000,56550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*122 (CptPort
uid 65775,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65776,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "189250,55625,190000,56375"
)
tg (CPTG
uid 65777,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65778,0
va (VaSet
isHidden 1
)
xt "191000,55550,191200,56550"
st "i"
blo "191000,56350"
)
s (Text
uid 65779,0
va (VaSet
)
xt "191000,56550,191000,56550"
blo "191000,56550"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
]
shape (Buf
uid 65766,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "190000,55000,192000,57000"
)
showPorts 0
oxt "35000,5000,37000,7000"
ttg (MlTextGroup
uid 65767,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*123 (Text
uid 65768,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,62200,225700,63200"
st "utils"
blo "224000,63000"
tm "BdLibraryNameMgr"
)
*124 (Text
uid 65769,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,63100,226400,64100"
st "m_inv"
blo "224000,63900"
tm "CptNameMgr"
)
*125 (Text
uid 65770,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,63200,226100,64200"
st "U_85"
blo "224000,64000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 65771,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 65772,0
text (MLText
uid 65773,0
va (VaSet
font "clean,8,0"
)
xt "188000,55000,188000,55000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
)
archFileType "UNKNOWN"
)
*126 (SaComponent
uid 65786,0
optionalChildren [
*127 (CptPort
uid 65796,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65797,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "126000,58625,126750,59375"
)
tg (CPTG
uid 65798,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65799,0
va (VaSet
isHidden 1
)
xt "610050,58550,610250,59550"
st "i"
ju 2
blo "610250,59350"
)
s (Text
uid 65800,0
va (VaSet
)
xt "610250,59550,610250,59550"
ju 2
blo "610250,59550"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*128 (CptPort
uid 65801,0
optionalChildren [
*129 (Circle
uid 65806,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "123092,58546,124000,59454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 65802,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "122342,58625,123092,59375"
)
tg (CPTG
uid 65803,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65804,0
va (VaSet
isHidden 1
)
xt "601934,58550,602434,59550"
st "o"
blo "601934,59350"
)
s (Text
uid 65805,0
va (VaSet
)
xt "601934,59550,601934,59550"
blo "601934,59550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
]
shape (Buf
uid 65787,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "124000,58000,126000,60000"
)
showPorts 0
oxt "35000,5000,37000,7000"
ttg (MlTextGroup
uid 65788,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*130 (Text
uid 65789,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "158000,65200,159700,66200"
st "utils"
blo "158000,66000"
tm "BdLibraryNameMgr"
)
*131 (Text
uid 65790,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "158000,66100,160400,67100"
st "m_inv"
blo "158000,66900"
tm "CptNameMgr"
)
*132 (Text
uid 65791,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "158000,66200,160100,67200"
st "U_86"
blo "158000,67000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 65792,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 65793,0
text (MLText
uid 65794,0
va (VaSet
font "clean,8,0"
)
xt "122000,58000,122000,58000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
)
archFileType "UNKNOWN"
)
*133 (SaComponent
uid 65807,0
optionalChildren [
*134 (CptPort
uid 65822,0
optionalChildren [
*135 (Circle
uid 65827,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "192000,56546,192908,57454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 65823,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "192908,56625,193658,57375"
)
tg (CPTG
uid 65824,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65825,0
va (VaSet
isHidden 1
)
xt "189217,56267,189717,57267"
st "o"
ju 2
blo "189717,57067"
)
s (Text
uid 65826,0
va (VaSet
)
xt "189717,57267,189717,57267"
ju 2
blo "189717,57267"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*136 (CptPort
uid 65817,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65818,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "189250,56625,190000,57375"
)
tg (CPTG
uid 65819,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65820,0
va (VaSet
isHidden 1
)
xt "191000,56550,191200,57550"
st "i"
blo "191000,57350"
)
s (Text
uid 65821,0
va (VaSet
)
xt "191000,57550,191000,57550"
blo "191000,57550"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
]
shape (Buf
uid 65808,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "190000,56000,192000,58000"
)
showPorts 0
oxt "35000,5000,37000,7000"
ttg (MlTextGroup
uid 65809,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*137 (Text
uid 65810,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,63200,225700,64200"
st "utils"
blo "224000,64000"
tm "BdLibraryNameMgr"
)
*138 (Text
uid 65811,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,64100,226400,65100"
st "m_inv"
blo "224000,64900"
tm "CptNameMgr"
)
*139 (Text
uid 65812,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,64200,226100,65200"
st "U_87"
blo "224000,65000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 65813,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 65814,0
text (MLText
uid 65815,0
va (VaSet
font "clean,8,0"
)
xt "188000,56000,188000,56000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
)
archFileType "UNKNOWN"
)
*140 (SaComponent
uid 65828,0
optionalChildren [
*141 (CptPort
uid 65838,0
ps "OnEdgeStrategy"
shape (Triangle
uid 65839,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "123250,56625,124000,57375"
)
tg (CPTG
uid 65840,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 65841,0
va (VaSet
isHidden 1
)
xt "125000,56550,125200,57550"
st "i"
blo "125000,57350"
)
s (Text
uid 65842,0
va (VaSet
)
xt "125000,57550,125000,57550"
blo "125000,57550"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*142 (CptPort
uid 65843,0
optionalChildren [
*143 (Circle
uid 65848,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "126000,56546,126908,57454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 65844,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "126908,56625,127658,57375"
)
tg (CPTG
uid 65845,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 65846,0
va (VaSet
isHidden 1
)
xt "124500,56550,125000,57550"
st "o"
ju 2
blo "125000,57350"
)
s (Text
uid 65847,0
va (VaSet
)
xt "125000,57550,125000,57550"
ju 2
blo "125000,57550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
]
shape (Buf
uid 65829,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "124000,56000,126000,58000"
)
showPorts 0
oxt "35000,5000,37000,7000"
ttg (MlTextGroup
uid 65830,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*144 (Text
uid 65831,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "158000,63200,159700,64200"
st "utils"
blo "158000,64000"
tm "BdLibraryNameMgr"
)
*145 (Text
uid 65832,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "158000,64100,160400,65100"
st "m_inv"
blo "158000,64900"
tm "CptNameMgr"
)
*146 (Text
uid 65833,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "158000,64200,160100,65200"
st "U_88"
blo "158000,65000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 65834,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 65835,0
text (MLText
uid 65836,0
va (VaSet
font "clean,8,0"
)
xt "122000,56000,122000,56000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
)
archFileType "UNKNOWN"
)
*147 (PortIoOut
uid 66009,0
shape (CompositeShape
uid 66010,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66011,0
sl 0
ro 270
xt "268500,133625,270000,134375"
)
(Line
uid 66012,0
sl 0
ro 270
xt "268000,134000,268500,134000"
pts [
"268000,134000"
"268500,134000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66013,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66014,0
va (VaSet
isHidden 1
)
xt "271000,133500,274500,134500"
st "spare_o0"
blo "271000,134300"
tm "WireNameMgr"
)
)
)
*148 (Net
uid 66023,0
decl (Decl
n "spare_o0"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 24
suid 749,0
)
declText (MLText
uid 66024,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*149 (PortIoOut
uid 66025,0
shape (CompositeShape
uid 66026,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 66027,0
sl 0
ro 270
xt "268500,143625,270000,144375"
)
(Line
uid 66028,0
sl 0
ro 270
xt "268000,144000,268500,144000"
pts [
"268000,144000"
"268500,144000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 66029,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 66030,0
va (VaSet
isHidden 1
)
xt "271000,143500,274500,144500"
st "spare_o1"
blo "271000,144300"
tm "WireNameMgr"
)
)
)
*150 (Net
uid 66037,0
decl (Decl
n "spare_o1"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 26
suid 750,0
)
declText (MLText
uid 66038,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*151 (Net
uid 67459,0
decl (Decl
n "quanta_timer_tick_i"
t "std_logic"
o 28
suid 754,0
)
declText (MLText
uid 67460,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*152 (PortIoIn
uid 67477,0
shape (CompositeShape
uid 67478,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67479,0
sl 0
ro 270
xt "236000,38625,237500,39375"
)
(Line
uid 67480,0
sl 0
ro 270
xt "237500,39000,238000,39000"
pts [
"237500,39000"
"238000,39000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 67481,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 67482,0
va (VaSet
isHidden 1
)
xt "227200,38500,235000,39500"
st "quanta_timer_tick_i"
ju 2
blo "235000,39300"
tm "WireNameMgr"
)
)
)
*153 (PortIoIn
uid 67826,0
shape (CompositeShape
uid 67827,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67828,0
sl 0
ro 270
xt "245000,133625,246500,134375"
)
(Line
uid 67829,0
sl 0
ro 270
xt "246500,134000,247000,134000"
pts [
"246500,134000"
"247000,134000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 67830,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 67831,0
va (VaSet
isHidden 1
)
xt "240800,133500,244000,134500"
st "spare_i0"
ju 2
blo "244000,134300"
tm "WireNameMgr"
)
)
)
*154 (PortIoIn
uid 67832,0
shape (CompositeShape
uid 67833,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 67834,0
sl 0
ro 270
xt "245000,143625,246500,144375"
)
(Line
uid 67835,0
sl 0
ro 270
xt "246500,144000,247000,144000"
pts [
"246500,144000"
"247000,144000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 67836,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 67837,0
va (VaSet
isHidden 1
)
xt "240800,143500,244000,144500"
st "spare_i1"
ju 2
blo "244000,144300"
tm "WireNameMgr"
)
)
)
*155 (Net
uid 67840,0
decl (Decl
n "spare_i0"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 25
suid 756,0
)
declText (MLText
uid 67841,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*156 (Net
uid 67842,0
decl (Decl
n "spare_i1"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 27
suid 757,0
)
declText (MLText
uid 67843,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*157 (Net
uid 68534,0
decl (Decl
n "ext_pause_clr"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 39
suid 761,0
)
declText (MLText
uid 68535,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*158 (Net
uid 68536,0
decl (Decl
n "ext_pause_req"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 40
suid 762,0
)
declText (MLText
uid 68537,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*159 (SaComponent
uid 69169,0
optionalChildren [
*160 (CptPort
uid 69184,0
ps "OnEdgeStrategy"
shape (Triangle
uid 69185,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "258000,129625,258750,130375"
)
tg (CPTG
uid 69186,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 69187,0
va (VaSet
isHidden 1
)
xt "257500,129500,258000,130500"
st "o"
ju 2
blo "258000,130300"
)
s (Text
uid 69188,0
va (VaSet
isHidden 1
)
xt "258000,130500,258000,130500"
ju 2
blo "258000,130500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
o 2
)
)
)
*161 (CptPort
uid 69179,0
ps "OnEdgeStrategy"
shape (Triangle
uid 69180,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "255250,129625,256000,130375"
)
tg (CPTG
uid 69181,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 69182,0
va (VaSet
isHidden 1
)
xt "256000,129500,256200,130500"
st "i"
blo "256000,130300"
)
s (Text
uid 69183,0
va (VaSet
isHidden 1
)
xt "256000,130500,256000,130500"
blo "256000,130500"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
o 1
)
)
)
]
shape (Buf
uid 69170,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "256000,129000,258000,131000"
)
showPorts 0
oxt "15000,22000,17000,24000"
ttg (MlTextGroup
uid 69171,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*162 (Text
uid 69172,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "268500,153000,270200,154000"
st "utils"
blo "268500,153800"
tm "BdLibraryNameMgr"
)
*163 (Text
uid 69173,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "268500,153900,271300,154900"
st "m_buff"
blo "268500,154700"
tm "CptNameMgr"
)
*164 (Text
uid 69174,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "268500,154000,270600,155000"
st "U_51"
blo "268500,154800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 69175,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 69176,0
text (MLText
uid 69177,0
va (VaSet
font "clean,8,0"
)
xt "255000,127000,255000,127000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
)
archFileType "UNKNOWN"
)
*165 (SaComponent
uid 69189,0
optionalChildren [
*166 (CptPort
uid 69204,0
ps "OnEdgeStrategy"
shape (Triangle
uid 69205,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "258000,139625,258750,140375"
)
tg (CPTG
uid 69206,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 69207,0
va (VaSet
isHidden 1
)
xt "257500,139500,258000,140500"
st "o"
ju 2
blo "258000,140300"
)
s (Text
uid 69208,0
va (VaSet
isHidden 1
)
xt "258000,140500,258000,140500"
ju 2
blo "258000,140500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
o 2
)
)
)
*167 (CptPort
uid 69199,0
ps "OnEdgeStrategy"
shape (Triangle
uid 69200,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "255250,139625,256000,140375"
)
tg (CPTG
uid 69201,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 69202,0
va (VaSet
isHidden 1
)
xt "256000,139500,256200,140500"
st "i"
blo "256000,140300"
)
s (Text
uid 69203,0
va (VaSet
isHidden 1
)
xt "256000,140500,256000,140500"
blo "256000,140500"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
o 1
)
)
)
]
shape (Buf
uid 69190,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "256000,139000,258000,141000"
)
showPorts 0
oxt "15000,22000,17000,24000"
ttg (MlTextGroup
uid 69191,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*168 (Text
uid 69192,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "268500,163000,270200,164000"
st "utils"
blo "268500,163800"
tm "BdLibraryNameMgr"
)
*169 (Text
uid 69193,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "268500,163900,271300,164900"
st "m_buff"
blo "268500,164700"
tm "CptNameMgr"
)
*170 (Text
uid 69194,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "268500,164000,270600,165000"
st "U_52"
blo "268500,164800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 69195,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 69196,0
text (MLText
uid 69197,0
va (VaSet
font "clean,8,0"
)
xt "255000,137000,255000,137000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
)
archFileType "UNKNOWN"
)
*171 (SaComponent
uid 69455,0
optionalChildren [
*172 (CptPort
uid 69465,0
ps "OnEdgeStrategy"
shape (Triangle
uid 69466,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "255250,131625,256000,132375"
)
tg (CPTG
uid 69467,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 69468,0
va (VaSet
isHidden 1
)
xt "257000,131550,257200,132550"
st "i"
blo "257000,132350"
)
s (Text
uid 69469,0
va (VaSet
)
xt "257000,132550,257000,132550"
blo "257000,132550"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic_vector"
b "(N-1 downto 0)"
preAdd 0
posAdd 0
o 1
)
)
)
*173 (CptPort
uid 69470,0
ps "OnEdgeStrategy"
shape (Triangle
uid 69471,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "258000,131625,258750,132375"
)
tg (CPTG
uid 69472,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 69473,0
va (VaSet
isHidden 1
)
xt "256500,131550,257000,132550"
st "o"
ju 2
blo "257000,132350"
)
s (Text
uid 69474,0
va (VaSet
)
xt "257000,132550,257000,132550"
ju 2
blo "257000,132550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic_vector"
b "(N-1 downto 0)"
preAdd 0
posAdd 0
o 2
)
)
)
]
shape (Buf
uid 69456,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "256000,131000,258000,133000"
)
oxt "27000,5000,29000,7000"
ttg (MlTextGroup
uid 69457,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*174 (Text
uid 69458,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "279500,138200,281200,139200"
st "utils"
blo "279500,139000"
tm "BdLibraryNameMgr"
)
*175 (Text
uid 69459,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "279500,139100,282800,140100"
st "m_buffn"
blo "279500,139900"
tm "CptNameMgr"
)
*176 (Text
uid 69460,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "279500,139200,281600,140200"
st "U_17"
blo "279500,140000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 69461,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 69462,0
text (MLText
uid 69463,0
va (VaSet
font "clean,8,0"
)
xt "256000,132200,267500,133000"
st "N = 4    ( integer )  "
)
header ""
)
elements [
(GiElement
name "N"
type "integer"
value "4"
)
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
)
archFileType "UNKNOWN"
)
*177 (SaComponent
uid 69481,0
optionalChildren [
*178 (CptPort
uid 69491,0
ps "OnEdgeStrategy"
shape (Triangle
uid 69492,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "255250,141625,256000,142375"
)
tg (CPTG
uid 69493,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 69494,0
va (VaSet
isHidden 1
)
xt "880458,1071029,880658,1072029"
st "i"
blo "880458,1071829"
)
s (Text
uid 69495,0
va (VaSet
)
xt "880458,1072029,880458,1072029"
blo "880458,1072029"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic_vector"
b "(N-1 downto 0)"
preAdd 0
posAdd 0
o 1
)
)
)
*179 (CptPort
uid 69496,0
ps "OnEdgeStrategy"
shape (Triangle
uid 69497,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "258000,141625,258750,142375"
)
tg (CPTG
uid 69498,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 69499,0
va (VaSet
isHidden 1
)
xt "1796312,1053721,1796812,1054721"
st "o"
ju 2
blo "1796812,1054521"
)
s (Text
uid 69500,0
va (VaSet
)
xt "1796812,1054721,1796812,1054721"
ju 2
blo "1796812,1054721"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic_vector"
b "(N-1 downto 0)"
preAdd 0
posAdd 0
o 2
)
)
)
]
shape (Buf
uid 69482,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "256000,141000,258000,143000"
)
oxt "27000,5000,29000,7000"
ttg (MlTextGroup
uid 69483,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*180 (Text
uid 69484,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "279500,148200,281200,149200"
st "utils"
blo "279500,149000"
tm "BdLibraryNameMgr"
)
*181 (Text
uid 69485,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "279500,149100,282800,150100"
st "m_buffn"
blo "279500,149900"
tm "CptNameMgr"
)
*182 (Text
uid 69486,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "279500,149200,281600,150200"
st "U_18"
blo "279500,150000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 69487,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 69488,0
text (MLText
uid 69489,0
va (VaSet
font "clean,8,0"
)
xt "256000,142200,267500,143000"
st "N = 4    ( integer )  "
)
header ""
)
elements [
(GiElement
name "N"
type "integer"
value "4"
)
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
)
archFileType "UNKNOWN"
)
*183 (SaComponent
uid 70612,0
optionalChildren [
*184 (CptPort
uid 70604,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70605,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211000,150625,211750,151375"
)
tg (CPTG
uid 70606,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 70607,0
va (VaSet
)
xt "209300,150500,210000,151500"
st "hi"
ju 2
blo "210000,151300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hi"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*185 (CptPort
uid 70608,0
ps "OnEdgeStrategy"
shape (Triangle
uid 70609,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "211000,151625,211750,152375"
)
tg (CPTG
uid 70610,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 70611,0
va (VaSet
)
xt "209300,151500,210000,152500"
st "lo"
ju 2
blo "210000,152300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "lo"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
]
shape (Rectangle
uid 70613,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "206000,150000,211000,153000"
)
oxt "17000,9000,20000,12000"
ttg (MlTextGroup
uid 70614,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*186 (Text
uid 70615,0
va (VaSet
font "helvetica,8,1"
)
xt "207600,153000,209300,154000"
st "utils"
blo "207600,153800"
tm "BdLibraryNameMgr"
)
*187 (Text
uid 70616,0
va (VaSet
font "helvetica,8,1"
)
xt "207600,154000,211200,155000"
st "m_power"
blo "207600,154800"
tm "CptNameMgr"
)
*188 (Text
uid 70617,0
va (VaSet
font "helvetica,8,1"
)
xt "207600,155000,211800,156000"
st "Um_power"
blo "207600,155800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 70618,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 70619,0
text (MLText
uid 70620,0
va (VaSet
font "clean,8,0"
)
xt "207500,142000,207500,142000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*189 (SaComponent
uid 71763,0
optionalChildren [
*190 (CptPort
uid 71340,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71341,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,47625,179750,48375"
)
tg (CPTG
uid 71342,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71343,0
va (VaSet
)
xt "170400,47500,178000,48500"
st "RX_LL_CLOCK_0"
ju 2
blo "178000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "RX_LL_CLOCK_0"
t "std_logic"
prec "-- Local link Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*191 (CptPort
uid 71344,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71345,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,48625,179750,49375"
)
tg (CPTG
uid 71346,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71347,0
va (VaSet
)
xt "170500,48500,178000,49500"
st "RX_LL_RESET_0"
ju 2
blo "178000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "RX_LL_RESET_0"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*192 (CptPort
uid 71348,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71349,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,59625,179750,60375"
)
tg (CPTG
uid 71350,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71351,0
va (VaSet
)
xt "168700,59500,178000,60500"
st "RX_LL_DATA_0 : (7:0)"
ju 2
blo "178000,60300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_DATA_0"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*193 (CptPort
uid 71352,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71353,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,55625,179750,56375"
)
tg (CPTG
uid 71354,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71355,0
va (VaSet
)
xt "170500,55500,178000,56500"
st "RX_LL_SOF_N_0"
ju 2
blo "178000,56300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_SOF_N_0"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
)
*194 (CptPort
uid 71356,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71357,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,56625,179750,57375"
)
tg (CPTG
uid 71358,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71359,0
va (VaSet
)
xt "170500,56500,178000,57500"
st "RX_LL_EOF_N_0"
ju 2
blo "178000,57300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_EOF_N_0"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*195 (CptPort
uid 71360,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71361,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,57625,179750,58375"
)
tg (CPTG
uid 71362,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71363,0
va (VaSet
)
xt "168100,57500,178000,58500"
st "RX_LL_SRC_RDY_N_0"
ju 2
blo "178000,58300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_SRC_RDY_N_0"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
)
*196 (CptPort
uid 71364,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71365,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,58625,179750,59375"
)
tg (CPTG
uid 71366,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71367,0
va (VaSet
)
xt "168300,58500,178000,59500"
st "RX_LL_DST_RDY_N_0"
ju 2
blo "178000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "RX_LL_DST_RDY_N_0"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
)
*197 (CptPort
uid 71368,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71369,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,67625,179750,68375"
)
tg (CPTG
uid 71370,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71371,0
va (VaSet
)
xt "165400,67500,178000,68500"
st "RX_LL_FIFO_STATUS_0 : (3:0)"
ju 2
blo "178000,68300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_FIFO_STATUS_0"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
)
*198 (CptPort
uid 71372,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71373,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,47625,144000,48375"
)
tg (CPTG
uid 71374,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71375,0
va (VaSet
)
xt "145000,47500,152400,48500"
st "TX_LL_CLOCK_0"
blo "145000,48300"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_CLOCK_0"
t "std_logic"
prec "-- Local link Transmitter Interface - EMAC0"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
)
*199 (CptPort
uid 71376,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71377,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,48625,144000,49375"
)
tg (CPTG
uid 71378,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71379,0
va (VaSet
)
xt "145000,48500,152300,49500"
st "TX_LL_RESET_0"
blo "145000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_RESET_0"
t "std_logic"
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
)
*200 (CptPort
uid 71380,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71381,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,59625,144000,60375"
)
tg (CPTG
uid 71382,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71383,0
va (VaSet
)
xt "145000,59500,154100,60500"
st "TX_LL_DATA_0 : (7:0)"
blo "145000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_DATA_0"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 11
suid 11,0
)
)
)
*201 (CptPort
uid 71384,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71385,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,55625,144000,56375"
)
tg (CPTG
uid 71386,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71387,0
va (VaSet
)
xt "145000,55500,152300,56500"
st "TX_LL_SOF_N_0"
blo "145000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_SOF_N_0"
t "std_logic"
preAdd 0
posAdd 0
o 12
suid 12,0
)
)
)
*202 (CptPort
uid 71388,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71389,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,56625,144000,57375"
)
tg (CPTG
uid 71390,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71391,0
va (VaSet
)
xt "145000,56500,152300,57500"
st "TX_LL_EOF_N_0"
blo "145000,57300"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_EOF_N_0"
t "std_logic"
preAdd 0
posAdd 0
o 13
suid 13,0
)
)
)
*203 (CptPort
uid 71392,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71393,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,57625,144000,58375"
)
tg (CPTG
uid 71394,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71395,0
va (VaSet
)
xt "145000,57500,154700,58500"
st "TX_LL_SRC_RDY_N_0"
blo "145000,58300"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_SRC_RDY_N_0"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 14,0
)
)
)
*204 (CptPort
uid 71396,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71397,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,58625,144000,59375"
)
tg (CPTG
uid 71398,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71399,0
va (VaSet
)
xt "145000,58500,154500,59500"
st "TX_LL_DST_RDY_N_0"
blo "145000,59300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TX_LL_DST_RDY_N_0"
t "std_logic"
preAdd 0
posAdd 0
o 15
suid 15,0
)
)
)
*205 (CptPort
uid 71400,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71401,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,80625,179750,81375"
)
tg (CPTG
uid 71402,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71403,0
va (VaSet
)
xt "168100,80500,178000,81500"
st "EMAC0CLIENTRXDVLD"
ju 2
blo "178000,81300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXDVLD"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 16
suid 16,0
)
)
)
*206 (CptPort
uid 71404,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71405,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,65625,179750,66375"
)
tg (CPTG
uid 71406,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71407,0
va (VaSet
)
xt "165000,65500,178000,66500"
st "EMAC0CLIENTRXFRAMEDROP"
ju 2
blo "178000,66300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXFRAMEDROP"
t "std_logic"
preAdd 0
posAdd 0
o 17
suid 17,0
)
)
)
*207 (CptPort
uid 71408,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71409,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,76625,179750,77375"
)
tg (CPTG
uid 71410,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71411,0
va (VaSet
)
xt "165400,76500,178000,77500"
st "EMAC0CLIENTRXSTATS : (6:0)"
ju 2
blo "178000,77300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATS"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 18
suid 18,0
)
)
)
*208 (CptPort
uid 71412,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71413,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,77625,179750,78375"
)
tg (CPTG
uid 71414,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71415,0
va (VaSet
)
xt "166100,77500,178000,78500"
st "EMAC0CLIENTRXSTATSVLD"
ju 2
blo "178000,78300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATSVLD"
t "std_logic"
preAdd 0
posAdd 0
o 19
suid 19,0
)
)
)
*209 (CptPort
uid 71416,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71417,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,78625,179750,79375"
)
tg (CPTG
uid 71418,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71419,0
va (VaSet
)
xt "163900,78500,178000,79500"
st "EMAC0CLIENTRXSTATSBYTEVLD"
ju 2
blo "178000,79300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATSBYTEVLD"
t "std_logic"
preAdd 0
posAdd 0
o 20
suid 20,0
)
)
)
*210 (CptPort
uid 71420,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71421,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,63625,144000,64375"
)
tg (CPTG
uid 71422,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71423,0
va (VaSet
)
xt "145000,63500,159000,64500"
st "CLIENTEMAC0TXIFGDELAY : (7:0)"
blo "145000,64300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0TXIFGDELAY"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Client Transmitter Interface - EMAC0"
preAdd 0
posAdd 0
o 21
suid 21,0
)
)
)
*211 (CptPort
uid 71424,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71425,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,73625,179750,74375"
)
tg (CPTG
uid 71426,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71427,0
va (VaSet
)
xt "168000,73500,178000,74500"
st "EMAC0CLIENTTXSTATS"
ju 2
blo "178000,74300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATS"
t "std_logic"
preAdd 0
posAdd 0
o 22
suid 22,0
)
)
)
*212 (CptPort
uid 71428,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71429,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,74625,179750,75375"
)
tg (CPTG
uid 71430,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71431,0
va (VaSet
)
xt "166300,74500,178000,75500"
st "EMAC0CLIENTTXSTATSVLD"
ju 2
blo "178000,75300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATSVLD"
t "std_logic"
preAdd 0
posAdd 0
o 23
suid 23,0
)
)
)
*213 (CptPort
uid 71432,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71433,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,75625,179750,76375"
)
tg (CPTG
uid 71434,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71435,0
va (VaSet
)
xt "164100,75500,178000,76500"
st "EMAC0CLIENTTXSTATSBYTEVLD"
ju 2
blo "178000,76300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATSBYTEVLD"
t "std_logic"
preAdd 0
posAdd 0
o 24
suid 24,0
)
)
)
*214 (CptPort
uid 71436,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71437,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,69625,144000,70375"
)
tg (CPTG
uid 71438,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71439,0
va (VaSet
)
xt "145000,69500,156200,70500"
st "CLIENTEMAC0PAUSEREQ"
blo "145000,70300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0PAUSEREQ"
t "std_logic"
prec "-- MAC Control Interface - EMAC0"
preAdd 0
posAdd 0
o 25
suid 25,0
)
)
)
*215 (CptPort
uid 71440,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71441,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,70625,144000,71375"
)
tg (CPTG
uid 71442,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71443,0
va (VaSet
)
xt "145000,70500,159000,71500"
st "CLIENTEMAC0PAUSEVAL : (15:0)"
blo "145000,71300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0PAUSEVAL"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 26
suid 26,0
)
)
)
*216 (CptPort
uid 71444,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71445,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,64625,179750,65375"
)
tg (CPTG
uid 71446,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71447,0
va (VaSet
)
xt "164200,64500,178000,65500"
st "EMAC0CLIENTSYNCACQSTATUS"
ju 2
blo "178000,65300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTSYNCACQSTATUS"
t "std_logic"
prec "--EMAC-MGT link status"
preAdd 0
posAdd 0
o 27
suid 27,0
)
)
)
*217 (CptPort
uid 71448,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71449,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,50625,179750,51375"
)
tg (CPTG
uid 71450,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71451,0
va (VaSet
)
xt "169700,50500,178000,51500"
st "RX_CLIENT_CLK_0"
ju 2
blo "178000,51300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_CLIENT_CLK_0"
t "std_logic"
prec "-- Clock Signals - EMAC0"
preAdd 0
posAdd 0
o 28
suid 28,0
)
)
)
*218 (CptPort
uid 71452,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71453,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,49625,144000,50375"
)
tg (CPTG
uid 71454,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71455,0
va (VaSet
)
xt "145000,49500,153100,50500"
st "TX_CLIENT_CLK_0"
blo "145000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TX_CLIENT_CLK_0"
t "std_logic"
preAdd 0
posAdd 0
o 29
suid 29,0
)
)
)
*219 (CptPort
uid 71456,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71457,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,52625,179750,53375"
)
tg (CPTG
uid 71458,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71459,0
va (VaSet
)
xt "175400,52500,178000,53500"
st "TXP_0"
ju 2
blo "178000,53300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TXP_0"
t "std_logic"
prec "-- 1000BASE-X PCS/PMA Interface - EMAC0"
preAdd 0
posAdd 0
o 30
suid 30,0
)
)
)
*220 (CptPort
uid 71460,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71461,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,53625,179750,54375"
)
tg (CPTG
uid 71462,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71463,0
va (VaSet
)
xt "175400,53500,178000,54500"
st "TXN_0"
ju 2
blo "178000,54300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TXN_0"
t "std_logic"
preAdd 0
posAdd 0
o 31
suid 31,0
)
)
)
*221 (CptPort
uid 71464,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71465,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,52625,144000,53375"
)
tg (CPTG
uid 71466,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71467,0
va (VaSet
)
xt "145000,52500,147800,53500"
st "RXP_0"
blo "145000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "RXP_0"
t "std_logic"
preAdd 0
posAdd 0
o 32
suid 32,0
)
)
)
*222 (CptPort
uid 71468,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71469,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,53625,144000,54375"
)
tg (CPTG
uid 71470,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71471,0
va (VaSet
)
xt "145000,53500,147800,54500"
st "RXN_0"
blo "145000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "RXN_0"
t "std_logic"
preAdd 0
posAdd 0
o 33
suid 33,0
)
)
)
*223 (CptPort
uid 71472,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71473,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,64625,144000,65375"
)
tg (CPTG
uid 71474,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71475,0
va (VaSet
)
xt "145000,64500,151900,65500"
st "PHYAD_0 : (4:0)"
blo "145000,65300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYAD_0"
t "std_logic_vector"
b "(4 downto 0)"
preAdd 0
posAdd 0
o 34
suid 34,0
)
)
)
*224 (CptPort
uid 71476,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71477,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,49625,179750,50375"
)
tg (CPTG
uid 71478,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71479,0
va (VaSet
)
xt "171300,49500,178000,50500"
st "RESETDONE_0"
ju 2
blo "178000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RESETDONE_0"
t "std_logic"
preAdd 0
posAdd 0
o 35
suid 35,0
)
)
)
*225 (CptPort
uid 71480,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71481,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,97625,179750,98375"
)
tg (CPTG
uid 71482,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71483,0
va (VaSet
)
xt "170400,97500,178000,98500"
st "RX_LL_CLOCK_1"
ju 2
blo "178000,98300"
)
)
thePort (LogicalPort
decl (Decl
n "RX_LL_CLOCK_1"
t "std_logic"
prec "-- Local link Receiver Interface - EMAC1"
preAdd 0
posAdd 0
o 40
suid 36,0
)
)
)
*226 (CptPort
uid 71484,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71485,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,98625,179750,99375"
)
tg (CPTG
uid 71486,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71487,0
va (VaSet
)
xt "170500,98500,178000,99500"
st "RX_LL_RESET_1"
ju 2
blo "178000,99300"
)
)
thePort (LogicalPort
decl (Decl
n "RX_LL_RESET_1"
t "std_logic"
preAdd 0
posAdd 0
o 41
suid 37,0
)
)
)
*227 (CptPort
uid 71488,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71489,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,109625,179750,110375"
)
tg (CPTG
uid 71490,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71491,0
va (VaSet
)
xt "168700,109500,178000,110500"
st "RX_LL_DATA_1 : (7:0)"
ju 2
blo "178000,110300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_DATA_1"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 42
suid 38,0
)
)
)
*228 (CptPort
uid 71492,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71493,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,105625,179750,106375"
)
tg (CPTG
uid 71494,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71495,0
va (VaSet
)
xt "170500,105500,178000,106500"
st "RX_LL_SOF_N_1"
ju 2
blo "178000,106300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_SOF_N_1"
t "std_logic"
preAdd 0
posAdd 0
o 43
suid 39,0
)
)
)
*229 (CptPort
uid 71496,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71497,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,106625,179750,107375"
)
tg (CPTG
uid 71498,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71499,0
va (VaSet
)
xt "170500,106500,178000,107500"
st "RX_LL_EOF_N_1"
ju 2
blo "178000,107300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_EOF_N_1"
t "std_logic"
preAdd 0
posAdd 0
o 44
suid 40,0
)
)
)
*230 (CptPort
uid 71500,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71501,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,107625,179750,108375"
)
tg (CPTG
uid 71502,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71503,0
va (VaSet
)
xt "168100,107500,178000,108500"
st "RX_LL_SRC_RDY_N_1"
ju 2
blo "178000,108300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_SRC_RDY_N_1"
t "std_logic"
preAdd 0
posAdd 0
o 45
suid 41,0
)
)
)
*231 (CptPort
uid 71504,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71505,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,108625,179750,109375"
)
tg (CPTG
uid 71506,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71507,0
va (VaSet
)
xt "168300,108500,178000,109500"
st "RX_LL_DST_RDY_N_1"
ju 2
blo "178000,109300"
)
)
thePort (LogicalPort
decl (Decl
n "RX_LL_DST_RDY_N_1"
t "std_logic"
preAdd 0
posAdd 0
o 46
suid 42,0
)
)
)
*232 (CptPort
uid 71508,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71509,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,117625,179750,118375"
)
tg (CPTG
uid 71510,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71511,0
va (VaSet
)
xt "165400,117500,178000,118500"
st "RX_LL_FIFO_STATUS_1 : (3:0)"
ju 2
blo "178000,118300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_FIFO_STATUS_1"
t "std_logic_vector"
b "(3 downto 0)"
preAdd 0
posAdd 0
o 47
suid 43,0
)
)
)
*233 (CptPort
uid 71512,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71513,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,98625,144000,99375"
)
tg (CPTG
uid 71514,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71515,0
va (VaSet
)
xt "145000,98500,152400,99500"
st "TX_LL_CLOCK_1"
blo "145000,99300"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_CLOCK_1"
t "std_logic"
prec "-- Local link Transmitter Interface - EMAC1"
preAdd 0
posAdd 0
o 48
suid 44,0
)
)
)
*234 (CptPort
uid 71516,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71517,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,99625,144000,100375"
)
tg (CPTG
uid 71518,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71519,0
va (VaSet
)
xt "145000,99500,152300,100500"
st "TX_LL_RESET_1"
blo "145000,100300"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_RESET_1"
t "std_logic"
preAdd 0
posAdd 0
o 49
suid 45,0
)
)
)
*235 (CptPort
uid 71520,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71521,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,110625,144000,111375"
)
tg (CPTG
uid 71522,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71523,0
va (VaSet
)
xt "145000,110500,154100,111500"
st "TX_LL_DATA_1 : (7:0)"
blo "145000,111300"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_DATA_1"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
posAdd 0
o 50
suid 46,0
)
)
)
*236 (CptPort
uid 71524,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71525,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,106625,144000,107375"
)
tg (CPTG
uid 71526,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71527,0
va (VaSet
)
xt "145000,106500,152300,107500"
st "TX_LL_SOF_N_1"
blo "145000,107300"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_SOF_N_1"
t "std_logic"
preAdd 0
posAdd 0
o 51
suid 47,0
)
)
)
*237 (CptPort
uid 71528,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71529,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,107625,144000,108375"
)
tg (CPTG
uid 71530,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71531,0
va (VaSet
)
xt "145000,107500,152300,108500"
st "TX_LL_EOF_N_1"
blo "145000,108300"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_EOF_N_1"
t "std_logic"
preAdd 0
posAdd 0
o 52
suid 48,0
)
)
)
*238 (CptPort
uid 71532,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71533,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,108625,144000,109375"
)
tg (CPTG
uid 71534,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71535,0
va (VaSet
)
xt "145000,108500,154700,109500"
st "TX_LL_SRC_RDY_N_1"
blo "145000,109300"
)
)
thePort (LogicalPort
decl (Decl
n "TX_LL_SRC_RDY_N_1"
t "std_logic"
preAdd 0
posAdd 0
o 53
suid 49,0
)
)
)
*239 (CptPort
uid 71536,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71537,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,109625,144000,110375"
)
tg (CPTG
uid 71538,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71539,0
va (VaSet
)
xt "145000,109500,154500,110500"
st "TX_LL_DST_RDY_N_1"
blo "145000,110300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TX_LL_DST_RDY_N_1"
t "std_logic"
preAdd 0
posAdd 0
o 54
suid 50,0
)
)
)
*240 (CptPort
uid 71540,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71541,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,130625,179750,131375"
)
tg (CPTG
uid 71542,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71543,0
va (VaSet
)
xt "168100,130500,178000,131500"
st "EMAC1CLIENTRXDVLD"
ju 2
blo "178000,131300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXDVLD"
t "std_logic"
prec "-- Client Receiver Interface - EMAC1"
preAdd 0
posAdd 0
o 55
suid 51,0
)
)
)
*241 (CptPort
uid 71544,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71545,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,115625,179750,116375"
)
tg (CPTG
uid 71546,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71547,0
va (VaSet
)
xt "165000,115500,178000,116500"
st "EMAC1CLIENTRXFRAMEDROP"
ju 2
blo "178000,116300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXFRAMEDROP"
t "std_logic"
preAdd 0
posAdd 0
o 56
suid 52,0
)
)
)
*242 (CptPort
uid 71548,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71549,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,126625,179750,127375"
)
tg (CPTG
uid 71550,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71551,0
va (VaSet
)
xt "165400,126500,178000,127500"
st "EMAC1CLIENTRXSTATS : (6:0)"
ju 2
blo "178000,127300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXSTATS"
t "std_logic_vector"
b "(6 downto 0)"
preAdd 0
posAdd 0
o 57
suid 53,0
)
)
)
*243 (CptPort
uid 71552,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71553,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,127625,179750,128375"
)
tg (CPTG
uid 71554,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71555,0
va (VaSet
)
xt "166100,127500,178000,128500"
st "EMAC1CLIENTRXSTATSVLD"
ju 2
blo "178000,128300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXSTATSVLD"
t "std_logic"
preAdd 0
posAdd 0
o 58
suid 54,0
)
)
)
*244 (CptPort
uid 71556,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71557,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,128625,179750,129375"
)
tg (CPTG
uid 71558,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71559,0
va (VaSet
)
xt "163900,128500,178000,129500"
st "EMAC1CLIENTRXSTATSBYTEVLD"
ju 2
blo "178000,129300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTRXSTATSBYTEVLD"
t "std_logic"
preAdd 0
posAdd 0
o 59
suid 55,0
)
)
)
*245 (CptPort
uid 71560,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71561,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,114625,144000,115375"
)
tg (CPTG
uid 71562,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71563,0
va (VaSet
)
xt "145000,114500,159000,115500"
st "CLIENTEMAC1TXIFGDELAY : (7:0)"
blo "145000,115300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC1TXIFGDELAY"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Client Transmitter Interface - EMAC1"
preAdd 0
posAdd 0
o 60
suid 56,0
)
)
)
*246 (CptPort
uid 71564,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71565,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,123625,179750,124375"
)
tg (CPTG
uid 71566,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71567,0
va (VaSet
)
xt "168000,123500,178000,124500"
st "EMAC1CLIENTTXSTATS"
ju 2
blo "178000,124300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXSTATS"
t "std_logic"
preAdd 0
posAdd 0
o 61
suid 57,0
)
)
)
*247 (CptPort
uid 71568,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71569,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,124625,179750,125375"
)
tg (CPTG
uid 71570,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71571,0
va (VaSet
)
xt "166300,124500,178000,125500"
st "EMAC1CLIENTTXSTATSVLD"
ju 2
blo "178000,125300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXSTATSVLD"
t "std_logic"
preAdd 0
posAdd 0
o 62
suid 58,0
)
)
)
*248 (CptPort
uid 71572,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71573,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,125625,179750,126375"
)
tg (CPTG
uid 71574,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71575,0
va (VaSet
)
xt "164100,125500,178000,126500"
st "EMAC1CLIENTTXSTATSBYTEVLD"
ju 2
blo "178000,126300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTTXSTATSBYTEVLD"
t "std_logic"
preAdd 0
posAdd 0
o 63
suid 59,0
)
)
)
*249 (CptPort
uid 71576,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71577,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,120625,144000,121375"
)
tg (CPTG
uid 71578,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71579,0
va (VaSet
)
xt "145000,120500,156200,121500"
st "CLIENTEMAC1PAUSEREQ"
blo "145000,121300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC1PAUSEREQ"
t "std_logic"
prec "-- MAC Control Interface - EMAC1"
preAdd 0
posAdd 0
o 64
suid 60,0
)
)
)
*250 (CptPort
uid 71580,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71581,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,121625,144000,122375"
)
tg (CPTG
uid 71582,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71583,0
va (VaSet
)
xt "145000,121500,159000,122500"
st "CLIENTEMAC1PAUSEVAL : (15:0)"
blo "145000,122300"
)
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC1PAUSEVAL"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 65
suid 61,0
)
)
)
*251 (CptPort
uid 71584,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71585,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,114625,179750,115375"
)
tg (CPTG
uid 71586,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71587,0
va (VaSet
)
xt "164200,114500,178000,115500"
st "EMAC1CLIENTSYNCACQSTATUS"
ju 2
blo "178000,115300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC1CLIENTSYNCACQSTATUS"
t "std_logic"
prec "--EMAC-MGT link status"
preAdd 0
posAdd 0
o 66
suid 62,0
)
)
)
*252 (CptPort
uid 71588,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71589,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,100625,179750,101375"
)
tg (CPTG
uid 71590,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71591,0
va (VaSet
)
xt "169700,100500,178000,101500"
st "RX_CLIENT_CLK_1"
ju 2
blo "178000,101300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_CLIENT_CLK_1"
t "std_logic"
prec "-- Clock Signals - EMAC1"
preAdd 0
posAdd 0
o 67
suid 63,0
)
)
)
*253 (CptPort
uid 71592,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71593,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,100625,144000,101375"
)
tg (CPTG
uid 71594,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71595,0
va (VaSet
)
xt "145000,100500,153100,101500"
st "TX_CLIENT_CLK_1"
blo "145000,101300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TX_CLIENT_CLK_1"
t "std_logic"
preAdd 0
posAdd 0
o 68
suid 64,0
)
)
)
*254 (CptPort
uid 71596,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71597,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,102625,179750,103375"
)
tg (CPTG
uid 71598,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71599,0
va (VaSet
)
xt "175400,102500,178000,103500"
st "TXP_1"
ju 2
blo "178000,103300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TXP_1"
t "std_logic"
prec "-- 1000BASE-X PCS/PMA Interface - EMAC1"
preAdd 0
posAdd 0
o 69
suid 65,0
)
)
)
*255 (CptPort
uid 71600,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71601,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,103625,179750,104375"
)
tg (CPTG
uid 71602,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71603,0
va (VaSet
)
xt "175400,103500,178000,104500"
st "TXN_1"
ju 2
blo "178000,104300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "TXN_1"
t "std_logic"
preAdd 0
posAdd 0
o 70
suid 66,0
)
)
)
*256 (CptPort
uid 71604,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71605,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,103625,144000,104375"
)
tg (CPTG
uid 71606,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71607,0
va (VaSet
)
xt "145000,103500,147800,104500"
st "RXP_1"
blo "145000,104300"
)
)
thePort (LogicalPort
decl (Decl
n "RXP_1"
t "std_logic"
preAdd 0
posAdd 0
o 71
suid 67,0
)
)
)
*257 (CptPort
uid 71608,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71609,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,104625,144000,105375"
)
tg (CPTG
uid 71610,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71611,0
va (VaSet
)
xt "145000,104500,147800,105500"
st "RXN_1"
blo "145000,105300"
)
)
thePort (LogicalPort
decl (Decl
n "RXN_1"
t "std_logic"
preAdd 0
posAdd 0
o 72
suid 68,0
)
)
)
*258 (CptPort
uid 71612,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71613,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,115625,144000,116375"
)
tg (CPTG
uid 71614,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71615,0
va (VaSet
)
xt "145000,115500,151900,116500"
st "PHYAD_1 : (4:0)"
blo "145000,116300"
)
)
thePort (LogicalPort
decl (Decl
n "PHYAD_1"
t "std_logic_vector"
b "(4 downto 0)"
preAdd 0
posAdd 0
o 73
suid 69,0
)
)
)
*259 (CptPort
uid 71616,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71617,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,99625,179750,100375"
)
tg (CPTG
uid 71618,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71619,0
va (VaSet
)
xt "171300,99500,178000,100500"
st "RESETDONE_1"
ju 2
blo "178000,100300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RESETDONE_1"
t "std_logic"
preAdd 0
posAdd 0
o 74
suid 70,0
)
)
)
*260 (CptPort
uid 71620,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71621,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,35625,144000,36375"
)
tg (CPTG
uid 71622,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71623,0
va (VaSet
)
xt "145000,35500,148900,36500"
st "HOSTCLK"
blo "145000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTCLK"
t "std_logic"
preAdd 0
posAdd 0
o 87
suid 71,0
)
)
)
*261 (CptPort
uid 71624,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71625,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,38625,144000,39375"
)
tg (CPTG
uid 71626,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71627,0
va (VaSet
)
xt "145000,38500,149500,39500"
st "MGTCLK_P"
blo "145000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "MGTCLK_P"
t "std_logic"
prec "-- 1000BASE-X PCS/PMA RocketIO Reference Clock buffer inputs"
preAdd 0
posAdd 0
o 88
suid 72,0
)
)
)
*262 (CptPort
uid 71628,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71629,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,39625,144000,40375"
)
tg (CPTG
uid 71630,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71631,0
va (VaSet
)
xt "145000,39500,149500,40500"
st "MGTCLK_N"
blo "145000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "MGTCLK_N"
t "std_logic"
preAdd 0
posAdd 0
o 89
suid 73,0
)
)
)
*263 (CptPort
uid 71632,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71633,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,36625,144000,37375"
)
tg (CPTG
uid 71634,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71635,0
va (VaSet
)
xt "145000,36500,147300,37500"
st "DCLK"
blo "145000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "DCLK"
t "std_logic"
preAdd 0
posAdd 0
o 90
suid 74,0
)
)
)
*264 (CptPort
uid 71636,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71637,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,34625,144000,35375"
)
tg (CPTG
uid 71638,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71639,0
va (VaSet
)
xt "145000,34500,147800,35500"
st "RESET"
blo "145000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "RESET"
t "std_logic"
prec "-- *** mod end

-- Asynchronous Reset"
preAdd 0
posAdd 0
o 109
suid 83,0
)
)
)
*265 (CptPort
uid 71640,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71641,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,154625,144000,155375"
)
tg (CPTG
uid 71642,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71643,0
va (VaSet
)
xt "145000,154500,152500,155500"
st "HOSTADDR : (9:0)"
blo "145000,155300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTADDR"
t "std_logic_vector"
b "(9 downto 0)"
o 82
suid 84,0
)
)
)
*266 (CptPort
uid 71644,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71645,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,155625,144000,156375"
)
tg (CPTG
uid 71646,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71647,0
va (VaSet
)
xt "145000,155500,152400,156500"
st "HOSTEMAC1SEL"
blo "145000,156300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTEMAC1SEL"
t "std_logic"
o 86
suid 85,0
)
)
)
*267 (CptPort
uid 71648,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71649,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,161625,144000,162375"
)
tg (CPTG
uid 71650,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71651,0
va (VaSet
)
xt "145000,161500,151300,162500"
st "HOSTMIIMRDY"
blo "145000,162300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HOSTMIIMRDY"
t "std_logic"
o 84
suid 86,0
)
)
)
*268 (CptPort
uid 71652,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71653,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,156625,144000,157375"
)
tg (CPTG
uid 71654,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71655,0
va (VaSet
)
xt "145000,156500,151200,157500"
st "HOSTMIIMSEL"
blo "145000,157300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTMIIMSEL"
t "std_logic"
o 81
suid 87,0
)
)
)
*269 (CptPort
uid 71656,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71657,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,152625,144000,153375"
)
tg (CPTG
uid 71658,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71659,0
va (VaSet
)
xt "145000,152500,153700,153500"
st "HOSTOPCODE : (1:0)"
blo "145000,153300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTOPCODE"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Generic Host Interface"
preAdd 0
o 79
suid 88,0
)
)
)
*270 (CptPort
uid 71660,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71661,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,160625,144000,161375"
)
tg (CPTG
uid 71662,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71663,0
va (VaSet
)
xt "145000,160500,154000,161500"
st "HOSTRDDATA : (31:0)"
blo "145000,161300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HOSTRDDATA"
t "std_logic_vector"
b "(31 downto 0)"
o 85
suid 89,0
)
)
)
*271 (CptPort
uid 71664,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71665,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,157625,144000,158375"
)
tg (CPTG
uid 71666,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71667,0
va (VaSet
)
xt "145000,157500,149000,158500"
st "HOSTREQ"
blo "145000,158300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTREQ"
t "std_logic"
o 80
suid 90,0
)
)
)
*272 (CptPort
uid 71668,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71669,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,153625,144000,154375"
)
tg (CPTG
uid 71670,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71671,0
va (VaSet
)
xt "145000,153500,154100,154500"
st "HOSTWRDATA : (31:0)"
blo "145000,154300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTWRDATA"
t "std_logic_vector"
b "(31 downto 0)"
o 83
suid 91,0
)
)
)
*273 (CptPort
uid 71672,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71673,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,83625,179750,84375"
)
tg (CPTG
uid 71674,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71675,0
va (VaSet
)
xt "175100,83500,178000,84500"
st "MDC_0"
ju 2
blo "178000,84300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MDC_0"
t "std_logic"
prec "-- MDIO Interface - EMAC0"
preAdd 0
o 36
suid 92,0
)
)
)
*274 (CptPort
uid 71676,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71677,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,133625,179750,134375"
)
tg (CPTG
uid 71678,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71679,0
va (VaSet
)
xt "175100,133500,178000,134500"
st "MDC_1"
ju 2
blo "178000,134300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MDC_1"
t "std_logic"
prec "-- MDIO Interface - EMAC1"
preAdd 0
o 75
suid 93,0
)
)
)
*275 (CptPort
uid 71680,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71681,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,84625,179750,85375"
)
tg (CPTG
uid 71682,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71683,0
va (VaSet
)
xt "174200,84500,178000,85500"
st "MDIO_0_I"
ju 2
blo "178000,85300"
)
)
thePort (LogicalPort
decl (Decl
n "MDIO_0_I"
t "std_logic"
o 37
suid 94,0
)
)
)
*276 (CptPort
uid 71684,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71685,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,85625,179750,86375"
)
tg (CPTG
uid 71686,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71687,0
va (VaSet
)
xt "173800,85500,178000,86500"
st "MDIO_0_O"
ju 2
blo "178000,86300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MDIO_0_O"
t "std_logic"
o 38
suid 95,0
)
)
)
*277 (CptPort
uid 71688,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71689,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,86625,179750,87375"
)
tg (CPTG
uid 71690,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71691,0
va (VaSet
)
xt "174000,86500,178000,87500"
st "MDIO_0_T"
ju 2
blo "178000,87300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MDIO_0_T"
t "std_logic"
o 39
suid 96,0
)
)
)
*278 (CptPort
uid 71692,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71693,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,134625,179750,135375"
)
tg (CPTG
uid 71694,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71695,0
va (VaSet
)
xt "174200,134500,178000,135500"
st "MDIO_1_I"
ju 2
blo "178000,135300"
)
)
thePort (LogicalPort
decl (Decl
n "MDIO_1_I"
t "std_logic"
o 76
suid 97,0
)
)
)
*279 (CptPort
uid 71696,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71697,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,135625,179750,136375"
)
tg (CPTG
uid 71698,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71699,0
va (VaSet
)
xt "173800,135500,178000,136500"
st "MDIO_1_O"
ju 2
blo "178000,136300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MDIO_1_O"
t "std_logic"
o 77
suid 98,0
)
)
)
*280 (CptPort
uid 71700,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71701,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,136625,179750,137375"
)
tg (CPTG
uid 71702,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71703,0
va (VaSet
)
xt "174000,136500,178000,137500"
st "MDIO_1_T"
ju 2
blo "178000,137300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "MDIO_1_T"
t "std_logic"
posAdd 0
o 78
suid 99,0
)
)
)
*281 (CptPort
uid 71704,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71705,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,41625,144000,42375"
)
tg (CPTG
uid 71706,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71707,0
va (VaSet
)
xt "145000,41500,149600,42500"
st "REFCLK1_i"
blo "145000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "REFCLK1_i"
t "std_logic"
prec "-- *** mod start"
preAdd 0
o 91
suid 100,0
)
)
)
*282 (CptPort
uid 71708,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71709,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "143250,42625,144000,43375"
)
tg (CPTG
uid 71710,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71711,0
va (VaSet
)
xt "145000,42500,149600,43500"
st "REFCLK2_i"
blo "145000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "REFCLK2_i"
t "std_logic"
o 92
suid 101,0
)
)
)
*283 (CptPort
uid 71712,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71713,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,66625,179750,67375"
)
tg (CPTG
uid 71714,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71715,0
va (VaSet
)
xt "172400,66500,178000,67500"
st "rx0_overflow"
ju 2
blo "178000,67300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx0_overflow"
t "std_logic"
o 95
suid 102,0
)
)
)
*284 (CptPort
uid 71716,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71717,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,116625,179750,117375"
)
tg (CPTG
uid 71718,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71719,0
va (VaSet
)
xt "172400,116500,178000,117500"
st "rx1_overflow"
ju 2
blo "178000,117300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx1_overflow"
t "std_logic"
posAdd 0
o 98
suid 103,0
)
)
)
*285 (CptPort
uid 71720,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71721,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,68625,179750,69375"
)
tg (CPTG
uid 71722,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71723,0
va (VaSet
)
xt "170100,68500,178000,69500"
st "tx0_fifo_stat : (3:0)"
ju 2
blo "178000,69300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx0_fifo_stat"
t "std_logic_vector"
b "(3 downto 0)"
o 93
suid 104,0
)
)
)
*286 (CptPort
uid 71724,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71725,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,69625,179750,70375"
)
tg (CPTG
uid 71726,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71727,0
va (VaSet
)
xt "172400,69500,178000,70500"
st "tx0_overflow"
ju 2
blo "178000,70300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx0_overflow"
t "std_logic"
o 94
suid 105,0
)
)
)
*287 (CptPort
uid 71728,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71729,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,118625,179750,119375"
)
tg (CPTG
uid 71730,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71731,0
va (VaSet
)
xt "170100,118500,178000,119500"
st "tx1_fifo_stat : (3:0)"
ju 2
blo "178000,119300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx1_fifo_stat"
t "std_logic_vector"
b "(3 downto 0)"
o 96
suid 106,0
)
)
)
*288 (CptPort
uid 71732,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71733,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,119625,179750,120375"
)
tg (CPTG
uid 71734,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71735,0
va (VaSet
)
xt "172400,119500,178000,120500"
st "tx1_overflow"
ju 2
blo "178000,120300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx1_overflow"
t "std_logic"
o 97
suid 107,0
)
)
)
*289 (CptPort
uid 71736,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71737,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,70625,179750,71375"
)
tg (CPTG
uid 71738,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71739,0
va (VaSet
)
xt "175000,70500,178000,71500"
st "tx0_ack"
ju 2
blo "178000,71300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx0_ack"
t "std_logic"
o 99
suid 108,0
)
)
)
*290 (CptPort
uid 71740,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71741,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,71625,179750,72375"
)
tg (CPTG
uid 71742,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71743,0
va (VaSet
)
xt "172600,71500,178000,72500"
st "tx0_collision"
ju 2
blo "178000,72300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx0_collision"
t "std_logic"
o 100
suid 109,0
)
)
)
*291 (CptPort
uid 71744,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71745,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,72625,179750,73375"
)
tg (CPTG
uid 71746,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71747,0
va (VaSet
)
xt "172000,72500,178000,73500"
st "tx0_retransmit"
ju 2
blo "178000,73300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx0_retransmit"
t "std_logic"
o 101
suid 110,0
)
)
)
*292 (CptPort
uid 71748,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71749,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,120625,179750,121375"
)
tg (CPTG
uid 71750,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71751,0
va (VaSet
)
xt "175000,120500,178000,121500"
st "tx1_ack"
ju 2
blo "178000,121300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx1_ack"
t "std_logic"
o 102
suid 111,0
)
)
)
*293 (CptPort
uid 71752,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71753,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,121625,179750,122375"
)
tg (CPTG
uid 71754,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71755,0
va (VaSet
)
xt "172600,121500,178000,122500"
st "tx1_collision"
ju 2
blo "178000,122300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx1_collision"
t "std_logic"
o 103
suid 112,0
)
)
)
*294 (CptPort
uid 71756,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71757,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,122625,179750,123375"
)
tg (CPTG
uid 71758,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71759,0
va (VaSet
)
xt "172000,122500,178000,123500"
st "tx1_retransmit"
ju 2
blo "178000,123300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx1_retransmit"
t "std_logic"
o 104
suid 113,0
)
)
)
*295 (CommentText
uid 49454,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 49455,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "158000,21000,173400,25000"
)
oxt "38000,2000,53000,6000"
text (MLText
uid 49456,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "charter,10,0"
)
xt "158200,21200,173500,24800"
st "
-----------------------------------------------------------------------------
 The entity declaration for the local link design.
-----------------------------------------------------------------------------

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15400
)
included 1
)
*296 (CptPort
uid 73088,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73089,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,62625,179750,63375"
)
tg (CPTG
uid 73090,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 73091,0
va (VaSet
)
xt "171400,62500,178000,63500"
st "an0_interrupt_o"
ju 2
blo "178000,63300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "an0_interrupt_o"
t "std_logic"
o 105
suid 114,0
)
)
)
*297 (CptPort
uid 73092,0
ps "OnEdgeStrategy"
shape (Triangle
uid 73093,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,112625,179750,113375"
)
tg (CPTG
uid 73094,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 73095,0
va (VaSet
)
xt "171400,112500,178000,113500"
st "an1_interrupt_o"
ju 2
blo "178000,113300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "an1_interrupt_o"
t "std_logic"
o 106
suid 115,0
)
)
)
*298 (CptPort
uid 81039,0
ps "OnEdgeStrategy"
shape (Triangle
uid 81040,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,79625,179750,80375"
)
tg (CPTG
uid 81041,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 81042,0
va (VaSet
font "courier,8,0"
)
xt "170000,79550,178000,80450"
st "rx0_goodframe_o"
ju 2
blo "178000,80250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx0_goodframe_o"
t "std_logic"
o 107
suid 116,0
)
)
)
*299 (CptPort
uid 81043,0
ps "OnEdgeStrategy"
shape (Triangle
uid 81044,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,129625,179750,130375"
)
tg (CPTG
uid 81045,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 81046,0
va (VaSet
font "courier,8,0"
)
xt "170000,129550,178000,130450"
st "rx1_goodframe_o"
ju 2
blo "178000,130250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx1_goodframe_o"
t "std_logic"
o 108
suid 117,0
)
)
)
]
shape (Rectangle
uid 71764,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "144000,33000,179000,166000"
)
oxt "38000,-13000,73000,110000"
ttg (MlTextGroup
uid 71765,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*300 (Text
uid 71766,0
va (VaSet
font "helvetica,8,1"
)
xt "158250,58000,163650,59000"
st "ethernet_v4"
blo "158250,58800"
tm "BdLibraryNameMgr"
)
*301 (Text
uid 71767,0
va (VaSet
font "helvetica,8,1"
)
xt "158250,59000,164850,60000"
st "eth2x_locallink"
blo "158250,59800"
tm "CptNameMgr"
)
*302 (Text
uid 71768,0
va (VaSet
font "helvetica,8,1"
)
xt "158250,60000,165450,61000"
st "Ueth2x_locallink"
blo "158250,60800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 71769,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 71770,0
text (MLText
uid 71771,0
va (VaSet
font "clean,8,0"
)
xt "160000,31100,160000,31100"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*303 (SaComponent
uid 71817,0
optionalChildren [
*304 (CptPort
uid 71773,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71774,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,76625,269000,77375"
)
tg (CPTG
uid 71775,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71776,0
va (VaSet
)
xt "270000,76500,271000,77500"
st "rst"
blo "270000,77300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 2
suid 1,0
)
)
)
*305 (CptPort
uid 71777,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71778,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,78625,269000,79375"
)
tg (CPTG
uid 71779,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71780,0
va (VaSet
)
xt "270000,78500,272300,79500"
st "rx_clk"
blo "270000,79300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_clk"
t "std_logic"
o 1
suid 2,0
)
)
)
*306 (CptPort
uid 71781,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71782,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,84625,269000,85375"
)
tg (CPTG
uid 71783,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71784,0
va (VaSet
)
xt "270000,84500,276700,85500"
st "rx_stats_i : (6:0)"
blo "270000,85300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_stats_i"
t "std_logic_vector"
b "(6 downto 0)"
o 7
suid 3,0
)
)
)
*307 (CptPort
uid 71785,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71786,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,85625,269000,86375"
)
tg (CPTG
uid 71787,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71788,0
va (VaSet
)
xt "270000,85500,276600,86500"
st "rx_stats_valid_i"
blo "270000,86300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_stats_valid_i"
t "std_logic"
o 8
suid 4,0
)
)
)
*308 (CptPort
uid 71789,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71790,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,81625,269000,82375"
)
tg (CPTG
uid 71791,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71792,0
va (VaSet
)
xt "270000,81500,274300,82500"
st "tx_stats_i"
blo "270000,82300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_stats_i"
t "std_logic"
o 4
suid 7,0
)
)
)
*309 (CptPort
uid 71793,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71794,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,82625,269000,83375"
)
tg (CPTG
uid 71795,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71796,0
va (VaSet
)
xt "270000,82500,276600,83500"
st "tx_stats_valid_i"
blo "270000,83300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_stats_valid_i"
t "std_logic"
o 5
suid 8,0
)
)
)
*310 (CptPort
uid 71797,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71798,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "290000,90625,290750,91375"
)
tg (CPTG
uid 71799,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71800,0
va (VaSet
)
xt "281100,90500,289000,91500"
st "tx_status_o : (31:0)"
ju 2
blo "289000,91300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_status_o"
t "std_logic_vector"
b "(31 downto 0)"
o 6
suid 9,0
)
)
)
*311 (CptPort
uid 71801,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71802,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,79625,269000,80375"
)
tg (CPTG
uid 71803,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71804,0
va (VaSet
)
xt "270000,79500,272300,80500"
st "tx_clk"
blo "270000,80300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_clk"
t "std_logic"
o 3
suid 11,0
)
)
)
*312 (CptPort
uid 71805,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71806,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "290000,91625,290750,92375"
)
tg (CPTG
uid 71807,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71808,0
va (VaSet
)
xt "281100,91500,289000,92500"
st "rx_status_o : (27:0)"
ju 2
blo "289000,92300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_status_o"
t "std_logic_vector"
b "(27 downto 0)"
o 9
suid 18,0
)
)
)
*313 (CptPort
uid 71809,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71810,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "290000,88625,290750,89375"
)
tg (CPTG
uid 71811,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71812,0
va (VaSet
)
xt "281200,88500,289000,89500"
st "rxdcount_o : (31:0)"
ju 2
blo "289000,89300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxdcount_o"
t "std_logic_vector"
b "(31 downto 0)"
o 11
suid 19,0
)
)
)
*314 (CptPort
uid 71813,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71814,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,87625,269000,88375"
)
tg (CPTG
uid 71815,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71816,0
va (VaSet
)
xt "270000,87500,273200,88500"
st "rxdvld_i"
blo "270000,88300"
)
)
thePort (LogicalPort
decl (Decl
n "rxdvld_i"
t "std_logic"
o 10
suid 20,0
)
)
)
]
shape (Rectangle
uid 71818,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "269000,76000,290000,93000"
)
oxt "15000,9000,32000,26000"
ttg (MlTextGroup
uid 71819,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*315 (Text
uid 71820,0
va (VaSet
font "helvetica,8,1"
)
xt "275750,76000,281150,77000"
st "ethernet_v4"
blo "275750,76800"
tm "BdLibraryNameMgr"
)
*316 (Text
uid 71821,0
va (VaSet
font "helvetica,8,1"
)
xt "275750,77000,283350,78000"
st "eth_stat_decoder"
blo "275750,77800"
tm "CptNameMgr"
)
*317 (Text
uid 71822,0
va (VaSet
font "helvetica,8,1"
)
xt "275750,78000,283950,79000"
st "Ueth_stat_decoder"
blo "275750,78800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 71823,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 71824,0
text (MLText
uid 71825,0
va (VaSet
font "clean,8,0"
)
xt "54000,25900,54000,25900"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*318 (SaComponent
uid 71891,0
optionalChildren [
*319 (CptPort
uid 71827,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71828,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,51625,269000,52375"
)
tg (CPTG
uid 71829,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71830,0
va (VaSet
)
xt "270000,51500,271000,52500"
st "clk"
blo "270000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 1,0
)
)
)
*320 (CptPort
uid 71831,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71832,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "290000,54625,290750,55375"
)
tg (CPTG
uid 71833,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71834,0
va (VaSet
)
xt "281800,54500,289000,55500"
st "macstat_o : (63:0)"
ju 2
blo "289000,55300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "macstat_o"
t "std_logic_vector"
b "(63 downto 0)"
o 15
suid 2,0
)
)
)
*321 (CptPort
uid 71835,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71836,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,52625,269000,53375"
)
tg (CPTG
uid 71837,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71838,0
va (VaSet
)
xt "270000,52500,271000,53500"
st "rst"
blo "270000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 2
suid 3,0
)
)
)
*322 (CptPort
uid 71839,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71840,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,62625,269000,63375"
)
tg (CPTG
uid 71841,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71842,0
va (VaSet
)
xt "270000,62500,278100,63500"
st "rx_fifo_stat_i : (3:0)"
blo "270000,63300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_fifo_stat_i"
t "std_logic_vector"
b "(3 downto 0)"
o 3
suid 4,0
)
)
)
*323 (CptPort
uid 71843,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71844,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,66625,269000,67375"
)
tg (CPTG
uid 71845,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71846,0
va (VaSet
)
xt "270000,66500,276300,67500"
st "rx_framedrop_i"
blo "270000,67300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_framedrop_i"
t "std_logic"
o 14
suid 5,0
)
)
)
*324 (CptPort
uid 71847,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71848,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,65625,269000,66375"
)
tg (CPTG
uid 71849,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71850,0
va (VaSet
)
xt "270000,65500,275800,66500"
st "rx_overflow_i"
blo "270000,66300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_overflow_i"
t "std_logic"
o 13
suid 6,0
)
)
)
*325 (CptPort
uid 71851,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71852,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,55625,269000,56375"
)
tg (CPTG
uid 71853,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71854,0
va (VaSet
)
xt "270000,55500,277600,56500"
st "rx_status_i : (27:0)"
blo "270000,56300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_status_i"
t "std_logic_vector"
b "(27 downto 0)"
o 7
suid 7,0
)
)
)
*326 (CptPort
uid 71855,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71856,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,67625,269000,68375"
)
tg (CPTG
uid 71857,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71858,0
va (VaSet
)
xt "270000,67500,273500,68500"
st "sfp_los_i"
blo "270000,68300"
)
)
thePort (LogicalPort
decl (Decl
n "sfp_los_i"
t "std_logic"
o 11
suid 8,0
)
)
)
*327 (CptPort
uid 71859,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71860,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,64625,269000,65375"
)
tg (CPTG
uid 71861,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71862,0
va (VaSet
)
xt "270000,64500,277500,65500"
st "sfp_not_present_i"
blo "270000,65300"
)
)
thePort (LogicalPort
decl (Decl
n "sfp_not_present_i"
t "std_logic"
o 5
suid 9,0
)
)
)
*328 (CptPort
uid 71863,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71864,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,60625,269000,61375"
)
tg (CPTG
uid 71865,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71866,0
va (VaSet
)
xt "270000,60500,275300,61500"
st "sfp_txfault_i"
blo "270000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "sfp_txfault_i"
t "std_logic"
o 6
suid 10,0
)
)
)
*329 (CptPort
uid 71867,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71868,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "290000,58625,290750,59375"
)
tg (CPTG
uid 71869,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71870,0
va (VaSet
)
xt "281300,58500,289000,59500"
st "statword_o : (63:0)"
ju 2
blo "289000,59300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "statword_o"
t "std_logic_vector"
b "(63 downto 0)"
o 16
suid 11,0
)
)
)
*330 (CptPort
uid 71871,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71872,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,68625,269000,69375"
)
tg (CPTG
uid 71873,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71874,0
va (VaSet
)
xt "270000,68500,273700,69500"
st "syncaqu_i"
blo "270000,69300"
)
)
thePort (LogicalPort
decl (Decl
n "syncaqu_i"
t "std_logic"
o 4
suid 12,0
)
)
)
*331 (CptPort
uid 71875,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71876,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,58625,269000,59375"
)
tg (CPTG
uid 71877,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71878,0
va (VaSet
)
xt "270000,58500,278100,59500"
st "tx_fifo_stat_i : (3:0)"
blo "270000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_fifo_stat_i"
t "std_logic_vector"
b "(3 downto 0)"
o 9
suid 13,0
)
)
)
*332 (CptPort
uid 71879,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71880,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,59625,269000,60375"
)
tg (CPTG
uid 71881,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71882,0
va (VaSet
)
xt "270000,59500,275800,60500"
st "tx_overflow_i"
blo "270000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_overflow_i"
t "std_logic"
o 12
suid 14,0
)
)
)
*333 (CptPort
uid 71883,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71884,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,71625,269000,72375"
)
tg (CPTG
uid 71885,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71886,0
va (VaSet
)
xt "270000,71500,277500,72500"
st "rxdcount_i : (31:0)"
blo "270000,72300"
)
)
thePort (LogicalPort
decl (Decl
n "rxdcount_i"
t "std_logic_vector"
b "(31 downto 0)"
o 10
suid 16,0
)
)
)
*334 (CptPort
uid 71887,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71888,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,54625,269000,55375"
)
tg (CPTG
uid 71889,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71890,0
va (VaSet
)
xt "270000,54500,277600,55500"
st "tx_status_i : (31:0)"
blo "270000,55300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_status_i"
t "std_logic_vector"
b "(31 downto 0)"
o 8
suid 17,0
)
)
)
]
shape (Rectangle
uid 71892,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "269000,51000,290000,74000"
)
oxt "15000,3000,39000,26000"
ttg (MlTextGroup
uid 71893,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*335 (Text
uid 71894,0
va (VaSet
font "helvetica,8,1"
)
xt "275750,51100,281150,52100"
st "ethernet_v4"
blo "275750,51900"
tm "BdLibraryNameMgr"
)
*336 (Text
uid 71895,0
va (VaSet
font "helvetica,8,1"
)
xt "275750,52100,282150,53100"
st "statword_build"
blo "275750,52900"
tm "CptNameMgr"
)
*337 (Text
uid 71896,0
va (VaSet
font "helvetica,8,1"
)
xt "275750,53100,282750,54100"
st "Ustatword_build"
blo "275750,53900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 71897,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 71898,0
text (MLText
uid 71899,0
va (VaSet
font "clean,8,0"
)
xt "-2000,-15100,-2000,-15100"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*338 (SaComponent
uid 71937,0
optionalChildren [
*339 (CptPort
uid 71901,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71902,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,35625,269000,36375"
)
tg (CPTG
uid 71903,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71904,0
va (VaSet
)
xt "270000,35500,271000,36500"
st "clk"
blo "270000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 1,0
)
)
)
*340 (CptPort
uid 71905,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71906,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "290000,45625,290750,46375"
)
tg (CPTG
uid 71907,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71908,0
va (VaSet
)
xt "283700,45500,289000,46500"
st "pause_req_o"
ju 2
blo "289000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pause_req_o"
t "std_logic"
o 8
suid 2,0
)
)
)
*341 (CptPort
uid 71909,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71910,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "290000,46625,290750,47375"
)
tg (CPTG
uid 71911,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71912,0
va (VaSet
)
xt "280900,46500,289000,47500"
st "pause_val_o : (15:0)"
ju 2
blo "289000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "pause_val_o"
t "std_logic_vector"
b "(15 downto 0)"
o 9
suid 3,0
)
)
)
*342 (CptPort
uid 71913,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71914,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,36625,269000,37375"
)
tg (CPTG
uid 71915,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71916,0
va (VaSet
)
xt "270000,36500,271000,37500"
st "rst"
blo "270000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 2
suid 4,0
)
)
)
*343 (CptPort
uid 71917,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71918,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,40625,269000,41375"
)
tg (CPTG
uid 71919,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71920,0
va (VaSet
)
xt "270000,40500,278100,41500"
st "rx_fifo_stat_i : (3:0)"
blo "270000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_fifo_stat_i"
t "std_logic_vector"
b "(3 downto 0)"
o 7
suid 5,0
)
)
)
*344 (CptPort
uid 71921,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71922,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,38625,269000,39375"
)
tg (CPTG
uid 71923,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71924,0
va (VaSet
)
xt "270000,38500,277800,39500"
st "quanta_timer_tick_i"
blo "270000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "quanta_timer_tick_i"
t "std_logic"
o 6
suid 7,0
)
)
)
*345 (CptPort
uid 71925,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71926,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,42625,269000,43375"
)
tg (CPTG
uid 71927,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71928,0
va (VaSet
)
xt "270000,42500,272100,43500"
st "test_i"
blo "270000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "test_i"
t "std_logic"
o 3
suid 8,0
)
)
)
*346 (CptPort
uid 71929,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71930,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,43625,269000,44375"
)
tg (CPTG
uid 71931,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71932,0
va (VaSet
)
xt "270000,43500,276400,44500"
st "ext_pause_clr_i"
blo "270000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "ext_pause_clr_i"
t "std_logic"
o 5
suid 9,0
)
)
)
*347 (CptPort
uid 71933,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71934,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "268250,44625,269000,45375"
)
tg (CPTG
uid 71935,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71936,0
va (VaSet
)
xt "270000,44500,276700,45500"
st "ext_pause_req_i"
blo "270000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "ext_pause_req_i"
t "std_logic"
o 4
suid 10,0
)
)
)
]
shape (Rectangle
uid 71938,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "269000,35000,290000,49000"
)
oxt "-6000,-12000,11000,2000"
ttg (MlTextGroup
uid 71939,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*348 (Text
uid 71940,0
va (VaSet
font "helvetica,8,1"
)
xt "276250,35000,281650,36000"
st "ethernet_v4"
blo "276250,35800"
tm "BdLibraryNameMgr"
)
*349 (Text
uid 71941,0
va (VaSet
font "helvetica,8,1"
)
xt "276250,36000,283450,37000"
st "pause_controller"
blo "276250,36800"
tm "CptNameMgr"
)
*350 (Text
uid 71942,0
va (VaSet
font "helvetica,8,1"
)
xt "276250,37000,284050,38000"
st "Upause_controller"
blo "276250,37800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 71943,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 71944,0
text (MLText
uid 71945,0
va (VaSet
font "clean,8,0"
)
xt "269000,33400,292500,35000"
st "PAUSE_QUANTA_VALUE = 16#FFFF#    ( integer )  
USE_LLFIFO_STAT    = false       ( boolean )  "
)
header ""
)
elements [
(GiElement
name "PAUSE_QUANTA_VALUE"
type "integer"
value "16#FFFF#"
)
(GiElement
name "USE_LLFIFO_STAT"
type "boolean"
value "false"
)
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*351 (SaComponent
uid 72019,0
optionalChildren [
*352 (CptPort
uid 71947,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71948,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125000,154625,125750,155375"
)
tg (CPTG
uid 71949,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71950,0
va (VaSet
)
xt "115500,154500,124000,155500"
st "HOSTADDR_o : (9:0)"
ju 2
blo "124000,155300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HOSTADDR_o"
t "std_logic_vector"
b "(9 downto 0)"
o 11
suid 39,0
)
)
)
*353 (CptPort
uid 71951,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71952,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,147625,100000,148375"
)
tg (CPTG
uid 71953,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71954,0
va (VaSet
)
xt "101000,147500,106900,148500"
st "hostclk_125_i"
blo "101000,148300"
)
)
thePort (LogicalPort
decl (Decl
n "hostclk_125_i"
t "std_logic"
o 18
suid 40,0
)
)
)
*354 (CptPort
uid 71955,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71956,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125000,155625,125750,156375"
)
tg (CPTG
uid 71957,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71958,0
va (VaSet
)
xt "115600,155500,124000,156500"
st "HOSTEMAC1SEL_o"
ju 2
blo "124000,156300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HOSTEMAC1SEL_o"
t "std_logic"
o 12
suid 41,0
)
)
)
*355 (CptPort
uid 71959,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71960,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125000,161625,125750,162375"
)
tg (CPTG
uid 71961,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71962,0
va (VaSet
)
xt "117000,161500,124000,162500"
st "HOSTMIIMRDY_i"
ju 2
blo "124000,162300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTMIIMRDY_i"
t "std_logic"
o 9
suid 42,0
)
)
)
*356 (CptPort
uid 71963,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71964,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125000,156625,125750,157375"
)
tg (CPTG
uid 71965,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71966,0
va (VaSet
)
xt "116800,156500,124000,157500"
st "HOSTMIIMSEL_o"
ju 2
blo "124000,157300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HOSTMIIMSEL_o"
t "std_logic"
o 13
suid 43,0
)
)
)
*357 (CptPort
uid 71967,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71968,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125000,152625,125750,153375"
)
tg (CPTG
uid 71969,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71970,0
va (VaSet
)
xt "114300,152500,124000,153500"
st "HOSTOPCODE_o : (1:0)"
ju 2
blo "124000,153300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HOSTOPCODE_o"
t "std_logic_vector"
b "(1 downto 0)"
o 14
suid 44,0
)
)
)
*358 (CptPort
uid 71971,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71972,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125000,160625,125750,161375"
)
tg (CPTG
uid 71973,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71974,0
va (VaSet
)
xt "114300,160500,124000,161500"
st "HOSTRDDATA_i : (31:0)"
ju 2
blo "124000,161300"
)
)
thePort (LogicalPort
decl (Decl
n "HOSTRDDATA_i"
t "std_logic_vector"
b "(31 downto 0)"
o 10
suid 45,0
)
)
)
*359 (CptPort
uid 71975,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71976,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125000,157625,125750,158375"
)
tg (CPTG
uid 71977,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71978,0
va (VaSet
)
xt "119000,157500,124000,158500"
st "HOSTREQ_o"
ju 2
blo "124000,158300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HOSTREQ_o"
t "std_logic"
o 15
suid 46,0
)
)
)
*360 (CptPort
uid 71979,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71980,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "125000,153625,125750,154375"
)
tg (CPTG
uid 71981,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 71982,0
va (VaSet
)
xt "113900,153500,124000,154500"
st "HOSTWRDATA_o : (31:0)"
ju 2
blo "124000,154300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "HOSTWRDATA_o"
t "std_logic_vector"
b "(31 downto 0)"
o 16
suid 47,0
)
)
)
*361 (CptPort
uid 71983,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71984,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,150625,100000,151375"
)
tg (CPTG
uid 71985,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71986,0
va (VaSet
)
xt "101000,150500,108600,151500"
st "odr_addr_i : (10:0)"
blo "101000,151300"
)
)
thePort (LogicalPort
decl (Decl
n "odr_addr_i"
t "std_logic_vector"
b "(10 downto 0)"
o 1
suid 48,0
)
)
)
*362 (CptPort
uid 71987,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71988,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,157625,100000,158375"
)
tg (CPTG
uid 71989,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71990,0
va (VaSet
)
xt "101000,157500,109300,158500"
st "odr_data0_o : (63:0)"
blo "101000,158300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "odr_data0_o"
t "std_logic_vector"
b "(63 downto 0)"
o 5
suid 50,0
)
)
)
*363 (CptPort
uid 71991,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71992,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,161625,100000,162375"
)
tg (CPTG
uid 71993,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71994,0
va (VaSet
)
xt "101000,161500,109300,162500"
st "odr_data1_o : (63:0)"
blo "101000,162300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "odr_data1_o"
t "std_logic_vector"
b "(63 downto 0)"
o 8
suid 52,0
)
)
)
*364 (CptPort
uid 71995,0
ps "OnEdgeStrategy"
shape (Triangle
uid 71996,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,155625,100000,156375"
)
tg (CPTG
uid 71997,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 71998,0
va (VaSet
)
xt "101000,155500,104800,156500"
st "odr_rd0_i"
blo "101000,156300"
)
)
thePort (LogicalPort
decl (Decl
n "odr_rd0_i"
t "std_logic"
o 3
suid 53,0
)
)
)
*365 (CptPort
uid 71999,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72000,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,159625,100000,160375"
)
tg (CPTG
uid 72001,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72002,0
va (VaSet
)
xt "101000,159500,104800,160500"
st "odr_rd1_i"
blo "101000,160300"
)
)
thePort (LogicalPort
decl (Decl
n "odr_rd1_i"
t "std_logic"
o 6
suid 54,0
)
)
)
*366 (CptPort
uid 72003,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72004,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,156625,100000,157375"
)
tg (CPTG
uid 72005,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72006,0
va (VaSet
)
xt "101000,156500,104900,157500"
st "odr_wr0_i"
blo "101000,157300"
)
)
thePort (LogicalPort
decl (Decl
n "odr_wr0_i"
t "std_logic"
o 4
suid 55,0
)
)
)
*367 (CptPort
uid 72007,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72008,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,160625,100000,161375"
)
tg (CPTG
uid 72009,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72010,0
va (VaSet
)
xt "101000,160500,104900,161500"
st "odr_wr1_i"
blo "101000,161300"
)
)
thePort (LogicalPort
decl (Decl
n "odr_wr1_i"
t "std_logic"
o 7
suid 56,0
)
)
)
*368 (CptPort
uid 72011,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72012,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,148625,100000,149375"
)
tg (CPTG
uid 72013,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72014,0
va (VaSet
)
xt "101000,148500,103500,149500"
st "reset_i"
blo "101000,149300"
)
)
thePort (LogicalPort
decl (Decl
n "reset_i"
t "std_logic"
o 17
suid 57,0
)
)
)
*369 (CptPort
uid 72015,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72016,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "99250,153625,100000,154375"
)
tg (CPTG
uid 72017,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 72018,0
va (VaSet
)
xt "101000,153500,108500,154500"
st "odr_data_i : (31:0)"
blo "101000,154300"
)
)
thePort (LogicalPort
decl (Decl
n "odr_data_i"
t "std_logic_vector"
b "(31 downto 0)"
o 2
suid 58,0
)
)
)
]
shape (Rectangle
uid 72020,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "100000,147000,125000,164000"
)
oxt "15000,9000,40000,26000"
ttg (MlTextGroup
uid 72021,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*370 (Text
uid 72022,0
va (VaSet
font "helvetica,8,1"
)
xt "113750,147000,119150,148000"
st "ethernet_v4"
blo "113750,147800"
tm "BdLibraryNameMgr"
)
*371 (Text
uid 72023,0
va (VaSet
font "helvetica,8,1"
)
xt "113750,148000,120050,149000"
st "host_interface"
blo "113750,148800"
tm "CptNameMgr"
)
*372 (Text
uid 72024,0
va (VaSet
font "helvetica,8,1"
)
xt "113750,149000,120650,150000"
st "Uhost_interface"
blo "113750,149800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 72025,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 72026,0
text (MLText
uid 72027,0
va (VaSet
font "clean,8,0"
)
xt "106000,146000,106000,146000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*373 (Net
uid 73096,0
decl (Decl
n "mgtclk_extp_unused"
t "std_logic"
prec "-- 1000BASE-X PCS/PMA RocketIO Reference Clock buffer inputs"
preAdd 0
posAdd 0
o 64
suid 775,0
)
declText (MLText
uid 73097,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*374 (Net
uid 73098,0
decl (Decl
n "mgtclk_extn_unused"
t "std_logic"
preAdd 0
posAdd 0
o 65
suid 776,0
)
declText (MLText
uid 73099,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*375 (Net
uid 74301,0
decl (Decl
n "clk_25_50_i"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 786,0
)
declText (MLText
uid 74302,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*376 (Net
uid 74373,0
decl (Decl
n "rx_fifo_clk_i"
t "std_logic"
preAdd 0
o 29
suid 792,0
)
declText (MLText
uid 74374,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*377 (PortIoIn
uid 74557,0
shape (CompositeShape
uid 74558,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 74559,0
sl 0
ro 270
xt "96000,47625,97500,48375"
)
(Line
uid 74560,0
sl 0
ro 270
xt "97500,48000,98000,48000"
pts [
"97500,48000"
"98000,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 74561,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 74562,0
va (VaSet
isHidden 1
)
xt "89700,47500,95000,48500"
st "tx_fifo_clk_i"
ju 2
blo "95000,48300"
tm "WireNameMgr"
)
)
)
*378 (Net
uid 76297,0
decl (Decl
n "tx_client_clk0"
t "std_logic"
prec "-- client interface clocking signals - EMAC0"
preAdd 0
o 79
suid 809,0
)
declText (MLText
uid 76298,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*379 (Net
uid 76453,0
decl (Decl
n "rx_client_clk0"
t "std_logic"
prec "-- client interface clocking signals - EMAC0"
preAdd 0
o 81
suid 815,0
)
declText (MLText
uid 76454,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*380 (HdlText
uid 76577,0
optionalChildren [
*381 (EmbeddedText
uid 76583,0
commentText (CommentText
uid 76584,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 76585,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "111000,63000,125000,67000"
)
oxt "0,0,18000,5000"
text (MLText
uid 76586,0
va (VaSet
font "clean,8,0"
)
xt "111200,63200,123700,66400"
st "
-- eb0
tx_ifg_delay_0 <= x\"00\";
PHYAD_0 <= \"00000\";


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4000
visibleWidth 14000
)
)
)
]
shape (Rectangle
uid 76578,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "125000,62000,129000,67000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 76579,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*382 (Text
uid 76580,0
va (VaSet
font "charter,8,0"
)
xt "126250,64550,127650,65550"
st "eb0"
blo "126250,65350"
tm "HdlTextNameMgr"
)
*383 (Text
uid 76581,0
va (VaSet
font "charter,8,0"
)
xt "126250,65550,126750,66550"
st "6"
blo "126250,66350"
tm "HdlTextNumberMgr"
)
]
)
)
*384 (Net
uid 77123,0
decl (Decl
n "init_i"
t "std_logic"
preAdd 0
o 7
suid 826,0
)
declText (MLText
uid 77124,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*385 (PortIoIn
uid 77939,0
shape (CompositeShape
uid 77940,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 77941,0
sl 0
ro 270
xt "69000,148625,70500,149375"
)
(Line
uid 77942,0
sl 0
ro 270
xt "70500,149000,71000,149000"
pts [
"70500,149000"
"71000,149000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 77943,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 77944,0
va (VaSet
isHidden 1
)
xt "62800,148500,68000,149500"
st "host_reset_i"
ju 2
blo "68000,149300"
tm "WireNameMgr"
)
)
)
*386 (PortIoOut
uid 78715,0
shape (CompositeShape
uid 78716,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 78717,0
sl 0
ro 270
xt "214500,64625,216000,65375"
)
(Line
uid 78718,0
sl 0
ro 270
xt "214000,65000,214500,65000"
pts [
"214000,65000"
"214500,65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 78719,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 78720,0
va (VaSet
isHidden 1
)
xt "217000,64500,221000,65500"
st "syncacq_o"
blo "217000,65300"
tm "WireNameMgr"
)
)
)
*387 (PortIoOut
uid 78721,0
shape (CompositeShape
uid 78722,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 78723,0
sl 0
ro 270
xt "314750,58625,316250,59375"
)
(Line
uid 78724,0
sl 0
ro 270
xt "314250,59000,314750,59000"
pts [
"314250,59000"
"314750,59000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 78725,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 78726,0
va (VaSet
isHidden 1
)
xt "317000,58500,320800,59500"
st "stat_word"
blo "317000,59300"
tm "WireNameMgr"
)
)
)
*388 (PortIoOut
uid 78727,0
shape (CompositeShape
uid 78728,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 78729,0
sl 0
ro 270
xt "314750,54625,316250,55375"
)
(Line
uid 78730,0
sl 0
ro 270
xt "314250,55000,314750,55000"
pts [
"314250,55000"
"314750,55000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 78731,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 78732,0
va (VaSet
isHidden 1
)
xt "317000,54500,320300,55500"
st "mac_stat"
blo "317000,55300"
tm "WireNameMgr"
)
)
)
*389 (PortIoIn
uid 78733,0
shape (CompositeShape
uid 78734,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 78735,0
sl 0
ro 270
xt "236000,44625,237500,45375"
)
(Line
uid 78736,0
sl 0
ro 270
xt "237500,45000,238000,45000"
pts [
"237500,45000"
"238000,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 78737,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 78738,0
va (VaSet
isHidden 1
)
xt "229000,44500,235000,45500"
st "ext_pause_req"
ju 2
blo "235000,45300"
tm "WireNameMgr"
)
)
)
*390 (PortIoIn
uid 78739,0
shape (CompositeShape
uid 78740,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 78741,0
sl 0
ro 270
xt "236000,43625,237500,44375"
)
(Line
uid 78742,0
sl 0
ro 270
xt "237500,44000,238000,44000"
pts [
"237500,44000"
"238000,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 78743,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 78744,0
va (VaSet
isHidden 1
)
xt "229300,43500,235000,44500"
st "ext_pause_clr"
ju 2
blo "235000,44300"
tm "WireNameMgr"
)
)
)
*391 (PortIoIn
uid 78745,0
shape (CompositeShape
uid 78746,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 78747,0
sl 0
ro 270
xt "236000,67625,237500,68375"
)
(Line
uid 78748,0
sl 0
ro 270
xt "237500,68000,238000,68000"
pts [
"237500,68000"
"238000,68000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 78749,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 78750,0
va (VaSet
isHidden 1
)
xt "231500,67500,235000,68500"
st "sfp_los_i"
ju 2
blo "235000,68300"
tm "WireNameMgr"
)
)
)
*392 (PortIoIn
uid 78751,0
shape (CompositeShape
uid 78752,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 78753,0
sl 0
ro 270
xt "236000,64625,237500,65375"
)
(Line
uid 78754,0
sl 0
ro 270
xt "237500,65000,238000,65000"
pts [
"237500,65000"
"238000,65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 78755,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 78756,0
va (VaSet
isHidden 1
)
xt "230100,64500,235000,65500"
st "sf_absent_i"
ju 2
blo "235000,65300"
tm "WireNameMgr"
)
)
)
*393 (PortIoIn
uid 78757,0
shape (CompositeShape
uid 78758,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 78759,0
sl 0
ro 270
xt "236000,60625,237500,61375"
)
(Line
uid 78760,0
sl 0
ro 270
xt "237500,61000,238000,61000"
pts [
"237500,61000"
"238000,61000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 78761,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 78762,0
va (VaSet
isHidden 1
)
xt "230200,60500,235000,61500"
st "sf_txfault_i"
ju 2
blo "235000,61300"
tm "WireNameMgr"
)
)
)
*394 (PortIoIn
uid 78879,0
shape (CompositeShape
uid 78880,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 78881,0
sl 0
ro 270
xt "96000,55625,97500,56375"
)
(Line
uid 78882,0
sl 0
ro 270
xt "97500,56000,98000,56000"
pts [
"97500,56000"
"98000,56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 78883,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 78884,0
va (VaSet
isHidden 1
)
xt "91800,55500,95000,56500"
st "tx_sof_i"
ju 2
blo "95000,56300"
tm "WireNameMgr"
)
)
)
*395 (PortIoIn
uid 78885,0
shape (CompositeShape
uid 78886,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 78887,0
sl 0
ro 270
xt "96000,56625,97500,57375"
)
(Line
uid 78888,0
sl 0
ro 270
xt "97500,57000,98000,57000"
pts [
"97500,57000"
"98000,57000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 78889,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 78890,0
va (VaSet
isHidden 1
)
xt "91800,56500,95000,57500"
st "tx_eof_i"
ju 2
blo "95000,57300"
tm "WireNameMgr"
)
)
)
*396 (PortIoIn
uid 78891,0
shape (CompositeShape
uid 78892,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 78893,0
sl 0
ro 270
xt "96000,57625,97500,58375"
)
(Line
uid 78894,0
sl 0
ro 270
xt "97500,58000,98000,58000"
pts [
"97500,58000"
"98000,58000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 78895,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 78896,0
va (VaSet
isHidden 1
)
xt "89700,57500,95000,58500"
st "tx_src_rdy_i"
ju 2
blo "95000,58300"
tm "WireNameMgr"
)
)
)
*397 (PortIoOut
uid 78897,0
shape (CompositeShape
uid 78898,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 78899,0
sl 0
ro 90
xt "96000,58625,97500,59375"
)
(Line
uid 78900,0
sl 0
ro 90
xt "97500,59000,98000,59000"
pts [
"98000,59000"
"97500,59000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 78901,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 78902,0
va (VaSet
isHidden 1
)
xt "89300,58500,95000,59500"
st "tx_dst_rdy_o"
ju 2
blo "95000,59300"
tm "WireNameMgr"
)
)
)
*398 (Net
uid 78927,0
decl (Decl
n "tx_sof_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 22
suid 838,0
)
declText (MLText
uid 78928,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*399 (Net
uid 78929,0
decl (Decl
n "tx_eof_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 20
suid 839,0
)
declText (MLText
uid 78930,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*400 (Net
uid 78931,0
decl (Decl
n "tx_src_rdy_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 21
suid 840,0
)
declText (MLText
uid 78932,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*401 (Net
uid 78933,0
decl (Decl
n "tx_dst_rdy_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 16
suid 841,0
)
declText (MLText
uid 78934,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*402 (Net
uid 78943,0
decl (Decl
n "tx_data_i"
t "slv8_array"
b "(1 DOWNTO 0)"
preAdd 0
o 10
suid 842,0
)
declText (MLText
uid 78944,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*403 (Net
uid 78945,0
decl (Decl
n "tx_ifg_delay_0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 52
suid 843,0
)
declText (MLText
uid 78946,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*404 (PortIoIn
uid 78959,0
shape (CompositeShape
uid 78960,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 78961,0
sl 0
ro 270
xt "96000,52625,97500,53375"
)
(Line
uid 78962,0
sl 0
ro 270
xt "97500,53000,98000,53000"
pts [
"97500,53000"
"98000,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 78963,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 78964,0
va (VaSet
isHidden 1
)
xt "93000,52500,95000,53500"
st "rxp_i"
ju 2
blo "95000,53300"
tm "WireNameMgr"
)
)
)
*405 (PortIoIn
uid 78965,0
shape (CompositeShape
uid 78966,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 78967,0
sl 0
ro 270
xt "96000,53625,97500,54375"
)
(Line
uid 78968,0
sl 0
ro 270
xt "97500,54000,98000,54000"
pts [
"97500,54000"
"98000,54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 78969,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 78970,0
va (VaSet
isHidden 1
)
xt "93000,53500,95000,54500"
st "rxn_i"
ju 2
blo "95000,54300"
tm "WireNameMgr"
)
)
)
*406 (Net
uid 79003,0
decl (Decl
n "rxp_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
preAdd 0
posAdd 0
o 42
suid 846,0
)
declText (MLText
uid 79004,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*407 (Net
uid 79005,0
decl (Decl
n "rxn_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
preAdd 0
posAdd 0
o 43
suid 847,0
)
declText (MLText
uid 79006,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*408 (Net
uid 79009,0
decl (Decl
n "tx_fifo_rst_i"
t "std_logic"
preAdd 0
posAdd 0
o 46
suid 849,0
)
declText (MLText
uid 79010,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*409 (Net
uid 79011,0
decl (Decl
n "resetdone1"
t "std_logic"
o 66
suid 850,0
)
declText (MLText
uid 79012,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*410 (Net
uid 79013,0
decl (Decl
n "resetdone0"
t "std_logic"
o 67
suid 851,0
)
declText (MLText
uid 79014,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*411 (MWC
uid 79059,0
optionalChildren [
*412 (CptPort
uid 79031,0
optionalChildren [
*413 (Line
uid 79035,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "268000,123000,269000,123000"
pts [
"269000,123000"
"268000,123000"
]
)
*414 (Property
uid 79036,0
pclass "_MW_GEOM_"
pname "fixed"
ptn "String"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 79032,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "269000,122625,269750,123375"
)
tg (CPTG
uid 79033,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 79034,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "270219,122342,272219,123242"
st "dout"
ju 2
blo "272219,123042"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 30
suid 1,0
)
)
)
*415 (CptPort
uid 79037,0
optionalChildren [
*416 (Line
uid 79041,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "263000,122000,264000,122000"
pts [
"263000,122000"
"264000,122000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 79038,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "262250,121625,263000,122375"
)
tg (CPTG
uid 79039,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79040,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "259885,121294,261885,122194"
st "din0"
blo "259885,121994"
)
)
thePort (LogicalPort
decl (Decl
n "din0"
t "std_logic"
o 67
suid 2,0
)
)
)
*417 (CptPort
uid 79042,0
optionalChildren [
*418 (Line
uid 79046,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "263000,124000,264000,124000"
pts [
"263000,124000"
"264000,124000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 79043,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "262250,123625,263000,124375"
)
tg (CPTG
uid 79044,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79045,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "260000,123700,262000,124600"
st "din1"
blo "260000,124400"
)
)
thePort (LogicalPort
decl (Decl
n "din1"
t "std_logic"
o 66
suid 3,0
)
)
)
*419 (CommentGraphic
uid 79047,0
optionalChildren [
*420 (Property
uid 79049,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"264000,125000"
"264000,125000"
]
uid 79048,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "264000,125000,264000,125000"
)
oxt "7000,10000,7000,10000"
)
*421 (CommentGraphic
uid 79050,0
optionalChildren [
*422 (Property
uid 79052,0
pclass "_MW_GEOM_"
pname "expand"
ptn "String"
)
]
shape (PolyLine2D
pts [
"264000,121000"
"264000,121000"
]
uid 79051,0
layer 0
sl 0
va (VaSet
vasetType 1
transparent 1
fg "49152,49152,49152"
)
xt "264000,121000,264000,121000"
)
oxt "7000,6000,7000,6000"
)
*423 (Grouping
uid 79053,0
optionalChildren [
*424 (CommentGraphic
uid 79055,0
shape (PolyLine2D
pts [
"266000,125000"
"264000,125000"
"264000,121000"
"266000,121000"
]
uid 79056,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "264000,121000,266000,125000"
)
oxt "7000,6000,9000,10000"
)
*425 (CommentGraphic
uid 79057,0
shape (Arc2D
pts [
"266000,121000"
"268000,123000"
"266000,125000"
]
uid 79058,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "266000,121000,268000,125000"
)
oxt "9000,6000,11000,10000"
)
]
shape (GroupingShape
uid 79054,0
sl 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "264000,121000,268000,125000"
)
oxt "7000,6000,11000,10000"
)
]
shape (Rectangle
uid 79060,0
va (VaSet
vasetType 1
transparent 1
fg "65535,65535,65535"
lineWidth -1
)
xt "263000,121000,269000,125000"
fos 1
)
showPorts 0
oxt "6000,6000,12000,10000"
ttg (MlTextGroup
uid 79061,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*426 (Text
uid 79062,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "264500,121600,269800,122600"
st "moduleware"
blo "264500,122400"
)
*427 (Text
uid 79063,0
va (VaSet
font "helvetica,8,1"
)
xt "264500,122600,266000,123600"
st "and"
blo "264500,123400"
)
*428 (Text
uid 79064,0
va (VaSet
font "helvetica,8,1"
)
xt "264500,123600,266100,124600"
st "U_0"
blo "264500,124400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 79065,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 79066,0
text (MLText
uid 79067,0
va (VaSet
font "clean,8,0"
)
xt "248000,111900,248000,111900"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
de 2
visOptions (mwParamsVisibilityOptions
)
)
*429 (PortIoOut
uid 79076,0
shape (CompositeShape
uid 79077,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 79078,0
sl 0
ro 270
xt "277500,122625,279000,123375"
)
(Line
uid 79079,0
sl 0
ro 270
xt "277000,123000,277500,123000"
pts [
"277000,123000"
"277500,123000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 79080,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79081,0
va (VaSet
isHidden 1
)
xt "280000,122500,285200,123500"
st "resetdone_o"
blo "280000,123300"
tm "WireNameMgr"
)
)
)
*430 (Net
uid 79082,0
decl (Decl
n "resetdone_o"
t "std_logic"
o 30
suid 852,0
)
declText (MLText
uid 79083,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*431 (PortIoOut
uid 79096,0
shape (CompositeShape
uid 79097,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 79098,0
sl 0
ro 270
xt "214500,55625,216000,56375"
)
(Line
uid 79099,0
sl 0
ro 270
xt "214000,56000,214500,56000"
pts [
"214000,56000"
"214500,56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 79100,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79101,0
va (VaSet
isHidden 1
)
xt "217000,55500,220500,56500"
st "rx_sof_o"
blo "217000,56300"
tm "WireNameMgr"
)
)
)
*432 (PortIoOut
uid 79102,0
shape (CompositeShape
uid 79103,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 79104,0
sl 0
ro 270
xt "214500,56625,216000,57375"
)
(Line
uid 79105,0
sl 0
ro 270
xt "214000,57000,214500,57000"
pts [
"214000,57000"
"214500,57000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 79106,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79107,0
va (VaSet
isHidden 1
)
xt "217000,56500,220500,57500"
st "rx_eof_o"
blo "217000,57300"
tm "WireNameMgr"
)
)
)
*433 (PortIoOut
uid 79108,0
shape (CompositeShape
uid 79109,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 79110,0
sl 0
ro 270
xt "214500,57625,216000,58375"
)
(Line
uid 79111,0
sl 0
ro 270
xt "214000,58000,214500,58000"
pts [
"214000,58000"
"214500,58000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 79112,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79113,0
va (VaSet
isHidden 1
)
xt "217000,57500,222600,58500"
st "rx_src_rdy_o"
blo "217000,58300"
tm "WireNameMgr"
)
)
)
*434 (PortIoIn
uid 79114,0
shape (CompositeShape
uid 79115,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 79116,0
sl 0
ro 90
xt "214500,58625,216000,59375"
)
(Line
uid 79117,0
sl 0
ro 90
xt "214000,59000,214500,59000"
pts [
"214500,59000"
"214000,59000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 79118,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79119,0
va (VaSet
isHidden 1
)
xt "217000,58500,222400,59500"
st "rx_dst_rdy_i"
blo "217000,59300"
tm "WireNameMgr"
)
)
)
*435 (Net
uid 79152,0
decl (Decl
n "rx_sof_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 23
suid 853,0
)
declText (MLText
uid 79153,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*436 (Net
uid 79154,0
decl (Decl
n "rx_eof_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 19
suid 854,0
)
declText (MLText
uid 79155,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*437 (Net
uid 79156,0
decl (Decl
n "rx_src_rdy_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 18
suid 855,0
)
declText (MLText
uid 79157,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*438 (Net
uid 79158,0
decl (Decl
n "rx_dst_rdy_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 17
suid 856,0
)
declText (MLText
uid 79159,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*439 (Net
uid 79192,0
decl (Decl
n "rx_fifo_rst_i"
t "std_logic"
preAdd 0
posAdd 0
o 41
suid 857,0
)
declText (MLText
uid 79193,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*440 (PortIoIn
uid 79194,0
shape (CompositeShape
uid 79195,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 79196,0
sl 0
ro 90
xt "214500,48625,216000,49375"
)
(Line
uid 79197,0
sl 0
ro 90
xt "214000,49000,214500,49000"
pts [
"214500,49000"
"214000,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 79198,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79199,0
va (VaSet
isHidden 1
)
xt "217000,48500,222300,49500"
st "rx_fifo_rst_i"
blo "217000,49300"
tm "WireNameMgr"
)
)
)
*441 (Net
uid 79200,0
decl (Decl
n "rx_data_o"
t "slv8_array"
b "(1 DOWNTO 0)"
preAdd 0
o 9
suid 858,0
)
declText (MLText
uid 79201,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*442 (PortIoOut
uid 79222,0
shape (CompositeShape
uid 79223,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 79224,0
sl 0
ro 270
xt "214500,52625,216000,53375"
)
(Line
uid 79225,0
sl 0
ro 270
xt "214000,53000,214500,53000"
pts [
"214000,53000"
"214500,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 79226,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79227,0
va (VaSet
isHidden 1
)
xt "217000,52500,219300,53500"
st "txp_o"
blo "217000,53300"
tm "WireNameMgr"
)
)
)
*443 (PortIoOut
uid 79228,0
shape (CompositeShape
uid 79229,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 79230,0
sl 0
ro 270
xt "214500,53625,216000,54375"
)
(Line
uid 79231,0
sl 0
ro 270
xt "214000,54000,214500,54000"
pts [
"214000,54000"
"214500,54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 79232,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79233,0
va (VaSet
isHidden 1
)
xt "217000,53500,219300,54500"
st "txn_o"
blo "217000,54300"
tm "WireNameMgr"
)
)
)
*444 (Net
uid 79250,0
decl (Decl
n "txp_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
preAdd 0
posAdd 0
o 44
suid 861,0
)
declText (MLText
uid 79251,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*445 (Net
uid 79252,0
decl (Decl
n "txn_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
preAdd 0
posAdd 0
o 45
suid 862,0
)
declText (MLText
uid 79253,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*446 (PortIoIn
uid 79280,0
shape (CompositeShape
uid 79281,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 79282,0
sl 0
ro 90
xt "214500,47625,216000,48375"
)
(Line
uid 79283,0
sl 0
ro 90
xt "214000,48000,214500,48000"
pts [
"214500,48000"
"214000,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 79284,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79285,0
va (VaSet
isHidden 1
)
xt "216000,47500,221300,48500"
st "rx_fifo_clk_i"
blo "216000,48300"
tm "WireNameMgr"
)
)
)
*447 (Net
uid 79286,0
decl (Decl
n "sf_scl_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 14
suid 865,0
)
declText (MLText
uid 79287,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*448 (PortIoOut
uid 79288,0
shape (CompositeShape
uid 79289,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 79290,0
sl 0
ro 270
xt "214500,83625,216000,84375"
)
(Line
uid 79291,0
sl 0
ro 270
xt "214000,84000,214500,84000"
pts [
"214000,84000"
"214500,84000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 79292,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79293,0
va (VaSet
isHidden 1
)
xt "217000,83500,220200,84500"
st "sf_scl_o"
blo "217000,84300"
tm "WireNameMgr"
)
)
)
*449 (PortIoIn
uid 79294,0
shape (CompositeShape
uid 79295,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 79296,0
sl 0
ro 90
xt "214500,84625,216000,85375"
)
(Line
uid 79297,0
sl 0
ro 90
xt "214000,85000,214500,85000"
pts [
"214500,85000"
"214000,85000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 79298,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79299,0
va (VaSet
isHidden 1
)
xt "217000,84500,220200,85500"
st "sf_sda_i"
blo "217000,85300"
tm "WireNameMgr"
)
)
)
*450 (PortIoOut
uid 79300,0
shape (CompositeShape
uid 79301,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 79302,0
sl 0
ro 270
xt "214500,85625,216000,86375"
)
(Line
uid 79303,0
sl 0
ro 270
xt "214000,86000,214500,86000"
pts [
"214000,86000"
"214500,86000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 79304,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79305,0
va (VaSet
isHidden 1
)
xt "217000,85500,220500,86500"
st "sf_sda_o"
blo "217000,86300"
tm "WireNameMgr"
)
)
)
*451 (PortIoOut
uid 79306,0
shape (CompositeShape
uid 79307,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 79308,0
sl 0
ro 270
xt "214500,86625,216000,87375"
)
(Line
uid 79309,0
sl 0
ro 270
xt "214000,87000,214500,87000"
pts [
"214000,87000"
"214500,87000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 79310,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79311,0
va (VaSet
isHidden 1
)
xt "217000,86500,220800,87500"
st "sf_sda_to"
blo "217000,87300"
tm "WireNameMgr"
)
)
)
*452 (Net
uid 79312,0
decl (Decl
n "sf_sda_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 15
suid 866,0
)
declText (MLText
uid 79313,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*453 (Net
uid 79314,0
decl (Decl
n "sfp_sda_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 50
suid 867,0
)
declText (MLText
uid 79315,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*454 (Net
uid 79316,0
decl (Decl
n "sfp_sda_to"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 51
suid 868,0
)
declText (MLText
uid 79317,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*455 (Net
uid 79354,0
decl (Decl
n "sf_ratesel_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 12
suid 871,0
)
declText (MLText
uid 79355,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*456 (Net
uid 79356,0
decl (Decl
n "sf_txdisable_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 13
suid 872,0
)
declText (MLText
uid 79357,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*457 (PortIoOut
uid 79358,0
shape (CompositeShape
uid 79359,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 79360,0
sl 0
ro 270
xt "214500,89625,216000,90375"
)
(Line
uid 79361,0
sl 0
ro 270
xt "214000,90000,214500,90000"
pts [
"214000,90000"
"214500,90000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 79362,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79363,0
va (VaSet
isHidden 1
)
xt "217000,89500,223100,90500"
st "sf_txdisable_o"
blo "217000,90300"
tm "WireNameMgr"
)
)
)
*458 (PortIoOut
uid 79364,0
shape (CompositeShape
uid 79365,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 79366,0
sl 0
ro 270
xt "214500,88625,216000,89375"
)
(Line
uid 79367,0
sl 0
ro 270
xt "214000,89000,214500,89000"
pts [
"214000,89000"
"214500,89000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 79368,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79369,0
va (VaSet
isHidden 1
)
xt "217000,88500,222100,89500"
st "sf_ratesel_o"
blo "217000,89300"
tm "WireNameMgr"
)
)
)
*459 (SaComponent
uid 79796,0
optionalChildren [
*460 (CptPort
uid 79806,0
optionalChildren [
*461 (Circle
uid 79811,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "192000,105546,192908,106454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 79807,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "192908,105625,193658,106375"
)
tg (CPTG
uid 79808,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 79809,0
va (VaSet
isHidden 1
)
xt "190500,105550,191000,106550"
st "o"
ju 2
blo "191000,106350"
)
s (Text
uid 79810,0
va (VaSet
)
xt "191000,106550,191000,106550"
ju 2
blo "191000,106550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*462 (CptPort
uid 79812,0
ps "OnEdgeStrategy"
shape (Triangle
uid 79813,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "189250,105625,190000,106375"
)
tg (CPTG
uid 79814,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79815,0
va (VaSet
isHidden 1
)
xt "191000,105550,191200,106550"
st "i"
blo "191000,106350"
)
s (Text
uid 79816,0
va (VaSet
)
xt "191000,106550,191000,106550"
blo "191000,106550"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
]
shape (Buf
uid 79797,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "190000,105000,192000,107000"
)
showPorts 0
oxt "35000,5000,37000,7000"
ttg (MlTextGroup
uid 79798,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*463 (Text
uid 79799,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,112200,225700,113200"
st "utils"
blo "224000,113000"
tm "BdLibraryNameMgr"
)
*464 (Text
uid 79800,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,113100,226400,114100"
st "m_inv"
blo "224000,113900"
tm "CptNameMgr"
)
*465 (Text
uid 79801,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,113200,226100,114200"
st "U_89"
blo "224000,114000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 79802,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 79803,0
text (MLText
uid 79804,0
va (VaSet
font "clean,8,0"
)
xt "188000,105000,188000,105000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
)
archFileType "UNKNOWN"
)
*466 (SaComponent
uid 79817,0
optionalChildren [
*467 (CptPort
uid 79827,0
optionalChildren [
*468 (Circle
uid 79832,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "192000,106546,192908,107454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 79828,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "192908,106625,193658,107375"
)
tg (CPTG
uid 79829,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 79830,0
va (VaSet
isHidden 1
)
xt "189217,106267,189717,107267"
st "o"
ju 2
blo "189717,107067"
)
s (Text
uid 79831,0
va (VaSet
)
xt "189717,107267,189717,107267"
ju 2
blo "189717,107267"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
*469 (CptPort
uid 79833,0
ps "OnEdgeStrategy"
shape (Triangle
uid 79834,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "189250,106625,190000,107375"
)
tg (CPTG
uid 79835,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79836,0
va (VaSet
isHidden 1
)
xt "191000,106550,191200,107550"
st "i"
blo "191000,107350"
)
s (Text
uid 79837,0
va (VaSet
)
xt "191000,107550,191000,107550"
blo "191000,107550"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
]
shape (Buf
uid 79818,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "190000,106000,192000,108000"
)
showPorts 0
oxt "35000,5000,37000,7000"
ttg (MlTextGroup
uid 79819,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*470 (Text
uid 79820,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,113200,225700,114200"
st "utils"
blo "224000,114000"
tm "BdLibraryNameMgr"
)
*471 (Text
uid 79821,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,114100,226400,115100"
st "m_inv"
blo "224000,114900"
tm "CptNameMgr"
)
*472 (Text
uid 79822,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,114200,226100,115200"
st "U_90"
blo "224000,115000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 79823,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 79824,0
text (MLText
uid 79825,0
va (VaSet
font "clean,8,0"
)
xt "188000,106000,188000,106000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
)
archFileType "UNKNOWN"
)
*473 (SaComponent
uid 79838,0
optionalChildren [
*474 (CptPort
uid 79848,0
ps "OnEdgeStrategy"
shape (Triangle
uid 79849,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "189250,107625,190000,108375"
)
tg (CPTG
uid 79850,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79851,0
va (VaSet
isHidden 1
)
xt "191000,107550,191200,108550"
st "i"
blo "191000,108350"
)
s (Text
uid 79852,0
va (VaSet
)
xt "191000,108550,191000,108550"
blo "191000,108550"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*475 (CptPort
uid 79853,0
optionalChildren [
*476 (Circle
uid 79858,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "192000,107546,192908,108454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 79854,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "192908,107625,193658,108375"
)
tg (CPTG
uid 79855,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 79856,0
va (VaSet
isHidden 1
)
xt "190500,107550,191000,108550"
st "o"
ju 2
blo "191000,108350"
)
s (Text
uid 79857,0
va (VaSet
)
xt "191000,108550,191000,108550"
ju 2
blo "191000,108550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
]
shape (Buf
uid 79839,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "190000,107000,192000,109000"
)
showPorts 0
oxt "35000,5000,37000,7000"
ttg (MlTextGroup
uid 79840,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*477 (Text
uid 79841,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,114200,225700,115200"
st "utils"
blo "224000,115000"
tm "BdLibraryNameMgr"
)
*478 (Text
uid 79842,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,115100,226400,116100"
st "m_inv"
blo "224000,115900"
tm "CptNameMgr"
)
*479 (Text
uid 79843,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,115200,226100,116200"
st "U_91"
blo "224000,116000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 79844,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 79845,0
text (MLText
uid 79846,0
va (VaSet
font "clean,8,0"
)
xt "188000,107000,188000,107000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
)
archFileType "UNKNOWN"
)
*480 (SaComponent
uid 79859,0
optionalChildren [
*481 (CptPort
uid 79869,0
ps "OnEdgeStrategy"
shape (Triangle
uid 79870,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "192000,108625,192750,109375"
)
tg (CPTG
uid 79871,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 79872,0
va (VaSet
isHidden 1
)
xt "676050,108550,676250,109550"
st "i"
ju 2
blo "676250,109350"
)
s (Text
uid 79873,0
va (VaSet
)
xt "676250,109550,676250,109550"
ju 2
blo "676250,109550"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*482 (CptPort
uid 79874,0
optionalChildren [
*483 (Circle
uid 79879,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "189092,108546,190000,109454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 79875,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "188342,108625,189092,109375"
)
tg (CPTG
uid 79876,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79877,0
va (VaSet
isHidden 1
)
xt "667934,108550,668434,109550"
st "o"
blo "667934,109350"
)
s (Text
uid 79878,0
va (VaSet
)
xt "667934,109550,667934,109550"
blo "667934,109550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
]
shape (Buf
uid 79860,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "190000,108000,192000,110000"
)
showPorts 0
oxt "35000,5000,37000,7000"
ttg (MlTextGroup
uid 79861,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*484 (Text
uid 79862,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,115200,225700,116200"
st "utils"
blo "224000,116000"
tm "BdLibraryNameMgr"
)
*485 (Text
uid 79863,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,116100,226400,117100"
st "m_inv"
blo "224000,116900"
tm "CptNameMgr"
)
*486 (Text
uid 79864,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224000,116200,226100,117200"
st "U_92"
blo "224000,117000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 79865,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 79866,0
text (MLText
uid 79867,0
va (VaSet
font "clean,8,0"
)
xt "188000,108000,188000,108000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
)
archFileType "UNKNOWN"
)
*487 (SaComponent
uid 79880,0
optionalChildren [
*488 (CptPort
uid 79890,0
ps "OnEdgeStrategy"
shape (Triangle
uid 79891,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "189250,138625,190000,139375"
)
tg (CPTG
uid 79892,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79893,0
va (VaSet
isHidden 1
)
xt "190000,138500,190200,139500"
st "i"
blo "190000,139300"
)
s (Text
uid 79894,0
va (VaSet
isHidden 1
)
xt "190000,139500,190000,139500"
blo "190000,139500"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
o 1
)
)
)
*489 (CptPort
uid 79895,0
ps "OnEdgeStrategy"
shape (Triangle
uid 79896,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "192000,138625,192750,139375"
)
tg (CPTG
uid 79897,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 79898,0
va (VaSet
isHidden 1
)
xt "191500,138500,192000,139500"
st "o"
ju 2
blo "192000,139300"
)
s (Text
uid 79899,0
va (VaSet
isHidden 1
)
xt "192000,139500,192000,139500"
ju 2
blo "192000,139500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
o 2
)
)
)
]
shape (Buf
uid 79881,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "190000,138000,192000,140000"
)
showPorts 0
oxt "15000,22000,17000,24000"
ttg (MlTextGroup
uid 79882,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*490 (Text
uid 79883,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "202500,162000,204200,163000"
st "utils"
blo "202500,162800"
tm "BdLibraryNameMgr"
)
*491 (Text
uid 79884,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "202500,162900,205300,163900"
st "m_buff"
blo "202500,163700"
tm "CptNameMgr"
)
*492 (Text
uid 79885,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "202500,163000,204600,164000"
st "U_41"
blo "202500,163800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 79886,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 79887,0
text (MLText
uid 79888,0
va (VaSet
font "clean,8,0"
)
xt "189000,136000,189000,136000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
)
archFileType "UNKNOWN"
)
*493 (SaComponent
uid 79900,0
optionalChildren [
*494 (CptPort
uid 79910,0
ps "OnEdgeStrategy"
shape (Triangle
uid 79911,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "189250,139625,190000,140375"
)
tg (CPTG
uid 79912,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 79913,0
va (VaSet
isHidden 1
)
xt "190000,139500,190200,140500"
st "i"
blo "190000,140300"
)
s (Text
uid 79914,0
va (VaSet
isHidden 1
)
xt "190000,140500,190000,140500"
blo "190000,140500"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
o 1
)
)
)
*495 (CptPort
uid 79915,0
ps "OnEdgeStrategy"
shape (Triangle
uid 79916,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "192000,139625,192750,140375"
)
tg (CPTG
uid 79917,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 79918,0
va (VaSet
isHidden 1
)
xt "191500,139500,192000,140500"
st "o"
ju 2
blo "192000,140300"
)
s (Text
uid 79919,0
va (VaSet
isHidden 1
)
xt "192000,140500,192000,140500"
ju 2
blo "192000,140500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
o 2
)
)
)
]
shape (Buf
uid 79901,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "190000,139000,192000,141000"
)
showPorts 0
oxt "15000,22000,17000,24000"
ttg (MlTextGroup
uid 79902,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*496 (Text
uid 79903,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "202500,163000,204200,164000"
st "utils"
blo "202500,163800"
tm "BdLibraryNameMgr"
)
*497 (Text
uid 79904,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "202500,163900,205300,164900"
st "m_buff"
blo "202500,164700"
tm "CptNameMgr"
)
*498 (Text
uid 79905,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "202500,164000,204600,165000"
st "U_42"
blo "202500,164800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 79906,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 79907,0
text (MLText
uid 79908,0
va (VaSet
font "clean,8,0"
)
xt "189000,137000,189000,137000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
)
archFileType "UNKNOWN"
)
*499 (Net
uid 80208,0
decl (Decl
n "rx_client_clk1"
t "std_logic"
prec "-- client interface clocking signals - EMAC0"
preAdd 0
o 82
suid 873,0
)
declText (MLText
uid 80209,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*500 (SaComponent
uid 80218,0
optionalChildren [
*501 (CptPort
uid 80228,0
ps "OnEdgeStrategy"
shape (Triangle
uid 80229,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "123250,106625,124000,107375"
)
tg (CPTG
uid 80230,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 80231,0
va (VaSet
isHidden 1
)
xt "125000,106550,125200,107550"
st "i"
blo "125000,107350"
)
s (Text
uid 80232,0
va (VaSet
)
xt "125000,107550,125000,107550"
blo "125000,107550"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*502 (CptPort
uid 80233,0
optionalChildren [
*503 (Circle
uid 80238,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "126000,106546,126908,107454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 80234,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "126908,106625,127658,107375"
)
tg (CPTG
uid 80235,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 80236,0
va (VaSet
isHidden 1
)
xt "124500,106550,125000,107550"
st "o"
ju 2
blo "125000,107350"
)
s (Text
uid 80237,0
va (VaSet
)
xt "125000,107550,125000,107550"
ju 2
blo "125000,107550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
]
shape (Buf
uid 80219,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "124000,106000,126000,108000"
)
showPorts 0
oxt "35000,5000,37000,7000"
ttg (MlTextGroup
uid 80220,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*504 (Text
uid 80221,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "158000,113200,159700,114200"
st "utils"
blo "158000,114000"
tm "BdLibraryNameMgr"
)
*505 (Text
uid 80222,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "158000,114100,160400,115100"
st "m_inv"
blo "158000,114900"
tm "CptNameMgr"
)
*506 (Text
uid 80223,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "158000,114200,160100,115200"
st "U_93"
blo "158000,115000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 80224,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 80225,0
text (MLText
uid 80226,0
va (VaSet
font "clean,8,0"
)
xt "122000,106000,122000,106000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
)
archFileType "UNKNOWN"
)
*507 (SaComponent
uid 80239,0
optionalChildren [
*508 (CptPort
uid 80249,0
ps "OnEdgeStrategy"
shape (Triangle
uid 80250,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "123250,107625,124000,108375"
)
tg (CPTG
uid 80251,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 80252,0
va (VaSet
isHidden 1
)
xt "125000,107550,125200,108550"
st "i"
blo "125000,108350"
)
s (Text
uid 80253,0
va (VaSet
)
xt "125000,108550,125000,108550"
blo "125000,108550"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*509 (CptPort
uid 80254,0
optionalChildren [
*510 (Circle
uid 80259,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "126000,107546,126908,108454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 80255,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "126908,107625,127658,108375"
)
tg (CPTG
uid 80256,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 80257,0
va (VaSet
isHidden 1
)
xt "124500,107550,125000,108550"
st "o"
ju 2
blo "125000,108350"
)
s (Text
uid 80258,0
va (VaSet
)
xt "125000,108550,125000,108550"
ju 2
blo "125000,108550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
]
shape (Buf
uid 80240,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "124000,107000,126000,109000"
)
showPorts 0
oxt "35000,5000,37000,7000"
ttg (MlTextGroup
uid 80241,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*511 (Text
uid 80242,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "158000,114200,159700,115200"
st "utils"
blo "158000,115000"
tm "BdLibraryNameMgr"
)
*512 (Text
uid 80243,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "158000,115100,160400,116100"
st "m_inv"
blo "158000,115900"
tm "CptNameMgr"
)
*513 (Text
uid 80244,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "158000,115200,160100,116200"
st "U_94"
blo "158000,116000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 80245,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 80246,0
text (MLText
uid 80247,0
va (VaSet
font "clean,8,0"
)
xt "122000,107000,122000,107000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
)
archFileType "UNKNOWN"
)
*514 (SaComponent
uid 80260,0
optionalChildren [
*515 (CptPort
uid 80270,0
ps "OnEdgeStrategy"
shape (Triangle
uid 80271,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "123250,108625,124000,109375"
)
tg (CPTG
uid 80272,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 80273,0
va (VaSet
isHidden 1
)
xt "125000,108550,125200,109550"
st "i"
blo "125000,109350"
)
s (Text
uid 80274,0
va (VaSet
)
xt "125000,109550,125000,109550"
blo "125000,109550"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*516 (CptPort
uid 80275,0
optionalChildren [
*517 (Circle
uid 80280,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "126000,108546,126908,109454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 80276,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "126908,108625,127658,109375"
)
tg (CPTG
uid 80277,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 80278,0
va (VaSet
isHidden 1
)
xt "124500,108550,125000,109550"
st "o"
ju 2
blo "125000,109350"
)
s (Text
uid 80279,0
va (VaSet
)
xt "125000,109550,125000,109550"
ju 2
blo "125000,109550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
]
shape (Buf
uid 80261,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "124000,108000,126000,110000"
)
showPorts 0
oxt "35000,5000,37000,7000"
ttg (MlTextGroup
uid 80262,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*518 (Text
uid 80263,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "158000,115200,159700,116200"
st "utils"
blo "158000,116000"
tm "BdLibraryNameMgr"
)
*519 (Text
uid 80264,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "158000,116100,160400,117100"
st "m_inv"
blo "158000,116900"
tm "CptNameMgr"
)
*520 (Text
uid 80265,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "158000,116200,160100,117200"
st "U_95"
blo "158000,117000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 80266,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 80267,0
text (MLText
uid 80268,0
va (VaSet
font "clean,8,0"
)
xt "122000,108000,122000,108000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
)
archFileType "UNKNOWN"
)
*521 (SaComponent
uid 80281,0
optionalChildren [
*522 (CptPort
uid 80291,0
ps "OnEdgeStrategy"
shape (Triangle
uid 80292,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "126000,109625,126750,110375"
)
tg (CPTG
uid 80293,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 80294,0
va (VaSet
isHidden 1
)
xt "610050,109550,610250,110550"
st "i"
ju 2
blo "610250,110350"
)
s (Text
uid 80295,0
va (VaSet
)
xt "610250,110550,610250,110550"
ju 2
blo "610250,110550"
)
)
thePort (LogicalPort
decl (Decl
n "i"
t "std_logic"
preAdd 0
posAdd 0
o 1
)
)
)
*523 (CptPort
uid 80296,0
optionalChildren [
*524 (Circle
uid 80301,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "123092,109546,124000,110454"
radius 454
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 80297,0
ro 270
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,0"
)
xt "122342,109625,123092,110375"
)
tg (CPTG
uid 80298,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 80299,0
va (VaSet
isHidden 1
)
xt "601934,109550,602434,110550"
st "o"
blo "601934,110350"
)
s (Text
uid 80300,0
va (VaSet
)
xt "601934,110550,601934,110550"
blo "601934,110550"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "o"
t "std_logic"
preAdd 0
posAdd 0
o 2
)
)
)
]
shape (Buf
uid 80282,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "124000,109000,126000,111000"
)
showPorts 0
oxt "35000,5000,37000,7000"
ttg (MlTextGroup
uid 80283,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*525 (Text
uid 80284,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "158000,116200,159700,117200"
st "utils"
blo "158000,117000"
tm "BdLibraryNameMgr"
)
*526 (Text
uid 80285,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "158000,117100,160400,118100"
st "m_inv"
blo "158000,117900"
tm "CptNameMgr"
)
*527 (Text
uid 80286,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "158000,117200,160100,118200"
st "U_96"
blo "158000,118000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 80287,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 80288,0
text (MLText
uid 80289,0
va (VaSet
font "clean,8,0"
)
xt "122000,109000,122000,109000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
disp 1
sN 0
)
archFileType "UNKNOWN"
)
*528 (HdlText
uid 80302,0
optionalChildren [
*529 (EmbeddedText
uid 80308,0
commentText (CommentText
uid 80309,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 80310,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "111000,114000,125000,118000"
)
oxt "0,0,18000,5000"
text (MLText
uid 80311,0
va (VaSet
font "clean,8,0"
)
xt "111200,114200,123700,117400"
st "
-- eb1
tx_ifg_delay_1 <= x\"00\";
PHYAD_1 <= \"00000\";


"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4000
visibleWidth 14000
)
)
)
]
shape (Rectangle
uid 80303,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "125000,113000,129000,118000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 80304,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*530 (Text
uid 80305,0
va (VaSet
font "charter,8,0"
)
xt "126250,115550,127650,116550"
st "eb1"
blo "126250,116350"
tm "HdlTextNameMgr"
)
*531 (Text
uid 80306,0
va (VaSet
font "charter,8,0"
)
xt "126250,116550,126750,117550"
st "7"
blo "126250,117350"
tm "HdlTextNumberMgr"
)
]
)
)
*532 (Net
uid 80440,0
decl (Decl
n "tx_client_clk1"
t "std_logic"
prec "-- client interface clocking signals - EMAC0"
preAdd 0
o 80
suid 874,0
)
declText (MLText
uid 80441,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*533 (Net
uid 80444,0
decl (Decl
n "tx_ifg_delay_1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 53
suid 875,0
)
declText (MLText
uid 80445,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*534 (Net
uid 80446,0
decl (Decl
n "PHYAD_1"
t "std_logic_vector"
b "(4 DOWNTO 0)"
preAdd 0
posAdd 0
o 58
suid 876,0
)
declText (MLText
uid 80447,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*535 (PortIoIn
uid 80845,0
shape (CompositeShape
uid 80846,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 80847,0
sl 0
ro 270
xt "69000,155625,70500,156375"
)
(Line
uid 80848,0
sl 0
ro 270
xt "70500,156000,71000,156000"
pts [
"70500,156000"
"71000,156000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 80849,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 80850,0
va (VaSet
isHidden 1
)
xt "62400,155500,68000,156500"
st "machost_rd_i"
ju 2
blo "68000,156300"
tm "WireNameMgr"
)
)
)
*536 (PortIoIn
uid 80851,0
shape (CompositeShape
uid 80852,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 80853,0
sl 0
ro 270
xt "69000,156625,70500,157375"
)
(Line
uid 80854,0
sl 0
ro 270
xt "70500,157000,71000,157000"
pts [
"70500,157000"
"71000,157000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 80855,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 80856,0
va (VaSet
isHidden 1
)
xt "62300,156500,68000,157500"
st "machost_wr_i"
ju 2
blo "68000,157300"
tm "WireNameMgr"
)
)
)
*537 (PortIoOut
uid 80857,0
shape (CompositeShape
uid 80858,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 80859,0
sl 0
ro 90
xt "69000,157625,70500,158375"
)
(Line
uid 80860,0
sl 0
ro 90
xt "70500,158000,71000,158000"
pts [
"71000,158000"
"70500,158000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 80861,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 80862,0
va (VaSet
isHidden 1
)
xt "61300,157500,68000,158500"
st "machost_data_o"
ju 2
blo "68000,158300"
tm "WireNameMgr"
)
)
)
*538 (Net
uid 80929,0
decl (Decl
n "machost_rd_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 49
suid 883,0
)
declText (MLText
uid 80930,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*539 (Net
uid 80931,0
decl (Decl
n "machost_wr_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 47
suid 884,0
)
declText (MLText
uid 80932,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*540 (Net
uid 80933,0
decl (Decl
n "machost_data_o"
t "slv64_array"
b "(1 DOWNTO 0)"
o 48
suid 885,0
)
declText (MLText
uid 80934,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*541 (PortIoIn
uid 80997,0
shape (CompositeShape
uid 80998,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 80999,0
sl 0
ro 270
xt "96000,48625,97500,49375"
)
(Line
uid 81000,0
sl 0
ro 270
xt "97500,49000,98000,49000"
pts [
"97500,49000"
"98000,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 81001,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 81002,0
va (VaSet
isHidden 1
)
xt "89700,48500,95000,49500"
st "tx_fifo_rst_i"
ju 2
blo "95000,49300"
tm "WireNameMgr"
)
)
)
*542 (Net
uid 81003,0
decl (Decl
n "sf_sda_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 33
suid 886,0
)
declText (MLText
uid 81004,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*543 (Net
uid 81005,0
decl (Decl
n "sf_sda_to"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 34
suid 887,0
)
declText (MLText
uid 81006,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*544 (PortIoOut
uid 81019,0
shape (CompositeShape
uid 81020,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81021,0
sl 0
ro 270
xt "214500,70625,216000,71375"
)
(Line
uid 81022,0
sl 0
ro 270
xt "214000,71000,214500,71000"
pts [
"214000,71000"
"214500,71000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 81023,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 81024,0
va (VaSet
isHidden 1
)
xt "217000,70500,220500,71500"
st "tx_ack_o"
blo "217000,71300"
tm "WireNameMgr"
)
)
)
*545 (PortIoOut
uid 81033,0
shape (CompositeShape
uid 81034,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81035,0
sl 0
ro 270
xt "214500,79625,216000,80375"
)
(Line
uid 81036,0
sl 0
ro 270
xt "214000,80000,214500,80000"
pts [
"214000,80000"
"214500,80000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 81037,0
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 81038,0
va (VaSet
isHidden 1
)
xt "217000,79500,223800,80500"
st "rx_goodframe_o"
blo "217000,80300"
tm "WireNameMgr"
)
)
)
*546 (Net
uid 81055,0
decl (Decl
n "rx_goodframe_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 104
suid 889,0
)
declText (MLText
uid 81056,0
va (VaSet
isHidden 1
font "charter,10,0"
)
)
)
*547 (Wire
uid 381,0
shape (OrthoPolyLine
uid 382,0
va (VaSet
vasetType 3
)
xt "130000,39000,143250,39000"
pts [
"130000,39000"
"143250,39000"
]
)
end &261
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 385,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 386,0
va (VaSet
)
xt "131000,38000,139200,39000"
st "mgtclk_extp_unused"
blo "131000,38800"
tm "WireNameMgr"
)
)
on &373
)
*548 (Wire
uid 395,0
shape (OrthoPolyLine
uid 396,0
va (VaSet
vasetType 3
)
xt "130000,40000,143250,40000"
pts [
"130000,40000"
"143250,40000"
]
)
end &262
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 399,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 400,0
va (VaSet
)
xt "131000,39000,139200,40000"
st "mgtclk_extn_unused"
blo "131000,39800"
tm "WireNameMgr"
)
)
on &374
)
*549 (Wire
uid 409,0
shape (OrthoPolyLine
uid 410,0
va (VaSet
vasetType 3
)
xt "112000,37000,143250,37000"
pts [
"112000,37000"
"143250,37000"
]
)
start &1
end &263
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 413,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 414,0
va (VaSet
)
xt "112000,36000,117200,37000"
st "clk_25_50_i"
blo "112000,36800"
tm "WireNameMgr"
)
)
on &375
)
*550 (Wire
uid 985,0
shape (OrthoPolyLine
uid 986,0
va (VaSet
vasetType 3
)
xt "132000,50000,143250,50000"
pts [
"143250,50000"
"132000,50000"
]
)
start &218
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 989,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 990,0
va (VaSet
)
xt "133000,49000,138800,50000"
st "tx_client_clk0"
blo "133000,49800"
tm "WireNameMgr"
)
)
on &378
)
*551 (Wire
uid 26378,0
shape (OrthoPolyLine
uid 26379,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "304000,59000,314250,59000"
pts [
"304000,59000"
"314250,59000"
]
)
end &387
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 26384,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 26385,0
va (VaSet
)
xt "305000,58000,308800,59000"
st "stat_word"
blo "305000,58800"
tm "WireNameMgr"
)
)
on &72
)
*552 (Wire
uid 27106,0
shape (OrthoPolyLine
uid 27107,0
va (VaSet
vasetType 3
)
xt "255000,88000,268250,88000"
pts [
"255000,88000"
"268250,88000"
]
)
end &314
sat 16
eat 32
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 27112,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27113,0
va (VaSet
)
xt "256000,87000,260300,88000"
st "rx_dvld(i)"
blo "256000,87800"
tm "WireNameMgr"
)
)
on &16
)
*553 (Wire
uid 27218,0
shape (OrthoPolyLine
uid 27219,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,65000,194000,65000"
pts [
"179750,65000"
"194000,65000"
]
)
start &216
es 0
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 27224,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 27225,0
va (VaSet
)
xt "180000,64000,185600,65000"
st "syncacq_o(0)"
blo "180000,64800"
tm "WireNameMgr"
)
)
on &15
)
*554 (Wire
uid 29544,0
shape (OrthoPolyLine
uid 29545,0
va (VaSet
vasetType 3
)
xt "112000,36000,143250,36000"
pts [
"112000,36000"
"143250,36000"
]
)
start &20
end &260
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 29548,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 29549,0
va (VaSet
)
xt "112000,35000,115400,36000"
st "hostclk_i"
blo "112000,35800"
tm "WireNameMgr"
)
)
on &17
)
*555 (Wire
uid 31567,0
shape (OrthoPolyLine
uid 31568,0
va (VaSet
vasetType 3
)
xt "112000,35000,143250,35000"
pts [
"112000,35000"
"141000,35000"
"143250,35000"
]
)
start &18
end &264
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 31571,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 31572,0
va (VaSet
)
xt "112000,34000,113900,35000"
st "init_i"
blo "112000,34800"
tm "WireNameMgr"
)
)
on &384
)
*556 (Wire
uid 32973,0
shape (OrthoPolyLine
uid 32974,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "205000,60000,214000,60000"
pts [
"205000,60000"
"214000,60000"
]
)
end &21
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 32979,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 32980,0
va (VaSet
)
xt "206000,59000,209900,60000"
st "rx_data_o"
blo "206000,59800"
tm "WireNameMgr"
)
)
on &441
)
*557 (Wire
uid 33465,0
shape (OrthoPolyLine
uid 33466,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "255000,61000,268250,61000"
pts [
"255000,61000"
"268250,61000"
]
)
end &328
sat 16
eat 32
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33471,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33472,0
va (VaSet
)
xt "256000,60000,261600,61000"
st "sf_txfault_i(i)"
blo "256000,60800"
tm "WireNameMgr"
)
)
on &76
)
*558 (Wire
uid 33473,0
shape (OrthoPolyLine
uid 33474,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "255000,68000,268250,68000"
pts [
"255000,68000"
"268250,68000"
]
)
end &326
sat 16
eat 32
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 33479,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 33480,0
va (VaSet
)
xt "256000,67000,260800,68000"
st "sfp_los_i(i)"
blo "256000,67800"
tm "WireNameMgr"
)
)
on &74
)
*559 (Wire
uid 41544,0
shape (OrthoPolyLine
uid 41545,0
va (VaSet
vasetType 3
)
xt "179750,66000,194000,66000"
pts [
"179750,66000"
"194000,66000"
]
)
start &206
es 0
sat 32
eat 16
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 41550,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 41551,0
va (VaSet
)
xt "180000,65000,193600,66000"
st "EMACCLIENTRXFRAMEDROP(0)"
blo "180000,65800"
tm "WireNameMgr"
)
)
on &26
)
*560 (Wire
uid 41552,0
shape (OrthoPolyLine
uid 41553,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,68000,194000,68000"
pts [
"179750,68000"
"194000,68000"
]
)
start &197
es 0
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 41558,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 41559,0
va (VaSet
)
xt "180000,67000,190300,68000"
st "RX_LL_FIFO_STATUS(0)"
blo "180000,67800"
tm "WireNameMgr"
)
)
on &27
)
*561 (Wire
uid 41794,0
shape (OrthoPolyLine
uid 41795,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "255000,85000,268250,85000"
pts [
"255000,85000"
"268250,85000"
]
)
end &306
sat 16
eat 32
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 41798,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 41799,0
va (VaSet
)
xt "256000,84000,266500,85000"
st "EMACCLIENTRXSTATS(i)"
blo "256000,84800"
tm "WireNameMgr"
)
)
on &28
)
*562 (Wire
uid 41802,0
shape (OrthoPolyLine
uid 41803,0
va (VaSet
vasetType 3
)
xt "255000,86000,268250,86000"
pts [
"255000,86000"
"268250,86000"
]
)
end &307
sat 16
eat 32
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 41806,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 41807,0
va (VaSet
)
xt "256000,85000,268200,86000"
st "EMACCLIENTRXSTATSVLD(i)"
blo "256000,85800"
tm "WireNameMgr"
)
)
on &29
)
*563 (Wire
uid 41810,0
shape (OrthoPolyLine
uid 41811,0
va (VaSet
vasetType 3
)
xt "179750,79000,194000,79000"
pts [
"179750,79000"
"194000,79000"
]
)
start &209
es 0
sat 32
eat 16
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 41814,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 41815,0
va (VaSet
)
xt "180000,78000,194700,79000"
st "EMACCLIENTRXSTATSBYTEVLD(0)"
blo "180000,78800"
tm "WireNameMgr"
)
)
on &30
)
*564 (Wire
uid 41818,0
shape (OrthoPolyLine
uid 41819,0
va (VaSet
vasetType 3
)
xt "255000,82000,268250,82000"
pts [
"255000,82000"
"268250,82000"
]
)
end &308
sat 16
eat 32
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 41822,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 41823,0
va (VaSet
)
xt "256000,81000,266300,82000"
st "EMACCLIENTTXSTATS(i)"
blo "256000,81800"
tm "WireNameMgr"
)
)
on &31
)
*565 (Wire
uid 41826,0
shape (OrthoPolyLine
uid 41827,0
va (VaSet
vasetType 3
)
xt "255000,83000,268250,83000"
pts [
"255000,83000"
"268250,83000"
]
)
end &309
sat 16
eat 32
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 41830,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 41831,0
va (VaSet
)
xt "256000,82000,268000,83000"
st "EMACCLIENTTXSTATSVLD(i)"
blo "256000,82800"
tm "WireNameMgr"
)
)
on &32
)
*566 (Wire
uid 41834,0
shape (OrthoPolyLine
uid 41835,0
va (VaSet
vasetType 3
)
xt "179750,76000,194000,76000"
pts [
"179750,76000"
"194000,76000"
]
)
start &213
es 0
sat 32
eat 16
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 41838,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 41839,0
va (VaSet
)
xt "180000,75000,194500,76000"
st "EMACCLIENTTXSTATSBYTEVLD(0)"
blo "180000,75800"
tm "WireNameMgr"
)
)
on &33
)
*567 (Wire
uid 42890,0
shape (OrthoPolyLine
uid 42891,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "290750,91000,301000,91000"
pts [
"290750,91000"
"301000,91000"
]
)
start &310
sat 32
eat 16
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 42894,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42895,0
va (VaSet
)
xt "291000,90000,295800,91000"
st "tx_status(i)"
blo "291000,90800"
tm "WireNameMgr"
)
)
on &64
)
*568 (Wire
uid 42900,0
shape (OrthoPolyLine
uid 42901,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "290750,92000,301000,92000"
pts [
"290750,92000"
"301000,92000"
]
)
start &312
sat 32
eat 16
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 42904,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42905,0
va (VaSet
)
xt "291000,91000,295800,92000"
st "rx_status(i)"
blo "291000,91800"
tm "WireNameMgr"
)
)
on &35
)
*569 (Wire
uid 42920,0
shape (OrthoPolyLine
uid 42921,0
va (VaSet
vasetType 3
)
xt "258000,77000,268250,77000"
pts [
"258000,77000"
"268250,77000"
]
)
end &304
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 42924,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42925,0
va (VaSet
)
xt "259000,76000,264200,77000"
st "host_reset_i"
blo "259000,76800"
tm "WireNameMgr"
)
)
on &19
)
*570 (Wire
uid 43042,0
shape (OrthoPolyLine
uid 43043,0
va (VaSet
vasetType 3
)
xt "255000,79000,268250,79000"
pts [
"255000,79000"
"268250,79000"
]
)
end &305
sat 16
eat 32
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 43048,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 43049,0
va (VaSet
)
xt "256000,78000,262100,79000"
st "rx_client_clk(i)"
blo "256000,78800"
tm "WireNameMgr"
)
)
on &73
)
*571 (Wire
uid 43050,0
shape (OrthoPolyLine
uid 43051,0
va (VaSet
vasetType 3
)
xt "255000,80000,268250,80000"
pts [
"255000,80000"
"268250,80000"
]
)
end &311
sat 16
eat 32
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 43056,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 43057,0
va (VaSet
)
xt "256000,79000,262100,80000"
st "tx_client_clk(i)"
blo "256000,79800"
tm "WireNameMgr"
)
)
on &34
)
*572 (Wire
uid 43522,0
shape (OrthoPolyLine
uid 43523,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "255000,69000,268250,69000"
pts [
"255000,69000"
"268250,69000"
]
)
end &330
sat 16
eat 32
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 43528,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 43529,0
va (VaSet
)
xt "256000,68000,261300,69000"
st "syncacq_o(i)"
blo "256000,68800"
tm "WireNameMgr"
)
)
on &15
)
*573 (Wire
uid 43530,0
shape (OrthoPolyLine
uid 43531,0
va (VaSet
vasetType 3
)
xt "255000,67000,268250,67000"
pts [
"255000,67000"
"268250,67000"
]
)
end &323
sat 16
eat 32
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 43536,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 43537,0
va (VaSet
)
xt "256000,66000,269300,67000"
st "EMACCLIENTRXFRAMEDROP(i)"
blo "256000,66800"
tm "WireNameMgr"
)
)
on &26
)
*574 (Wire
uid 43538,0
shape (OrthoPolyLine
uid 43539,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "255000,63000,268250,63000"
pts [
"255000,63000"
"268250,63000"
]
)
end &322
sat 16
eat 32
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 43544,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 43545,0
va (VaSet
)
xt "256000,62000,266000,63000"
st "RX_LL_FIFO_STATUS(i)"
blo "256000,62800"
tm "WireNameMgr"
)
)
on &27
)
*575 (Wire
uid 43576,0
shape (OrthoPolyLine
uid 43577,0
va (VaSet
vasetType 3
)
xt "179750,67000,194000,67000"
pts [
"179750,67000"
"194000,67000"
]
)
start &283
sat 32
eat 16
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 43580,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 43581,0
va (VaSet
)
xt "180000,66000,186200,67000"
st "rx_overflow(0)"
blo "180000,66800"
tm "WireNameMgr"
)
)
on &36
)
*576 (Wire
uid 43592,0
shape (OrthoPolyLine
uid 43593,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,69000,194000,69000"
pts [
"179750,69000"
"194000,69000"
]
)
start &285
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 43596,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 43597,0
va (VaSet
)
xt "180000,68000,186100,69000"
st "tx_fifo_stat(0)"
blo "180000,68800"
tm "WireNameMgr"
)
)
on &37
)
*577 (Wire
uid 43600,0
shape (OrthoPolyLine
uid 43601,0
va (VaSet
vasetType 3
)
xt "179750,70000,194000,70000"
pts [
"179750,70000"
"194000,70000"
]
)
start &286
sat 32
eat 16
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 43604,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 43605,0
va (VaSet
)
xt "180000,69000,186200,70000"
st "tx_overflow(0)"
blo "180000,69800"
tm "WireNameMgr"
)
)
on &38
)
*578 (Wire
uid 43800,0
shape (OrthoPolyLine
uid 43801,0
va (VaSet
vasetType 3
)
xt "255000,66000,268250,66000"
pts [
"255000,66000"
"268250,66000"
]
)
end &324
sat 16
eat 32
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 43806,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 43807,0
va (VaSet
)
xt "256000,65000,261900,66000"
st "rx_overflow(i)"
blo "256000,65800"
tm "WireNameMgr"
)
)
on &36
)
*579 (Wire
uid 43808,0
shape (OrthoPolyLine
uid 43809,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "255000,59000,268250,59000"
pts [
"255000,59000"
"268250,59000"
]
)
end &331
sat 16
eat 32
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 43814,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 43815,0
va (VaSet
)
xt "256000,58000,261800,59000"
st "tx_fifo_stat(i)"
blo "256000,58800"
tm "WireNameMgr"
)
)
on &37
)
*580 (Wire
uid 43816,0
shape (OrthoPolyLine
uid 43817,0
va (VaSet
vasetType 3
)
xt "255000,60000,268250,60000"
pts [
"255000,60000"
"268250,60000"
]
)
end &332
sat 16
eat 32
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 43822,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 43823,0
va (VaSet
)
xt "256000,59000,261900,60000"
st "tx_overflow(i)"
blo "256000,59800"
tm "WireNameMgr"
)
)
on &38
)
*581 (Wire
uid 43824,0
shape (OrthoPolyLine
uid 43825,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "255000,55000,268250,55000"
pts [
"255000,55000"
"268250,55000"
]
)
end &334
sat 16
eat 32
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 43830,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 43831,0
va (VaSet
)
xt "256000,54000,260800,55000"
st "tx_status(i)"
blo "256000,54800"
tm "WireNameMgr"
)
)
on &64
)
*582 (Wire
uid 43832,0
shape (OrthoPolyLine
uid 43833,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "255000,56000,268250,56000"
pts [
"255000,56000"
"268250,56000"
]
)
end &325
sat 16
eat 32
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 43838,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 43839,0
va (VaSet
)
xt "256000,55000,260800,56000"
st "rx_status(i)"
blo "256000,55800"
tm "WireNameMgr"
)
)
on &35
)
*583 (Wire
uid 43840,0
shape (OrthoPolyLine
uid 43841,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "304000,55000,314250,55000"
pts [
"304000,55000"
"314250,55000"
]
)
end &388
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 43846,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 43847,0
va (VaSet
)
xt "305000,54000,308300,55000"
st "mac_stat"
blo "305000,54800"
tm "WireNameMgr"
)
)
on &71
)
*584 (Wire
uid 47147,0
shape (OrthoPolyLine
uid 47148,0
va (VaSet
vasetType 3
)
xt "112000,42000,143250,42000"
pts [
"112000,42000"
"143250,42000"
]
)
start &41
end &281
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 47151,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47152,0
va (VaSet
)
xt "112000,41000,116600,42000"
st "REFCLK1_i"
blo "112000,41800"
tm "WireNameMgr"
)
)
on &39
)
*585 (Wire
uid 47155,0
shape (OrthoPolyLine
uid 47156,0
va (VaSet
vasetType 3
)
xt "112000,43000,143250,43000"
pts [
"112000,43000"
"143250,43000"
]
)
start &42
end &282
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 47159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 47160,0
va (VaSet
)
xt "112000,42000,116600,43000"
st "REFCLK2_i"
blo "112000,42800"
tm "WireNameMgr"
)
)
on &40
)
*586 (Wire
uid 49789,0
shape (OrthoPolyLine
uid 49790,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "125750,155000,143250,155000"
pts [
"125750,155000"
"143250,155000"
]
)
start &352
end &265
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 49793,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49794,0
va (VaSet
)
xt "127000,154000,131600,155000"
st "HOSTADDR"
blo "127000,154800"
tm "WireNameMgr"
)
)
on &43
)
*587 (Wire
uid 49797,0
shape (OrthoPolyLine
uid 49798,0
va (VaSet
vasetType 3
)
xt "125750,156000,143250,156000"
pts [
"125750,156000"
"143250,156000"
]
)
start &354
end &266
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 49801,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49802,0
va (VaSet
)
xt "127000,155000,134400,156000"
st "HOSTEMAC1SEL"
blo "127000,155800"
tm "WireNameMgr"
)
)
on &44
)
*588 (Wire
uid 49805,0
shape (OrthoPolyLine
uid 49806,0
va (VaSet
vasetType 3
)
xt "125750,157000,143250,157000"
pts [
"125750,157000"
"143250,157000"
]
)
start &356
end &268
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 49809,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49810,0
va (VaSet
)
xt "127000,156000,133200,157000"
st "HOSTMIIMSEL"
blo "127000,156800"
tm "WireNameMgr"
)
)
on &45
)
*589 (Wire
uid 49813,0
shape (OrthoPolyLine
uid 49814,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "125750,153000,143250,153000"
pts [
"125750,153000"
"143250,153000"
]
)
start &357
end &269
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 49817,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49818,0
va (VaSet
)
xt "127000,152000,133300,153000"
st "HOSTOPCODE"
blo "127000,152800"
tm "WireNameMgr"
)
)
on &46
)
*590 (Wire
uid 49821,0
shape (OrthoPolyLine
uid 49822,0
va (VaSet
vasetType 3
)
xt "125750,158000,143250,158000"
pts [
"125750,158000"
"143250,158000"
]
)
start &359
end &271
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 49825,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49826,0
va (VaSet
)
xt "127000,157000,131000,158000"
st "HOSTREQ"
blo "127000,157800"
tm "WireNameMgr"
)
)
on &47
)
*591 (Wire
uid 49829,0
shape (OrthoPolyLine
uid 49830,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "125750,154000,143250,154000"
pts [
"125750,154000"
"143250,154000"
]
)
start &360
end &272
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 49833,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 49834,0
va (VaSet
)
xt "127000,153000,133200,154000"
st "HOSTWRDATA"
blo "127000,153800"
tm "WireNameMgr"
)
)
on &48
)
*592 (Wire
uid 50225,0
shape (OrthoPolyLine
uid 50226,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "255000,65000,268250,65000"
pts [
"255000,65000"
"268250,65000"
]
)
end &327
sat 16
eat 32
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 50231,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 50232,0
va (VaSet
)
xt "256000,64000,261700,65000"
st "sf_absent_i(i)"
blo "256000,64800"
tm "WireNameMgr"
)
)
on &75
)
*593 (Wire
uid 51373,0
shape (OrthoPolyLine
uid 51374,0
va (VaSet
vasetType 3
)
xt "86000,148000,99250,148000"
pts [
"86000,148000"
"99250,148000"
]
)
end &353
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 51377,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51378,0
va (VaSet
)
xt "87000,147000,90400,148000"
st "hostclk_i"
blo "87000,147800"
tm "WireNameMgr"
)
)
on &17
)
*594 (Wire
uid 51381,0
shape (OrthoPolyLine
uid 51382,0
va (VaSet
vasetType 3
)
xt "71000,149000,99250,149000"
pts [
"71000,149000"
"99250,149000"
]
)
start &385
end &368
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 51385,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51386,0
va (VaSet
)
xt "71000,148000,76200,149000"
st "host_reset_i"
blo "71000,148800"
tm "WireNameMgr"
)
)
on &19
)
*595 (Wire
uid 51389,0
shape (OrthoPolyLine
uid 51390,0
va (VaSet
vasetType 3
)
xt "125750,162000,143250,162000"
pts [
"125750,162000"
"143250,162000"
]
)
start &355
end &267
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 51393,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51394,0
va (VaSet
)
xt "127000,161000,133300,162000"
st "HOSTMIIMRDY"
blo "127000,161800"
tm "WireNameMgr"
)
)
on &50
)
*596 (Wire
uid 51397,0
shape (OrthoPolyLine
uid 51398,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "125750,161000,143250,161000"
pts [
"125750,161000"
"143250,161000"
]
)
start &358
end &270
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 51401,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51402,0
va (VaSet
)
xt "127000,160000,133100,161000"
st "HOSTRDDATA"
blo "127000,160800"
tm "WireNameMgr"
)
)
on &49
)
*597 (Wire
uid 51405,0
shape (OrthoPolyLine
uid 51406,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71000,151000,99250,151000"
pts [
"71000,151000"
"99250,151000"
]
)
start &51
end &361
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 51409,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51410,0
va (VaSet
)
xt "71000,150000,77500,151000"
st "machost_addr_i"
blo "71000,150800"
tm "WireNameMgr"
)
)
on &53
)
*598 (Wire
uid 51429,0
shape (OrthoPolyLine
uid 51430,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71000,154000,83000,154000"
pts [
"71000,154000"
"83000,154000"
]
)
start &52
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 51433,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 51434,0
va (VaSet
)
xt "71000,153000,77400,154000"
st "machost_data_i"
blo "71000,153800"
tm "WireNameMgr"
)
)
on &54
)
*599 (Wire
uid 52417,0
shape (OrthoPolyLine
uid 52418,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "86000,154000,99250,154000"
pts [
"86000,154000"
"99250,154000"
]
)
end &369
sat 16
eat 32
sty 1
sl "(31 DOWNTO 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 52421,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52422,0
va (VaSet
)
xt "87000,153000,95700,154000"
st "machost_data_i(31:0)"
blo "87000,153800"
tm "WireNameMgr"
)
)
on &54
)
*600 (Wire
uid 54818,0
shape (OrthoPolyLine
uid 54819,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "290750,89000,301000,89000"
pts [
"290750,89000"
"301000,89000"
]
)
start &313
sat 32
eat 16
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 54822,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 54823,0
va (VaSet
)
xt "291000,88000,295700,89000"
st "rxdcount(i)"
blo "291000,88800"
tm "WireNameMgr"
)
)
on &63
)
*601 (Wire
uid 55970,0
shape (OrthoPolyLine
uid 55971,0
va (VaSet
vasetType 3
)
xt "258000,52000,268250,52000"
pts [
"258000,52000"
"268250,52000"
]
)
end &319
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 55976,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 55977,0
va (VaSet
)
xt "259000,51000,262400,52000"
st "hostclk_i"
blo "259000,51800"
tm "WireNameMgr"
)
)
on &17
)
*602 (Wire
uid 55978,0
shape (OrthoPolyLine
uid 55979,0
va (VaSet
vasetType 3
)
xt "258000,53000,268250,53000"
pts [
"258000,53000"
"268250,53000"
]
)
end &321
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 55984,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 55985,0
va (VaSet
)
xt "259000,52000,264200,53000"
st "host_reset_i"
blo "259000,52800"
tm "WireNameMgr"
)
)
on &19
)
*603 (Wire
uid 56281,0
shape (OrthoPolyLine
uid 56282,0
va (VaSet
vasetType 3
)
xt "258000,36000,268250,36000"
pts [
"258000,36000"
"268250,36000"
]
)
end &339
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 56287,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56288,0
va (VaSet
)
xt "259000,35000,262400,36000"
st "hostclk_i"
blo "259000,35800"
tm "WireNameMgr"
)
)
on &17
)
*604 (Wire
uid 56289,0
shape (OrthoPolyLine
uid 56290,0
va (VaSet
vasetType 3
)
xt "258000,37000,268250,37000"
pts [
"258000,37000"
"268250,37000"
]
)
end &342
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 56295,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56296,0
va (VaSet
)
xt "259000,36000,264200,37000"
st "host_reset_i"
blo "259000,36800"
tm "WireNameMgr"
)
)
on &19
)
*605 (Wire
uid 56305,0
shape (OrthoPolyLine
uid 56306,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "255000,41000,268250,41000"
pts [
"255000,41000"
"268250,41000"
]
)
end &343
sat 16
eat 32
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 56311,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56312,0
va (VaSet
)
xt "256000,40000,266000,41000"
st "RX_LL_FIFO_STATUS(i)"
blo "256000,40800"
tm "WireNameMgr"
)
)
on &27
)
*606 (Wire
uid 56315,0
shape (OrthoPolyLine
uid 56316,0
va (VaSet
vasetType 3
)
xt "290750,46000,300000,46000"
pts [
"290750,46000"
"300000,46000"
]
)
start &340
sat 32
eat 16
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 56319,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56320,0
va (VaSet
)
xt "291000,45000,296100,46000"
st "pause_req(i)"
blo "291000,45800"
tm "WireNameMgr"
)
)
on &55
)
*607 (Wire
uid 56323,0
shape (OrthoPolyLine
uid 56324,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "290750,47000,300000,47000"
pts [
"290750,47000"
"300000,47000"
]
)
start &341
sat 32
eat 16
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 56327,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56328,0
va (VaSet
)
xt "291000,46000,296000,47000"
st "pause_val(i)"
blo "291000,46800"
tm "WireNameMgr"
)
)
on &56
)
*608 (Wire
uid 56890,0
shape (OrthoPolyLine
uid 56891,0
va (VaSet
vasetType 3
)
xt "179750,71000,194000,71000"
pts [
"179750,71000"
"194000,71000"
]
)
start &289
sat 32
eat 16
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 56896,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56897,0
va (VaSet
)
xt "180000,70000,185100,71000"
st "tx_ack_o(0)"
blo "180000,70800"
tm "WireNameMgr"
)
)
on &57
)
*609 (Wire
uid 56900,0
shape (OrthoPolyLine
uid 56901,0
va (VaSet
vasetType 3
)
xt "179750,72000,194000,72000"
pts [
"179750,72000"
"194000,72000"
]
)
start &290
sat 32
eat 16
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 56904,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56905,0
va (VaSet
)
xt "180000,71000,186000,72000"
st "tx_collision(0)"
blo "180000,71800"
tm "WireNameMgr"
)
)
on &58
)
*610 (Wire
uid 56908,0
shape (OrthoPolyLine
uid 56909,0
va (VaSet
vasetType 3
)
xt "179750,73000,194000,73000"
pts [
"179750,73000"
"194000,73000"
]
)
start &291
sat 32
eat 16
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 56912,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56913,0
va (VaSet
)
xt "180000,72000,186600,73000"
st "tx_retransmit(0)"
blo "180000,72800"
tm "WireNameMgr"
)
)
on &59
)
*611 (Wire
uid 57092,0
shape (OrthoPolyLine
uid 57093,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "255000,72000,268250,72000"
pts [
"255000,72000"
"268250,72000"
]
)
end &333
sat 16
eat 32
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 57098,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 57099,0
va (VaSet
)
xt "256000,71000,260700,72000"
st "rxdcount(i)"
blo "256000,71800"
tm "WireNameMgr"
)
)
on &63
)
*612 (Wire
uid 57160,0
shape (OrthoPolyLine
uid 57161,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "290750,55000,300000,55000"
pts [
"290750,55000"
"300000,55000"
]
)
start &320
sat 32
eat 16
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 57164,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 57165,0
va (VaSet
)
xt "292000,54000,296600,55000"
st "mac_stat(i)"
blo "292000,54800"
tm "WireNameMgr"
)
)
on &71
)
*613 (Wire
uid 57170,0
shape (OrthoPolyLine
uid 57171,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "290750,59000,300000,59000"
pts [
"290750,59000"
"300000,59000"
]
)
start &329
sat 32
eat 16
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 57174,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 57175,0
va (VaSet
)
xt "292000,58000,297100,59000"
st "stat_word(i)"
blo "292000,58800"
tm "WireNameMgr"
)
)
on &72
)
*614 (Wire
uid 57980,0
shape (OrthoPolyLine
uid 57981,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,85000,194000,85000"
pts [
"194000,85000"
"179750,85000"
]
)
end &275
es 0
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 57984,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 57985,0
va (VaSet
)
xt "180000,84000,184800,85000"
st "sf_sda_i(0)"
blo "180000,84800"
tm "WireNameMgr"
)
)
on &452
)
*615 (Wire
uid 58008,0
shape (OrthoPolyLine
uid 58009,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "98000,60000,109000,60000"
pts [
"98000,60000"
"109000,60000"
]
)
start &65
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58012,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58013,0
va (VaSet
)
xt "98000,59000,101600,60000"
st "tx_data_i"
blo "98000,59800"
tm "WireNameMgr"
)
)
on &402
)
*616 (Wire
uid 58108,0
shape (OrthoPolyLine
uid 58109,0
va (VaSet
vasetType 3
)
xt "125000,70000,143250,70000"
pts [
"125000,70000"
"143250,70000"
]
)
end &214
sat 16
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58114,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58115,0
va (VaSet
)
xt "126000,69000,131400,70000"
st "pause_req(0)"
blo "126000,69800"
tm "WireNameMgr"
)
)
on &55
)
*617 (Wire
uid 58116,0
shape (OrthoPolyLine
uid 58117,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "125000,71000,143250,71000"
pts [
"125000,71000"
"143250,71000"
]
)
end &215
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58122,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58123,0
va (VaSet
)
xt "126000,70000,131300,71000"
st "pause_val(0)"
blo "126000,70800"
tm "WireNameMgr"
)
)
on &56
)
*618 (Wire
uid 58148,0
shape (OrthoPolyLine
uid 58149,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,86000,194000,86000"
pts [
"179750,86000"
"194000,86000"
]
)
start &276
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58154,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58155,0
va (VaSet
)
xt "180000,85000,185600,86000"
st "sfp_sda_o(0)"
blo "180000,85800"
tm "WireNameMgr"
)
)
on &453
)
*619 (Wire
uid 58276,0
shape (OrthoPolyLine
uid 58277,0
va (VaSet
vasetType 3
)
xt "179750,78000,194000,78000"
pts [
"179750,78000"
"194000,78000"
]
)
start &208
sat 32
eat 16
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58282,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58283,0
va (VaSet
)
xt "180000,77000,192500,78000"
st "EMACCLIENTRXSTATSVLD(0)"
blo "180000,77800"
tm "WireNameMgr"
)
)
on &29
)
*620 (Wire
uid 58284,0
shape (OrthoPolyLine
uid 58285,0
va (VaSet
vasetType 3
)
xt "179750,74000,194000,74000"
pts [
"179750,74000"
"194000,74000"
]
)
start &211
sat 32
eat 16
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58290,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58291,0
va (VaSet
)
xt "180000,73000,190600,74000"
st "EMACCLIENTTXSTATS(0)"
blo "180000,73800"
tm "WireNameMgr"
)
)
on &31
)
*621 (Wire
uid 58292,0
shape (OrthoPolyLine
uid 58293,0
va (VaSet
vasetType 3
)
xt "179750,81000,194000,81000"
pts [
"179750,81000"
"194000,81000"
]
)
start &205
sat 32
eat 16
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58298,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58299,0
va (VaSet
)
xt "180000,80000,184600,81000"
st "rx_dvld(0)"
blo "180000,80800"
tm "WireNameMgr"
)
)
on &16
)
*622 (Wire
uid 58300,0
shape (OrthoPolyLine
uid 58301,0
va (VaSet
vasetType 3
)
xt "179750,75000,194000,75000"
pts [
"179750,75000"
"194000,75000"
]
)
start &212
sat 32
eat 16
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58306,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58307,0
va (VaSet
)
xt "180000,74000,192300,75000"
st "EMACCLIENTTXSTATSVLD(0)"
blo "180000,74800"
tm "WireNameMgr"
)
)
on &32
)
*623 (Wire
uid 58308,0
shape (OrthoPolyLine
uid 58309,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,77000,194000,77000"
pts [
"179750,77000"
"194000,77000"
]
)
start &207
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 58314,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 58315,0
va (VaSet
)
xt "180000,76000,190800,77000"
st "EMACCLIENTRXSTATS(0)"
blo "180000,76800"
tm "WireNameMgr"
)
)
on &28
)
*624 (Wire
uid 60422,0
shape (OrthoPolyLine
uid 60423,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,84000,194000,84000"
pts [
"179750,84000"
"194000,84000"
]
)
start &273
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 60428,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 60429,0
va (VaSet
)
xt "180000,83000,184800,84000"
st "sf_scl_o(0)"
blo "180000,83800"
tm "WireNameMgr"
)
)
on &447
)
*625 (Wire
uid 60888,0
shape (OrthoPolyLine
uid 60889,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192000,90000,203000,90000"
pts [
"192000,90000"
"203000,90000"
]
)
start &81
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 60892,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 60893,0
va (VaSet
)
xt "193000,89000,200200,90000"
st "sf_txdisable_o(0)"
blo "193000,89800"
tm "WireNameMgr"
)
)
on &456
)
*626 (Wire
uid 60894,0
shape (OrthoPolyLine
uid 60895,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192000,89000,203000,89000"
pts [
"192000,89000"
"203000,89000"
]
)
start &87
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 60898,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 60899,0
va (VaSet
)
xt "193000,88000,199200,89000"
st "sf_ratesel_o(0)"
blo "193000,88800"
tm "WireNameMgr"
)
)
on &455
)
*627 (Wire
uid 61500,0
shape (OrthoPolyLine
uid 61501,0
va (VaSet
vasetType 3
)
xt "179750,51000,190000,51000"
pts [
"179750,51000"
"190000,51000"
]
)
start &217
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 61506,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 61507,0
va (VaSet
)
xt "181000,50000,186800,51000"
st "rx_client_clk0"
blo "181000,50800"
tm "WireNameMgr"
)
)
on &379
)
*628 (Wire
uid 61604,0
shape (OrthoPolyLine
uid 61605,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "238000,68000,248000,68000"
pts [
"238000,68000"
"248000,68000"
]
)
start &391
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 61610,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 61611,0
va (VaSet
)
xt "239000,67000,242500,68000"
st "sfp_los_i"
blo "239000,67800"
tm "WireNameMgr"
)
)
on &74
)
*629 (Wire
uid 61612,0
shape (OrthoPolyLine
uid 61613,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "238000,65000,248000,65000"
pts [
"238000,65000"
"248000,65000"
]
)
start &392
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 61618,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 61619,0
va (VaSet
)
xt "239000,64000,243900,65000"
st "sf_absent_i"
blo "239000,64800"
tm "WireNameMgr"
)
)
on &75
)
*630 (Wire
uid 61620,0
shape (OrthoPolyLine
uid 61621,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "238000,61000,248000,61000"
pts [
"238000,61000"
"248000,61000"
]
)
start &393
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 61626,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 61627,0
va (VaSet
)
xt "239000,60000,243800,61000"
st "sf_txfault_i"
blo "239000,60800"
tm "WireNameMgr"
)
)
on &76
)
*631 (Wire
uid 64905,0
shape (OrthoPolyLine
uid 64906,0
va (VaSet
vasetType 3
)
xt "211750,151000,215000,151000"
pts [
"211750,151000"
"215000,151000"
]
)
start &184
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 64909,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64910,0
va (VaSet
)
xt "213000,150000,213700,151000"
st "hi"
blo "213000,150800"
tm "WireNameMgr"
)
)
on &77
)
*632 (Wire
uid 64913,0
shape (OrthoPolyLine
uid 64914,0
va (VaSet
vasetType 3
)
xt "211750,152000,215000,152000"
pts [
"211750,152000"
"215000,152000"
]
)
start &185
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 64917,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64918,0
va (VaSet
)
xt "213000,151000,213700,152000"
st "lo"
blo "213000,151800"
tm "WireNameMgr"
)
)
on &78
)
*633 (Wire
uid 64963,0
shape (OrthoPolyLine
uid 64964,0
va (VaSet
vasetType 3
)
xt "187000,89000,190000,89000"
pts [
"187000,89000"
"190000,89000"
]
)
end &86
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 64969,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64970,0
va (VaSet
)
xt "188000,88000,188700,89000"
st "hi"
blo "188000,88800"
tm "WireNameMgr"
)
)
on &77
)
*634 (Wire
uid 64971,0
shape (OrthoPolyLine
uid 64972,0
va (VaSet
vasetType 3
)
xt "187000,90000,190000,90000"
pts [
"187000,90000"
"190000,90000"
]
)
end &80
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 64977,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 64978,0
va (VaSet
)
xt "188000,89000,188700,90000"
st "lo"
blo "188000,89800"
tm "WireNameMgr"
)
)
on &78
)
*635 (Wire
uid 65877,0
shape (OrthoPolyLine
uid 65878,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "111000,56000,124000,56000"
pts [
"111000,56000"
"124000,56000"
]
)
end &113
es 0
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 65879,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65880,0
va (VaSet
)
xt "112000,55000,116800,56000"
st "tx_sof_i(0)"
blo "112000,55800"
tm "WireNameMgr"
)
)
on &398
)
*636 (Wire
uid 65881,0
shape (OrthoPolyLine
uid 65882,0
va (VaSet
vasetType 3
)
xt "126908,57000,143250,57000"
pts [
"126908,57000"
"143250,57000"
]
)
start &142
end &202
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 65885,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65886,0
va (VaSet
)
xt "128000,56000,133100,57000"
st "tx_eof_n(0)"
blo "128000,56800"
tm "WireNameMgr"
)
)
on &70
)
*637 (Wire
uid 65887,0
shape (OrthoPolyLine
uid 65888,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "111000,58000,124000,58000"
pts [
"111000,58000"
"124000,58000"
]
)
end &106
es 0
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 65889,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65890,0
va (VaSet
)
xt "112000,57000,118400,58000"
st "tx_src_rdy_i(0)"
blo "112000,57800"
tm "WireNameMgr"
)
)
on &400
)
*638 (Wire
uid 65891,0
shape (OrthoPolyLine
uid 65892,0
va (VaSet
vasetType 3
)
xt "179750,57000,190000,57000"
pts [
"179750,57000"
"190000,57000"
]
)
start &194
end &136
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 65895,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65896,0
va (VaSet
)
xt "181000,56000,186100,57000"
st "rx_eof_n(0)"
blo "181000,56800"
tm "WireNameMgr"
)
)
on &23
)
*639 (Wire
uid 65897,0
shape (OrthoPolyLine
uid 65898,0
va (VaSet
vasetType 3
)
xt "126000,59000,143250,59000"
pts [
"143250,59000"
"126000,59000"
]
)
start &204
end &127
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 65901,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65902,0
va (VaSet
)
xt "128000,58000,134800,59000"
st "tx_dst_rdy_n(0)"
blo "128000,58800"
tm "WireNameMgr"
)
)
on &69
)
*640 (Wire
uid 65903,0
shape (OrthoPolyLine
uid 65904,0
va (VaSet
vasetType 3
)
xt "126908,58000,143250,58000"
pts [
"126908,58000"
"143250,58000"
]
)
start &107
end &203
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 65907,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65908,0
va (VaSet
)
xt "128000,57000,134700,58000"
st "tx_src_rdy_n(0)"
blo "128000,57800"
tm "WireNameMgr"
)
)
on &68
)
*641 (Wire
uid 65913,0
shape (OrthoPolyLine
uid 65914,0
va (VaSet
vasetType 3
)
xt "126908,56000,143250,56000"
pts [
"126908,56000"
"143250,56000"
]
)
start &114
end &201
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 65917,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65918,0
va (VaSet
)
xt "128000,55000,133100,56000"
st "tx_sof_n(0)"
blo "128000,55800"
tm "WireNameMgr"
)
)
on &67
)
*642 (Wire
uid 65923,0
shape (OrthoPolyLine
uid 65924,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "111000,57000,124000,57000"
pts [
"111000,57000"
"124000,57000"
]
)
end &141
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 65925,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65926,0
va (VaSet
)
xt "112000,56000,116800,57000"
st "tx_eof_i(0)"
blo "112000,56800"
tm "WireNameMgr"
)
)
on &399
)
*643 (Wire
uid 65927,0
shape (OrthoPolyLine
uid 65928,0
va (VaSet
vasetType 3
)
xt "179750,59000,189092,59000"
pts [
"189092,59000"
"179750,59000"
]
)
start &93
end &196
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 65931,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65932,0
va (VaSet
)
xt "181000,58000,187800,59000"
st "rx_dst_rdy_n(0)"
blo "181000,58800"
tm "WireNameMgr"
)
)
on &25
)
*644 (Wire
uid 65933,0
shape (OrthoPolyLine
uid 65934,0
va (VaSet
vasetType 3
)
xt "179750,58000,190000,58000"
pts [
"179750,58000"
"190000,58000"
]
)
start &195
end &99
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 65937,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65938,0
va (VaSet
)
xt "181000,57000,187700,58000"
st "rx_src_rdy_n(0)"
blo "181000,57800"
tm "WireNameMgr"
)
)
on &24
)
*645 (Wire
uid 65939,0
shape (OrthoPolyLine
uid 65940,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "111000,59000,123092,59000"
pts [
"123092,59000"
"111000,59000"
]
)
start &128
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 65941,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65942,0
va (VaSet
)
xt "112000,58000,118800,59000"
st "tx_dst_rdy_o(0)"
blo "112000,58800"
tm "WireNameMgr"
)
)
on &401
)
*646 (Wire
uid 65943,0
shape (OrthoPolyLine
uid 65944,0
va (VaSet
vasetType 3
)
xt "179750,56000,190000,56000"
pts [
"179750,56000"
"190000,56000"
]
)
start &193
end &122
sat 32
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 65947,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 65948,0
va (VaSet
)
xt "181000,55000,186100,56000"
st "rx_sof_n(0)"
blo "181000,55800"
tm "WireNameMgr"
)
)
on &22
)
*647 (Wire
uid 66017,0
shape (OrthoPolyLine
uid 66018,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "259000,134000,268000,134000"
pts [
"259000,134000"
"268000,134000"
]
)
end &147
ss 0
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 66021,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66022,0
va (VaSet
)
xt "260000,133000,263500,134000"
st "spare_o0"
blo "260000,133800"
tm "WireNameMgr"
)
)
on &148
)
*648 (Wire
uid 66031,0
shape (OrthoPolyLine
uid 66032,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "259000,144000,268000,144000"
pts [
"259000,144000"
"268000,144000"
]
)
end &149
ss 0
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 66035,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66036,0
va (VaSet
)
xt "260000,143000,263500,144000"
st "spare_o1"
blo "260000,143800"
tm "WireNameMgr"
)
)
on &150
)
*649 (Wire
uid 67469,0
shape (OrthoPolyLine
uid 67470,0
va (VaSet
vasetType 3
)
xt "238000,39000,268250,39000"
pts [
"238000,39000"
"268250,39000"
]
)
start &152
end &344
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 67475,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67476,0
va (VaSet
)
xt "239000,38000,246800,39000"
st "quanta_timer_tick_i"
blo "239000,38800"
tm "WireNameMgr"
)
)
on &151
)
*650 (Wire
uid 67814,0
shape (OrthoPolyLine
uid 67815,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "247000,134000,255000,134000"
pts [
"247000,134000"
"255000,134000"
]
)
start &153
ss 0
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 67818,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67819,0
va (VaSet
)
xt "247000,133000,250200,134000"
st "spare_i0"
blo "247000,133800"
tm "WireNameMgr"
)
)
on &155
)
*651 (Wire
uid 67820,0
shape (OrthoPolyLine
uid 67821,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "247000,144000,255000,144000"
pts [
"247000,144000"
"255000,144000"
]
)
start &154
ss 0
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 67824,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67825,0
va (VaSet
)
xt "247000,143000,250200,144000"
st "spare_i1"
blo "247000,143800"
tm "WireNameMgr"
)
)
on &156
)
*652 (Wire
uid 67854,0
shape (OrthoPolyLine
uid 67855,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "255000,43000,268250,43000"
pts [
"255000,43000"
"268250,43000"
]
)
end &345
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 67858,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67859,0
va (VaSet
)
xt "256000,42000,260800,43000"
st "spare_i0(0)"
blo "256000,42800"
tm "WireNameMgr"
)
)
on &155
)
*653 (Wire
uid 68520,0
shape (OrthoPolyLine
uid 68521,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "255000,44000,268250,44000"
pts [
"255000,44000"
"268250,44000"
]
)
end &346
sat 16
eat 32
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 68524,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 68525,0
va (VaSet
)
xt "256000,43000,262500,44000"
st "ext_pause_clr(i)"
blo "256000,43800"
tm "WireNameMgr"
)
)
on &157
)
*654 (Wire
uid 68528,0
shape (OrthoPolyLine
uid 68529,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "255000,45000,268250,45000"
pts [
"255000,45000"
"268250,45000"
]
)
end &347
sat 16
eat 32
sty 1
sl "(i)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 68532,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 68533,0
va (VaSet
)
xt "256000,44000,262800,45000"
st "ext_pause_req(i)"
blo "256000,44800"
tm "WireNameMgr"
)
)
on &158
)
*655 (Wire
uid 68542,0
shape (OrthoPolyLine
uid 68543,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "238000,45000,250000,45000"
pts [
"238000,45000"
"250000,45000"
]
)
start &389
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 68548,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 68549,0
va (VaSet
)
xt "239000,44000,245000,45000"
st "ext_pause_req"
blo "239000,44800"
tm "WireNameMgr"
)
)
on &158
)
*656 (Wire
uid 68550,0
shape (OrthoPolyLine
uid 68551,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "238000,44000,250000,44000"
pts [
"238000,44000"
"250000,44000"
]
)
start &390
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 68556,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 68557,0
va (VaSet
)
xt "239000,43000,244700,44000"
st "ext_pause_clr"
blo "239000,43800"
tm "WireNameMgr"
)
)
on &157
)
*657 (Wire
uid 69153,0
shape (OrthoPolyLine
uid 69154,0
va (VaSet
vasetType 3
)
xt "243000,130000,256000,130000"
pts [
"243000,130000"
"256000,130000"
]
)
end &161
es 0
sat 16
eat 32
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 69159,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 69160,0
va (VaSet
)
xt "244000,129000,249400,130000"
st "pause_req(0)"
blo "244000,129800"
tm "WireNameMgr"
)
)
on &55
)
*658 (Wire
uid 69161,0
shape (OrthoPolyLine
uid 69162,0
va (VaSet
vasetType 3
)
xt "243000,140000,256000,140000"
pts [
"243000,140000"
"256000,140000"
]
)
end &167
sat 16
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 69167,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 69168,0
va (VaSet
)
xt "244000,139000,249400,140000"
st "pause_req(1)"
blo "244000,139800"
tm "WireNameMgr"
)
)
on &55
)
*659 (Wire
uid 69221,0
shape (OrthoPolyLine
uid 69222,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "258000,130000,268000,130000"
pts [
"258000,130000"
"268000,130000"
]
)
start &160
ss 0
es 0
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 69227,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 69228,0
va (VaSet
)
xt "260000,129000,265100,130000"
st "spare_o0(0)"
blo "260000,129800"
tm "WireNameMgr"
)
)
on &148
)
*660 (Wire
uid 69229,0
shape (OrthoPolyLine
uid 69230,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "258000,140000,268000,140000"
pts [
"258000,140000"
"268000,140000"
]
)
start &166
ss 0
es 0
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 69235,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 69236,0
va (VaSet
)
xt "259000,139000,264100,140000"
st "spare_o1(0)"
blo "259000,139800"
tm "WireNameMgr"
)
)
on &150
)
*661 (Wire
uid 69525,0
shape (OrthoPolyLine
uid 69526,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "243000,132000,255250,132000"
pts [
"243000,132000"
"255250,132000"
]
)
end &172
es 0
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 69531,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 69532,0
va (VaSet
)
xt "244000,131000,254300,132000"
st "RX_LL_FIFO_STATUS(0)"
blo "244000,131800"
tm "WireNameMgr"
)
)
on &27
)
*662 (Wire
uid 69533,0
shape (OrthoPolyLine
uid 69534,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "243000,142000,255250,142000"
pts [
"243000,142000"
"255250,142000"
]
)
end &178
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 69539,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 69540,0
va (VaSet
)
xt "244000,141000,254300,142000"
st "RX_LL_FIFO_STATUS(1)"
blo "244000,141800"
tm "WireNameMgr"
)
)
on &27
)
*663 (Wire
uid 69541,0
shape (OrthoPolyLine
uid 69542,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "258750,132000,268000,132000"
pts [
"258750,132000"
"268000,132000"
]
)
start &173
ss 0
es 0
sat 32
eat 16
sty 1
sl "(7 DOWNTO 4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 69547,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 69548,0
va (VaSet
)
xt "260000,131000,265800,132000"
st "spare_o0(7:4)"
blo "260000,131800"
tm "WireNameMgr"
)
)
on &148
)
*664 (Wire
uid 69549,0
shape (OrthoPolyLine
uid 69550,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "258750,142000,268000,142000"
pts [
"258750,142000"
"268000,142000"
]
)
start &179
ss 0
es 0
sat 32
eat 16
sty 1
sl "(7 DOWNTO 4)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 69555,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 69556,0
va (VaSet
)
xt "259000,141000,264800,142000"
st "spare_o1(7:4)"
blo "259000,141800"
tm "WireNameMgr"
)
)
on &150
)
*665 (Wire
uid 74351,0
shape (OrthoPolyLine
uid 74352,0
va (VaSet
vasetType 3
)
xt "205000,49000,214000,49000"
pts [
"214000,49000"
"205000,49000"
]
)
start &440
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 74357,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74358,0
va (VaSet
)
xt "206000,48000,211300,49000"
st "rx_fifo_rst_i"
blo "206000,48800"
tm "WireNameMgr"
)
)
on &439
)
*666 (Wire
uid 74359,0
shape (OrthoPolyLine
uid 74360,0
va (VaSet
vasetType 3
)
xt "205000,48000,214000,48000"
pts [
"214000,48000"
"205000,48000"
]
)
start &446
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 74365,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74366,0
va (VaSet
)
xt "206000,47000,211300,48000"
st "rx_fifo_clk_i"
blo "206000,47800"
tm "WireNameMgr"
)
)
on &376
)
*667 (Wire
uid 74609,0
shape (OrthoPolyLine
uid 74610,0
va (VaSet
vasetType 3
)
xt "98000,48000,109000,48000"
pts [
"98000,48000"
"109000,48000"
]
)
start &377
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 74611,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74612,0
va (VaSet
)
xt "98000,47000,103300,48000"
st "tx_fifo_clk_i"
blo "98000,47800"
tm "WireNameMgr"
)
)
on &66
)
*668 (Wire
uid 76383,0
shape (OrthoPolyLine
uid 76384,0
va (VaSet
vasetType 3
)
xt "111000,49000,143250,49000"
pts [
"111000,49000"
"143250,49000"
]
)
end &199
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 76387,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76388,0
va (VaSet
)
xt "112000,48000,117300,49000"
st "tx_fifo_rst_i"
blo "112000,48800"
tm "WireNameMgr"
)
)
on &408
)
*669 (Wire
uid 76397,0
shape (OrthoPolyLine
uid 76398,0
va (VaSet
vasetType 3
)
xt "179750,50000,190000,50000"
pts [
"179750,50000"
"190000,50000"
]
)
start &224
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 76401,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76402,0
va (VaSet
)
xt "181000,49000,185700,50000"
st "resetdone0"
blo "181000,49800"
tm "WireNameMgr"
)
)
on &410
)
*670 (Wire
uid 76587,0
shape (OrthoPolyLine
uid 76588,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "129000,65000,143250,65000"
pts [
"129000,65000"
"143250,65000"
]
)
start &380
end &223
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 76593,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76594,0
va (VaSet
)
xt "130000,64000,134000,65000"
st "PHYAD_0"
blo "130000,64800"
tm "WireNameMgr"
)
)
on &14
)
*671 (Wire
uid 76595,0
shape (OrthoPolyLine
uid 76596,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "129000,64000,143250,64000"
pts [
"129000,64000"
"143250,64000"
]
)
start &380
end &210
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 76601,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76602,0
va (VaSet
)
xt "130000,63000,136200,64000"
st "tx_ifg_delay_0"
blo "130000,63800"
tm "WireNameMgr"
)
)
on &403
)
*672 (Wire
uid 77460,0
shape (OrthoPolyLine
uid 77461,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,87000,194000,87000"
pts [
"179750,87000"
"194000,87000"
]
)
start &277
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 77466,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 77467,0
va (VaSet
)
xt "180000,86000,185900,87000"
st "sfp_sda_to(0)"
blo "180000,86800"
tm "WireNameMgr"
)
)
on &454
)
*673 (Wire
uid 78270,0
shape (OrthoPolyLine
uid 78271,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "205000,65000,214000,65000"
pts [
"205000,65000"
"214000,65000"
]
)
end &386
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 78276,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 78277,0
va (VaSet
)
xt "206000,64000,210000,65000"
st "syncacq_o"
blo "206000,64800"
tm "WireNameMgr"
)
)
on &15
)
*674 (Wire
uid 78903,0
shape (OrthoPolyLine
uid 78904,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "98000,56000,109000,56000"
pts [
"98000,56000"
"109000,56000"
]
)
start &394
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 78907,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 78908,0
va (VaSet
)
xt "98000,55000,101200,56000"
st "tx_sof_i"
blo "98000,55800"
tm "WireNameMgr"
)
)
on &398
)
*675 (Wire
uid 78909,0
shape (OrthoPolyLine
uid 78910,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "98000,58000,109000,58000"
pts [
"98000,58000"
"109000,58000"
]
)
start &396
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 78913,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 78914,0
va (VaSet
)
xt "98000,57000,103300,58000"
st "tx_src_rdy_i"
blo "98000,57800"
tm "WireNameMgr"
)
)
on &400
)
*676 (Wire
uid 78915,0
shape (OrthoPolyLine
uid 78916,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "98000,57000,109000,57000"
pts [
"98000,57000"
"109000,57000"
]
)
start &395
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 78919,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 78920,0
va (VaSet
)
xt "98000,56000,101200,57000"
st "tx_eof_i"
blo "98000,56800"
tm "WireNameMgr"
)
)
on &399
)
*677 (Wire
uid 78921,0
shape (OrthoPolyLine
uid 78922,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "98000,59000,109000,59000"
pts [
"109000,59000"
"98000,59000"
]
)
end &397
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 78925,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 78926,0
va (VaSet
)
xt "98000,58000,103700,59000"
st "tx_dst_rdy_o"
blo "98000,58800"
tm "WireNameMgr"
)
)
on &401
)
*678 (Wire
uid 78935,0
shape (OrthoPolyLine
uid 78936,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "111000,60000,143250,60000"
pts [
"111000,60000"
"143250,60000"
]
)
end &200
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 78941,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 78942,0
va (VaSet
)
xt "112000,59000,117200,60000"
st "tx_data_i(0)"
blo "112000,59800"
tm "WireNameMgr"
)
)
on &402
)
*679 (Wire
uid 78971,0
shape (OrthoPolyLine
uid 78972,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "98000,53000,109000,53000"
pts [
"98000,53000"
"109000,53000"
]
)
start &404
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 78975,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 78976,0
va (VaSet
)
xt "98000,52000,100000,53000"
st "rxp_i"
blo "98000,52800"
tm "WireNameMgr"
)
)
on &406
)
*680 (Wire
uid 78977,0
shape (OrthoPolyLine
uid 78978,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "98000,54000,109000,54000"
pts [
"98000,54000"
"109000,54000"
]
)
start &405
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 78981,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 78982,0
va (VaSet
)
xt "98000,53000,100000,54000"
st "rxn_i"
blo "98000,53800"
tm "WireNameMgr"
)
)
on &407
)
*681 (Wire
uid 78987,0
shape (OrthoPolyLine
uid 78988,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "111000,53000,143250,53000"
pts [
"111000,53000"
"143250,53000"
]
)
end &221
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 78993,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 78994,0
va (VaSet
)
xt "112000,52000,115100,53000"
st "rxp_i(0)"
blo "112000,52800"
tm "WireNameMgr"
)
)
on &406
)
*682 (Wire
uid 78995,0
shape (OrthoPolyLine
uid 78996,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "111000,54000,143250,54000"
pts [
"111000,54000"
"143250,54000"
]
)
end &222
es 0
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79001,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79002,0
va (VaSet
)
xt "112000,53000,115100,54000"
st "rxn_i(0)"
blo "112000,53800"
tm "WireNameMgr"
)
)
on &407
)
*683 (Wire
uid 79015,0
shape (OrthoPolyLine
uid 79016,0
va (VaSet
vasetType 3
)
xt "248750,122000,263000,122000"
pts [
"248750,122000"
"263000,122000"
]
)
end &415
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79021,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79022,0
va (VaSet
)
xt "250000,121000,254700,122000"
st "resetdone0"
blo "250000,121800"
tm "WireNameMgr"
)
)
on &410
)
*684 (Wire
uid 79023,0
shape (OrthoPolyLine
uid 79024,0
va (VaSet
vasetType 3
)
xt "248750,124000,263000,124000"
pts [
"248750,124000"
"263000,124000"
]
)
end &417
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79029,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79030,0
va (VaSet
)
xt "250000,123000,254700,124000"
st "resetdone1"
blo "250000,123800"
tm "WireNameMgr"
)
)
on &409
)
*685 (Wire
uid 79068,0
shape (OrthoPolyLine
uid 79069,0
va (VaSet
vasetType 3
)
xt "269000,123000,277000,123000"
pts [
"277000,123000"
"269000,123000"
]
)
start &429
end &412
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79074,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79075,0
va (VaSet
)
xt "270000,122000,275200,123000"
st "resetdone_o"
blo "270000,122800"
tm "WireNameMgr"
)
)
on &430
)
*686 (Wire
uid 79120,0
shape (OrthoPolyLine
uid 79121,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "205000,59000,214000,59000"
pts [
"214000,59000"
"205000,59000"
]
)
start &434
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79126,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79127,0
va (VaSet
)
xt "206000,58000,211400,59000"
st "rx_dst_rdy_i"
blo "206000,58800"
tm "WireNameMgr"
)
)
on &438
)
*687 (Wire
uid 79128,0
shape (OrthoPolyLine
uid 79129,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "204908,56000,214000,56000"
pts [
"204908,56000"
"214000,56000"
]
)
end &431
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79134,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79135,0
va (VaSet
)
xt "206000,55000,209500,56000"
st "rx_sof_o"
blo "206000,55800"
tm "WireNameMgr"
)
)
on &435
)
*688 (Wire
uid 79136,0
shape (OrthoPolyLine
uid 79137,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "204908,58000,214000,58000"
pts [
"204908,58000"
"214000,58000"
]
)
end &433
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79142,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79143,0
va (VaSet
)
xt "206000,57000,211600,58000"
st "rx_src_rdy_o"
blo "206000,57800"
tm "WireNameMgr"
)
)
on &437
)
*689 (Wire
uid 79144,0
shape (OrthoPolyLine
uid 79145,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "204908,57000,214000,57000"
pts [
"204908,57000"
"214000,57000"
]
)
end &432
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79150,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79151,0
va (VaSet
)
xt "206000,56000,209500,57000"
st "rx_eof_o"
blo "206000,56800"
tm "WireNameMgr"
)
)
on &436
)
*690 (Wire
uid 79160,0
shape (OrthoPolyLine
uid 79161,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192000,59000,203000,59000"
pts [
"203000,59000"
"192000,59000"
]
)
end &92
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79166,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79167,0
va (VaSet
)
xt "194000,58000,200500,59000"
st "rx_dst_rdy_i(0)"
blo "194000,58800"
tm "WireNameMgr"
)
)
on &438
)
*691 (Wire
uid 79168,0
shape (OrthoPolyLine
uid 79169,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192908,56000,203000,56000"
pts [
"192908,56000"
"203000,56000"
]
)
start &120
ss 0
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79174,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79175,0
va (VaSet
)
xt "194000,55000,199100,56000"
st "rx_sof_o(0)"
blo "194000,55800"
tm "WireNameMgr"
)
)
on &435
)
*692 (Wire
uid 79176,0
shape (OrthoPolyLine
uid 79177,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192908,57000,203000,57000"
pts [
"192908,57000"
"203000,57000"
]
)
start &134
ss 0
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79182,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79183,0
va (VaSet
)
xt "194000,56000,199100,57000"
st "rx_eof_o(0)"
blo "194000,56800"
tm "WireNameMgr"
)
)
on &436
)
*693 (Wire
uid 79184,0
shape (OrthoPolyLine
uid 79185,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192908,58000,203000,58000"
pts [
"192908,58000"
"203000,58000"
]
)
start &100
ss 0
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79190,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79191,0
va (VaSet
)
xt "194000,57000,200700,58000"
st "rx_src_rdy_o(0)"
blo "194000,57800"
tm "WireNameMgr"
)
)
on &437
)
*694 (Wire
uid 79202,0
shape (OrthoPolyLine
uid 79203,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,60000,203000,60000"
pts [
"179750,60000"
"203000,60000"
]
)
start &192
es 0
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79208,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79209,0
va (VaSet
)
xt "181000,59000,186500,60000"
st "rx_data_o(0)"
blo "181000,59800"
tm "WireNameMgr"
)
)
on &441
)
*695 (Wire
uid 79234,0
shape (OrthoPolyLine
uid 79235,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "205000,53000,214000,53000"
pts [
"205000,53000"
"214000,53000"
]
)
end &442
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79239,0
va (VaSet
)
xt "206000,52000,208300,53000"
st "txp_o"
blo "206000,52800"
tm "WireNameMgr"
)
)
on &444
)
*696 (Wire
uid 79240,0
shape (OrthoPolyLine
uid 79241,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "205000,54000,214000,54000"
pts [
"205000,54000"
"214000,54000"
]
)
end &443
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79244,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79245,0
va (VaSet
)
xt "206000,53000,208300,54000"
st "txn_o"
blo "206000,53800"
tm "WireNameMgr"
)
)
on &445
)
*697 (Wire
uid 79254,0
shape (OrthoPolyLine
uid 79255,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,53000,203000,53000"
pts [
"179750,53000"
"203000,53000"
]
)
start &219
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79260,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79261,0
va (VaSet
)
xt "181000,52000,184400,53000"
st "txp_o(0)"
blo "181000,52800"
tm "WireNameMgr"
)
)
on &444
)
*698 (Wire
uid 79262,0
shape (OrthoPolyLine
uid 79263,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,54000,203000,54000"
pts [
"179750,54000"
"203000,54000"
]
)
start &220
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79268,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79269,0
va (VaSet
)
xt "181000,53000,184400,54000"
st "txn_o(0)"
blo "181000,53800"
tm "WireNameMgr"
)
)
on &445
)
*699 (Wire
uid 79318,0
shape (OrthoPolyLine
uid 79319,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "205000,85000,214000,85000"
pts [
"214000,85000"
"205000,85000"
]
)
start &449
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79324,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79325,0
va (VaSet
)
xt "206000,84000,209200,85000"
st "sf_sda_i"
blo "206000,84800"
tm "WireNameMgr"
)
)
on &452
)
*700 (Wire
uid 79326,0
shape (OrthoPolyLine
uid 79327,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "205000,86000,214000,86000"
pts [
"205000,86000"
"214000,86000"
]
)
end &450
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79332,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79333,0
va (VaSet
)
xt "206000,85000,209500,86000"
st "sf_sda_o"
blo "206000,85800"
tm "WireNameMgr"
)
)
on &542
)
*701 (Wire
uid 79334,0
shape (OrthoPolyLine
uid 79335,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "205000,84000,214000,84000"
pts [
"205000,84000"
"214000,84000"
]
)
end &448
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79340,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79341,0
va (VaSet
)
xt "206000,83000,209200,84000"
st "sf_scl_o"
blo "206000,83800"
tm "WireNameMgr"
)
)
on &447
)
*702 (Wire
uid 79342,0
shape (OrthoPolyLine
uid 79343,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "205000,87000,214000,87000"
pts [
"205000,87000"
"214000,87000"
]
)
end &451
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79348,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79349,0
va (VaSet
)
xt "206000,86000,209800,87000"
st "sf_sda_to"
blo "206000,86800"
tm "WireNameMgr"
)
)
on &543
)
*703 (Wire
uid 79370,0
shape (OrthoPolyLine
uid 79371,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "205000,90000,214000,90000"
pts [
"205000,90000"
"214000,90000"
]
)
end &457
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79374,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79375,0
va (VaSet
)
xt "206000,89000,212100,90000"
st "sf_txdisable_o"
blo "206000,89800"
tm "WireNameMgr"
)
)
on &456
)
*704 (Wire
uid 79376,0
shape (OrthoPolyLine
uid 79377,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "205000,89000,214000,89000"
pts [
"205000,89000"
"214000,89000"
]
)
end &458
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79380,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79381,0
va (VaSet
)
xt "206000,88000,211100,89000"
st "sf_ratesel_o"
blo "206000,88800"
tm "WireNameMgr"
)
)
on &455
)
*705 (Wire
uid 79784,0
shape (OrthoPolyLine
uid 79785,0
va (VaSet
vasetType 3
)
xt "179750,49000,203000,49000"
pts [
"203000,49000"
"179750,49000"
]
)
end &191
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79788,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79789,0
va (VaSet
)
xt "181000,48000,186300,49000"
st "rx_fifo_rst_i"
blo "181000,48800"
tm "WireNameMgr"
)
)
on &439
)
*706 (Wire
uid 79790,0
shape (OrthoPolyLine
uid 79791,0
va (VaSet
vasetType 3
)
xt "179750,48000,203000,48000"
pts [
"203000,48000"
"179750,48000"
]
)
end &190
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79794,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79795,0
va (VaSet
)
xt "181000,47000,186300,48000"
st "rx_fifo_clk_i"
blo "181000,47800"
tm "WireNameMgr"
)
)
on &376
)
*707 (Wire
uid 79920,0
shape (OrthoPolyLine
uid 79921,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192908,108000,203000,108000"
pts [
"192908,108000"
"203000,108000"
]
)
start &475
ss 0
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79924,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79925,0
va (VaSet
)
xt "194000,107000,200700,108000"
st "rx_src_rdy_o(1)"
blo "194000,107800"
tm "WireNameMgr"
)
)
on &437
)
*708 (Wire
uid 79926,0
shape (OrthoPolyLine
uid 79927,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,104000,203000,104000"
pts [
"179750,104000"
"203000,104000"
]
)
start &255
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79932,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79933,0
va (VaSet
)
xt "181000,103000,184400,104000"
st "txn_o(1)"
blo "181000,103800"
tm "WireNameMgr"
)
)
on &445
)
*709 (Wire
uid 79934,0
shape (OrthoPolyLine
uid 79935,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,115000,194000,115000"
pts [
"179750,115000"
"194000,115000"
]
)
start &251
es 0
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79940,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79941,0
va (VaSet
)
xt "180000,114000,185600,115000"
st "syncacq_o(1)"
blo "180000,114800"
tm "WireNameMgr"
)
)
on &15
)
*710 (Wire
uid 79942,0
shape (OrthoPolyLine
uid 79943,0
va (VaSet
vasetType 3
)
xt "179750,116000,194000,116000"
pts [
"179750,116000"
"194000,116000"
]
)
start &241
es 0
sat 32
eat 16
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79948,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79949,0
va (VaSet
)
xt "180000,115000,193600,116000"
st "EMACCLIENTRXFRAMEDROP(1)"
blo "180000,115800"
tm "WireNameMgr"
)
)
on &26
)
*711 (Wire
uid 79950,0
shape (OrthoPolyLine
uid 79951,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,118000,194000,118000"
pts [
"179750,118000"
"194000,118000"
]
)
start &232
es 0
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79956,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79957,0
va (VaSet
)
xt "180000,117000,190300,118000"
st "RX_LL_FIFO_STATUS(1)"
blo "180000,117800"
tm "WireNameMgr"
)
)
on &27
)
*712 (Wire
uid 79958,0
shape (OrthoPolyLine
uid 79959,0
va (VaSet
vasetType 3
)
xt "179750,129000,194000,129000"
pts [
"179750,129000"
"194000,129000"
]
)
start &244
es 0
sat 32
eat 16
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79964,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79965,0
va (VaSet
)
xt "180000,128000,194700,129000"
st "EMACCLIENTRXSTATSBYTEVLD(1)"
blo "180000,128800"
tm "WireNameMgr"
)
)
on &30
)
*713 (Wire
uid 79966,0
shape (OrthoPolyLine
uid 79967,0
va (VaSet
vasetType 3
)
xt "179750,126000,194000,126000"
pts [
"179750,126000"
"194000,126000"
]
)
start &248
es 0
sat 32
eat 16
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79972,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79973,0
va (VaSet
)
xt "180000,125000,194500,126000"
st "EMACCLIENTTXSTATSBYTEVLD(1)"
blo "180000,125800"
tm "WireNameMgr"
)
)
on &33
)
*714 (Wire
uid 79974,0
shape (OrthoPolyLine
uid 79975,0
va (VaSet
vasetType 3
)
xt "179750,117000,194000,117000"
pts [
"179750,117000"
"194000,117000"
]
)
start &284
sat 32
eat 16
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79980,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79981,0
va (VaSet
)
xt "180000,116000,186200,117000"
st "rx_overflow(1)"
blo "180000,116800"
tm "WireNameMgr"
)
)
on &36
)
*715 (Wire
uid 79982,0
shape (OrthoPolyLine
uid 79983,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,119000,194000,119000"
pts [
"179750,119000"
"194000,119000"
]
)
start &287
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79988,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79989,0
va (VaSet
)
xt "180000,118000,186100,119000"
st "tx_fifo_stat(1)"
blo "180000,118800"
tm "WireNameMgr"
)
)
on &37
)
*716 (Wire
uid 79990,0
shape (OrthoPolyLine
uid 79991,0
va (VaSet
vasetType 3
)
xt "179750,120000,194000,120000"
pts [
"179750,120000"
"194000,120000"
]
)
start &288
sat 32
eat 16
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 79996,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 79997,0
va (VaSet
)
xt "180000,119000,186200,120000"
st "tx_overflow(1)"
blo "180000,119800"
tm "WireNameMgr"
)
)
on &38
)
*717 (Wire
uid 79998,0
shape (OrthoPolyLine
uid 79999,0
va (VaSet
vasetType 3
)
xt "179750,121000,194000,121000"
pts [
"179750,121000"
"194000,121000"
]
)
start &292
sat 32
eat 16
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80004,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80005,0
va (VaSet
)
xt "180000,120000,185100,121000"
st "tx_ack_o(1)"
blo "180000,120800"
tm "WireNameMgr"
)
)
on &57
)
*718 (Wire
uid 80006,0
shape (OrthoPolyLine
uid 80007,0
va (VaSet
vasetType 3
)
xt "179750,122000,194000,122000"
pts [
"179750,122000"
"194000,122000"
]
)
start &293
sat 32
eat 16
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80012,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80013,0
va (VaSet
)
xt "180000,121000,186000,122000"
st "tx_collision(1)"
blo "180000,121800"
tm "WireNameMgr"
)
)
on &58
)
*719 (Wire
uid 80014,0
shape (OrthoPolyLine
uid 80015,0
va (VaSet
vasetType 3
)
xt "179750,123000,194000,123000"
pts [
"179750,123000"
"194000,123000"
]
)
start &294
sat 32
eat 16
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80020,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80021,0
va (VaSet
)
xt "180000,122000,186600,123000"
st "tx_retransmit(1)"
blo "180000,122800"
tm "WireNameMgr"
)
)
on &59
)
*720 (Wire
uid 80022,0
shape (OrthoPolyLine
uid 80023,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,135000,194000,135000"
pts [
"194000,135000"
"179750,135000"
]
)
end &278
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80028,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80029,0
va (VaSet
)
xt "180000,134000,184800,135000"
st "sf_sda_i(1)"
blo "180000,134800"
tm "WireNameMgr"
)
)
on &452
)
*721 (Wire
uid 80030,0
shape (OrthoPolyLine
uid 80031,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,136000,194000,136000"
pts [
"179750,136000"
"194000,136000"
]
)
start &279
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80036,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80037,0
va (VaSet
)
xt "180000,135000,185600,136000"
st "sfp_sda_o(1)"
blo "180000,135800"
tm "WireNameMgr"
)
)
on &453
)
*722 (Wire
uid 80038,0
shape (OrthoPolyLine
uid 80039,0
va (VaSet
vasetType 3
)
xt "179750,128000,194000,128000"
pts [
"179750,128000"
"194000,128000"
]
)
start &243
sat 32
eat 16
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80044,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80045,0
va (VaSet
)
xt "180000,127000,192500,128000"
st "EMACCLIENTRXSTATSVLD(1)"
blo "180000,127800"
tm "WireNameMgr"
)
)
on &29
)
*723 (Wire
uid 80046,0
shape (OrthoPolyLine
uid 80047,0
va (VaSet
vasetType 3
)
xt "179750,124000,194000,124000"
pts [
"179750,124000"
"194000,124000"
]
)
start &246
sat 32
eat 16
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80052,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80053,0
va (VaSet
)
xt "180000,123000,190600,124000"
st "EMACCLIENTTXSTATS(1)"
blo "180000,123800"
tm "WireNameMgr"
)
)
on &31
)
*724 (Wire
uid 80054,0
shape (OrthoPolyLine
uid 80055,0
va (VaSet
vasetType 3
)
xt "179750,131000,194000,131000"
pts [
"179750,131000"
"194000,131000"
]
)
start &240
sat 32
eat 16
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80060,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80061,0
va (VaSet
)
xt "180000,130000,184600,131000"
st "rx_dvld(1)"
blo "180000,130800"
tm "WireNameMgr"
)
)
on &16
)
*725 (Wire
uid 80062,0
shape (OrthoPolyLine
uid 80063,0
va (VaSet
vasetType 3
)
xt "179750,125000,194000,125000"
pts [
"179750,125000"
"194000,125000"
]
)
start &247
sat 32
eat 16
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80068,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80069,0
va (VaSet
)
xt "180000,124000,192300,125000"
st "EMACCLIENTTXSTATSVLD(1)"
blo "180000,124800"
tm "WireNameMgr"
)
)
on &32
)
*726 (Wire
uid 80070,0
shape (OrthoPolyLine
uid 80071,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,127000,194000,127000"
pts [
"179750,127000"
"194000,127000"
]
)
start &242
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80076,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80077,0
va (VaSet
)
xt "180000,126000,190800,127000"
st "EMACCLIENTRXSTATS(1)"
blo "180000,126800"
tm "WireNameMgr"
)
)
on &28
)
*727 (Wire
uid 80078,0
shape (OrthoPolyLine
uid 80079,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,134000,194000,134000"
pts [
"179750,134000"
"194000,134000"
]
)
start &274
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80084,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80085,0
va (VaSet
)
xt "180000,133000,184800,134000"
st "sf_scl_o(1)"
blo "180000,133800"
tm "WireNameMgr"
)
)
on &447
)
*728 (Wire
uid 80086,0
shape (OrthoPolyLine
uid 80087,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192000,140000,203000,140000"
pts [
"192000,140000"
"203000,140000"
]
)
start &495
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80090,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80091,0
va (VaSet
)
xt "193000,139000,200200,140000"
st "sf_txdisable_o(1)"
blo "193000,139800"
tm "WireNameMgr"
)
)
on &456
)
*729 (Wire
uid 80092,0
shape (OrthoPolyLine
uid 80093,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192000,139000,203000,139000"
pts [
"192000,139000"
"203000,139000"
]
)
start &489
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80096,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80097,0
va (VaSet
)
xt "193000,138000,199200,139000"
st "sf_ratesel_o(1)"
blo "193000,138800"
tm "WireNameMgr"
)
)
on &455
)
*730 (Wire
uid 80098,0
shape (OrthoPolyLine
uid 80099,0
va (VaSet
vasetType 3
)
xt "179750,101000,190000,101000"
pts [
"179750,101000"
"190000,101000"
]
)
start &252
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80104,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80105,0
va (VaSet
)
xt "181000,100000,186800,101000"
st "rx_client_clk1"
blo "181000,100800"
tm "WireNameMgr"
)
)
on &499
)
*731 (Wire
uid 80106,0
shape (OrthoPolyLine
uid 80107,0
va (VaSet
vasetType 3
)
xt "187000,139000,190000,139000"
pts [
"187000,139000"
"190000,139000"
]
)
end &488
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80110,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80111,0
va (VaSet
)
xt "188000,138000,188700,139000"
st "hi"
blo "188000,138800"
tm "WireNameMgr"
)
)
on &77
)
*732 (Wire
uid 80112,0
shape (OrthoPolyLine
uid 80113,0
va (VaSet
vasetType 3
)
xt "187000,140000,190000,140000"
pts [
"187000,140000"
"190000,140000"
]
)
end &494
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80116,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80117,0
va (VaSet
)
xt "188000,139000,188700,140000"
st "lo"
blo "188000,139800"
tm "WireNameMgr"
)
)
on &78
)
*733 (Wire
uid 80118,0
shape (OrthoPolyLine
uid 80119,0
va (VaSet
vasetType 3
)
xt "179750,107000,190000,107000"
pts [
"179750,107000"
"190000,107000"
]
)
start &229
end &469
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80122,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80123,0
va (VaSet
)
xt "181000,106000,186100,107000"
st "rx_eof_n(1)"
blo "181000,106800"
tm "WireNameMgr"
)
)
on &23
)
*734 (Wire
uid 80124,0
shape (OrthoPolyLine
uid 80125,0
va (VaSet
vasetType 3
)
xt "179750,109000,189092,109000"
pts [
"189092,109000"
"179750,109000"
]
)
start &482
end &231
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80128,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80129,0
va (VaSet
)
xt "181000,108000,187800,109000"
st "rx_dst_rdy_n(1)"
blo "181000,108800"
tm "WireNameMgr"
)
)
on &25
)
*735 (Wire
uid 80130,0
shape (OrthoPolyLine
uid 80131,0
va (VaSet
vasetType 3
)
xt "179750,108000,190000,108000"
pts [
"179750,108000"
"190000,108000"
]
)
start &230
end &474
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80134,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80135,0
va (VaSet
)
xt "181000,107000,187700,108000"
st "rx_src_rdy_n(1)"
blo "181000,107800"
tm "WireNameMgr"
)
)
on &24
)
*736 (Wire
uid 80136,0
shape (OrthoPolyLine
uid 80137,0
va (VaSet
vasetType 3
)
xt "179750,106000,190000,106000"
pts [
"179750,106000"
"190000,106000"
]
)
start &228
end &462
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80140,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80141,0
va (VaSet
)
xt "181000,105000,186100,106000"
st "rx_sof_n(1)"
blo "181000,105800"
tm "WireNameMgr"
)
)
on &22
)
*737 (Wire
uid 80142,0
shape (OrthoPolyLine
uid 80143,0
va (VaSet
vasetType 3
)
xt "179750,100000,190000,100000"
pts [
"179750,100000"
"190000,100000"
]
)
start &259
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80148,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80149,0
va (VaSet
)
xt "181000,99000,185700,100000"
st "resetdone1"
blo "181000,99800"
tm "WireNameMgr"
)
)
on &409
)
*738 (Wire
uid 80150,0
shape (OrthoPolyLine
uid 80151,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,137000,194000,137000"
pts [
"179750,137000"
"194000,137000"
]
)
start &280
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80156,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80157,0
va (VaSet
)
xt "180000,136000,185900,137000"
st "sfp_sda_to(1)"
blo "180000,136800"
tm "WireNameMgr"
)
)
on &454
)
*739 (Wire
uid 80158,0
shape (OrthoPolyLine
uid 80159,0
va (VaSet
vasetType 3
)
xt "179750,99000,203000,99000"
pts [
"203000,99000"
"179750,99000"
]
)
end &226
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80164,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80165,0
va (VaSet
)
xt "181000,98000,186300,99000"
st "rx_fifo_rst_i"
blo "181000,98800"
tm "WireNameMgr"
)
)
on &439
)
*740 (Wire
uid 80166,0
shape (OrthoPolyLine
uid 80167,0
va (VaSet
vasetType 3
)
xt "179750,98000,203000,98000"
pts [
"203000,98000"
"179750,98000"
]
)
end &225
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80172,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80173,0
va (VaSet
)
xt "181000,97000,186300,98000"
st "rx_fifo_clk_i"
blo "181000,97800"
tm "WireNameMgr"
)
)
on &376
)
*741 (Wire
uid 80174,0
shape (OrthoPolyLine
uid 80175,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,103000,203000,103000"
pts [
"179750,103000"
"203000,103000"
]
)
start &254
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80180,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80181,0
va (VaSet
)
xt "181000,102000,184400,103000"
st "txp_o(1)"
blo "181000,102800"
tm "WireNameMgr"
)
)
on &444
)
*742 (Wire
uid 80182,0
shape (OrthoPolyLine
uid 80183,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192908,106000,203000,106000"
pts [
"192908,106000"
"203000,106000"
]
)
start &460
ss 0
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80186,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80187,0
va (VaSet
)
xt "194000,105000,199100,106000"
st "rx_sof_o(1)"
blo "194000,105800"
tm "WireNameMgr"
)
)
on &435
)
*743 (Wire
uid 80188,0
shape (OrthoPolyLine
uid 80189,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192000,109000,203000,109000"
pts [
"203000,109000"
"192000,109000"
]
)
end &481
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80192,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80193,0
va (VaSet
)
xt "194000,108000,200500,109000"
st "rx_dst_rdy_i(1)"
blo "194000,108800"
tm "WireNameMgr"
)
)
on &438
)
*744 (Wire
uid 80194,0
shape (OrthoPolyLine
uid 80195,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "179750,110000,203000,110000"
pts [
"179750,110000"
"203000,110000"
]
)
start &227
es 0
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80200,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80201,0
va (VaSet
)
xt "181000,109000,186500,110000"
st "rx_data_o(1)"
blo "181000,109800"
tm "WireNameMgr"
)
)
on &441
)
*745 (Wire
uid 80202,0
shape (OrthoPolyLine
uid 80203,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192908,107000,203000,107000"
pts [
"192908,107000"
"203000,107000"
]
)
start &467
ss 0
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80206,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80207,0
va (VaSet
)
xt "194000,106000,199100,107000"
st "rx_eof_o(1)"
blo "194000,106800"
tm "WireNameMgr"
)
)
on &436
)
*746 (Wire
uid 80212,0
shape (OrthoPolyLine
uid 80213,0
va (VaSet
vasetType 3
)
xt "111000,48000,143250,48000"
pts [
"111000,48000"
"143250,48000"
]
)
end &198
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80216,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80217,0
va (VaSet
)
xt "112000,47000,117300,48000"
st "tx_fifo_clk_i"
blo "112000,47800"
tm "WireNameMgr"
)
)
on &66
)
*747 (Wire
uid 80312,0
shape (OrthoPolyLine
uid 80313,0
va (VaSet
vasetType 3
)
xt "111000,99000,143250,99000"
pts [
"111000,99000"
"143250,99000"
]
)
end &233
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80318,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80319,0
va (VaSet
)
xt "112000,98000,117300,99000"
st "tx_fifo_clk_i"
blo "112000,98800"
tm "WireNameMgr"
)
)
on &66
)
*748 (Wire
uid 80320,0
shape (OrthoPolyLine
uid 80321,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "111000,111000,143250,111000"
pts [
"111000,111000"
"143250,111000"
]
)
end &235
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80326,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80327,0
va (VaSet
)
xt "112000,110000,117200,111000"
st "tx_data_i(1)"
blo "112000,110800"
tm "WireNameMgr"
)
)
on &402
)
*749 (Wire
uid 80328,0
shape (OrthoPolyLine
uid 80329,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "111000,105000,143250,105000"
pts [
"111000,105000"
"143250,105000"
]
)
end &257
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80334,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80335,0
va (VaSet
)
xt "112000,104000,115100,105000"
st "rxn_i(1)"
blo "112000,104800"
tm "WireNameMgr"
)
)
on &407
)
*750 (Wire
uid 80336,0
shape (OrthoPolyLine
uid 80337,0
va (VaSet
vasetType 3
)
xt "132000,101000,143250,101000"
pts [
"143250,101000"
"132000,101000"
]
)
start &253
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80342,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80343,0
va (VaSet
)
xt "133000,100000,138800,101000"
st "tx_client_clk1"
blo "133000,100800"
tm "WireNameMgr"
)
)
on &532
)
*751 (Wire
uid 80344,0
shape (OrthoPolyLine
uid 80345,0
va (VaSet
vasetType 3
)
xt "125000,121000,143250,121000"
pts [
"125000,121000"
"143250,121000"
]
)
end &249
sat 16
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80350,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80351,0
va (VaSet
)
xt "126000,120000,131400,121000"
st "pause_req(1)"
blo "126000,120800"
tm "WireNameMgr"
)
)
on &55
)
*752 (Wire
uid 80352,0
shape (OrthoPolyLine
uid 80353,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "125000,122000,143250,122000"
pts [
"125000,122000"
"143250,122000"
]
)
end &250
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80358,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80359,0
va (VaSet
)
xt "126000,121000,131300,122000"
st "pause_val(1)"
blo "126000,121800"
tm "WireNameMgr"
)
)
on &56
)
*753 (Wire
uid 80360,0
shape (OrthoPolyLine
uid 80361,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "111000,107000,124000,107000"
pts [
"111000,107000"
"124000,107000"
]
)
end &501
es 0
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80364,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80365,0
va (VaSet
)
xt "112000,106000,116800,107000"
st "tx_sof_i(1)"
blo "112000,106800"
tm "WireNameMgr"
)
)
on &398
)
*754 (Wire
uid 80366,0
shape (OrthoPolyLine
uid 80367,0
va (VaSet
vasetType 3
)
xt "126908,108000,143250,108000"
pts [
"126908,108000"
"143250,108000"
]
)
start &509
end &237
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80370,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80371,0
va (VaSet
)
xt "128000,107000,133100,108000"
st "tx_eof_n(1)"
blo "128000,107800"
tm "WireNameMgr"
)
)
on &70
)
*755 (Wire
uid 80372,0
shape (OrthoPolyLine
uid 80373,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "111000,109000,124000,109000"
pts [
"111000,109000"
"124000,109000"
]
)
end &515
es 0
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80376,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80377,0
va (VaSet
)
xt "112000,108000,118400,109000"
st "tx_src_rdy_i(1)"
blo "112000,108800"
tm "WireNameMgr"
)
)
on &400
)
*756 (Wire
uid 80378,0
shape (OrthoPolyLine
uid 80379,0
va (VaSet
vasetType 3
)
xt "126000,110000,143250,110000"
pts [
"143250,110000"
"126000,110000"
]
)
start &239
end &522
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80382,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80383,0
va (VaSet
)
xt "128000,109000,134800,110000"
st "tx_dst_rdy_n(1)"
blo "128000,109800"
tm "WireNameMgr"
)
)
on &69
)
*757 (Wire
uid 80384,0
shape (OrthoPolyLine
uid 80385,0
va (VaSet
vasetType 3
)
xt "126908,109000,143250,109000"
pts [
"126908,109000"
"143250,109000"
]
)
start &516
end &238
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80388,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80389,0
va (VaSet
)
xt "128000,108000,134700,109000"
st "tx_src_rdy_n(1)"
blo "128000,108800"
tm "WireNameMgr"
)
)
on &68
)
*758 (Wire
uid 80390,0
shape (OrthoPolyLine
uid 80391,0
va (VaSet
vasetType 3
)
xt "126908,107000,143250,107000"
pts [
"126908,107000"
"143250,107000"
]
)
start &502
end &236
sat 32
eat 32
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80394,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80395,0
va (VaSet
)
xt "128000,106000,133100,107000"
st "tx_sof_n(1)"
blo "128000,106800"
tm "WireNameMgr"
)
)
on &67
)
*759 (Wire
uid 80396,0
shape (OrthoPolyLine
uid 80397,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "111000,108000,124000,108000"
pts [
"111000,108000"
"124000,108000"
]
)
end &508
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80400,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80401,0
va (VaSet
)
xt "112000,107000,116800,108000"
st "tx_eof_i(1)"
blo "112000,107800"
tm "WireNameMgr"
)
)
on &399
)
*760 (Wire
uid 80402,0
shape (OrthoPolyLine
uid 80403,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "111000,110000,123092,110000"
pts [
"123092,110000"
"111000,110000"
]
)
start &523
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80406,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80407,0
va (VaSet
)
xt "112000,109000,118800,110000"
st "tx_dst_rdy_o(1)"
blo "112000,109800"
tm "WireNameMgr"
)
)
on &401
)
*761 (Wire
uid 80408,0
shape (OrthoPolyLine
uid 80409,0
va (VaSet
vasetType 3
)
xt "111000,100000,143250,100000"
pts [
"111000,100000"
"143250,100000"
]
)
end &234
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80414,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80415,0
va (VaSet
)
xt "112000,99000,117300,100000"
st "tx_fifo_rst_i"
blo "112000,99800"
tm "WireNameMgr"
)
)
on &408
)
*762 (Wire
uid 80416,0
shape (OrthoPolyLine
uid 80417,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "129000,116000,143250,116000"
pts [
"129000,116000"
"143250,116000"
]
)
start &528
end &258
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80422,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80423,0
va (VaSet
)
xt "130000,115000,134000,116000"
st "PHYAD_1"
blo "130000,115800"
tm "WireNameMgr"
)
)
on &534
)
*763 (Wire
uid 80424,0
shape (OrthoPolyLine
uid 80425,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "129000,115000,143250,115000"
pts [
"129000,115000"
"143250,115000"
]
)
start &528
end &245
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80430,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80431,0
va (VaSet
)
xt "130000,114000,136200,115000"
st "tx_ifg_delay_1"
blo "130000,114800"
tm "WireNameMgr"
)
)
on &533
)
*764 (Wire
uid 80432,0
shape (OrthoPolyLine
uid 80433,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "111000,104000,143250,104000"
pts [
"111000,104000"
"143250,104000"
]
)
end &256
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80438,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80439,0
va (VaSet
)
xt "112000,103000,115100,104000"
st "rxp_i(1)"
blo "112000,103800"
tm "WireNameMgr"
)
)
on &406
)
*765 (Wire
uid 80887,0
shape (OrthoPolyLine
uid 80888,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71000,157000,83250,157000"
pts [
"71000,157000"
"83250,157000"
]
)
start &536
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80891,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80892,0
va (VaSet
)
xt "71000,156000,76700,157000"
st "machost_wr_i"
blo "71000,156800"
tm "WireNameMgr"
)
)
on &539
)
*766 (Wire
uid 80905,0
shape (OrthoPolyLine
uid 80906,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71000,158000,83250,158000"
pts [
"83250,158000"
"71000,158000"
]
)
end &537
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80909,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80910,0
va (VaSet
)
xt "71000,157000,77700,158000"
st "machost_data_o"
blo "71000,157800"
tm "WireNameMgr"
)
)
on &540
)
*767 (Wire
uid 80911,0
shape (OrthoPolyLine
uid 80912,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "71000,156000,83250,156000"
pts [
"71000,156000"
"83250,156000"
]
)
start &535
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80915,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80916,0
va (VaSet
)
xt "71000,155000,76600,156000"
st "machost_rd_i"
blo "71000,155800"
tm "WireNameMgr"
)
)
on &538
)
*768 (Wire
uid 80941,0
shape (OrthoPolyLine
uid 80942,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,156000,99250,156000"
pts [
"87000,156000"
"99250,156000"
]
)
end &364
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80947,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80948,0
va (VaSet
)
xt "87000,155000,93700,156000"
st "machost_rd_i(0)"
blo "87000,155800"
tm "WireNameMgr"
)
)
on &538
)
*769 (Wire
uid 80949,0
shape (OrthoPolyLine
uid 80950,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,157000,99250,157000"
pts [
"87000,157000"
"99250,157000"
]
)
end &366
sat 16
eat 32
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80955,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80956,0
va (VaSet
)
xt "87000,156000,93800,157000"
st "machost_wr_i(0)"
blo "87000,156800"
tm "WireNameMgr"
)
)
on &539
)
*770 (Wire
uid 80957,0
shape (OrthoPolyLine
uid 80958,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,158000,99250,158000"
pts [
"99250,158000"
"87000,158000"
]
)
start &362
es 0
sat 32
eat 16
sty 1
sl "(0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80963,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80964,0
va (VaSet
)
xt "87000,157000,94800,158000"
st "machost_data_o(0)"
blo "87000,157800"
tm "WireNameMgr"
)
)
on &540
)
*771 (Wire
uid 80965,0
shape (OrthoPolyLine
uid 80966,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,161000,99250,161000"
pts [
"87000,161000"
"99250,161000"
]
)
end &367
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80971,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80972,0
va (VaSet
)
xt "87000,160000,93800,161000"
st "machost_wr_i(1)"
blo "87000,160800"
tm "WireNameMgr"
)
)
on &539
)
*772 (Wire
uid 80973,0
shape (OrthoPolyLine
uid 80974,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,160000,99250,160000"
pts [
"87000,160000"
"99250,160000"
]
)
end &365
sat 16
eat 32
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80979,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80980,0
va (VaSet
)
xt "87000,159000,93700,160000"
st "machost_rd_i(1)"
blo "87000,159800"
tm "WireNameMgr"
)
)
on &538
)
*773 (Wire
uid 80981,0
shape (OrthoPolyLine
uid 80982,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "87000,162000,99250,162000"
pts [
"99250,162000"
"87000,162000"
]
)
start &363
es 0
sat 32
eat 16
sty 1
sl "(1)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80987,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80988,0
va (VaSet
)
xt "87000,161000,94800,162000"
st "machost_data_o(1)"
blo "87000,161800"
tm "WireNameMgr"
)
)
on &540
)
*774 (Wire
uid 80989,0
shape (OrthoPolyLine
uid 80990,0
va (VaSet
vasetType 3
)
xt "98000,49000,109000,49000"
pts [
"98000,49000"
"109000,49000"
]
)
start &541
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 80995,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80996,0
va (VaSet
)
xt "98000,48000,103300,49000"
st "tx_fifo_rst_i"
blo "98000,48800"
tm "WireNameMgr"
)
)
on &408
)
*775 (Wire
uid 81011,0
shape (OrthoPolyLine
uid 81012,0
va (VaSet
vasetType 3
)
xt "205000,71000,214000,71000"
pts [
"205000,71000"
"214000,71000"
]
)
end &544
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 81017,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 81018,0
va (VaSet
)
xt "206000,70000,209500,71000"
st "tx_ack_o"
blo "206000,70800"
tm "WireNameMgr"
)
)
on &57
)
*776 (Wire
uid 81049,0
shape (OrthoPolyLine
uid 81050,0
va (VaSet
vasetType 3
)
xt "179750,80000,194000,80000"
pts [
"179750,80000"
"194000,80000"
]
)
start &298
sat 32
eat 16
sl "(0)"
st 0
sf 1
si 0
tg (WTG
uid 81053,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 81054,0
va (VaSet
)
xt "180000,79000,190300,80000"
st "rx_goodframe_o(0) : (1:0)"
blo "180000,79800"
tm "WireNameMgr"
)
)
on &546
)
*777 (Wire
uid 81057,0
shape (OrthoPolyLine
uid 81058,0
va (VaSet
vasetType 3
)
xt "205000,80000,214000,80000"
pts [
"214000,80000"
"205000,80000"
]
)
start &545
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 81063,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 81064,0
va (VaSet
)
xt "206000,79000,215200,80000"
st "rx_goodframe_o : (1:0)"
blo "206000,79800"
tm "WireNameMgr"
)
)
on &546
)
*778 (Wire
uid 81065,0
shape (OrthoPolyLine
uid 81066,0
va (VaSet
vasetType 3
)
xt "179750,130000,194000,130000"
pts [
"179750,130000"
"194000,130000"
]
)
start &299
sat 32
eat 16
sl "(1)"
st 0
sf 1
si 0
tg (WTG
uid 81071,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 81072,0
va (VaSet
)
xt "180000,129000,190300,130000"
st "rx_goodframe_o(1) : (1:0)"
blo "180000,129800"
tm "WireNameMgr"
)
)
on &546
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *779 (PackageList
uid 1641,0
stg "VerticalLayoutStrategy"
textVec [
*780 (Text
uid 1642,0
va (VaSet
font "courier,8,1"
)
xt "218000,147400,224500,148300"
st "Package List"
blo "218000,148100"
)
*781 (MLText
uid 1643,0
va (VaSet
)
xt "218000,148300,230700,154300"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;
library utils;
use utils.pkg_types.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 1644,0
stg "VerticalLayoutStrategy"
textVec [
*782 (Text
uid 1645,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "173000,86000,183000,86900"
st "Compiler Directives"
blo "173000,86700"
)
*783 (Text
uid 1646,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "173000,87000,184500,87900"
st "Pre-module directives:"
blo "173000,87700"
)
*784 (MLText
uid 1647,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "173000,88000,183100,89800"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*785 (Text
uid 1648,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "173000,90000,185000,90900"
st "Post-module directives:"
blo "173000,90700"
)
*786 (MLText
uid 1649,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "173000,86000,173000,86000"
tm "BdCompilerDirectivesTextMgr"
)
*787 (Text
uid 1650,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "173000,91000,184500,91900"
st "End-module directives:"
blo "173000,91700"
)
*788 (MLText
uid 1651,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "173000,92000,173000,92000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-4,1,1604,1157"
viewArea "174564,83730,241642,131484"
cachedDiagramExtent "61300,-10000,1796812,1072029"
pageSetupInfo (PageSetupInfo
toPrinter 1
paperWidth 595
paperHeight 842
unixPaperWidth 595
unixPaperHeight 842
paperType "A4  (210mm x 297mm)"
unixPaperName "A4  (210mm x 297mm)"
usingPageBreaks 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "146000,-3000"
lastUid 81074,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "900,1000,3900,2000"
st "Panel0"
blo "900,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*789 (Text
va (VaSet
font "charter,10,0"
)
xt "2350,3500,7150,4700"
st "<library>"
blo "2350,4500"
tm "BdLibraryNameMgr"
)
*790 (Text
va (VaSet
font "charter,10,0"
)
xt "2350,4700,6650,5900"
st "<block>"
blo "2350,5700"
tm "BlkNameMgr"
)
*791 (Text
va (VaSet
font "charter,10,0"
)
xt "2350,5900,4250,7100"
st "U_0"
blo "2350,6900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "2350,13500,2350,13500"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*792 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,3500,3400,4500"
st "Library"
blo "600,4300"
)
*793 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,4500,7400,5500"
st "MWComponent"
blo "600,5300"
)
*794 (Text
va (VaSet
font "helvetica,8,1"
)
xt "600,5500,2200,6500"
st "U_0"
blo "600,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "-6400,1500,-6400,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*795 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,3500,3700,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*796 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*797 (Text
va (VaSet
font "helvetica,8,1"
)
xt "900,5500,2500,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*798 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,3500,3350,4500"
st "Library"
blo "550,4300"
)
*799 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,4500,7450,5500"
st "VhdlComponent"
blo "550,5300"
)
*800 (Text
va (VaSet
font "helvetica,8,1"
)
xt "550,5500,2150,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*801 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,3500,2850,4500"
st "Library"
blo "50,4300"
)
*802 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*803 (Text
va (VaSet
font "helvetica,8,1"
)
xt "50,5500,1650,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
font "clean,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*804 (Text
va (VaSet
font "charter,8,0"
)
xt "3250,4000,4650,5000"
st "eb1"
blo "3250,4800"
tm "HdlTextNameMgr"
)
*805 (Text
va (VaSet
font "charter,8,0"
)
xt "3250,5000,3750,6000"
st "1"
blo "3250,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-100,1600,900"
st "sig0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-100,2300,900"
st "dbus0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,-100,3100,900"
st "bundle0"
blo "0,700"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,900,600,1900"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "-450,-1250,14950,-50"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,150,850,1350"
st "1"
blo "250,1150"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*806 (Text
va (VaSet
font "charter,10,1"
)
xt "13800,20000,25000,21300"
st "Frame Declarations"
blo "13800,21000"
)
*807 (MLText
va (VaSet
font "charter,10,0"
)
xt "13800,21300,13800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "-300,-1250,9300,-50"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,150,850,1350"
st "1"
blo "250,1150"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*808 (Text
va (VaSet
font "charter,10,1"
)
xt "13800,20000,25000,21300"
st "Frame Declarations"
blo "13800,21000"
)
*809 (MLText
va (VaSet
font "charter,10,0"
)
xt "13800,21300,13800,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "273000,-1500,278500,-500"
st "Declarations"
blo "273000,-700"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "273000,-600,275400,400"
st "Ports:"
blo "273000,200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "273000,-600,276700,400"
st "Pre User:"
blo "273000,200"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "273000,-1500,273000,-1500"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "273000,-600,280200,400"
st "Diagram Signals:"
blo "273000,200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "273000,-600,277700,400"
st "Post User:"
blo "273000,200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "273000,-1500,273000,-1500"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 889,0
usingSuid 1
emptyRow *810 (LEmptyRow
)
uid 1654,0
optionalChildren [
*811 (RefLabelRowHdr
)
*812 (TitleRowHdr
)
*813 (FilterRowHdr
)
*814 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*815 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*816 (GroupColHdr
tm "GroupColHdrMgr"
)
*817 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*818 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*819 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*820 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*821 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*822 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*823 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PHYAD_0"
t "std_logic_vector"
b "(4 DOWNTO 0)"
preAdd 0
posAdd 0
o 59
suid 49,0
)
)
uid 21908,0
)
*824 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "syncacq_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
prec "--EMAC-MGT link status"
preAdd 0
posAdd 0
o 38
suid 65,0
)
)
uid 26558,0
)
*825 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_dvld"
t "std_logic_vector"
b "(1 DOWNTO 0)"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
posAdd 0
o 100
suid 72,0
)
)
uid 27202,0
)
*826 (LeafLogPort
port (LogicalPort
decl (Decl
n "hostclk_i"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 120,0
)
)
uid 29470,0
)
*827 (LeafLogPort
port (LogicalPort
decl (Decl
n "host_reset_i"
t "std_logic"
preAdd 0
o 8
suid 174,0
)
)
uid 31591,0
)
*828 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_sof_n"
t "slv2"
o 99
suid 295,0
)
)
uid 40977,0
)
*829 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_eof_n"
t "slv2"
o 98
suid 296,0
)
)
uid 40979,0
)
*830 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_src_rdy_n"
t "slv2"
o 97
suid 297,0
)
)
uid 40981,0
)
*831 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_dst_rdy_n"
t "slv2"
o 96
suid 298,0
)
)
uid 40983,0
)
*832 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMACCLIENTRXFRAMEDROP"
t "slv2"
preAdd 0
posAdd 0
o 95
suid 315,0
)
)
uid 41307,0
)
*833 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RX_LL_FIFO_STATUS"
t "slv4_array"
b "(1 DOWNTO 0)"
preAdd 0
posAdd 0
o 70
suid 316,0
)
)
uid 41309,0
)
*834 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMACCLIENTRXSTATS"
t "slv7_array"
b "(1 DOWNTO 0)"
o 68
suid 353,0
)
)
uid 41968,0
)
*835 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMACCLIENTRXSTATSVLD"
t "slv2"
o 77
suid 354,0
)
)
uid 41970,0
)
*836 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMACCLIENTRXSTATSBYTEVLD"
t "slv2"
o 76
suid 355,0
)
)
uid 41972,0
)
*837 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMACCLIENTTXSTATS"
t "slv2"
o 74
suid 356,0
)
)
uid 41974,0
)
*838 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMACCLIENTTXSTATSVLD"
t "slv2"
o 75
suid 357,0
)
)
uid 41976,0
)
*839 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "EMACCLIENTTXSTATSBYTEVLD"
t "slv2"
o 78
suid 358,0
)
)
uid 41978,0
)
*840 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_client_clk"
t "slv2"
prec "-- client interface clocking signals - EMAC0"
preAdd 0
o 83
suid 383,0
)
)
uid 42436,0
)
*841 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx_status"
t "slv28_array"
b "(1 DOWNTO 0)"
o 73
suid 407,0
)
)
uid 43420,0
)
*842 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_fifo_stat"
t "slv4_array"
b "(1 DOWNTO 0)"
o 69
suid 421,0
)
)
uid 43630,0
)
*843 (LeafLogPort
port (LogicalPort
decl (Decl
n "REFCLK1_i"
t "std_logic"
o 4
suid 437,0
)
)
uid 47173,0
)
*844 (LeafLogPort
port (LogicalPort
decl (Decl
n "REFCLK2_i"
t "std_logic"
o 3
suid 438,0
)
)
uid 47175,0
)
*845 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HOSTADDR"
t "std_logic_vector"
b "(9 downto 0)"
o 57
suid 462,0
)
)
uid 49851,0
)
*846 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HOSTEMAC1SEL"
t "std_logic"
o 63
suid 463,0
)
)
uid 49853,0
)
*847 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HOSTMIIMSEL"
t "std_logic"
o 62
suid 464,0
)
)
uid 49855,0
)
*848 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HOSTOPCODE"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Generic Host Interface"
preAdd 0
o 56
suid 465,0
)
)
uid 49857,0
)
*849 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HOSTREQ"
t "std_logic"
o 61
suid 466,0
)
)
uid 49859,0
)
*850 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HOSTWRDATA"
t "std_logic_vector"
b "(31 downto 0)"
o 55
suid 467,0
)
)
uid 49861,0
)
*851 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HOSTRDDATA"
t "std_logic_vector"
b "(31 downto 0)"
o 54
suid 480,0
)
)
uid 50787,0
)
*852 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "HOSTMIIMRDY"
t "std_logic"
o 60
suid 481,0
)
)
uid 50789,0
)
*853 (LeafLogPort
port (LogicalPort
decl (Decl
n "machost_addr_i"
t "std_logic_vector"
b "(10 DOWNTO 0)"
o 2
suid 499,0
)
)
uid 51543,0
)
*854 (LeafLogPort
port (LogicalPort
decl (Decl
n "machost_data_i"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 1
suid 512,0
)
)
uid 52411,0
)
*855 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pause_val"
t "slv16_array"
b "(1 DOWNTO 0)"
preAdd 0
posAdd 0
o 101
suid 544,0
)
)
uid 56489,0
)
*856 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rxdcount"
t "slv32_array"
b "(1 DOWNTO 0)"
o 72
suid 558,0
)
)
uid 57138,0
)
*857 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "tx_status"
t "slv32_array"
b "(1 DOWNTO 0)"
o 71
suid 560,0
)
)
uid 57156,0
)
*858 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_src_rdy_n"
t "slv2"
o 84
suid 583,0
)
)
uid 58840,0
)
*859 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_dst_rdy_n"
t "slv2"
o 85
suid 584,0
)
)
uid 58842,0
)
*860 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "pause_req"
t "slv2"
prec "-- MAC Control Interface - EMAC0"
preAdd 0
posAdd 0
o 93
suid 542,0
)
)
uid 56485,0
)
*861 (LeafLogPort
port (LogicalPort
decl (Decl
n "tx_fifo_clk_i"
t "std_logic"
preAdd 0
o 11
suid 577,0
)
)
uid 57867,0
)
*862 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_sof_n"
t "slv2"
o 87
suid 582,0
)
)
uid 58838,0
)
*863 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx_ack_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 92
suid 549,0
)
)
uid 56930,0
)
*864 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_collision"
t "slv2"
o 91
suid 550,0
)
)
uid 56932,0
)
*865 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_retransmit"
t "slv2"
o 90
suid 551,0
)
)
uid 56934,0
)
*866 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_eof_n"
t "slv2"
o 86
suid 585,0
)
)
uid 58844,0
)
*867 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_overflow"
t "slv2"
o 88
suid 418,0
)
)
uid 43624,0
)
*868 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_overflow"
t "slv2"
o 89
suid 422,0
)
)
uid 43632,0
)
*869 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "mac_stat"
t "slv64_array"
b "(1 DOWNTO 0)"
o 32
suid 628,0
)
)
uid 61200,0
)
*870 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "stat_word"
t "slv64_array"
b "(1 DOWNTO 0)"
o 31
suid 629,0
)
)
uid 61202,0
)
*871 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_client_clk"
t "slv2"
o 94
suid 649,0
)
)
uid 61498,0
)
*872 (LeafLogPort
port (LogicalPort
decl (Decl
n "sfp_los_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 37
suid 654,0
)
)
uid 61824,0
)
*873 (LeafLogPort
port (LogicalPort
decl (Decl
n "sf_absent_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 36
suid 655,0
)
)
uid 61826,0
)
*874 (LeafLogPort
port (LogicalPort
decl (Decl
n "sf_txfault_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 35
suid 656,0
)
)
uid 61828,0
)
*875 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hi"
t "std_logic"
preAdd 0
posAdd 0
o 102
suid 722,0
)
)
uid 64919,0
)
*876 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "lo"
t "std_logic"
preAdd 0
posAdd 0
o 103
suid 723,0
)
)
uid 64921,0
)
*877 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "spare_o0"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 24
suid 749,0
)
)
uid 66039,0
)
*878 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "spare_o1"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 26
suid 750,0
)
)
uid 66041,0
)
*879 (LeafLogPort
port (LogicalPort
decl (Decl
n "quanta_timer_tick_i"
t "std_logic"
o 28
suid 754,0
)
)
uid 67467,0
)
*880 (LeafLogPort
port (LogicalPort
decl (Decl
n "spare_i0"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 25
suid 756,0
)
)
uid 67844,0
)
*881 (LeafLogPort
port (LogicalPort
decl (Decl
n "spare_i1"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 27
suid 757,0
)
)
uid 67846,0
)
*882 (LeafLogPort
port (LogicalPort
decl (Decl
n "ext_pause_clr"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 39
suid 761,0
)
)
uid 68538,0
)
*883 (LeafLogPort
port (LogicalPort
decl (Decl
n "ext_pause_req"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 40
suid 762,0
)
)
uid 68540,0
)
*884 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mgtclk_extp_unused"
t "std_logic"
prec "-- 1000BASE-X PCS/PMA RocketIO Reference Clock buffer inputs"
preAdd 0
posAdd 0
o 64
suid 775,0
)
)
uid 73100,0
)
*885 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mgtclk_extn_unused"
t "std_logic"
preAdd 0
posAdd 0
o 65
suid 776,0
)
)
uid 73102,0
)
*886 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk_25_50_i"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 786,0
)
)
uid 74303,0
)
*887 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx_fifo_clk_i"
t "std_logic"
preAdd 0
o 29
suid 792,0
)
)
uid 74497,0
)
*888 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_client_clk0"
t "std_logic"
prec "-- client interface clocking signals - EMAC0"
preAdd 0
o 79
suid 809,0
)
)
uid 76301,0
)
*889 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_client_clk0"
t "std_logic"
prec "-- client interface clocking signals - EMAC0"
preAdd 0
o 81
suid 815,0
)
)
uid 76569,0
)
*890 (LeafLogPort
port (LogicalPort
decl (Decl
n "init_i"
t "std_logic"
preAdd 0
o 7
suid 826,0
)
)
uid 77125,0
)
*891 (LeafLogPort
port (LogicalPort
decl (Decl
n "tx_sof_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 22
suid 838,0
)
)
uid 78947,0
)
*892 (LeafLogPort
port (LogicalPort
decl (Decl
n "tx_eof_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 20
suid 839,0
)
)
uid 78949,0
)
*893 (LeafLogPort
port (LogicalPort
decl (Decl
n "tx_src_rdy_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 21
suid 840,0
)
)
uid 78951,0
)
*894 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "tx_dst_rdy_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 16
suid 841,0
)
)
uid 78953,0
)
*895 (LeafLogPort
port (LogicalPort
decl (Decl
n "tx_data_i"
t "slv8_array"
b "(1 DOWNTO 0)"
preAdd 0
o 10
suid 842,0
)
)
uid 78955,0
)
*896 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ifg_delay_0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 52
suid 843,0
)
)
uid 78957,0
)
*897 (LeafLogPort
port (LogicalPort
decl (Decl
n "rxp_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
preAdd 0
posAdd 0
o 42
suid 846,0
)
)
uid 79084,0
)
*898 (LeafLogPort
port (LogicalPort
decl (Decl
n "rxn_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
preAdd 0
posAdd 0
o 43
suid 847,0
)
)
uid 79086,0
)
*899 (LeafLogPort
port (LogicalPort
decl (Decl
n "tx_fifo_rst_i"
t "std_logic"
preAdd 0
posAdd 0
o 46
suid 849,0
)
)
uid 79088,0
)
*900 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "resetdone1"
t "std_logic"
o 66
suid 850,0
)
)
uid 79090,0
)
*901 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "resetdone0"
t "std_logic"
o 67
suid 851,0
)
)
uid 79092,0
)
*902 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "resetdone_o"
t "std_logic"
o 30
suid 852,0
)
)
uid 79094,0
)
*903 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_sof_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 23
suid 853,0
)
)
uid 79210,0
)
*904 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_eof_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 19
suid 854,0
)
)
uid 79212,0
)
*905 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_src_rdy_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 18
suid 855,0
)
)
uid 79214,0
)
*906 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx_dst_rdy_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 17
suid 856,0
)
)
uid 79216,0
)
*907 (LeafLogPort
port (LogicalPort
decl (Decl
n "rx_fifo_rst_i"
t "std_logic"
preAdd 0
posAdd 0
o 41
suid 857,0
)
)
uid 79218,0
)
*908 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_data_o"
t "slv8_array"
b "(1 DOWNTO 0)"
preAdd 0
o 9
suid 858,0
)
)
uid 79220,0
)
*909 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "txp_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
preAdd 0
posAdd 0
o 44
suid 861,0
)
)
uid 79270,0
)
*910 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "txn_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
preAdd 0
posAdd 0
o 45
suid 862,0
)
)
uid 79272,0
)
*911 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sf_scl_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 14
suid 865,0
)
)
uid 79382,0
)
*912 (LeafLogPort
port (LogicalPort
decl (Decl
n "sf_sda_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 15
suid 866,0
)
)
uid 79384,0
)
*913 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sfp_sda_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 50
suid 867,0
)
)
uid 79386,0
)
*914 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sfp_sda_to"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 51
suid 868,0
)
)
uid 79388,0
)
*915 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sf_ratesel_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 12
suid 871,0
)
)
uid 79390,0
)
*916 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sf_txdisable_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 13
suid 872,0
)
)
uid 79392,0
)
*917 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_client_clk1"
t "std_logic"
prec "-- client interface clocking signals - EMAC0"
preAdd 0
o 82
suid 873,0
)
)
uid 80210,0
)
*918 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_client_clk1"
t "std_logic"
prec "-- client interface clocking signals - EMAC0"
preAdd 0
o 80
suid 874,0
)
)
uid 80442,0
)
*919 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_ifg_delay_1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 53
suid 875,0
)
)
uid 80448,0
)
*920 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "PHYAD_1"
t "std_logic_vector"
b "(4 DOWNTO 0)"
preAdd 0
posAdd 0
o 58
suid 876,0
)
)
uid 80450,0
)
*921 (LeafLogPort
port (LogicalPort
decl (Decl
n "machost_rd_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 49
suid 883,0
)
)
uid 80935,0
)
*922 (LeafLogPort
port (LogicalPort
decl (Decl
n "machost_wr_i"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 47
suid 884,0
)
)
uid 80937,0
)
*923 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "machost_data_o"
t "slv64_array"
b "(1 DOWNTO 0)"
o 48
suid 885,0
)
)
uid 80939,0
)
*924 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sf_sda_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 33
suid 886,0
)
)
uid 81007,0
)
*925 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sf_sda_to"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 34
suid 887,0
)
)
uid 81009,0
)
*926 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_goodframe_o"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 104
suid 889,0
)
)
uid 81073,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1667,0
optionalChildren [
*927 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *928 (MRCItem
litem &810
pos 104
dimension 20
)
uid 1669,0
optionalChildren [
*929 (MRCItem
litem &811
pos 0
dimension 20
uid 1670,0
)
*930 (MRCItem
litem &812
pos 1
dimension 23
uid 1671,0
)
*931 (MRCItem
litem &813
pos 2
hidden 1
dimension 20
uid 1672,0
)
*932 (MRCItem
litem &823
pos 94
dimension 20
uid 21909,0
)
*933 (MRCItem
litem &824
pos 32
dimension 20
uid 26559,0
)
*934 (MRCItem
litem &825
pos 60
dimension 20
uid 27203,0
)
*935 (MRCItem
litem &826
pos 5
dimension 20
uid 29471,0
)
*936 (MRCItem
litem &827
pos 12
dimension 20
uid 31592,0
)
*937 (MRCItem
litem &828
pos 71
dimension 20
uid 40978,0
)
*938 (MRCItem
litem &829
pos 74
dimension 20
uid 40980,0
)
*939 (MRCItem
litem &830
pos 70
dimension 20
uid 40982,0
)
*940 (MRCItem
litem &831
pos 75
dimension 20
uid 40984,0
)
*941 (MRCItem
litem &832
pos 61
dimension 20
uid 41308,0
)
*942 (MRCItem
litem &833
pos 56
dimension 20
uid 41310,0
)
*943 (MRCItem
litem &834
pos 57
dimension 20
uid 41969,0
)
*944 (MRCItem
litem &835
pos 63
dimension 20
uid 41971,0
)
*945 (MRCItem
litem &836
pos 62
dimension 20
uid 41973,0
)
*946 (MRCItem
litem &837
pos 65
dimension 20
uid 41975,0
)
*947 (MRCItem
litem &838
pos 67
dimension 20
uid 41977,0
)
*948 (MRCItem
litem &839
pos 66
dimension 20
uid 41979,0
)
*949 (MRCItem
litem &840
pos 68
dimension 20
uid 42437,0
)
*950 (MRCItem
litem &841
pos 52
dimension 20
uid 43421,0
)
*951 (MRCItem
litem &867
pos 73
dimension 20
uid 43625,0
)
*952 (MRCItem
litem &842
pos 55
dimension 20
uid 43631,0
)
*953 (MRCItem
litem &868
pos 77
dimension 20
uid 43633,0
)
*954 (MRCItem
litem &843
pos 11
dimension 20
uid 47174,0
)
*955 (MRCItem
litem &844
pos 10
dimension 20
uid 47176,0
)
*956 (MRCItem
litem &845
pos 98
dimension 20
uid 49852,0
)
*957 (MRCItem
litem &846
pos 89
dimension 20
uid 49854,0
)
*958 (MRCItem
litem &847
pos 91
dimension 20
uid 49856,0
)
*959 (MRCItem
litem &848
pos 97
dimension 20
uid 49858,0
)
*960 (MRCItem
litem &849
pos 92
dimension 20
uid 49860,0
)
*961 (MRCItem
litem &850
pos 95
dimension 20
uid 49862,0
)
*962 (MRCItem
litem &851
pos 96
dimension 20
uid 50788,0
)
*963 (MRCItem
litem &852
pos 90
dimension 20
uid 50790,0
)
*964 (MRCItem
litem &853
pos 16
dimension 20
uid 51544,0
)
*965 (MRCItem
litem &854
pos 15
dimension 20
uid 52412,0
)
*966 (MRCItem
litem &860
pos 72
dimension 20
uid 56486,0
)
*967 (MRCItem
litem &855
pos 51
dimension 20
uid 56490,0
)
*968 (MRCItem
litem &863
pos 69
dimension 20
uid 56931,0
)
*969 (MRCItem
litem &864
pos 64
dimension 20
uid 56933,0
)
*970 (MRCItem
litem &865
pos 78
dimension 20
uid 56935,0
)
*971 (MRCItem
litem &856
pos 54
dimension 20
uid 57139,0
)
*972 (MRCItem
litem &857
pos 53
dimension 20
uid 57157,0
)
*973 (MRCItem
litem &861
pos 6
dimension 20
uid 57866,0
)
*974 (MRCItem
litem &862
pos 79
dimension 20
uid 58839,0
)
*975 (MRCItem
litem &858
pos 80
dimension 20
uid 58841,0
)
*976 (MRCItem
litem &859
pos 59
dimension 20
uid 58843,0
)
*977 (MRCItem
litem &866
pos 58
dimension 20
uid 58845,0
)
*978 (MRCItem
litem &869
pos 27
dimension 20
uid 61201,0
)
*979 (MRCItem
litem &870
pos 31
dimension 20
uid 61203,0
)
*980 (MRCItem
litem &871
pos 76
dimension 20
uid 61499,0
)
*981 (MRCItem
litem &872
pos 28
dimension 20
uid 61825,0
)
*982 (MRCItem
litem &873
pos 29
dimension 20
uid 61827,0
)
*983 (MRCItem
litem &874
pos 30
dimension 20
uid 61829,0
)
*984 (MRCItem
litem &875
pos 81
dimension 20
uid 64920,0
)
*985 (MRCItem
litem &876
pos 84
dimension 20
uid 64922,0
)
*986 (MRCItem
litem &877
pos 36
dimension 20
uid 66040,0
)
*987 (MRCItem
litem &878
pos 35
dimension 20
uid 66042,0
)
*988 (MRCItem
litem &879
pos 7
dimension 20
uid 67468,0
)
*989 (MRCItem
litem &880
pos 34
dimension 20
uid 67845,0
)
*990 (MRCItem
litem &881
pos 33
dimension 20
uid 67847,0
)
*991 (MRCItem
litem &882
pos 37
dimension 20
uid 68539,0
)
*992 (MRCItem
litem &883
pos 38
dimension 20
uid 68541,0
)
*993 (MRCItem
litem &884
pos 88
dimension 20
uid 73101,0
)
*994 (MRCItem
litem &885
pos 87
dimension 20
uid 73103,0
)
*995 (MRCItem
litem &886
pos 8
dimension 20
uid 74304,0
)
*996 (MRCItem
litem &887
pos 9
dimension 20
uid 74498,0
)
*997 (MRCItem
litem &888
pos 86
dimension 20
uid 76302,0
)
*998 (MRCItem
litem &889
pos 85
dimension 20
uid 76570,0
)
*999 (MRCItem
litem &890
pos 4
dimension 20
uid 77126,0
)
*1000 (MRCItem
litem &891
pos 39
dimension 20
uid 78948,0
)
*1001 (MRCItem
litem &892
pos 40
dimension 20
uid 78950,0
)
*1002 (MRCItem
litem &893
pos 41
dimension 20
uid 78952,0
)
*1003 (MRCItem
litem &894
pos 42
dimension 20
uid 78954,0
)
*1004 (MRCItem
litem &895
pos 1
dimension 20
uid 78956,0
)
*1005 (MRCItem
litem &896
pos 93
dimension 20
uid 78958,0
)
*1006 (MRCItem
litem &897
pos 14
dimension 20
uid 79085,0
)
*1007 (MRCItem
litem &898
pos 13
dimension 20
uid 79087,0
)
*1008 (MRCItem
litem &899
pos 43
dimension 20
uid 79089,0
)
*1009 (MRCItem
litem &900
pos 83
dimension 20
uid 79091,0
)
*1010 (MRCItem
litem &901
pos 82
dimension 20
uid 79093,0
)
*1011 (MRCItem
litem &902
pos 3
dimension 20
uid 79095,0
)
*1012 (MRCItem
litem &903
pos 17
dimension 20
uid 79211,0
)
*1013 (MRCItem
litem &904
pos 18
dimension 20
uid 79213,0
)
*1014 (MRCItem
litem &905
pos 19
dimension 20
uid 79215,0
)
*1015 (MRCItem
litem &906
pos 20
dimension 20
uid 79217,0
)
*1016 (MRCItem
litem &907
pos 2
dimension 20
uid 79219,0
)
*1017 (MRCItem
litem &908
pos 0
dimension 20
uid 79221,0
)
*1018 (MRCItem
litem &909
pos 21
dimension 20
uid 79271,0
)
*1019 (MRCItem
litem &910
pos 22
dimension 20
uid 79273,0
)
*1020 (MRCItem
litem &911
pos 23
dimension 20
uid 79383,0
)
*1021 (MRCItem
litem &912
pos 24
dimension 20
uid 79385,0
)
*1022 (MRCItem
litem &913
pos 49
dimension 20
uid 79387,0
)
*1023 (MRCItem
litem &914
pos 50
dimension 20
uid 79389,0
)
*1024 (MRCItem
litem &915
pos 25
dimension 20
uid 79391,0
)
*1025 (MRCItem
litem &916
pos 26
dimension 20
uid 79393,0
)
*1026 (MRCItem
litem &917
pos 99
dimension 20
uid 80211,0
)
*1027 (MRCItem
litem &918
pos 100
dimension 20
uid 80443,0
)
*1028 (MRCItem
litem &919
pos 101
dimension 20
uid 80449,0
)
*1029 (MRCItem
litem &920
pos 102
dimension 20
uid 80451,0
)
*1030 (MRCItem
litem &921
pos 44
dimension 20
uid 80936,0
)
*1031 (MRCItem
litem &922
pos 45
dimension 20
uid 80938,0
)
*1032 (MRCItem
litem &923
pos 46
dimension 20
uid 80940,0
)
*1033 (MRCItem
litem &924
pos 47
dimension 20
uid 81008,0
)
*1034 (MRCItem
litem &925
pos 48
dimension 20
uid 81010,0
)
*1035 (MRCItem
litem &926
pos 103
dimension 20
uid 81074,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 1673,0
optionalChildren [
*1036 (MRCItem
litem &814
pos 0
dimension 20
uid 1674,0
)
*1037 (MRCItem
litem &816
pos 1
dimension 50
uid 1675,0
)
*1038 (MRCItem
litem &817
pos 2
dimension 160
uid 1676,0
)
*1039 (MRCItem
litem &818
pos 3
dimension 50
uid 1677,0
)
*1040 (MRCItem
litem &819
pos 4
dimension 112
uid 1678,0
)
*1041 (MRCItem
litem &820
pos 5
dimension 100
uid 1679,0
)
*1042 (MRCItem
litem &821
pos 6
dimension 50
uid 1680,0
)
*1043 (MRCItem
litem &822
pos 7
dimension 80
uid 1681,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1668,0
vaOverrides [
]
)
]
)
uid 1653,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *1044 (LEmptyRow
)
uid 52660,0
optionalChildren [
*1045 (RefLabelRowHdr
)
*1046 (TitleRowHdr
)
*1047 (FilterRowHdr
)
*1048 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*1049 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*1050 (GroupColHdr
tm "GroupColHdrMgr"
)
*1051 (NameColHdr
tm "GenericNameColHdrMgr"
)
*1052 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*1053 (InitColHdr
tm "GenericValueColHdrMgr"
)
*1054 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*1055 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
uid 52672,0
optionalChildren [
*1056 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *1057 (MRCItem
litem &1044
pos 0
dimension 20
)
uid 52674,0
optionalChildren [
*1058 (MRCItem
litem &1045
pos 0
dimension 20
uid 52675,0
)
*1059 (MRCItem
litem &1046
pos 1
dimension 23
uid 52676,0
)
*1060 (MRCItem
litem &1047
pos 2
hidden 1
dimension 20
uid 52677,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 52678,0
optionalChildren [
*1061 (MRCItem
litem &1048
pos 0
dimension 20
uid 52679,0
)
*1062 (MRCItem
litem &1050
pos 1
dimension 50
uid 52680,0
)
*1063 (MRCItem
litem &1051
pos 2
dimension 100
uid 52681,0
)
*1064 (MRCItem
litem &1052
pos 3
dimension 100
uid 52682,0
)
*1065 (MRCItem
litem &1053
pos 4
dimension 50
uid 52683,0
)
*1066 (MRCItem
litem &1054
pos 5
dimension 50
uid 52684,0
)
*1067 (MRCItem
litem &1055
pos 6
dimension 80
uid 52685,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 52673,0
vaOverrides [
]
)
]
)
uid 52659,0
type 1
)
activeModelName "BlockDiag"
frameCount 1
)
