# InstructionSetSimulator

RISC-V simulator implementing the RV32I Instructions.

The project is done as part of the course 02155 Computer Architecture and Engineering at DTU.

RV32I Instructions info:
https://msyksphinz-self.github.io/riscv-isadoc/html/rvi.html#lbu
https://itnext.io/risc-v-instruction-set-cheatsheet-70961b4bbe8


RISC-V is little-endian.