// Seed: 4049107071
module module_0 (
    input wor id_0,
    input tri1 id_1,
    output supply1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wand id_7
);
  assign id_2 = id_6;
  always_ff id_2 = 1;
  assign id_2 = id_5;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    output supply1 id_2,
    input tri id_3,
    output supply1 id_4,
    id_10,
    output supply0 id_5,
    output wor id_6,
    input uwire id_7,
    input tri0 id_8,
    id_11
);
  assign id_6 = 1'b0 - 1'b0;
  wand id_12, id_13, id_14, id_15;
  assign id_12 = id_3;
  wire id_16, id_17;
  wire id_18;
  wire id_19;
  assign id_12 = -1;
  integer id_20, id_21;
  module_0 modCall_1 (
      id_0,
      id_15,
      id_6,
      id_7,
      id_0,
      id_7,
      id_14,
      id_12
  );
  assign modCall_1.id_1 = 0;
endmodule
