/*
 *  scan.scala
 *  (SoundProcesses)
 *
 *  Copyright (c) 2010-2021 Hanns Holger Rutz. All rights reserved.
 *
 *	This software is published under the GNU Affero General Public License v3+
 *
 *
 *  For further information, please contact Hanns Holger Rutz at
 *  contact@sciss.de
 */

package de.sciss.synth.proc.graph

import de.sciss.synth.Ops.stringToControl
import de.sciss.synth.UGenSource._
import de.sciss.proc.UGenGraphBuilder
import de.sciss.proc.UGenGraphBuilder.Input
import de.sciss.synth.ugen.UGenInGroup
import de.sciss.synth.{AudioRated, GE, UGen, UGenIn, UGenInLike, UGenSource, WritesBus, audio}

object ScanIn extends ProductType[ScanIn] {
  override final val typeId = 612

  /* private[proc] */ def controlName (key: String): String =
    Attribute.controlName(key) // s"$$i_$key"

  sealed trait Like extends GE.Lazy with AudioRated {
    protected def key: String

    protected def fixed: Int

    final def makeUGens: UGenInLike = {
      val b = UGenGraphBuilder.get
      val inp = Input.Scalar(
        name                = key,
        requiredNumChannels = fixed,
        defaultNumChannels  = fixed /* -1 */)
      val numCh   = b.requestInput(inp).numChannels
      val ctlName = controlName(key)
      mkUGen(ctlName, numCh)
    }

    protected def mkUGen(ctlName: String, numCh: Int): UGenInLike
  }

  def apply(): ScanIn = apply("in")

  override def read(in: RefMapIn, prefix: String, arity: Int): ScanIn = {
    require (arity == 1)
    val _key = in.readString()
    new ScanIn(_key)
  }
}
final case class ScanIn(key: String /*, default: Double = 0.0 */)
  extends ScanIn.Like {

  protected def fixed: Int = -1

  protected def mkUGen(ctlName: String, numCh: Int): UGenInLike =
    if (numCh == 1) {

      ctlName.ar(0.0f).expand
    } else if (numCh > 1) {
      ctlName.ar(Vector.fill(numCh)(0.0f)).expand
    } else {
      UGenInGroup.empty
    }
}
object ScanOut extends ProductType[ScanOut] {
  override final val typeId = 613

  def controlName(key: String): String = s"$$o_$key"

  def apply(in: GE): ScanOut = new ScanOut("out", in)

  override def read(in: RefMapIn, prefix: String, arity: Int): ScanOut = {
    require (arity == 2)
    val _key  = in.readString()
    val _in   = in.readGE()
    new ScanOut(_key, _in)
  }
}
final case class ScanOut(key: String, in: GE)
  extends UGenSource.ZeroOut with WritesBus {

  protected def makeUGens: Unit = {
    val bus = ScanOut.controlName(key).kr
    unwrap(this, Vector(bus.expand) ++ in.expand.outputs)
  }

  // first arg: bus control, remaining args: signal to write; thus numChannels = _args.size - 1
  protected def makeUGen(_args: Vec[UGenIn]): Unit = {
    val busArg      = _args.head
    val sigArg      = _args.tail
    val numChannels = sigArg.size
    val b = UGenGraphBuilder.get
    b.addOutput(key, numChannels)
    val sigArgAr = sigArg.map { ui =>
      if (ui.rate == audio) ui else UGen.SingleOut("K2A", audio, Vector(ui))
    }
    UGen.ZeroOut("Out", audio, busArg +: sigArgAr, isIndividual = true)
    ()
  }
}

object ScanInFix extends ProductType[ScanInFix] {
  override final val typeId = 614

  def apply(numChannels: Int): ScanInFix = apply("in", numChannels)

  override def read(in: RefMapIn, prefix: String, arity: Int): ScanInFix = {
    require (arity == 2)
    val _key          = in.readString()
    val _numChannels  = in.readInt()
    new ScanInFix(_key, _numChannels)
  }
}
/** Like `ScanIn` but with a predetermined number of channels. */
final case class ScanInFix(key: String, numChannels: Int)
  extends ScanIn.Like {

  protected def fixed: Int = numChannels

  protected def mkUGen(ctlName: String, numCh: Int): UGenInLike =
    if (numCh == 1) {
      ctlName.ar(0.0f).expand
    } else if (numCh > 1) {
      ctlName.ar(Vector.fill(numCh)(0.0f)).expand
    } else {
      UGenInGroup.empty
    }
}
