Analysis & Synthesis report for lab6
Thu Oct 31 10:32:58 2019
Quartus II 32-bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for Top-level Entity: |lab6
 15. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 16. Port Connectivity Checks: "partA:lab5a|add8Serial:comb_3|adder8:ab1"
 17. Port Connectivity Checks: "partA:lab5a|add8Serial:comb_3|adder8:comb_63"
 18. Port Connectivity Checks: "partA:lab5a|add8Serial:comb_3|adder8:comb_53"
 19. Port Connectivity Checks: "partA:lab5a|add8Serial:comb_3|adder8:comb_43"
 20. Port Connectivity Checks: "partA:lab5a|add8Serial:comb_3|adder8:comb_33"
 21. Port Connectivity Checks: "partA:lab5a|add8Serial:comb_3|adder8:comb_23"
 22. Port Connectivity Checks: "partA:lab5a|add8Serial:comb_3|adder8:comb_13"
 23. SignalTap II Logic Analyzer Settings
 24. Elapsed Time Per Partition
 25. Connections to In-System Debugging Instance "auto_signaltap_0"
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Oct 31 10:32:58 2019         ;
; Quartus II 32-bit Version          ; 12.1 Build 243 01/31/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; lab6                                          ;
; Top-level Entity Name              ; lab6                                          ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 940                                           ;
;     Total combinational functions  ; 694                                           ;
;     Dedicated logic registers      ; 492                                           ;
; Total registers                    ; 492                                           ;
; Total pins                         ; 77                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 9,728                                         ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; lab6               ; lab6               ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-12 processors        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                           ;
+------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                               ; Library ;
+------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+---------+
; lab6.v                                         ; yes             ; User Verilog HDL File                  ; /eecs/home/howden2/3201/lab6/lab6.v                                                        ;         ;
; sld_signaltap.vhd                              ; yes             ; Megafunction                           ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd                         ; yes             ; Encrypted Megafunction                 ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd                            ; yes             ; Encrypted Megafunction                 ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                               ; yes             ; Megafunction                           ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                               ; yes             ; Megafunction                           ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                                     ; yes             ; Megafunction                           ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; aglobal121.inc                                 ; yes             ; Megafunction                           ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/aglobal121.inc               ;         ;
; sld_ela_trigger.tdf                            ; yes             ; Encrypted Megafunction                 ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/sld_ela_trigger.tdf          ;         ;
; db/sld_ela_trigger_fao.tdf                     ; yes             ; Auto-Generated Megafunction            ; /eecs/home/howden2/3201/lab6/db/sld_ela_trigger_fao.tdf                                    ;         ;
; db/sld_reserved_lab6_auto_signaltap_0_1_4e45.v ; yes             ; Encrypted Auto-Generated Megafunction  ; /eecs/home/howden2/3201/lab6/db/sld_reserved_lab6_auto_signaltap_0_1_4e45.v                ;         ;
; sld_mbpmg.vhd                                  ; yes             ; Encrypted Megafunction                 ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd                   ; yes             ; Encrypted Megafunction                 ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd                         ; yes             ; Encrypted Megafunction                 ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                           ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                           ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                           ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                           ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                           ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                                     ; yes             ; Megafunction                           ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                                     ; yes             ; Megafunction                           ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                           ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_6q14.tdf                         ; yes             ; Auto-Generated Megafunction            ; /eecs/home/howden2/3201/lab6/db/altsyncram_6q14.tdf                                        ;         ;
; db/altsyncram_eeq1.tdf                         ; yes             ; Auto-Generated Megafunction            ; /eecs/home/howden2/3201/lab6/db/altsyncram_eeq1.tdf                                        ;         ;
; altdpram.tdf                                   ; yes             ; Megafunction                           ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                                   ; yes             ; Megafunction                           ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                                    ; yes             ; Megafunction                           ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc                            ; yes             ; Megafunction                           ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                                 ; yes             ; Megafunction                           ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                                    ; yes             ; Megafunction                           ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                                     ; yes             ; Megafunction                           ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                                   ; yes             ; Megafunction                           ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                                   ; yes             ; Megafunction                           ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_doc.tdf                                 ; yes             ; Auto-Generated Megafunction            ; /eecs/home/howden2/3201/lab6/db/mux_doc.tdf                                                ;         ;
; lpm_decode.tdf                                 ; yes             ; Megafunction                           ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                                     ; yes             ; Megafunction                           ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                                ; yes             ; Megafunction                           ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_uqf.tdf                              ; yes             ; Auto-Generated Megafunction            ; /eecs/home/howden2/3201/lab6/db/decode_uqf.tdf                                             ;         ;
; lpm_counter.tdf                                ; yes             ; Megafunction                           ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                                ; yes             ; Megafunction                           ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                                   ; yes             ; Megafunction                           ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                                ; yes             ; Megafunction                           ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc                        ; yes             ; Megafunction                           ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_1ci.tdf                                ; yes             ; Auto-Generated Megafunction            ; /eecs/home/howden2/3201/lab6/db/cntr_1ci.tdf                                               ;         ;
; db/cmpr_9cc.tdf                                ; yes             ; Auto-Generated Megafunction            ; /eecs/home/howden2/3201/lab6/db/cmpr_9cc.tdf                                               ;         ;
; db/cntr_v1j.tdf                                ; yes             ; Auto-Generated Megafunction            ; /eecs/home/howden2/3201/lab6/db/cntr_v1j.tdf                                               ;         ;
; db/cntr_sbi.tdf                                ; yes             ; Auto-Generated Megafunction            ; /eecs/home/howden2/3201/lab6/db/cntr_sbi.tdf                                               ;         ;
; db/cmpr_8cc.tdf                                ; yes             ; Auto-Generated Megafunction            ; /eecs/home/howden2/3201/lab6/db/cmpr_8cc.tdf                                               ;         ;
; db/cntr_kui.tdf                                ; yes             ; Auto-Generated Megafunction            ; /eecs/home/howden2/3201/lab6/db/cntr_kui.tdf                                               ;         ;
; sld_rom_sr.vhd                                 ; yes             ; Encrypted Megafunction                 ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                                    ; yes             ; Encrypted Megafunction                 ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                               ; yes             ; Encrypted Megafunction                 ; /cse/local/pkg/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 940   ;
;                                             ;       ;
; Total combinational functions               ; 694   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 337   ;
;     -- 3 input functions                    ; 163   ;
;     -- <=2 input functions                  ; 194   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 588   ;
;     -- arithmetic mode                      ; 106   ;
;                                             ;       ;
; Total registers                             ; 492   ;
;     -- Dedicated logic registers            ; 492   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 77    ;
; Total memory bits                           ; 9728  ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out                             ; 282   ;
; Total fan-out                               ; 4156  ;
; Average fan-out                             ; 3.23  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                          ; Library Name ;
+------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |lab6                                                                                          ; 694 (17)          ; 492 (0)      ; 9728        ; 0            ; 0       ; 0         ; 77   ; 0            ; |lab6                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;    |fourDigTo7Seg:displayRes|                                                                  ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|fourDigTo7Seg:displayRes                                                                                                                                                                                                                                                                                                                                                               ;              ;
;       |twoDigTo7Seg:comb_3|                                                                    ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|fourDigTo7Seg:displayRes|twoDigTo7Seg:comb_3                                                                                                                                                                                                                                                                                                                                           ;              ;
;          |sevenSeg:DBig|                                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|fourDigTo7Seg:displayRes|twoDigTo7Seg:comb_3|sevenSeg:DBig                                                                                                                                                                                                                                                                                                                             ;              ;
;          |sevenSeg:DSmall|                                                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|fourDigTo7Seg:displayRes|twoDigTo7Seg:comb_3|sevenSeg:DSmall                                                                                                                                                                                                                                                                                                                           ;              ;
;       |twoDigTo7Seg:comb_4|                                                                    ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|fourDigTo7Seg:displayRes|twoDigTo7Seg:comb_4                                                                                                                                                                                                                                                                                                                                           ;              ;
;          |sevenSeg:DBig|                                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|fourDigTo7Seg:displayRes|twoDigTo7Seg:comb_4|sevenSeg:DBig                                                                                                                                                                                                                                                                                                                             ;              ;
;          |sevenSeg:DSmall|                                                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|fourDigTo7Seg:displayRes|twoDigTo7Seg:comb_4|sevenSeg:DSmall                                                                                                                                                                                                                                                                                                                           ;              ;
;    |partA:lab5a|                                                                               ; 100 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |add8Serial:comb_3|                                                                      ; 96 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |adder8:ab1|                                                                          ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:ab1                                                                                                                                                                                                                                                                                                                                               ;              ;
;             |fulladder:f1|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:ab1|fulladder:f1                                                                                                                                                                                                                                                                                                                                  ;              ;
;             |fulladder:f2|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:ab1|fulladder:f2                                                                                                                                                                                                                                                                                                                                  ;              ;
;             |fulladder:f3|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:ab1|fulladder:f3                                                                                                                                                                                                                                                                                                                                  ;              ;
;             |fulladder:f4|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:ab1|fulladder:f4                                                                                                                                                                                                                                                                                                                                  ;              ;
;             |fulladder:f5|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:ab1|fulladder:f5                                                                                                                                                                                                                                                                                                                                  ;              ;
;             |fulladder:f6|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:ab1|fulladder:f6                                                                                                                                                                                                                                                                                                                                  ;              ;
;             |fulladder:f7|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:ab1|fulladder:f7                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |adder8:comb_13|                                                                      ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_13                                                                                                                                                                                                                                                                                                                                           ;              ;
;             |fulladder:f1|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_13|fulladder:f1                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f2|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_13|fulladder:f2                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f3|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_13|fulladder:f3                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f4|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_13|fulladder:f4                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f5|                                                                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_13|fulladder:f5                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f6|                                                                     ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_13|fulladder:f6                                                                                                                                                                                                                                                                                                                              ;              ;
;          |adder8:comb_23|                                                                      ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_23                                                                                                                                                                                                                                                                                                                                           ;              ;
;             |fulladder:f1|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_23|fulladder:f1                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f2|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_23|fulladder:f2                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f3|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_23|fulladder:f3                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f4|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_23|fulladder:f4                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f5|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_23|fulladder:f5                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f6|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_23|fulladder:f6                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f7|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_23|fulladder:f7                                                                                                                                                                                                                                                                                                                              ;              ;
;          |adder8:comb_33|                                                                      ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_33                                                                                                                                                                                                                                                                                                                                           ;              ;
;             |fulladder:f1|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_33|fulladder:f1                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f2|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_33|fulladder:f2                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f3|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_33|fulladder:f3                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f4|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_33|fulladder:f4                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f5|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_33|fulladder:f5                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f6|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_33|fulladder:f6                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f7|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_33|fulladder:f7                                                                                                                                                                                                                                                                                                                              ;              ;
;          |adder8:comb_43|                                                                      ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_43                                                                                                                                                                                                                                                                                                                                           ;              ;
;             |fulladder:f1|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_43|fulladder:f1                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f2|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_43|fulladder:f2                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f3|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_43|fulladder:f3                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f4|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_43|fulladder:f4                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f5|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_43|fulladder:f5                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f6|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_43|fulladder:f6                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f7|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_43|fulladder:f7                                                                                                                                                                                                                                                                                                                              ;              ;
;          |adder8:comb_53|                                                                      ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_53                                                                                                                                                                                                                                                                                                                                           ;              ;
;             |fulladder:f1|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_53|fulladder:f1                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f2|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_53|fulladder:f2                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f3|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_53|fulladder:f3                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f4|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_53|fulladder:f4                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f5|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_53|fulladder:f5                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f6|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_53|fulladder:f6                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f7|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_53|fulladder:f7                                                                                                                                                                                                                                                                                                                              ;              ;
;          |adder8:comb_63|                                                                      ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_63                                                                                                                                                                                                                                                                                                                                           ;              ;
;             |fulladder:f1|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_63|fulladder:f1                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f2|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_63|fulladder:f2                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f3|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_63|fulladder:f3                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f4|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_63|fulladder:f4                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f5|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_63|fulladder:f5                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f6|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_63|fulladder:f6                                                                                                                                                                                                                                                                                                                              ;              ;
;             |fulladder:f7|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|add8Serial:comb_3|adder8:comb_63|fulladder:f7                                                                                                                                                                                                                                                                                                                              ;              ;
;       |multiply8to8:m88|                                                                       ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|multiply8to8:m88                                                                                                                                                                                                                                                                                                                                                           ;              ;
;          |multiply8to1:mult[0].ab1|                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|multiply8to8:m88|multiply8to1:mult[0].ab1                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |multiply8to1:mult[1].ab1|                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|multiply8to8:m88|multiply8to1:mult[1].ab1                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |multiply8to1:mult[2].ab1|                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|multiply8to8:m88|multiply8to1:mult[2].ab1                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |multiply8to1:mult[4].ab1|                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partA:lab5a|multiply8to8:m88|multiply8to1:mult[4].ab1                                                                                                                                                                                                                                                                                                                                  ;              ;
;    |partB:lab5b|                                                                               ; 126 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partB:lab5b                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |add8Paralell:comb_3|                                                                    ; 68 (68)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partB:lab5b|add8Paralell:comb_3                                                                                                                                                                                                                                                                                                                                                        ;              ;
;       |multiply8to8:m88|                                                                       ; 58 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partB:lab5b|multiply8to8:m88                                                                                                                                                                                                                                                                                                                                                           ;              ;
;          |multiply8to1:mult[0].ab1|                                                            ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partB:lab5b|multiply8to8:m88|multiply8to1:mult[0].ab1                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |multiply8to1:mult[1].ab1|                                                            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partB:lab5b|multiply8to8:m88|multiply8to1:mult[1].ab1                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |multiply8to1:mult[2].ab1|                                                            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partB:lab5b|multiply8to8:m88|multiply8to1:mult[2].ab1                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |multiply8to1:mult[3].ab1|                                                            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partB:lab5b|multiply8to8:m88|multiply8to1:mult[3].ab1                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |multiply8to1:mult[4].ab1|                                                            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partB:lab5b|multiply8to8:m88|multiply8to1:mult[4].ab1                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |multiply8to1:mult[5].ab1|                                                            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partB:lab5b|multiply8to8:m88|multiply8to1:mult[5].ab1                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |multiply8to1:mult[6].ab1|                                                            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partB:lab5b|multiply8to8:m88|multiply8to1:mult[6].ab1                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |multiply8to1:mult[7].ab1|                                                            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|partB:lab5b|multiply8to8:m88|multiply8to1:mult[7].ab1                                                                                                                                                                                                                                                                                                                                  ;              ;
;    |sld_hub:auto_hub|                                                                          ; 143 (1)           ; 94 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                           ; 142 (104)         ; 94 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                          ;              ;
;          |sld_rom_sr:hub_info_reg|                                                             ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                  ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                           ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                            ; 252 (1)           ; 398 (38)     ; 9728        ; 0            ; 0       ; 0         ; 1    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                  ; 251 (0)           ; 360 (0)      ; 9728        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                   ;              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                              ; 251 (20)          ; 360 (103)    ; 9728        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                            ;              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                   ; 36 (0)            ; 77 (77)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                             ;              ;
;                |lpm_decode:wdecoder|                                                           ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                         ;              ;
;                   |decode_uqf:auto_generated|                                                  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_uqf:auto_generated                                                                                                                                                               ;              ;
;                |lpm_mux:mux|                                                                   ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                 ;              ;
;                   |mux_doc:auto_generated|                                                     ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_doc:auto_generated                                                                                                                                                                          ;              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                  ; 0 (0)             ; 0 (0)        ; 9728        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                            ;              ;
;                |altsyncram_6q14:auto_generated|                                                ; 0 (0)             ; 0 (0)        ; 9728        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6q14:auto_generated                                                                                                                                                                                             ;              ;
;                   |altsyncram_eeq1:altsyncram1|                                                ; 0 (0)             ; 0 (0)        ; 9728        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6q14:auto_generated|altsyncram_eeq1:altsyncram1                                                                                                                                                                 ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                   ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                             ;              ;
;             |lpm_shiftreg:status_register|                                                     ; 18 (18)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                               ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                       ; 63 (63)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                 ;              ;
;             |sld_ela_control:ela_control|                                                      ; 7 (1)             ; 25 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                       ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                        ;              ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|    ; 5 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                     ;              ;
;                   |sld_ela_trigger_fao:auto_generated|                                         ; 5 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fao:auto_generated                                                                                                                                  ;              ;
;                      |sld_reserved_lab6_auto_signaltap_0_1_4e45:mgl_prim1|                     ; 5 (5)             ; 9 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fao:auto_generated|sld_reserved_lab6_auto_signaltap_0_1_4e45:mgl_prim1                                                                              ;              ;
;                         |lpm_shiftreg:config_shiftreg_2|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fao:auto_generated|sld_reserved_lab6_auto_signaltap_0_1_4e45:mgl_prim1|lpm_shiftreg:config_shiftreg_2                                               ;              ;
;                         |lpm_shiftreg:config_shiftreg_4|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fao:auto_generated|sld_reserved_lab6_auto_signaltap_0_1_4e45:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                               ;              ;
;                         |sld_mbpmg:detector_0_3|                                               ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fao:auto_generated|sld_reserved_lab6_auto_signaltap_0_1_4e45:mgl_prim1|sld_mbpmg:detector_0_3                                                       ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fao:auto_generated|sld_reserved_lab6_auto_signaltap_0_1_4e45:mgl_prim1|sld_mbpmg:detector_0_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                         |sld_mbpmg:detector_1_1|                                               ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fao:auto_generated|sld_reserved_lab6_auto_signaltap_0_1_4e45:mgl_prim1|sld_mbpmg:detector_1_1                                                       ;              ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fao:auto_generated|sld_reserved_lab6_auto_signaltap_0_1_4e45:mgl_prim1|sld_mbpmg:detector_1_1|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                 ; 1 (1)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                  ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                    ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                          ;              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst| ; 88 (11)           ; 73 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                           ;              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                     ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                 ;              ;
;                   |cntr_1ci:auto_generated|                                                    ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1ci:auto_generated                                                                                                         ;              ;
;                |lpm_counter:read_pointer_counter|                                              ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                          ;              ;
;                   |cntr_v1j:auto_generated|                                                    ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated                                                                                                                                  ;              ;
;                |lpm_counter:status_advance_pointer_counter|                                    ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                ;              ;
;                   |cntr_sbi:auto_generated|                                                    ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                                                                                        ;              ;
;                |lpm_counter:status_read_pointer_counter|                                       ; 2 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                   ;              ;
;                   |cntr_kui:auto_generated|                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kui:auto_generated                                                                                                                           ;              ;
;                |lpm_shiftreg:info_data_shift_out|                                              ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                          ;              ;
;                |lpm_shiftreg:ram_data_shift_out|                                               ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                           ;              ;
;                |lpm_shiftreg:status_data_shift_out|                                            ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                        ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                            ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                      ;              ;
;    |twoDigTo7Seg:displayA|                                                                     ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|twoDigTo7Seg:displayA                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;       |sevenSeg:DBig|                                                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|twoDigTo7Seg:displayA|sevenSeg:DBig                                                                                                                                                                                                                                                                                                                                                    ;              ;
;       |sevenSeg:DSmall|                                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|twoDigTo7Seg:displayA|sevenSeg:DSmall                                                                                                                                                                                                                                                                                                                                                  ;              ;
;    |twoDigTo7Seg:displayB|                                                                     ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|twoDigTo7Seg:displayB                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;       |sevenSeg:DBig|                                                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|twoDigTo7Seg:displayB|sevenSeg:DBig                                                                                                                                                                                                                                                                                                                                                    ;              ;
;       |sevenSeg:DSmall|                                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6|twoDigTo7Seg:displayB|sevenSeg:DSmall                                                                                                                                                                                                                                                                                                                                                  ;              ;
+------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                              ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6q14:auto_generated|altsyncram_eeq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 512          ; 19           ; 512          ; 19           ; 9728 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                 ; IP Include File                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fao:auto_generated|sld_reserved_lab6_auto_signaltap_0_1_4e45:mgl_prim1 ; /eecs/home/howden2/3201/lab6/db/sld_reserved_lab6_auto_signaltap_0_1_4e45.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[1]                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                            ;
; Total Number of Removed Registers = 19                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 492   ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 30    ;
; Number of registers using Asynchronous Clear ; 174   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 255   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 11                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |lab6|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lab6|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |lab6|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |lab6|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |lab6|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |lab6|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |lab6|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                  ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |lab6|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |lab6|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for Top-level Entity: |lab6        ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; res[15] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; res[15] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; res[14] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; res[14] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; res[13] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; res[13] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; res[12] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; res[12] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; res[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; res[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; res[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; res[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; res[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; res[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; res[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; res[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; res[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; res[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; res[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; res[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; res[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; res[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; res[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; res[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; res[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; res[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; res[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; res[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; res[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; res[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; res[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; res[0]  ;
+------------------------------+-------+------+---------+


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                               ;
+-------------------------------------------------+--------------------------------------------+----------------+
; Parameter Name                                  ; Value                                      ; Type           ;
+-------------------------------------------------+--------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                              ; String         ;
; sld_node_info                                   ; 805334528                                  ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                          ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                          ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                          ; Signed Integer ;
; sld_data_bits                                   ; 19                                         ; Untyped        ;
; sld_trigger_bits                                ; 19                                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                         ; Signed Integer ;
; sld_node_crc_hiword                             ; 47694                                      ; Untyped        ;
; sld_node_crc_loword                             ; 13918                                      ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                          ; Signed Integer ;
; sld_sample_depth                                ; 512                                        ; Untyped        ;
; sld_segment_size                                ; 128                                        ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                       ; String         ;
; sld_state_bits                                  ; 11                                         ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                          ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                          ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                          ; Signed Integer ;
; sld_trigger_level                               ; 1                                          ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                          ; Untyped        ;
; sld_advanced_trigger_entity                     ; sld_reserved_lab6_auto_signaltap_0_1_4e45, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                          ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                          ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                       ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                       ; String         ;
; sld_inversion_mask_length                       ; 21                                         ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000                      ; Untyped        ;
; sld_power_up_trigger                            ; 0                                          ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                  ; String         ;
; sld_state_flow_use_generated                    ; 0                                          ; Untyped        ;
; sld_current_resource_width                      ; 1                                          ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                          ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                        ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                          ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                      ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                          ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "partA:lab5a|add8Serial:comb_3|adder8:ab1"                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "partA:lab5a|add8Serial:comb_3|adder8:comb_63"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "partA:lab5a|add8Serial:comb_3|adder8:comb_53"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "partA:lab5a|add8Serial:comb_3|adder8:comb_43"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "partA:lab5a|add8Serial:comb_3|adder8:comb_33"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "partA:lab5a|add8Serial:comb_3|adder8:comb_23"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "partA:lab5a|add8Serial:comb_3|adder8:comb_13"                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cin     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 19                  ; 19               ; 512          ; 4        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:00     ;
; Top                            ; 00:00:00     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                   ;
+----------+---------------+-----------+----------------+-------------------+--------------------------------------------+---------+
; Name     ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                          ; Details ;
+----------+---------------+-----------+----------------+-------------------+--------------------------------------------+---------+
; CLOCK_50 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50                                   ; N/A     ;
; SW[17]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[17]                                     ; N/A     ;
; SW[17]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[17]                                     ; N/A     ;
; res[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; res[0]                                     ; N/A     ;
; res[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; res[0]                                     ; N/A     ;
; res[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; res[10]                                    ; N/A     ;
; res[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; res[10]                                    ; N/A     ;
; res[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; res[11]                                    ; N/A     ;
; res[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; res[11]                                    ; N/A     ;
; res[12]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; res[12]                                    ; N/A     ;
; res[12]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; res[12]                                    ; N/A     ;
; res[13]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; res[13]                                    ; N/A     ;
; res[13]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; res[13]                                    ; N/A     ;
; res[14]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; res[14]                                    ; N/A     ;
; res[14]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; res[14]                                    ; N/A     ;
; res[15]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; res[15]                                    ; N/A     ;
; res[15]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; res[15]                                    ; N/A     ;
; res[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; partB:lab5b|add8Paralell:comb_3|osum1[1]~0 ; N/A     ;
; res[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; partB:lab5b|add8Paralell:comb_3|osum1[1]~0 ; N/A     ;
; res[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; res[2]                                     ; N/A     ;
; res[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; res[2]                                     ; N/A     ;
; res[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; res[3]                                     ; N/A     ;
; res[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; res[3]                                     ; N/A     ;
; res[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; res[4]                                     ; N/A     ;
; res[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; res[4]                                     ; N/A     ;
; res[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; res[5]                                     ; N/A     ;
; res[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; res[5]                                     ; N/A     ;
; res[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; res[6]                                     ; N/A     ;
; res[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; res[6]                                     ; N/A     ;
; res[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; res[7]                                     ; N/A     ;
; res[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; res[7]                                     ; N/A     ;
; res[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; res[8]                                     ; N/A     ;
; res[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; res[8]                                     ; N/A     ;
; res[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; res[9]                                     ; N/A     ;
; res[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; res[9]                                     ; N/A     ;
; SW[0]    ; post-fitting  ; connected ; Top            ; post-synthesis    ; SW[0]                                      ; N/A     ;
; SW[0]    ; post-fitting  ; connected ; Top            ; post-synthesis    ; SW[0]                                      ; N/A     ;
; SW[8]    ; post-fitting  ; connected ; Top            ; post-synthesis    ; SW[8]                                      ; N/A     ;
; SW[8]    ; post-fitting  ; connected ; Top            ; post-synthesis    ; SW[8]                                      ; N/A     ;
+----------+---------------+-----------+----------------+-------------------+--------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Oct 31 10:32:45 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 13 design units, including 13 entities, in source file lab6.v
    Info (12023): Found entity 1: sevenSeg
    Info (12023): Found entity 2: twoDigTo7Seg
    Info (12023): Found entity 3: fourDigTo7Seg
    Info (12023): Found entity 4: fulladder
    Info (12023): Found entity 5: adder8
    Info (12023): Found entity 6: bus16mux
    Info (12023): Found entity 7: multiply8to1
    Info (12023): Found entity 8: multiply8to8
    Info (12023): Found entity 9: add8Serial
    Info (12023): Found entity 10: add8Paralell
    Info (12023): Found entity 11: partA
    Info (12023): Found entity 12: partB
    Info (12023): Found entity 13: lab6
Critical Warning (10846): Verilog HDL Instantiation warning at lab6.v(55): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at lab6.v(56): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at lab6.v(174): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at lab6.v(224): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at lab6.v(238): instance has no name
Info (12127): Elaborating entity "lab6" for the top level hierarchy
Info (12128): Elaborating entity "partA" for hierarchy "partA:lab5a"
Info (12128): Elaborating entity "multiply8to8" for hierarchy "partA:lab5a|multiply8to8:m88"
Info (12128): Elaborating entity "multiply8to1" for hierarchy "partA:lab5a|multiply8to8:m88|multiply8to1:mult[0].ab1"
Info (12128): Elaborating entity "add8Serial" for hierarchy "partA:lab5a|add8Serial:comb_3"
Info (12128): Elaborating entity "adder8" for hierarchy "partA:lab5a|add8Serial:comb_3|adder8:comb_13"
Info (12128): Elaborating entity "fulladder" for hierarchy "partA:lab5a|add8Serial:comb_3|adder8:comb_13|fulladder:f0"
Info (12128): Elaborating entity "partB" for hierarchy "partB:lab5b"
Info (12128): Elaborating entity "add8Paralell" for hierarchy "partB:lab5b|add8Paralell:comb_3"
Info (12128): Elaborating entity "bus16mux" for hierarchy "bus16mux:resMux"
Info (12128): Elaborating entity "twoDigTo7Seg" for hierarchy "twoDigTo7Seg:displayA"
Info (12128): Elaborating entity "sevenSeg" for hierarchy "twoDigTo7Seg:displayA|sevenSeg:DBig"
Info (12128): Elaborating entity "fourDigTo7Seg" for hierarchy "fourDigTo7Seg:displayRes"
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_fao.tdf
    Info (12023): Found entity 1: sld_ela_trigger_fao
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_lab6_auto_signaltap_0_1_4e45.v
    Info (12023): Found entity 1: sld_reserved_lab6_auto_signaltap_0_1_4e45
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6q14.tdf
    Info (12023): Found entity 1: altsyncram_6q14
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eeq1.tdf
    Info (12023): Found entity 1: altsyncram_eeq1
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_doc.tdf
    Info (12023): Found entity 1: mux_doc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_uqf.tdf
    Info (12023): Found entity 1: decode_uqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ci.tdf
    Info (12023): Found entity 1: cntr_1ci
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info (12023): Found entity 1: cmpr_9cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v1j.tdf
    Info (12023): Found entity 1: cntr_v1j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info (12023): Found entity 1: cntr_sbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info (12023): Found entity 1: cmpr_8cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kui.tdf
    Info (12023): Found entity 1: cntr_kui
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "res[1]"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 39 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[16]"
Info (21057): Implemented 1072 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 59 output pins
    Info (21061): Implemented 971 logic cells
    Info (21064): Implemented 19 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 380 megabytes
    Info: Processing ended: Thu Oct 31 10:32:58 2019
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:08


