

================================================================
== Vitis HLS Report for 'reconstructor'
================================================================
* Date:           Fri Oct 31 13:48:31 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      298|      298|  2.980 us|  2.980 us|  298|  298|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                  Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66  |reconstructor_Pipeline_VITIS_LOOP_502_2  |      297|      297|  2.970 us|  2.970 us|  297|  297|       no|
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     195|     481|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      77|    -|
|Register         |        -|     -|      85|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     280|     560|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                     |                  Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66  |reconstructor_Pipeline_VITIS_LOOP_502_2  |        0|   0|  195|  481|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |Total                                              |                                         |        0|   0|  195|  481|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  14|          3|    1|          3|
    |ap_done                 |   9|          2|    1|          2|
    |m_axi_gmem_out_AWVALID  |   9|          2|    1|          2|
    |m_axi_gmem_out_BREADY   |   9|          2|    1|          2|
    |m_axi_gmem_out_WVALID   |   9|          2|    1|          2|
    |output_ftmap_blk_n      |   9|          2|    1|          2|
    |pixel_h_loc_blk_n       |   9|          2|    1|          2|
    |pixel_w_loc_blk_n       |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  77|         17|    8|         17|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |   2|   0|    2|          0|
    |ap_done_reg                                                     |   1|   0|    1|          0|
    |grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66_ap_start_reg  |   1|   0|    1|          0|
    |output_ftmap_1_reg_88                                           |  64|   0|   64|          0|
    |pixel_h_reg_93                                                  |   9|   0|    9|          0|
    |tmp_reg_98                                                      |   8|   0|   10|          2|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           |  85|   0|   87|          2|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|         reconstructor|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|         reconstructor|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|         reconstructor|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|         reconstructor|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|         reconstructor|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|         reconstructor|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|         reconstructor|  return value|
|m_axi_gmem_out_AWVALID         |  out|    1|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_AWREADY         |   in|    1|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_AWADDR          |  out|   64|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_AWID            |  out|    1|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_AWLEN           |  out|   32|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_AWSIZE          |  out|    3|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_AWBURST         |  out|    2|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_AWLOCK          |  out|    2|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_AWCACHE         |  out|    4|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_AWPROT          |  out|    3|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_AWQOS           |  out|    4|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_AWREGION        |  out|    4|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_AWUSER          |  out|    1|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_WVALID          |  out|    1|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_WREADY          |   in|    1|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_WDATA           |  out|   32|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_WSTRB           |  out|    4|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_WLAST           |  out|    1|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_WID             |  out|    1|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_WUSER           |  out|    1|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_ARVALID         |  out|    1|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_ARREADY         |   in|    1|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_ARADDR          |  out|   64|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_ARID            |  out|    1|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_ARLEN           |  out|   32|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_ARSIZE          |  out|    3|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_ARBURST         |  out|    2|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_ARLOCK          |  out|    2|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_ARCACHE         |  out|    4|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_ARPROT          |  out|    3|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_ARQOS           |  out|    4|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_ARREGION        |  out|    4|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_ARUSER          |  out|    1|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_RVALID          |   in|    1|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_RREADY          |  out|    1|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_RDATA           |   in|   32|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_RLAST           |   in|    1|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_RID             |   in|    1|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_RFIFONUM        |   in|    9|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_RUSER           |   in|    1|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_RRESP           |   in|    2|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_BVALID          |   in|    1|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_BREADY          |  out|    1|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_BRESP           |   in|    2|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_BID             |   in|    1|       m_axi|              gmem_out|       pointer|
|m_axi_gmem_out_BUSER           |   in|    1|       m_axi|              gmem_out|       pointer|
|output_ftmap_dout              |   in|   64|     ap_fifo|          output_ftmap|       pointer|
|output_ftmap_num_data_valid    |   in|    4|     ap_fifo|          output_ftmap|       pointer|
|output_ftmap_fifo_cap          |   in|    4|     ap_fifo|          output_ftmap|       pointer|
|output_ftmap_empty_n           |   in|    1|     ap_fifo|          output_ftmap|       pointer|
|output_ftmap_read              |  out|    1|     ap_fifo|          output_ftmap|       pointer|
|layer3_output_tile_0_address0  |  out|    9|   ap_memory|  layer3_output_tile_0|         array|
|layer3_output_tile_0_ce0       |  out|    1|   ap_memory|  layer3_output_tile_0|         array|
|layer3_output_tile_0_q0        |   in|   32|   ap_memory|  layer3_output_tile_0|         array|
|pixel_h_loc_dout               |   in|    9|     ap_fifo|           pixel_h_loc|       pointer|
|pixel_h_loc_num_data_valid     |   in|    3|     ap_fifo|           pixel_h_loc|       pointer|
|pixel_h_loc_fifo_cap           |   in|    3|     ap_fifo|           pixel_h_loc|       pointer|
|pixel_h_loc_empty_n            |   in|    1|     ap_fifo|           pixel_h_loc|       pointer|
|pixel_h_loc_read               |  out|    1|     ap_fifo|           pixel_h_loc|       pointer|
|pixel_w_loc_dout               |   in|    8|     ap_fifo|           pixel_w_loc|       pointer|
|pixel_w_loc_num_data_valid     |   in|    3|     ap_fifo|           pixel_w_loc|       pointer|
|pixel_w_loc_fifo_cap           |   in|    3|     ap_fifo|           pixel_w_loc|       pointer|
|pixel_w_loc_empty_n            |   in|    1|     ap_fifo|           pixel_w_loc|       pointer|
|pixel_w_loc_read               |  out|    1|     ap_fifo|           pixel_w_loc|       pointer|
+-------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.54>
ST_1 : Operation 3 [1/1] (1.88ns)   --->   "%output_ftmap_1 = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %output_ftmap"   --->   Operation 3 'read' 'output_ftmap_1' <Predicate = true> <Delay = 1.88> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.88> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 6> <FIFO>
ST_1 : Operation 4 [1/1] (1.83ns)   --->   "%pixel_h = read i9 @_ssdm_op_Read.ap_fifo.i9P0A, i9 %pixel_h_loc"   --->   Operation 4 'read' 'pixel_h' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 4> <FIFO>
ST_1 : Operation 5 [1/1] (1.83ns)   --->   "%pixel_w = read i8 @_ssdm_op_Read.ap_fifo.i8P0A, i8 %pixel_w_loc"   --->   Operation 5 'read' 'pixel_w' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %pixel_w, i2 0"   --->   Operation 6 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (3.65ns)   --->   "%call_ln0 = call void @reconstructor_Pipeline_VITIS_LOOP_502_2, i9 %pixel_h, i32 %gmem_out, i10 %tmp, i64 %output_ftmap_1, i32 %layer3_output_tile_0"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %pixel_h_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pixel_w_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_out, void @empty_43, i32 0, i32 0, void @empty_42, i32 0, i32 65025, void @empty_36, void @empty_40, void @empty_42, i32 16, i32 16, i32 16, i32 16, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln0 = call void @reconstructor_Pipeline_VITIS_LOOP_502_2, i9 %pixel_h, i32 %gmem_out, i10 %tmp, i64 %output_ftmap_1, i32 %layer3_output_tile_0"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%ret_ln162 = ret" [src/srcnn.cpp:162]   --->   Operation 13 'ret' 'ret_ln162' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer3_output_tile_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pixel_h_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pixel_w_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_ftmap_1    (read          ) [ 001]
pixel_h           (read          ) [ 001]
pixel_w           (read          ) [ 000]
tmp               (bitconcatenate) [ 001]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
specinterface_ln0 (specinterface ) [ 000]
call_ln0          (call          ) [ 000]
ret_ln162         (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer3_output_tile_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_output_tile_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pixel_h_loc">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixel_h_loc"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pixel_w_loc">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixel_w_loc"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i9P0A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reconstructor_Pipeline_VITIS_LOOP_502_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="output_ftmap_1_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="64" slack="0"/>
<pin id="50" dir="0" index="1" bw="64" slack="0"/>
<pin id="51" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="pixel_h_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="9" slack="0"/>
<pin id="56" dir="0" index="1" bw="9" slack="0"/>
<pin id="57" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixel_h/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="pixel_w_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="8" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixel_w/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="9" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="0" index="3" bw="10" slack="0"/>
<pin id="71" dir="0" index="4" bw="64" slack="0"/>
<pin id="72" dir="0" index="5" bw="32" slack="0"/>
<pin id="73" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="tmp_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="10" slack="0"/>
<pin id="81" dir="0" index="1" bw="8" slack="0"/>
<pin id="82" dir="0" index="2" bw="1" slack="0"/>
<pin id="83" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="88" class="1005" name="output_ftmap_1_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="1"/>
<pin id="90" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_ftmap_1 "/>
</bind>
</comp>

<comp id="93" class="1005" name="pixel_h_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="9" slack="1"/>
<pin id="95" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="pixel_h "/>
</bind>
</comp>

<comp id="98" class="1005" name="tmp_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="10" slack="1"/>
<pin id="100" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="54" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="77"><net_src comp="48" pin="2"/><net_sink comp="66" pin=4"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="66" pin=5"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="60" pin="2"/><net_sink comp="79" pin=1"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="79" pin=2"/></net>

<net id="87"><net_src comp="79" pin="3"/><net_sink comp="66" pin=3"/></net>

<net id="91"><net_src comp="48" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="92"><net_src comp="88" pin="1"/><net_sink comp="66" pin=4"/></net>

<net id="96"><net_src comp="54" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="97"><net_src comp="93" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="101"><net_src comp="79" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="66" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_out | {1 2 }
 - Input state : 
	Port: reconstructor : gmem_out | {}
	Port: reconstructor : output_ftmap | {1 }
	Port: reconstructor : layer3_output_tile_0 | {1 2 }
	Port: reconstructor : pixel_h_loc | {1 }
	Port: reconstructor : pixel_w_loc | {1 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|
|   call   | grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66 |  0.427  |   158   |   342   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |             output_ftmap_1_read_fu_48             |    0    |    0    |    0    |
|   read   |                 pixel_h_read_fu_54                |    0    |    0    |    0    |
|          |                 pixel_w_read_fu_60                |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|bitconcatenate|                     tmp_fu_79                     |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   Total  |                                                   |  0.427  |   158   |   342   |
|----------|---------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|output_ftmap_1_reg_88|   64   |
|    pixel_h_reg_93   |    9   |
|      tmp_reg_98     |   10   |
+---------------------+--------+
|        Total        |   83   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------|
| grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66 |  p1  |   2  |   9  |   18   ||    9    |
| grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66 |  p3  |   2  |  10  |   20   ||    9    |
| grp_reconstructor_Pipeline_VITIS_LOOP_502_2_fu_66 |  p4  |   2  |  64  |   128  ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                       |      |      |      |   166  ||  1.281  ||    27   |
|---------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |   158  |   342  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   83   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   241  |   369  |
+-----------+--------+--------+--------+
