Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov  4 21:18:39 2020
| Host         : ZACHKRUEGERD104 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             142 |           34 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              96 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------+------------------------------+------------------+----------------+
|     Clock Signal     |        Enable Signal       |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------------+----------------------------+------------------------------+------------------+----------------+
|  m_clk/inst/axis_clk | m_i2s2/tx_data_r_shift[23] |                              |                4 |             23 |
|  m_clk/inst/axis_clk | m_i2s2/tx_data_l_shift[23] |                              |                4 |             23 |
|  m_clk/inst/axis_clk | m_vc/unamedDSP_i_1_n_0     |                              |                8 |             24 |
|  m_clk/inst/axis_clk | m_i2s2/rx_data_l_shift     |                              |                3 |             24 |
|  m_clk/inst/axis_clk | m_i2s2/tx_data_l           | m_i2s2/rx_data_l[23]_i_1_n_0 |                6 |             24 |
|  m_clk/inst/axis_clk | m_i2s2/rx_data_r_shift     |                              |                6 |             24 |
|  m_clk/inst/axis_clk | m_i2s2/tx_data_r           | m_i2s2/rx_data_l[23]_i_1_n_0 |                4 |             24 |
|  m_clk/inst/axis_clk | m_vc/unamedDSP__4_i_1_n_0  |                              |                9 |             24 |
|  m_clk/inst/axis_clk |                            |                              |               13 |             33 |
|  m_clk/inst/axis_clk | m_i2s2/rx_data_l0          | m_i2s2/rx_data_l[23]_i_1_n_0 |               13 |             48 |
+----------------------+----------------------------+------------------------------+------------------+----------------+


