#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56436a88e760 .scope module, "reg_32_bit_test" "reg_32_bit_test" 2 1;
 .timescale 0 0;
v0x56436a8aeeb0_0 .var "clk", 0 0;
v0x56436a8aef70_0 .var "clr", 0 0;
v0x56436a8af040_0 .var "in", 31 0;
v0x56436a8af140_0 .var "load_enable", 0 0;
v0x56436a8af210_0 .net "out", 31 0, v0x56436a8aec20_0;  1 drivers
S_0x56436a88e8e0 .scope module, "register" "reg_32_bit" 2 5, 3 1 0, S_0x56436a88e760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "data_out"
    .port_info 1 /INPUT 32 "data_in"
    .port_info 2 /INPUT 1 "load_enable"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "clr"
v0x56436a88eb30_0 .net "clk", 0 0, v0x56436a8aeeb0_0;  1 drivers
v0x56436a8aea70_0 .net "clr", 0 0, v0x56436a8aef70_0;  1 drivers
v0x56436a8aeb30_0 .net "data_in", 31 0, v0x56436a8af040_0;  1 drivers
v0x56436a8aec20_0 .var "data_out", 31 0;
v0x56436a8aed00_0 .net "load_enable", 0 0, v0x56436a8af140_0;  1 drivers
E_0x56436a888ca0/0 .event negedge, v0x56436a8aea70_0;
E_0x56436a888ca0/1 .event posedge, v0x56436a88eb30_0;
E_0x56436a888ca0 .event/or E_0x56436a888ca0/0, E_0x56436a888ca0/1;
    .scope S_0x56436a88e8e0;
T_0 ;
    %wait E_0x56436a888ca0;
    %load/vec4 v0x56436a8aea70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56436a8aec20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x56436a8aed00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x56436a8aeb30_0;
    %assign/vec4 v0x56436a8aec20_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56436a88e760;
T_1 ;
    %delay 100, 0;
    %vpi_call 2 7 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x56436a88e760;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56436a8aeeb0_0, 0, 1;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0x56436a8aeeb0_0;
    %inv;
    %store/vec4 v0x56436a8aeeb0_0, 0, 1;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .thread T_2;
    .scope S_0x56436a88e760;
T_3 ;
    %fork t_1, S_0x56436a88e760;
    %fork t_2, S_0x56436a88e760;
    %fork t_3, S_0x56436a88e760;
    %fork t_4, S_0x56436a88e760;
    %fork t_5, S_0x56436a88e760;
    %fork t_6, S_0x56436a88e760;
    %fork t_7, S_0x56436a88e760;
    %fork t_8, S_0x56436a88e760;
    %fork t_9, S_0x56436a88e760;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56436a8aef70_0, 0, 1;
    %end;
t_2 ;
    %delay 1, 0;
    %load/vec4 v0x56436a8aef70_0;
    %inv;
    %store/vec4 v0x56436a8aef70_0, 0, 1;
    %end;
t_3 ;
    %delay 2, 0;
    %load/vec4 v0x56436a8aef70_0;
    %inv;
    %store/vec4 v0x56436a8aef70_0, 0, 1;
    %end;
t_4 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x56436a8af040_0, 0, 32;
    %end;
t_5 ;
    %delay 30, 0;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0x56436a8af040_0, 0, 32;
    %end;
t_6 ;
    %delay 40, 0;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x56436a8af040_0, 0, 32;
    %end;
t_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56436a8af140_0, 0, 1;
    %end;
t_8 ;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56436a8af140_0, 0, 1;
    %end;
t_9 ;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56436a8af140_0, 0, 1;
    %end;
    .scope S_0x56436a88e760;
t_0 ;
    %end;
    .thread T_3;
    .scope S_0x56436a88e760;
T_4 ;
    %vpi_call 2 21 "$display", "\012*** 32 BIT REGISTER TEST ***" {0 0 0};
    %vpi_call 2 22 "$display", "\012 input        load_enable        output        time" {0 0 0};
    %vpi_call 2 23 "$monitor", " %h        %b        %h        %d", v0x56436a8af040_0, v0x56436a8af140_0, v0x56436a8af210_0, $time {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "src/tests/reg_32_bit_test.v";
    "src/modules/reg_32_bit.v";
