

================================================================
== Vitis HLS Report for 'compute_row_operations_Pipeline_VITIS_LOOP_31_5'
================================================================
* Date:           Sun Aug 10 20:37:54 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        krnl_row_operations
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        5|        5|  50.000 ns|  50.000 ns|    4|    4|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_5  |        3|        3|         2|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.40>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../compute_row_operations.cpp:31]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%syndrome_cache = alloca i32 1" [../compute_row_operations.cpp:13]   --->   Operation 6 'alloca' 'syndrome_cache' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%syndrome_cache_1 = alloca i32 1" [../compute_row_operations.cpp:13]   --->   Operation 7 'alloca' 'syndrome_cache_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%syndrome_cache_2 = alloca i32 1" [../compute_row_operations.cpp:13]   --->   Operation 8 'alloca' 'syndrome_cache_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem2, void @empty_2, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_16, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%syndrome_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %syndrome"   --->   Operation 10 'read' 'syndrome_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln31 = store i2 0, i2 %i" [../compute_row_operations.cpp:31]   --->   Operation 11 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc47"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_2 = load i2 %i" [../compute_row_operations.cpp:31]   --->   Operation 13 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem2"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.54ns)   --->   "%icmp_ln31 = icmp_eq  i2 %i_2, i2 3" [../compute_row_operations.cpp:31]   --->   Operation 15 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.54ns)   --->   "%add_ln31 = add i2 %i_2, i2 1" [../compute_row_operations.cpp:31]   --->   Operation 16 'add' 'add_ln31' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc47.split, void %VITIS_LOOP_37_6.exitStub" [../compute_row_operations.cpp:31]   --->   Operation 17 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i8 %gmem2, i64 %syndrome_read" [../compute_row_operations.cpp:31]   --->   Operation 18 'getelementptr' 'gmem2_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.54ns)   --->   "%switch_ln32 = switch i2 %i_2, void %arrayidx46.case.2, i2 0, void %arrayidx46.case.0, i2 1, void %for.inc47.split.arrayidx46.exit_crit_edge" [../compute_row_operations.cpp:32]   --->   Operation 19 'switch' 'switch_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.54>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln31 = store i2 %add_ln31, i2 %i" [../compute_row_operations.cpp:31]   --->   Operation 20 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.inc47" [../compute_row_operations.cpp:31]   --->   Operation 21 'br' 'br_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%syndrome_cache_load = load i1 %syndrome_cache"   --->   Operation 33 'load' 'syndrome_cache_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%syndrome_cache_1_load = load i1 %syndrome_cache_1"   --->   Operation 34 'load' 'syndrome_cache_1_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%syndrome_cache_2_load = load i1 %syndrome_cache_2"   --->   Operation 35 'load' 'syndrome_cache_2_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %syndrome_cache_2_out, i1 %syndrome_cache_2_load"   --->   Operation 36 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %syndrome_cache_1_out, i1 %syndrome_cache_1_load"   --->   Operation 37 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %syndrome_cache_out, i1 %syndrome_cache_load"   --->   Operation 38 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [../compute_row_operations.cpp:13]   --->   Operation 22 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [../compute_row_operations.cpp:13]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [../compute_row_operations.cpp:31]   --->   Operation 24 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (7.30ns)   --->   "%gmem2_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem2_addr" [../compute_row_operations.cpp:32]   --->   Operation 25 'read' 'gmem2_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%syndrome_cache_3 = trunc i8 %gmem2_addr_read" [../compute_row_operations.cpp:32]   --->   Operation 26 'trunc' 'syndrome_cache_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln13 = store i1 %syndrome_cache_3, i1 %syndrome_cache_1" [../compute_row_operations.cpp:13]   --->   Operation 27 'store' 'store_ln13' <Predicate = (i_2 == 1)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx46.exit" [../compute_row_operations.cpp:32]   --->   Operation 28 'br' 'br_ln32' <Predicate = (i_2 == 1)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln13 = store i1 %syndrome_cache_3, i1 %syndrome_cache" [../compute_row_operations.cpp:13]   --->   Operation 29 'store' 'store_ln13' <Predicate = (i_2 == 0)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx46.exit" [../compute_row_operations.cpp:32]   --->   Operation 30 'br' 'br_ln32' <Predicate = (i_2 == 0)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln13 = store i1 %syndrome_cache_3, i1 %syndrome_cache_2" [../compute_row_operations.cpp:13]   --->   Operation 31 'store' 'store_ln13' <Predicate = (i_2 != 0 & i_2 != 1)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln32 = br void %arrayidx46.exit" [../compute_row_operations.cpp:32]   --->   Operation 32 'br' 'br_ln32' <Predicate = (i_2 != 0 & i_2 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ syndrome]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ syndrome_cache_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ syndrome_cache_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ syndrome_cache_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 010]
syndrome_cache         (alloca           ) [ 011]
syndrome_cache_1       (alloca           ) [ 011]
syndrome_cache_2       (alloca           ) [ 011]
specinterface_ln0      (specinterface    ) [ 000]
syndrome_read          (read             ) [ 000]
store_ln31             (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_2                    (load             ) [ 011]
specbitsmap_ln0        (specbitsmap      ) [ 000]
icmp_ln31              (icmp             ) [ 010]
add_ln31               (add              ) [ 000]
br_ln31                (br               ) [ 000]
gmem2_addr             (getelementptr    ) [ 011]
switch_ln32            (switch           ) [ 000]
store_ln31             (store            ) [ 000]
br_ln31                (br               ) [ 000]
specpipeline_ln13      (specpipeline     ) [ 000]
speclooptripcount_ln13 (speclooptripcount) [ 000]
specloopname_ln31      (specloopname     ) [ 000]
gmem2_addr_read        (read             ) [ 000]
syndrome_cache_3       (trunc            ) [ 000]
store_ln13             (store            ) [ 000]
br_ln32                (br               ) [ 000]
store_ln13             (store            ) [ 000]
br_ln32                (br               ) [ 000]
store_ln13             (store            ) [ 000]
br_ln32                (br               ) [ 000]
syndrome_cache_load    (load             ) [ 000]
syndrome_cache_1_load  (load             ) [ 000]
syndrome_cache_2_load  (load             ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="syndrome">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syndrome"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="syndrome_cache_2_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syndrome_cache_2_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="syndrome_cache_1_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syndrome_cache_1_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="syndrome_cache_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syndrome_cache_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="syndrome_cache_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="syndrome_cache/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="syndrome_cache_1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="syndrome_cache_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="syndrome_cache_2_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="syndrome_cache_2/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="syndrome_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="syndrome_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln0_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="write_ln0_write_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="1" slack="0"/>
<pin id="87" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln0_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="gmem2_addr_read_read_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="8" slack="1"/>
<pin id="100" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem2_addr_read/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln31_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="2" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_2_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="2" slack="0"/>
<pin id="109" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln31_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="2" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add_ln31_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="2" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="gmem2_addr_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="switch_ln32_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="2" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln32/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln31_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="2" slack="0"/>
<pin id="138" dir="0" index="1" bw="2" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="syndrome_cache_3_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="syndrome_cache_3/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln13_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="1"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln13_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="1"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln13_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="1"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="syndrome_cache_load_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="syndrome_cache_load/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="syndrome_cache_1_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="syndrome_cache_1_load/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="syndrome_cache_2_load_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="syndrome_cache_2_load/1 "/>
</bind>
</comp>

<comp id="172" class="1005" name="i_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="0"/>
<pin id="174" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="179" class="1005" name="syndrome_cache_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="syndrome_cache "/>
</bind>
</comp>

<comp id="185" class="1005" name="syndrome_cache_1_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="syndrome_cache_1 "/>
</bind>
</comp>

<comp id="191" class="1005" name="syndrome_cache_2_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="syndrome_cache_2 "/>
</bind>
</comp>

<comp id="197" class="1005" name="i_2_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="2" slack="1"/>
<pin id="199" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="204" class="1005" name="gmem2_addr_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="1"/>
<pin id="206" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="30" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="52" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="52" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="52" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="50" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="107" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="107" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="38" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="70" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="107" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="38" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="140"><net_src comp="116" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="97" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="141" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="141" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="160" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="167"><net_src comp="164" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="171"><net_src comp="168" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="175"><net_src comp="54" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="178"><net_src comp="172" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="182"><net_src comp="58" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="184"><net_src comp="179" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="188"><net_src comp="62" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="190"><net_src comp="185" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="194"><net_src comp="66" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="196"><net_src comp="191" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="200"><net_src comp="107" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="122" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="97" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: syndrome_cache_2_out | {1 }
	Port: syndrome_cache_1_out | {1 }
	Port: syndrome_cache_out | {1 }
 - Input state : 
	Port: compute_row_operations_Pipeline_VITIS_LOOP_31_5 : gmem2 | {2 }
	Port: compute_row_operations_Pipeline_VITIS_LOOP_31_5 : syndrome | {1 }
  - Chain level:
	State 1
		store_ln31 : 1
		i_2 : 1
		icmp_ln31 : 2
		add_ln31 : 2
		br_ln31 : 3
		switch_ln32 : 2
		store_ln31 : 3
		syndrome_cache_load : 1
		syndrome_cache_1_load : 1
		syndrome_cache_2_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2
		store_ln13 : 1
		store_ln13 : 1
		store_ln13 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln31_fu_110      |    0    |    9    |
|----------|----------------------------|---------|---------|
|    add   |       add_ln31_fu_116      |    0    |    9    |
|----------|----------------------------|---------|---------|
|   read   |  syndrome_read_read_fu_70  |    0    |    0    |
|          | gmem2_addr_read_read_fu_97 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |    write_ln0_write_fu_76   |    0    |    0    |
|   write  |    write_ln0_write_fu_83   |    0    |    0    |
|          |    write_ln0_write_fu_90   |    0    |    0    |
|----------|----------------------------|---------|---------|
|  switch  |     switch_ln32_fu_128     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |   syndrome_cache_3_fu_141  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    18   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   gmem2_addr_reg_204   |    8   |
|       i_2_reg_197      |    2   |
|        i_reg_172       |    2   |
|syndrome_cache_1_reg_185|    1   |
|syndrome_cache_2_reg_191|    1   |
| syndrome_cache_reg_179 |    1   |
+------------------------+--------+
|          Total         |   15   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   18   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   15   |    -   |
+-----------+--------+--------+
|   Total   |   15   |   18   |
+-----------+--------+--------+
