
*** Running vivado
    with args -log Wave_Selector.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Wave_Selector.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Wave_Selector.tcl -notrace
Command: synth_design -top Wave_Selector -part xc7a35tcpg236-1 -effort_level quick
WARNING: [Vivado_Tcl 4-135] The effort_level switch has been deprecated. Please use the -directive switch. Processing will continue in the default mode.
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6112 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 701.293 ; gain = 176.305
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Wave_Selector' [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/Wave_Selector.v:23]
INFO: [Synth 8-6157] synthesizing module 'Sine' [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/Sine.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_1' [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/counter_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'freq_selector' [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/freq_selector.v:23]
INFO: [Synth 8-6157] synthesizing module 'Clock_divider_2' [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/clock_divider.v:23]
	Parameter DIVISOR bound to: 2000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Clock_divider_2' (1#1) [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'Clock_divider_3' [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/clock_divider_3.v:22]
	Parameter DIVISOR bound to: 28'b0000001011011100011011000000 
INFO: [Synth 8-6155] done synthesizing module 'Clock_divider_3' (2#1) [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/clock_divider_3.v:22]
INFO: [Synth 8-6157] synthesizing module 'Clock_divider_4' [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/Clock_divider_4.v:23]
	Parameter DIVISOR bound to: 28'b0000001111010000100100000000 
INFO: [Synth 8-6155] done synthesizing module 'Clock_divider_4' (3#1) [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/Clock_divider_4.v:23]
INFO: [Synth 8-6157] synthesizing module 'Clock_divider_5' [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/Clock_divider_5.v:23]
	Parameter DIVISOR bound to: 28'b0000010011000100101101000000 
INFO: [Synth 8-6155] done synthesizing module 'Clock_divider_5' (4#1) [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/Clock_divider_5.v:23]
INFO: [Synth 8-6155] done synthesizing module 'freq_selector' (5#1) [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/freq_selector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_1' (6#1) [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/counter_1.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'clk' does not match port width (1) of module 'counter_1' [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/Sine.v:31]
WARNING: [Synth 8-689] width (2) of port connection 'enable' does not match port width (1) of module 'counter_1' [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/Sine.v:31]
INFO: [Synth 8-226] default block is never used [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/Sine.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Sine' (7#1) [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/Sine.v:23]
INFO: [Synth 8-6157] synthesizing module 'Square' [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/Square.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'clk' does not match port width (1) of module 'counter_1' [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/Square.v:31]
WARNING: [Synth 8-689] width (2) of port connection 'enable' does not match port width (1) of module 'counter_1' [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/Square.v:31]
INFO: [Synth 8-226] default block is never used [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/Square.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Square' (8#1) [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/Square.v:23]
INFO: [Synth 8-6157] synthesizing module 'Triangle' [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/Triangle.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'clk' does not match port width (1) of module 'counter_1' [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/Triangle.v:31]
WARNING: [Synth 8-689] width (2) of port connection 'enable' does not match port width (1) of module 'counter_1' [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/Triangle.v:31]
INFO: [Synth 8-226] default block is never used [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/Triangle.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Triangle' (9#1) [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/Triangle.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_2' [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/count_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_div' [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/debouncer.v:33]
INFO: [Synth 8-6155] done synthesizing module 'clock_div' (10#1) [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/debouncer.v:33]
INFO: [Synth 8-6157] synthesizing module 'my_dff' [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/debouncer.v:44]
INFO: [Synth 8-6155] done synthesizing module 'my_dff' (11#1) [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/debouncer.v:44]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (12#1) [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'count_2' (13#1) [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/count_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'seven_segment' [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/7_segment.v:43]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment' (14#1) [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/7_segment.v:43]
INFO: [Synth 8-6157] synthesizing module 'termo_decoder' [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/termo_decoder.v:23]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000100000000 is unreachable [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/termo_decoder.v:288]
INFO: [Synth 8-6155] done synthesizing module 'termo_decoder' (15#1) [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/termo_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Wave_Selector' (16#1) [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/sources_1/new/Wave_Selector.v:23]
WARNING: [Synth 8-3331] design Triangle has unconnected port clk[7]
WARNING: [Synth 8-3331] design Triangle has unconnected port clk[6]
WARNING: [Synth 8-3331] design Triangle has unconnected port clk[5]
WARNING: [Synth 8-3331] design Triangle has unconnected port clk[4]
WARNING: [Synth 8-3331] design Triangle has unconnected port clk[3]
WARNING: [Synth 8-3331] design Triangle has unconnected port clk[2]
WARNING: [Synth 8-3331] design Triangle has unconnected port clk[1]
WARNING: [Synth 8-3331] design Triangle has unconnected port enable[1]
WARNING: [Synth 8-3331] design Square has unconnected port clk[7]
WARNING: [Synth 8-3331] design Square has unconnected port clk[6]
WARNING: [Synth 8-3331] design Square has unconnected port clk[5]
WARNING: [Synth 8-3331] design Square has unconnected port clk[4]
WARNING: [Synth 8-3331] design Square has unconnected port clk[3]
WARNING: [Synth 8-3331] design Square has unconnected port clk[2]
WARNING: [Synth 8-3331] design Square has unconnected port clk[1]
WARNING: [Synth 8-3331] design Square has unconnected port enable[1]
WARNING: [Synth 8-3331] design Sine has unconnected port clk[7]
WARNING: [Synth 8-3331] design Sine has unconnected port clk[6]
WARNING: [Synth 8-3331] design Sine has unconnected port clk[5]
WARNING: [Synth 8-3331] design Sine has unconnected port clk[4]
WARNING: [Synth 8-3331] design Sine has unconnected port clk[3]
WARNING: [Synth 8-3331] design Sine has unconnected port clk[2]
WARNING: [Synth 8-3331] design Sine has unconnected port clk[1]
WARNING: [Synth 8-3331] design Sine has unconnected port enable[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 765.793 ; gain = 240.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 765.793 ; gain = 240.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 765.793 ; gain = 240.805
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/constrs_1/new/basys.xdc]
Finished Parsing XDC File [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/constrs_1/new/basys.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.srcs/constrs_1/new/basys.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Wave_Selector_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Wave_Selector_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 888.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 888.414 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 888.414 ; gain = 363.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 888.414 ; gain = 363.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 888.414 ; gain = 363.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 888.414 ; gain = 363.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Wave_Selector 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module freq_selector 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module counter_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module clock_div 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module count_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module seven_segment 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design Wave_Selector has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Wave_Selector has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Wave_Selector has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Wave_Selector has port an[0] driven by constant 0
WARNING: [Synth 8-3917] design Wave_Selector has port segments[5] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 888.414 ; gain = 363.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------+-------------------------------------------+---------------+----------------+
|Module Name   | RTL Object                                | Depth x Width | Implemented As | 
+--------------+-------------------------------------------+---------------+----------------+
|Sine          | out                                       | 256x8         | LUT            | 
|Square        | out                                       | 256x1         | LUT            | 
|Triangle      | out                                       | 256x8         | LUT            | 
|termo_decoder | leds                                      | 256x16        | LUT            | 
|Wave_Selector | nolabel_line38/out                        | 256x1         | LUT            | 
|Wave_Selector | nolabel_line39/nolabel_line31/out_reg_rep | 256x8         | Block RAM      | 
|Wave_Selector | nolabel_line42/leds                       | 256x16        | LUT            | 
+--------------+-------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/nolabel_line37/nolabel_line31/out_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_1/nolabel_line39/nolabel_line31/out_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 888.414 ; gain = 363.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 894.160 ; gain = 369.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance nolabel_line37/nolabel_line31/out_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nolabel_line39/nolabel_line31/out_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 894.160 ; gain = 369.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 902.133 ; gain = 377.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 902.133 ; gain = 377.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 902.133 ; gain = 377.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 902.133 ; gain = 377.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 902.133 ; gain = 377.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 902.133 ; gain = 377.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |    94|
|3     |LUT1       |    16|
|4     |LUT2       |    23|
|5     |LUT3       |    21|
|6     |LUT4       |    32|
|7     |LUT5       |    32|
|8     |LUT6       |    99|
|9     |RAMB18E1   |     1|
|10    |RAMB18E1_1 |     1|
|11    |FDRE       |   404|
|12    |IBUF       |     5|
|13    |OBUF       |    35|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------+-------------------+------+
|      |Instance               |Module             |Cells |
+------+-----------------------+-------------------+------+
|1     |top                    |                   |   764|
|2     |  nolabel_line37       |Sine               |   214|
|3     |    nolabel_line31     |counter_1_7        |   214|
|4     |      nolabel_line31   |freq_selector_8    |   196|
|5     |        nolabel_line28 |Clock_divider_2_9  |    54|
|6     |        nolabel_line29 |Clock_divider_3_10 |    47|
|7     |        nolabel_line30 |Clock_divider_4_11 |    47|
|8     |        nolabel_line31 |Clock_divider_5_12 |    48|
|9     |  nolabel_line38       |Square             |   213|
|10    |    nolabel_line31     |counter_1_1        |   213|
|11    |      nolabel_line31   |freq_selector_2    |   196|
|12    |        nolabel_line28 |Clock_divider_2_3  |    54|
|13    |        nolabel_line29 |Clock_divider_3_4  |    47|
|14    |        nolabel_line30 |Clock_divider_4_5  |    47|
|15    |        nolabel_line31 |Clock_divider_5_6  |    48|
|16    |  nolabel_line39       |Triangle           |   214|
|17    |    nolabel_line31     |counter_1          |   214|
|18    |      nolabel_line31   |freq_selector      |   196|
|19    |        nolabel_line28 |Clock_divider_2    |    54|
|20    |        nolabel_line29 |Clock_divider_3    |    47|
|21    |        nolabel_line30 |Clock_divider_4    |    47|
|22    |        nolabel_line31 |Clock_divider_5    |    48|
|23    |  nolabel_line40       |count_2            |    62|
|24    |    nolabel_line30     |debouncer          |    48|
|25    |      d1               |my_dff             |     1|
|26    |      d2               |my_dff_0           |     1|
|27    |      u1               |clock_div          |    46|
|28    |  nolabel_line41       |seven_segment      |     2|
|29    |  nolabel_line42       |termo_decoder      |    18|
+------+-----------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 902.133 ; gain = 377.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 902.133 ; gain = 254.523
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 902.133 ; gain = 377.145
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 907.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 907.602 ; gain = 611.035
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 907.602 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/NBJSWETT/Desktop/lab2.srcs/lab5.runs/synth_1/Wave_Selector.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Wave_Selector_utilization_synth.rpt -pb Wave_Selector_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 12 17:51:12 2019...
