// Seed: 2150620405
module module_0 (
    input tri0 id_0,
    input wand id_1,
    output wire id_2,
    input supply0 id_3,
    input tri1 id_4,
    output wor id_5,
    output tri0 id_6,
    input supply1 id_7,
    input wire id_8,
    input tri0 id_9,
    output tri1 id_10,
    input uwire id_11,
    input tri0 id_12
);
  assign id_10 = id_3;
  wire id_14;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input wor id_2,
    output wor id_3,
    input tri id_4,
    output tri1 id_5
);
  wire id_7;
  assign id_3 = id_2;
  wire id_8;
  module_0(
      id_2, id_0, id_5, id_0, id_0, id_3, id_5, id_2, id_0, id_0, id_3, id_0, id_1
  );
  uwire id_9 = 1;
endmodule
