$comment
	File created using the following command:
		vcd file MIPS.msim.vcd -direction
$end
$date
	Tue Oct 30 11:21:12 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module top_level_vhd_vec_tst $end
$var wire 1 ! beq $end
$var wire 1 " clk $end
$var wire 1 # hab_esc_mem $end
$var wire 1 $ hab_esc_reg $end
$var wire 1 % hab_le_mem $end
$var wire 1 & op [5] $end
$var wire 1 ' op [4] $end
$var wire 1 ( op [3] $end
$var wire 1 ) op [2] $end
$var wire 1 * op [1] $end
$var wire 1 + op [0] $end
$var wire 1 , saidaPC [31] $end
$var wire 1 - saidaPC [30] $end
$var wire 1 . saidaPC [29] $end
$var wire 1 / saidaPC [28] $end
$var wire 1 0 saidaPC [27] $end
$var wire 1 1 saidaPC [26] $end
$var wire 1 2 saidaPC [25] $end
$var wire 1 3 saidaPC [24] $end
$var wire 1 4 saidaPC [23] $end
$var wire 1 5 saidaPC [22] $end
$var wire 1 6 saidaPC [21] $end
$var wire 1 7 saidaPC [20] $end
$var wire 1 8 saidaPC [19] $end
$var wire 1 9 saidaPC [18] $end
$var wire 1 : saidaPC [17] $end
$var wire 1 ; saidaPC [16] $end
$var wire 1 < saidaPC [15] $end
$var wire 1 = saidaPC [14] $end
$var wire 1 > saidaPC [13] $end
$var wire 1 ? saidaPC [12] $end
$var wire 1 @ saidaPC [11] $end
$var wire 1 A saidaPC [10] $end
$var wire 1 B saidaPC [9] $end
$var wire 1 C saidaPC [8] $end
$var wire 1 D saidaPC [7] $end
$var wire 1 E saidaPC [6] $end
$var wire 1 F saidaPC [5] $end
$var wire 1 G saidaPC [4] $end
$var wire 1 H saidaPC [3] $end
$var wire 1 I saidaPC [2] $end
$var wire 1 J saidaPC [1] $end
$var wire 1 K saidaPC [0] $end
$var wire 1 L saidaRAM [31] $end
$var wire 1 M saidaRAM [30] $end
$var wire 1 N saidaRAM [29] $end
$var wire 1 O saidaRAM [28] $end
$var wire 1 P saidaRAM [27] $end
$var wire 1 Q saidaRAM [26] $end
$var wire 1 R saidaRAM [25] $end
$var wire 1 S saidaRAM [24] $end
$var wire 1 T saidaRAM [23] $end
$var wire 1 U saidaRAM [22] $end
$var wire 1 V saidaRAM [21] $end
$var wire 1 W saidaRAM [20] $end
$var wire 1 X saidaRAM [19] $end
$var wire 1 Y saidaRAM [18] $end
$var wire 1 Z saidaRAM [17] $end
$var wire 1 [ saidaRAM [16] $end
$var wire 1 \ saidaRAM [15] $end
$var wire 1 ] saidaRAM [14] $end
$var wire 1 ^ saidaRAM [13] $end
$var wire 1 _ saidaRAM [12] $end
$var wire 1 ` saidaRAM [11] $end
$var wire 1 a saidaRAM [10] $end
$var wire 1 b saidaRAM [9] $end
$var wire 1 c saidaRAM [8] $end
$var wire 1 d saidaRAM [7] $end
$var wire 1 e saidaRAM [6] $end
$var wire 1 f saidaRAM [5] $end
$var wire 1 g saidaRAM [4] $end
$var wire 1 h saidaRAM [3] $end
$var wire 1 i saidaRAM [2] $end
$var wire 1 j saidaRAM [1] $end
$var wire 1 k saidaRAM [0] $end
$var wire 1 l saidaROM [31] $end
$var wire 1 m saidaROM [30] $end
$var wire 1 n saidaROM [29] $end
$var wire 1 o saidaROM [28] $end
$var wire 1 p saidaROM [27] $end
$var wire 1 q saidaROM [26] $end
$var wire 1 r saidaROM [25] $end
$var wire 1 s saidaROM [24] $end
$var wire 1 t saidaROM [23] $end
$var wire 1 u saidaROM [22] $end
$var wire 1 v saidaROM [21] $end
$var wire 1 w saidaROM [20] $end
$var wire 1 x saidaROM [19] $end
$var wire 1 y saidaROM [18] $end
$var wire 1 z saidaROM [17] $end
$var wire 1 { saidaROM [16] $end
$var wire 1 | saidaROM [15] $end
$var wire 1 } saidaROM [14] $end
$var wire 1 ~ saidaROM [13] $end
$var wire 1 !! saidaROM [12] $end
$var wire 1 "! saidaROM [11] $end
$var wire 1 #! saidaROM [10] $end
$var wire 1 $! saidaROM [9] $end
$var wire 1 %! saidaROM [8] $end
$var wire 1 &! saidaROM [7] $end
$var wire 1 '! saidaROM [6] $end
$var wire 1 (! saidaROM [5] $end
$var wire 1 )! saidaROM [4] $end
$var wire 1 *! saidaROM [3] $end
$var wire 1 +! saidaROM [2] $end
$var wire 1 ,! saidaROM [1] $end
$var wire 1 -! saidaROM [0] $end
$var wire 1 .! saidaTeste1 [31] $end
$var wire 1 /! saidaTeste1 [30] $end
$var wire 1 0! saidaTeste1 [29] $end
$var wire 1 1! saidaTeste1 [28] $end
$var wire 1 2! saidaTeste1 [27] $end
$var wire 1 3! saidaTeste1 [26] $end
$var wire 1 4! saidaTeste1 [25] $end
$var wire 1 5! saidaTeste1 [24] $end
$var wire 1 6! saidaTeste1 [23] $end
$var wire 1 7! saidaTeste1 [22] $end
$var wire 1 8! saidaTeste1 [21] $end
$var wire 1 9! saidaTeste1 [20] $end
$var wire 1 :! saidaTeste1 [19] $end
$var wire 1 ;! saidaTeste1 [18] $end
$var wire 1 <! saidaTeste1 [17] $end
$var wire 1 =! saidaTeste1 [16] $end
$var wire 1 >! saidaTeste1 [15] $end
$var wire 1 ?! saidaTeste1 [14] $end
$var wire 1 @! saidaTeste1 [13] $end
$var wire 1 A! saidaTeste1 [12] $end
$var wire 1 B! saidaTeste1 [11] $end
$var wire 1 C! saidaTeste1 [10] $end
$var wire 1 D! saidaTeste1 [9] $end
$var wire 1 E! saidaTeste1 [8] $end
$var wire 1 F! saidaTeste1 [7] $end
$var wire 1 G! saidaTeste1 [6] $end
$var wire 1 H! saidaTeste1 [5] $end
$var wire 1 I! saidaTeste1 [4] $end
$var wire 1 J! saidaTeste1 [3] $end
$var wire 1 K! saidaTeste1 [2] $end
$var wire 1 L! saidaTeste1 [1] $end
$var wire 1 M! saidaTeste1 [0] $end
$var wire 1 N! saidaTeste2 [31] $end
$var wire 1 O! saidaTeste2 [30] $end
$var wire 1 P! saidaTeste2 [29] $end
$var wire 1 Q! saidaTeste2 [28] $end
$var wire 1 R! saidaTeste2 [27] $end
$var wire 1 S! saidaTeste2 [26] $end
$var wire 1 T! saidaTeste2 [25] $end
$var wire 1 U! saidaTeste2 [24] $end
$var wire 1 V! saidaTeste2 [23] $end
$var wire 1 W! saidaTeste2 [22] $end
$var wire 1 X! saidaTeste2 [21] $end
$var wire 1 Y! saidaTeste2 [20] $end
$var wire 1 Z! saidaTeste2 [19] $end
$var wire 1 [! saidaTeste2 [18] $end
$var wire 1 \! saidaTeste2 [17] $end
$var wire 1 ]! saidaTeste2 [16] $end
$var wire 1 ^! saidaTeste2 [15] $end
$var wire 1 _! saidaTeste2 [14] $end
$var wire 1 `! saidaTeste2 [13] $end
$var wire 1 a! saidaTeste2 [12] $end
$var wire 1 b! saidaTeste2 [11] $end
$var wire 1 c! saidaTeste2 [10] $end
$var wire 1 d! saidaTeste2 [9] $end
$var wire 1 e! saidaTeste2 [8] $end
$var wire 1 f! saidaTeste2 [7] $end
$var wire 1 g! saidaTeste2 [6] $end
$var wire 1 h! saidaTeste2 [5] $end
$var wire 1 i! saidaTeste2 [4] $end
$var wire 1 j! saidaTeste2 [3] $end
$var wire 1 k! saidaTeste2 [2] $end
$var wire 1 l! saidaTeste2 [1] $end
$var wire 1 m! saidaTeste2 [0] $end
$var wire 1 n! saidaTeste3 [31] $end
$var wire 1 o! saidaTeste3 [30] $end
$var wire 1 p! saidaTeste3 [29] $end
$var wire 1 q! saidaTeste3 [28] $end
$var wire 1 r! saidaTeste3 [27] $end
$var wire 1 s! saidaTeste3 [26] $end
$var wire 1 t! saidaTeste3 [25] $end
$var wire 1 u! saidaTeste3 [24] $end
$var wire 1 v! saidaTeste3 [23] $end
$var wire 1 w! saidaTeste3 [22] $end
$var wire 1 x! saidaTeste3 [21] $end
$var wire 1 y! saidaTeste3 [20] $end
$var wire 1 z! saidaTeste3 [19] $end
$var wire 1 {! saidaTeste3 [18] $end
$var wire 1 |! saidaTeste3 [17] $end
$var wire 1 }! saidaTeste3 [16] $end
$var wire 1 ~! saidaTeste3 [15] $end
$var wire 1 !" saidaTeste3 [14] $end
$var wire 1 "" saidaTeste3 [13] $end
$var wire 1 #" saidaTeste3 [12] $end
$var wire 1 $" saidaTeste3 [11] $end
$var wire 1 %" saidaTeste3 [10] $end
$var wire 1 &" saidaTeste3 [9] $end
$var wire 1 '" saidaTeste3 [8] $end
$var wire 1 (" saidaTeste3 [7] $end
$var wire 1 )" saidaTeste3 [6] $end
$var wire 1 *" saidaTeste3 [5] $end
$var wire 1 +" saidaTeste3 [4] $end
$var wire 1 ," saidaTeste3 [3] $end
$var wire 1 -" saidaTeste3 [2] $end
$var wire 1 ." saidaTeste3 [1] $end
$var wire 1 /" saidaTeste3 [0] $end
$var wire 1 0" saidaTeste4 [31] $end
$var wire 1 1" saidaTeste4 [30] $end
$var wire 1 2" saidaTeste4 [29] $end
$var wire 1 3" saidaTeste4 [28] $end
$var wire 1 4" saidaTeste4 [27] $end
$var wire 1 5" saidaTeste4 [26] $end
$var wire 1 6" saidaTeste4 [25] $end
$var wire 1 7" saidaTeste4 [24] $end
$var wire 1 8" saidaTeste4 [23] $end
$var wire 1 9" saidaTeste4 [22] $end
$var wire 1 :" saidaTeste4 [21] $end
$var wire 1 ;" saidaTeste4 [20] $end
$var wire 1 <" saidaTeste4 [19] $end
$var wire 1 =" saidaTeste4 [18] $end
$var wire 1 >" saidaTeste4 [17] $end
$var wire 1 ?" saidaTeste4 [16] $end
$var wire 1 @" saidaTeste4 [15] $end
$var wire 1 A" saidaTeste4 [14] $end
$var wire 1 B" saidaTeste4 [13] $end
$var wire 1 C" saidaTeste4 [12] $end
$var wire 1 D" saidaTeste4 [11] $end
$var wire 1 E" saidaTeste4 [10] $end
$var wire 1 F" saidaTeste4 [9] $end
$var wire 1 G" saidaTeste4 [8] $end
$var wire 1 H" saidaTeste4 [7] $end
$var wire 1 I" saidaTeste4 [6] $end
$var wire 1 J" saidaTeste4 [5] $end
$var wire 1 K" saidaTeste4 [4] $end
$var wire 1 L" saidaTeste4 [3] $end
$var wire 1 M" saidaTeste4 [2] $end
$var wire 1 N" saidaTeste4 [1] $end
$var wire 1 O" saidaTeste4 [0] $end
$var wire 1 P" saidaTeste5 [31] $end
$var wire 1 Q" saidaTeste5 [30] $end
$var wire 1 R" saidaTeste5 [29] $end
$var wire 1 S" saidaTeste5 [28] $end
$var wire 1 T" saidaTeste5 [27] $end
$var wire 1 U" saidaTeste5 [26] $end
$var wire 1 V" saidaTeste5 [25] $end
$var wire 1 W" saidaTeste5 [24] $end
$var wire 1 X" saidaTeste5 [23] $end
$var wire 1 Y" saidaTeste5 [22] $end
$var wire 1 Z" saidaTeste5 [21] $end
$var wire 1 [" saidaTeste5 [20] $end
$var wire 1 \" saidaTeste5 [19] $end
$var wire 1 ]" saidaTeste5 [18] $end
$var wire 1 ^" saidaTeste5 [17] $end
$var wire 1 _" saidaTeste5 [16] $end
$var wire 1 `" saidaTeste5 [15] $end
$var wire 1 a" saidaTeste5 [14] $end
$var wire 1 b" saidaTeste5 [13] $end
$var wire 1 c" saidaTeste5 [12] $end
$var wire 1 d" saidaTeste5 [11] $end
$var wire 1 e" saidaTeste5 [10] $end
$var wire 1 f" saidaTeste5 [9] $end
$var wire 1 g" saidaTeste5 [8] $end
$var wire 1 h" saidaTeste5 [7] $end
$var wire 1 i" saidaTeste5 [6] $end
$var wire 1 j" saidaTeste5 [5] $end
$var wire 1 k" saidaTeste5 [4] $end
$var wire 1 l" saidaTeste5 [3] $end
$var wire 1 m" saidaTeste5 [2] $end
$var wire 1 n" saidaTeste5 [1] $end
$var wire 1 o" saidaTeste5 [0] $end
$var wire 1 p" saidaTeste6 [31] $end
$var wire 1 q" saidaTeste6 [30] $end
$var wire 1 r" saidaTeste6 [29] $end
$var wire 1 s" saidaTeste6 [28] $end
$var wire 1 t" saidaTeste6 [27] $end
$var wire 1 u" saidaTeste6 [26] $end
$var wire 1 v" saidaTeste6 [25] $end
$var wire 1 w" saidaTeste6 [24] $end
$var wire 1 x" saidaTeste6 [23] $end
$var wire 1 y" saidaTeste6 [22] $end
$var wire 1 z" saidaTeste6 [21] $end
$var wire 1 {" saidaTeste6 [20] $end
$var wire 1 |" saidaTeste6 [19] $end
$var wire 1 }" saidaTeste6 [18] $end
$var wire 1 ~" saidaTeste6 [17] $end
$var wire 1 !# saidaTeste6 [16] $end
$var wire 1 "# saidaTeste6 [15] $end
$var wire 1 ## saidaTeste6 [14] $end
$var wire 1 $# saidaTeste6 [13] $end
$var wire 1 %# saidaTeste6 [12] $end
$var wire 1 &# saidaTeste6 [11] $end
$var wire 1 '# saidaTeste6 [10] $end
$var wire 1 (# saidaTeste6 [9] $end
$var wire 1 )# saidaTeste6 [8] $end
$var wire 1 *# saidaTeste6 [7] $end
$var wire 1 +# saidaTeste6 [6] $end
$var wire 1 ,# saidaTeste6 [5] $end
$var wire 1 -# saidaTeste6 [4] $end
$var wire 1 .# saidaTeste6 [3] $end
$var wire 1 /# saidaTeste6 [2] $end
$var wire 1 0# saidaTeste6 [1] $end
$var wire 1 1# saidaTeste6 [0] $end
$var wire 1 2# saidaTeste7 [31] $end
$var wire 1 3# saidaTeste7 [30] $end
$var wire 1 4# saidaTeste7 [29] $end
$var wire 1 5# saidaTeste7 [28] $end
$var wire 1 6# saidaTeste7 [27] $end
$var wire 1 7# saidaTeste7 [26] $end
$var wire 1 8# saidaTeste7 [25] $end
$var wire 1 9# saidaTeste7 [24] $end
$var wire 1 :# saidaTeste7 [23] $end
$var wire 1 ;# saidaTeste7 [22] $end
$var wire 1 <# saidaTeste7 [21] $end
$var wire 1 =# saidaTeste7 [20] $end
$var wire 1 ># saidaTeste7 [19] $end
$var wire 1 ?# saidaTeste7 [18] $end
$var wire 1 @# saidaTeste7 [17] $end
$var wire 1 A# saidaTeste7 [16] $end
$var wire 1 B# saidaTeste7 [15] $end
$var wire 1 C# saidaTeste7 [14] $end
$var wire 1 D# saidaTeste7 [13] $end
$var wire 1 E# saidaTeste7 [12] $end
$var wire 1 F# saidaTeste7 [11] $end
$var wire 1 G# saidaTeste7 [10] $end
$var wire 1 H# saidaTeste7 [9] $end
$var wire 1 I# saidaTeste7 [8] $end
$var wire 1 J# saidaTeste7 [7] $end
$var wire 1 K# saidaTeste7 [6] $end
$var wire 1 L# saidaTeste7 [5] $end
$var wire 1 M# saidaTeste7 [4] $end
$var wire 1 N# saidaTeste7 [3] $end
$var wire 1 O# saidaTeste7 [2] $end
$var wire 1 P# saidaTeste7 [1] $end
$var wire 1 Q# saidaTeste7 [0] $end
$var wire 1 R# saidaULA [31] $end
$var wire 1 S# saidaULA [30] $end
$var wire 1 T# saidaULA [29] $end
$var wire 1 U# saidaULA [28] $end
$var wire 1 V# saidaULA [27] $end
$var wire 1 W# saidaULA [26] $end
$var wire 1 X# saidaULA [25] $end
$var wire 1 Y# saidaULA [24] $end
$var wire 1 Z# saidaULA [23] $end
$var wire 1 [# saidaULA [22] $end
$var wire 1 \# saidaULA [21] $end
$var wire 1 ]# saidaULA [20] $end
$var wire 1 ^# saidaULA [19] $end
$var wire 1 _# saidaULA [18] $end
$var wire 1 `# saidaULA [17] $end
$var wire 1 a# saidaULA [16] $end
$var wire 1 b# saidaULA [15] $end
$var wire 1 c# saidaULA [14] $end
$var wire 1 d# saidaULA [13] $end
$var wire 1 e# saidaULA [12] $end
$var wire 1 f# saidaULA [11] $end
$var wire 1 g# saidaULA [10] $end
$var wire 1 h# saidaULA [9] $end
$var wire 1 i# saidaULA [8] $end
$var wire 1 j# saidaULA [7] $end
$var wire 1 k# saidaULA [6] $end
$var wire 1 l# saidaULA [5] $end
$var wire 1 m# saidaULA [4] $end
$var wire 1 n# saidaULA [3] $end
$var wire 1 o# saidaULA [2] $end
$var wire 1 p# saidaULA [1] $end
$var wire 1 q# saidaULA [0] $end
$var wire 1 r# sel_mux_jump $end
$var wire 1 s# sel_mux_rt_imm $end
$var wire 1 t# sel_MUX_rt_rd $end
$var wire 1 u# sel_mux_ula_mem $end
$var wire 1 v# ula_op [1] $end
$var wire 1 w# ula_op [0] $end

$scope module i1 $end
$var wire 1 x# gnd $end
$var wire 1 y# vcc $end
$var wire 1 z# unknown $end
$var wire 1 {# devoe $end
$var wire 1 |# devclrn $end
$var wire 1 }# devpor $end
$var wire 1 ~# ww_devoe $end
$var wire 1 !$ ww_devclrn $end
$var wire 1 "$ ww_devpor $end
$var wire 1 #$ ww_clk $end
$var wire 1 $$ ww_op [5] $end
$var wire 1 %$ ww_op [4] $end
$var wire 1 &$ ww_op [3] $end
$var wire 1 '$ ww_op [2] $end
$var wire 1 ($ ww_op [1] $end
$var wire 1 )$ ww_op [0] $end
$var wire 1 *$ ww_ula_op [1] $end
$var wire 1 +$ ww_ula_op [0] $end
$var wire 1 ,$ ww_hab_esc_mem $end
$var wire 1 -$ ww_hab_le_mem $end
$var wire 1 .$ ww_beq $end
$var wire 1 /$ ww_sel_mux_ula_mem $end
$var wire 1 0$ ww_sel_mux_rt_imm $end
$var wire 1 1$ ww_sel_MUX_rt_rd $end
$var wire 1 2$ ww_sel_mux_jump $end
$var wire 1 3$ ww_hab_esc_reg $end
$var wire 1 4$ ww_saidaROM [31] $end
$var wire 1 5$ ww_saidaROM [30] $end
$var wire 1 6$ ww_saidaROM [29] $end
$var wire 1 7$ ww_saidaROM [28] $end
$var wire 1 8$ ww_saidaROM [27] $end
$var wire 1 9$ ww_saidaROM [26] $end
$var wire 1 :$ ww_saidaROM [25] $end
$var wire 1 ;$ ww_saidaROM [24] $end
$var wire 1 <$ ww_saidaROM [23] $end
$var wire 1 =$ ww_saidaROM [22] $end
$var wire 1 >$ ww_saidaROM [21] $end
$var wire 1 ?$ ww_saidaROM [20] $end
$var wire 1 @$ ww_saidaROM [19] $end
$var wire 1 A$ ww_saidaROM [18] $end
$var wire 1 B$ ww_saidaROM [17] $end
$var wire 1 C$ ww_saidaROM [16] $end
$var wire 1 D$ ww_saidaROM [15] $end
$var wire 1 E$ ww_saidaROM [14] $end
$var wire 1 F$ ww_saidaROM [13] $end
$var wire 1 G$ ww_saidaROM [12] $end
$var wire 1 H$ ww_saidaROM [11] $end
$var wire 1 I$ ww_saidaROM [10] $end
$var wire 1 J$ ww_saidaROM [9] $end
$var wire 1 K$ ww_saidaROM [8] $end
$var wire 1 L$ ww_saidaROM [7] $end
$var wire 1 M$ ww_saidaROM [6] $end
$var wire 1 N$ ww_saidaROM [5] $end
$var wire 1 O$ ww_saidaROM [4] $end
$var wire 1 P$ ww_saidaROM [3] $end
$var wire 1 Q$ ww_saidaROM [2] $end
$var wire 1 R$ ww_saidaROM [1] $end
$var wire 1 S$ ww_saidaROM [0] $end
$var wire 1 T$ ww_saidaULA [31] $end
$var wire 1 U$ ww_saidaULA [30] $end
$var wire 1 V$ ww_saidaULA [29] $end
$var wire 1 W$ ww_saidaULA [28] $end
$var wire 1 X$ ww_saidaULA [27] $end
$var wire 1 Y$ ww_saidaULA [26] $end
$var wire 1 Z$ ww_saidaULA [25] $end
$var wire 1 [$ ww_saidaULA [24] $end
$var wire 1 \$ ww_saidaULA [23] $end
$var wire 1 ]$ ww_saidaULA [22] $end
$var wire 1 ^$ ww_saidaULA [21] $end
$var wire 1 _$ ww_saidaULA [20] $end
$var wire 1 `$ ww_saidaULA [19] $end
$var wire 1 a$ ww_saidaULA [18] $end
$var wire 1 b$ ww_saidaULA [17] $end
$var wire 1 c$ ww_saidaULA [16] $end
$var wire 1 d$ ww_saidaULA [15] $end
$var wire 1 e$ ww_saidaULA [14] $end
$var wire 1 f$ ww_saidaULA [13] $end
$var wire 1 g$ ww_saidaULA [12] $end
$var wire 1 h$ ww_saidaULA [11] $end
$var wire 1 i$ ww_saidaULA [10] $end
$var wire 1 j$ ww_saidaULA [9] $end
$var wire 1 k$ ww_saidaULA [8] $end
$var wire 1 l$ ww_saidaULA [7] $end
$var wire 1 m$ ww_saidaULA [6] $end
$var wire 1 n$ ww_saidaULA [5] $end
$var wire 1 o$ ww_saidaULA [4] $end
$var wire 1 p$ ww_saidaULA [3] $end
$var wire 1 q$ ww_saidaULA [2] $end
$var wire 1 r$ ww_saidaULA [1] $end
$var wire 1 s$ ww_saidaULA [0] $end
$var wire 1 t$ ww_saidaRAM [31] $end
$var wire 1 u$ ww_saidaRAM [30] $end
$var wire 1 v$ ww_saidaRAM [29] $end
$var wire 1 w$ ww_saidaRAM [28] $end
$var wire 1 x$ ww_saidaRAM [27] $end
$var wire 1 y$ ww_saidaRAM [26] $end
$var wire 1 z$ ww_saidaRAM [25] $end
$var wire 1 {$ ww_saidaRAM [24] $end
$var wire 1 |$ ww_saidaRAM [23] $end
$var wire 1 }$ ww_saidaRAM [22] $end
$var wire 1 ~$ ww_saidaRAM [21] $end
$var wire 1 !% ww_saidaRAM [20] $end
$var wire 1 "% ww_saidaRAM [19] $end
$var wire 1 #% ww_saidaRAM [18] $end
$var wire 1 $% ww_saidaRAM [17] $end
$var wire 1 %% ww_saidaRAM [16] $end
$var wire 1 &% ww_saidaRAM [15] $end
$var wire 1 '% ww_saidaRAM [14] $end
$var wire 1 (% ww_saidaRAM [13] $end
$var wire 1 )% ww_saidaRAM [12] $end
$var wire 1 *% ww_saidaRAM [11] $end
$var wire 1 +% ww_saidaRAM [10] $end
$var wire 1 ,% ww_saidaRAM [9] $end
$var wire 1 -% ww_saidaRAM [8] $end
$var wire 1 .% ww_saidaRAM [7] $end
$var wire 1 /% ww_saidaRAM [6] $end
$var wire 1 0% ww_saidaRAM [5] $end
$var wire 1 1% ww_saidaRAM [4] $end
$var wire 1 2% ww_saidaRAM [3] $end
$var wire 1 3% ww_saidaRAM [2] $end
$var wire 1 4% ww_saidaRAM [1] $end
$var wire 1 5% ww_saidaRAM [0] $end
$var wire 1 6% ww_saidaPC [31] $end
$var wire 1 7% ww_saidaPC [30] $end
$var wire 1 8% ww_saidaPC [29] $end
$var wire 1 9% ww_saidaPC [28] $end
$var wire 1 :% ww_saidaPC [27] $end
$var wire 1 ;% ww_saidaPC [26] $end
$var wire 1 <% ww_saidaPC [25] $end
$var wire 1 =% ww_saidaPC [24] $end
$var wire 1 >% ww_saidaPC [23] $end
$var wire 1 ?% ww_saidaPC [22] $end
$var wire 1 @% ww_saidaPC [21] $end
$var wire 1 A% ww_saidaPC [20] $end
$var wire 1 B% ww_saidaPC [19] $end
$var wire 1 C% ww_saidaPC [18] $end
$var wire 1 D% ww_saidaPC [17] $end
$var wire 1 E% ww_saidaPC [16] $end
$var wire 1 F% ww_saidaPC [15] $end
$var wire 1 G% ww_saidaPC [14] $end
$var wire 1 H% ww_saidaPC [13] $end
$var wire 1 I% ww_saidaPC [12] $end
$var wire 1 J% ww_saidaPC [11] $end
$var wire 1 K% ww_saidaPC [10] $end
$var wire 1 L% ww_saidaPC [9] $end
$var wire 1 M% ww_saidaPC [8] $end
$var wire 1 N% ww_saidaPC [7] $end
$var wire 1 O% ww_saidaPC [6] $end
$var wire 1 P% ww_saidaPC [5] $end
$var wire 1 Q% ww_saidaPC [4] $end
$var wire 1 R% ww_saidaPC [3] $end
$var wire 1 S% ww_saidaPC [2] $end
$var wire 1 T% ww_saidaPC [1] $end
$var wire 1 U% ww_saidaPC [0] $end
$var wire 1 V% ww_saidaTeste1 [31] $end
$var wire 1 W% ww_saidaTeste1 [30] $end
$var wire 1 X% ww_saidaTeste1 [29] $end
$var wire 1 Y% ww_saidaTeste1 [28] $end
$var wire 1 Z% ww_saidaTeste1 [27] $end
$var wire 1 [% ww_saidaTeste1 [26] $end
$var wire 1 \% ww_saidaTeste1 [25] $end
$var wire 1 ]% ww_saidaTeste1 [24] $end
$var wire 1 ^% ww_saidaTeste1 [23] $end
$var wire 1 _% ww_saidaTeste1 [22] $end
$var wire 1 `% ww_saidaTeste1 [21] $end
$var wire 1 a% ww_saidaTeste1 [20] $end
$var wire 1 b% ww_saidaTeste1 [19] $end
$var wire 1 c% ww_saidaTeste1 [18] $end
$var wire 1 d% ww_saidaTeste1 [17] $end
$var wire 1 e% ww_saidaTeste1 [16] $end
$var wire 1 f% ww_saidaTeste1 [15] $end
$var wire 1 g% ww_saidaTeste1 [14] $end
$var wire 1 h% ww_saidaTeste1 [13] $end
$var wire 1 i% ww_saidaTeste1 [12] $end
$var wire 1 j% ww_saidaTeste1 [11] $end
$var wire 1 k% ww_saidaTeste1 [10] $end
$var wire 1 l% ww_saidaTeste1 [9] $end
$var wire 1 m% ww_saidaTeste1 [8] $end
$var wire 1 n% ww_saidaTeste1 [7] $end
$var wire 1 o% ww_saidaTeste1 [6] $end
$var wire 1 p% ww_saidaTeste1 [5] $end
$var wire 1 q% ww_saidaTeste1 [4] $end
$var wire 1 r% ww_saidaTeste1 [3] $end
$var wire 1 s% ww_saidaTeste1 [2] $end
$var wire 1 t% ww_saidaTeste1 [1] $end
$var wire 1 u% ww_saidaTeste1 [0] $end
$var wire 1 v% ww_saidaTeste2 [31] $end
$var wire 1 w% ww_saidaTeste2 [30] $end
$var wire 1 x% ww_saidaTeste2 [29] $end
$var wire 1 y% ww_saidaTeste2 [28] $end
$var wire 1 z% ww_saidaTeste2 [27] $end
$var wire 1 {% ww_saidaTeste2 [26] $end
$var wire 1 |% ww_saidaTeste2 [25] $end
$var wire 1 }% ww_saidaTeste2 [24] $end
$var wire 1 ~% ww_saidaTeste2 [23] $end
$var wire 1 !& ww_saidaTeste2 [22] $end
$var wire 1 "& ww_saidaTeste2 [21] $end
$var wire 1 #& ww_saidaTeste2 [20] $end
$var wire 1 $& ww_saidaTeste2 [19] $end
$var wire 1 %& ww_saidaTeste2 [18] $end
$var wire 1 && ww_saidaTeste2 [17] $end
$var wire 1 '& ww_saidaTeste2 [16] $end
$var wire 1 (& ww_saidaTeste2 [15] $end
$var wire 1 )& ww_saidaTeste2 [14] $end
$var wire 1 *& ww_saidaTeste2 [13] $end
$var wire 1 +& ww_saidaTeste2 [12] $end
$var wire 1 ,& ww_saidaTeste2 [11] $end
$var wire 1 -& ww_saidaTeste2 [10] $end
$var wire 1 .& ww_saidaTeste2 [9] $end
$var wire 1 /& ww_saidaTeste2 [8] $end
$var wire 1 0& ww_saidaTeste2 [7] $end
$var wire 1 1& ww_saidaTeste2 [6] $end
$var wire 1 2& ww_saidaTeste2 [5] $end
$var wire 1 3& ww_saidaTeste2 [4] $end
$var wire 1 4& ww_saidaTeste2 [3] $end
$var wire 1 5& ww_saidaTeste2 [2] $end
$var wire 1 6& ww_saidaTeste2 [1] $end
$var wire 1 7& ww_saidaTeste2 [0] $end
$var wire 1 8& ww_saidaTeste3 [31] $end
$var wire 1 9& ww_saidaTeste3 [30] $end
$var wire 1 :& ww_saidaTeste3 [29] $end
$var wire 1 ;& ww_saidaTeste3 [28] $end
$var wire 1 <& ww_saidaTeste3 [27] $end
$var wire 1 =& ww_saidaTeste3 [26] $end
$var wire 1 >& ww_saidaTeste3 [25] $end
$var wire 1 ?& ww_saidaTeste3 [24] $end
$var wire 1 @& ww_saidaTeste3 [23] $end
$var wire 1 A& ww_saidaTeste3 [22] $end
$var wire 1 B& ww_saidaTeste3 [21] $end
$var wire 1 C& ww_saidaTeste3 [20] $end
$var wire 1 D& ww_saidaTeste3 [19] $end
$var wire 1 E& ww_saidaTeste3 [18] $end
$var wire 1 F& ww_saidaTeste3 [17] $end
$var wire 1 G& ww_saidaTeste3 [16] $end
$var wire 1 H& ww_saidaTeste3 [15] $end
$var wire 1 I& ww_saidaTeste3 [14] $end
$var wire 1 J& ww_saidaTeste3 [13] $end
$var wire 1 K& ww_saidaTeste3 [12] $end
$var wire 1 L& ww_saidaTeste3 [11] $end
$var wire 1 M& ww_saidaTeste3 [10] $end
$var wire 1 N& ww_saidaTeste3 [9] $end
$var wire 1 O& ww_saidaTeste3 [8] $end
$var wire 1 P& ww_saidaTeste3 [7] $end
$var wire 1 Q& ww_saidaTeste3 [6] $end
$var wire 1 R& ww_saidaTeste3 [5] $end
$var wire 1 S& ww_saidaTeste3 [4] $end
$var wire 1 T& ww_saidaTeste3 [3] $end
$var wire 1 U& ww_saidaTeste3 [2] $end
$var wire 1 V& ww_saidaTeste3 [1] $end
$var wire 1 W& ww_saidaTeste3 [0] $end
$var wire 1 X& ww_saidaTeste4 [31] $end
$var wire 1 Y& ww_saidaTeste4 [30] $end
$var wire 1 Z& ww_saidaTeste4 [29] $end
$var wire 1 [& ww_saidaTeste4 [28] $end
$var wire 1 \& ww_saidaTeste4 [27] $end
$var wire 1 ]& ww_saidaTeste4 [26] $end
$var wire 1 ^& ww_saidaTeste4 [25] $end
$var wire 1 _& ww_saidaTeste4 [24] $end
$var wire 1 `& ww_saidaTeste4 [23] $end
$var wire 1 a& ww_saidaTeste4 [22] $end
$var wire 1 b& ww_saidaTeste4 [21] $end
$var wire 1 c& ww_saidaTeste4 [20] $end
$var wire 1 d& ww_saidaTeste4 [19] $end
$var wire 1 e& ww_saidaTeste4 [18] $end
$var wire 1 f& ww_saidaTeste4 [17] $end
$var wire 1 g& ww_saidaTeste4 [16] $end
$var wire 1 h& ww_saidaTeste4 [15] $end
$var wire 1 i& ww_saidaTeste4 [14] $end
$var wire 1 j& ww_saidaTeste4 [13] $end
$var wire 1 k& ww_saidaTeste4 [12] $end
$var wire 1 l& ww_saidaTeste4 [11] $end
$var wire 1 m& ww_saidaTeste4 [10] $end
$var wire 1 n& ww_saidaTeste4 [9] $end
$var wire 1 o& ww_saidaTeste4 [8] $end
$var wire 1 p& ww_saidaTeste4 [7] $end
$var wire 1 q& ww_saidaTeste4 [6] $end
$var wire 1 r& ww_saidaTeste4 [5] $end
$var wire 1 s& ww_saidaTeste4 [4] $end
$var wire 1 t& ww_saidaTeste4 [3] $end
$var wire 1 u& ww_saidaTeste4 [2] $end
$var wire 1 v& ww_saidaTeste4 [1] $end
$var wire 1 w& ww_saidaTeste4 [0] $end
$var wire 1 x& ww_saidaTeste5 [31] $end
$var wire 1 y& ww_saidaTeste5 [30] $end
$var wire 1 z& ww_saidaTeste5 [29] $end
$var wire 1 {& ww_saidaTeste5 [28] $end
$var wire 1 |& ww_saidaTeste5 [27] $end
$var wire 1 }& ww_saidaTeste5 [26] $end
$var wire 1 ~& ww_saidaTeste5 [25] $end
$var wire 1 !' ww_saidaTeste5 [24] $end
$var wire 1 "' ww_saidaTeste5 [23] $end
$var wire 1 #' ww_saidaTeste5 [22] $end
$var wire 1 $' ww_saidaTeste5 [21] $end
$var wire 1 %' ww_saidaTeste5 [20] $end
$var wire 1 &' ww_saidaTeste5 [19] $end
$var wire 1 '' ww_saidaTeste5 [18] $end
$var wire 1 (' ww_saidaTeste5 [17] $end
$var wire 1 )' ww_saidaTeste5 [16] $end
$var wire 1 *' ww_saidaTeste5 [15] $end
$var wire 1 +' ww_saidaTeste5 [14] $end
$var wire 1 ,' ww_saidaTeste5 [13] $end
$var wire 1 -' ww_saidaTeste5 [12] $end
$var wire 1 .' ww_saidaTeste5 [11] $end
$var wire 1 /' ww_saidaTeste5 [10] $end
$var wire 1 0' ww_saidaTeste5 [9] $end
$var wire 1 1' ww_saidaTeste5 [8] $end
$var wire 1 2' ww_saidaTeste5 [7] $end
$var wire 1 3' ww_saidaTeste5 [6] $end
$var wire 1 4' ww_saidaTeste5 [5] $end
$var wire 1 5' ww_saidaTeste5 [4] $end
$var wire 1 6' ww_saidaTeste5 [3] $end
$var wire 1 7' ww_saidaTeste5 [2] $end
$var wire 1 8' ww_saidaTeste5 [1] $end
$var wire 1 9' ww_saidaTeste5 [0] $end
$var wire 1 :' ww_saidaTeste6 [31] $end
$var wire 1 ;' ww_saidaTeste6 [30] $end
$var wire 1 <' ww_saidaTeste6 [29] $end
$var wire 1 =' ww_saidaTeste6 [28] $end
$var wire 1 >' ww_saidaTeste6 [27] $end
$var wire 1 ?' ww_saidaTeste6 [26] $end
$var wire 1 @' ww_saidaTeste6 [25] $end
$var wire 1 A' ww_saidaTeste6 [24] $end
$var wire 1 B' ww_saidaTeste6 [23] $end
$var wire 1 C' ww_saidaTeste6 [22] $end
$var wire 1 D' ww_saidaTeste6 [21] $end
$var wire 1 E' ww_saidaTeste6 [20] $end
$var wire 1 F' ww_saidaTeste6 [19] $end
$var wire 1 G' ww_saidaTeste6 [18] $end
$var wire 1 H' ww_saidaTeste6 [17] $end
$var wire 1 I' ww_saidaTeste6 [16] $end
$var wire 1 J' ww_saidaTeste6 [15] $end
$var wire 1 K' ww_saidaTeste6 [14] $end
$var wire 1 L' ww_saidaTeste6 [13] $end
$var wire 1 M' ww_saidaTeste6 [12] $end
$var wire 1 N' ww_saidaTeste6 [11] $end
$var wire 1 O' ww_saidaTeste6 [10] $end
$var wire 1 P' ww_saidaTeste6 [9] $end
$var wire 1 Q' ww_saidaTeste6 [8] $end
$var wire 1 R' ww_saidaTeste6 [7] $end
$var wire 1 S' ww_saidaTeste6 [6] $end
$var wire 1 T' ww_saidaTeste6 [5] $end
$var wire 1 U' ww_saidaTeste6 [4] $end
$var wire 1 V' ww_saidaTeste6 [3] $end
$var wire 1 W' ww_saidaTeste6 [2] $end
$var wire 1 X' ww_saidaTeste6 [1] $end
$var wire 1 Y' ww_saidaTeste6 [0] $end
$var wire 1 Z' ww_saidaTeste7 [31] $end
$var wire 1 [' ww_saidaTeste7 [30] $end
$var wire 1 \' ww_saidaTeste7 [29] $end
$var wire 1 ]' ww_saidaTeste7 [28] $end
$var wire 1 ^' ww_saidaTeste7 [27] $end
$var wire 1 _' ww_saidaTeste7 [26] $end
$var wire 1 `' ww_saidaTeste7 [25] $end
$var wire 1 a' ww_saidaTeste7 [24] $end
$var wire 1 b' ww_saidaTeste7 [23] $end
$var wire 1 c' ww_saidaTeste7 [22] $end
$var wire 1 d' ww_saidaTeste7 [21] $end
$var wire 1 e' ww_saidaTeste7 [20] $end
$var wire 1 f' ww_saidaTeste7 [19] $end
$var wire 1 g' ww_saidaTeste7 [18] $end
$var wire 1 h' ww_saidaTeste7 [17] $end
$var wire 1 i' ww_saidaTeste7 [16] $end
$var wire 1 j' ww_saidaTeste7 [15] $end
$var wire 1 k' ww_saidaTeste7 [14] $end
$var wire 1 l' ww_saidaTeste7 [13] $end
$var wire 1 m' ww_saidaTeste7 [12] $end
$var wire 1 n' ww_saidaTeste7 [11] $end
$var wire 1 o' ww_saidaTeste7 [10] $end
$var wire 1 p' ww_saidaTeste7 [9] $end
$var wire 1 q' ww_saidaTeste7 [8] $end
$var wire 1 r' ww_saidaTeste7 [7] $end
$var wire 1 s' ww_saidaTeste7 [6] $end
$var wire 1 t' ww_saidaTeste7 [5] $end
$var wire 1 u' ww_saidaTeste7 [4] $end
$var wire 1 v' ww_saidaTeste7 [3] $end
$var wire 1 w' ww_saidaTeste7 [2] $end
$var wire 1 x' ww_saidaTeste7 [1] $end
$var wire 1 y' ww_saidaTeste7 [0] $end
$var wire 1 z' \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [35] $end
$var wire 1 {' \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [34] $end
$var wire 1 |' \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [33] $end
$var wire 1 }' \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [32] $end
$var wire 1 ~' \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [31] $end
$var wire 1 !( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [30] $end
$var wire 1 "( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [29] $end
$var wire 1 #( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [28] $end
$var wire 1 $( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [27] $end
$var wire 1 %( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [26] $end
$var wire 1 &( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [25] $end
$var wire 1 '( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [24] $end
$var wire 1 (( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [23] $end
$var wire 1 )( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [22] $end
$var wire 1 *( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [21] $end
$var wire 1 +( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [20] $end
$var wire 1 ,( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [19] $end
$var wire 1 -( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [18] $end
$var wire 1 .( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [17] $end
$var wire 1 /( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [16] $end
$var wire 1 0( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [15] $end
$var wire 1 1( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [14] $end
$var wire 1 2( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [13] $end
$var wire 1 3( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [12] $end
$var wire 1 4( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [11] $end
$var wire 1 5( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [10] $end
$var wire 1 6( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [9] $end
$var wire 1 7( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [8] $end
$var wire 1 8( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [7] $end
$var wire 1 9( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [6] $end
$var wire 1 :( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [5] $end
$var wire 1 ;( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [4] $end
$var wire 1 <( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [3] $end
$var wire 1 =( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [2] $end
$var wire 1 >( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 ?( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 @( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 A( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 B( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 C( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [2] $end
$var wire 1 D( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [1] $end
$var wire 1 E( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [0] $end
$var wire 1 F( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [35] $end
$var wire 1 G( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [34] $end
$var wire 1 H( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [33] $end
$var wire 1 I( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [32] $end
$var wire 1 J( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [31] $end
$var wire 1 K( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [30] $end
$var wire 1 L( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [29] $end
$var wire 1 M( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [28] $end
$var wire 1 N( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [27] $end
$var wire 1 O( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [26] $end
$var wire 1 P( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [25] $end
$var wire 1 Q( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [24] $end
$var wire 1 R( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [23] $end
$var wire 1 S( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [22] $end
$var wire 1 T( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [21] $end
$var wire 1 U( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [20] $end
$var wire 1 V( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [19] $end
$var wire 1 W( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [18] $end
$var wire 1 X( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [17] $end
$var wire 1 Y( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [16] $end
$var wire 1 Z( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [15] $end
$var wire 1 [( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [14] $end
$var wire 1 \( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [13] $end
$var wire 1 ]( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [12] $end
$var wire 1 ^( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [11] $end
$var wire 1 _( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [10] $end
$var wire 1 `( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [9] $end
$var wire 1 a( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [8] $end
$var wire 1 b( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [7] $end
$var wire 1 c( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [6] $end
$var wire 1 d( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [5] $end
$var wire 1 e( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [4] $end
$var wire 1 f( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [3] $end
$var wire 1 g( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [2] $end
$var wire 1 h( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [1] $end
$var wire 1 i( \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [0] $end
$var wire 1 j( \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [35] $end
$var wire 1 k( \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [34] $end
$var wire 1 l( \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [33] $end
$var wire 1 m( \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [32] $end
$var wire 1 n( \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [31] $end
$var wire 1 o( \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [30] $end
$var wire 1 p( \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [29] $end
$var wire 1 q( \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [28] $end
$var wire 1 r( \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [27] $end
$var wire 1 s( \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [26] $end
$var wire 1 t( \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [25] $end
$var wire 1 u( \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [24] $end
$var wire 1 v( \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [23] $end
$var wire 1 w( \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [22] $end
$var wire 1 x( \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [21] $end
$var wire 1 y( \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [20] $end
$var wire 1 z( \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [19] $end
$var wire 1 {( \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [18] $end
$var wire 1 |( \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [17] $end
$var wire 1 }( \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [16] $end
$var wire 1 ~( \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [15] $end
$var wire 1 !) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [14] $end
$var wire 1 ") \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [13] $end
$var wire 1 #) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [12] $end
$var wire 1 $) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [11] $end
$var wire 1 %) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [10] $end
$var wire 1 &) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [9] $end
$var wire 1 ') \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [8] $end
$var wire 1 () \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [7] $end
$var wire 1 )) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [6] $end
$var wire 1 *) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [5] $end
$var wire 1 +) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [4] $end
$var wire 1 ,) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [3] $end
$var wire 1 -) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [2] $end
$var wire 1 .) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 /) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 0) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 1) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 2) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 3) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ [2] $end
$var wire 1 4) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ [1] $end
$var wire 1 5) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ [0] $end
$var wire 1 6) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [35] $end
$var wire 1 7) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [34] $end
$var wire 1 8) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [33] $end
$var wire 1 9) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [32] $end
$var wire 1 :) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [31] $end
$var wire 1 ;) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [30] $end
$var wire 1 <) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [29] $end
$var wire 1 =) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [28] $end
$var wire 1 >) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [27] $end
$var wire 1 ?) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [26] $end
$var wire 1 @) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [25] $end
$var wire 1 A) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [24] $end
$var wire 1 B) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [23] $end
$var wire 1 C) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [22] $end
$var wire 1 D) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [21] $end
$var wire 1 E) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [20] $end
$var wire 1 F) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [19] $end
$var wire 1 G) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [18] $end
$var wire 1 H) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [17] $end
$var wire 1 I) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [16] $end
$var wire 1 J) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [15] $end
$var wire 1 K) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [14] $end
$var wire 1 L) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [13] $end
$var wire 1 M) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [12] $end
$var wire 1 N) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [11] $end
$var wire 1 O) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [10] $end
$var wire 1 P) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [9] $end
$var wire 1 Q) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [8] $end
$var wire 1 R) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [7] $end
$var wire 1 S) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [6] $end
$var wire 1 T) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [5] $end
$var wire 1 U) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [4] $end
$var wire 1 V) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [3] $end
$var wire 1 W) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [2] $end
$var wire 1 X) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [1] $end
$var wire 1 Y) \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [0] $end
$var wire 1 Z) \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 [) \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 \) \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 ]) \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 ^) \op[0]~output_o\ $end
$var wire 1 _) \op[1]~output_o\ $end
$var wire 1 `) \op[2]~output_o\ $end
$var wire 1 a) \op[3]~output_o\ $end
$var wire 1 b) \op[4]~output_o\ $end
$var wire 1 c) \op[5]~output_o\ $end
$var wire 1 d) \ula_op[0]~output_o\ $end
$var wire 1 e) \ula_op[1]~output_o\ $end
$var wire 1 f) \hab_esc_mem~output_o\ $end
$var wire 1 g) \hab_le_mem~output_o\ $end
$var wire 1 h) \beq~output_o\ $end
$var wire 1 i) \sel_mux_ula_mem~output_o\ $end
$var wire 1 j) \sel_mux_rt_imm~output_o\ $end
$var wire 1 k) \sel_MUX_rt_rd~output_o\ $end
$var wire 1 l) \sel_mux_jump~output_o\ $end
$var wire 1 m) \hab_esc_reg~output_o\ $end
$var wire 1 n) \saidaROM[0]~output_o\ $end
$var wire 1 o) \saidaROM[1]~output_o\ $end
$var wire 1 p) \saidaROM[2]~output_o\ $end
$var wire 1 q) \saidaROM[3]~output_o\ $end
$var wire 1 r) \saidaROM[4]~output_o\ $end
$var wire 1 s) \saidaROM[5]~output_o\ $end
$var wire 1 t) \saidaROM[6]~output_o\ $end
$var wire 1 u) \saidaROM[7]~output_o\ $end
$var wire 1 v) \saidaROM[8]~output_o\ $end
$var wire 1 w) \saidaROM[9]~output_o\ $end
$var wire 1 x) \saidaROM[10]~output_o\ $end
$var wire 1 y) \saidaROM[11]~output_o\ $end
$var wire 1 z) \saidaROM[12]~output_o\ $end
$var wire 1 {) \saidaROM[13]~output_o\ $end
$var wire 1 |) \saidaROM[14]~output_o\ $end
$var wire 1 }) \saidaROM[15]~output_o\ $end
$var wire 1 ~) \saidaROM[16]~output_o\ $end
$var wire 1 !* \saidaROM[17]~output_o\ $end
$var wire 1 "* \saidaROM[18]~output_o\ $end
$var wire 1 #* \saidaROM[19]~output_o\ $end
$var wire 1 $* \saidaROM[20]~output_o\ $end
$var wire 1 %* \saidaROM[21]~output_o\ $end
$var wire 1 &* \saidaROM[22]~output_o\ $end
$var wire 1 '* \saidaROM[23]~output_o\ $end
$var wire 1 (* \saidaROM[24]~output_o\ $end
$var wire 1 )* \saidaROM[25]~output_o\ $end
$var wire 1 ** \saidaROM[26]~output_o\ $end
$var wire 1 +* \saidaROM[27]~output_o\ $end
$var wire 1 ,* \saidaROM[28]~output_o\ $end
$var wire 1 -* \saidaROM[29]~output_o\ $end
$var wire 1 .* \saidaROM[30]~output_o\ $end
$var wire 1 /* \saidaROM[31]~output_o\ $end
$var wire 1 0* \saidaULA[0]~output_o\ $end
$var wire 1 1* \saidaULA[1]~output_o\ $end
$var wire 1 2* \saidaULA[2]~output_o\ $end
$var wire 1 3* \saidaULA[3]~output_o\ $end
$var wire 1 4* \saidaULA[4]~output_o\ $end
$var wire 1 5* \saidaULA[5]~output_o\ $end
$var wire 1 6* \saidaULA[6]~output_o\ $end
$var wire 1 7* \saidaULA[7]~output_o\ $end
$var wire 1 8* \saidaULA[8]~output_o\ $end
$var wire 1 9* \saidaULA[9]~output_o\ $end
$var wire 1 :* \saidaULA[10]~output_o\ $end
$var wire 1 ;* \saidaULA[11]~output_o\ $end
$var wire 1 <* \saidaULA[12]~output_o\ $end
$var wire 1 =* \saidaULA[13]~output_o\ $end
$var wire 1 >* \saidaULA[14]~output_o\ $end
$var wire 1 ?* \saidaULA[15]~output_o\ $end
$var wire 1 @* \saidaULA[16]~output_o\ $end
$var wire 1 A* \saidaULA[17]~output_o\ $end
$var wire 1 B* \saidaULA[18]~output_o\ $end
$var wire 1 C* \saidaULA[19]~output_o\ $end
$var wire 1 D* \saidaULA[20]~output_o\ $end
$var wire 1 E* \saidaULA[21]~output_o\ $end
$var wire 1 F* \saidaULA[22]~output_o\ $end
$var wire 1 G* \saidaULA[23]~output_o\ $end
$var wire 1 H* \saidaULA[24]~output_o\ $end
$var wire 1 I* \saidaULA[25]~output_o\ $end
$var wire 1 J* \saidaULA[26]~output_o\ $end
$var wire 1 K* \saidaULA[27]~output_o\ $end
$var wire 1 L* \saidaULA[28]~output_o\ $end
$var wire 1 M* \saidaULA[29]~output_o\ $end
$var wire 1 N* \saidaULA[30]~output_o\ $end
$var wire 1 O* \saidaULA[31]~output_o\ $end
$var wire 1 P* \saidaRAM[0]~output_o\ $end
$var wire 1 Q* \saidaRAM[1]~output_o\ $end
$var wire 1 R* \saidaRAM[2]~output_o\ $end
$var wire 1 S* \saidaRAM[3]~output_o\ $end
$var wire 1 T* \saidaRAM[4]~output_o\ $end
$var wire 1 U* \saidaRAM[5]~output_o\ $end
$var wire 1 V* \saidaRAM[6]~output_o\ $end
$var wire 1 W* \saidaRAM[7]~output_o\ $end
$var wire 1 X* \saidaRAM[8]~output_o\ $end
$var wire 1 Y* \saidaRAM[9]~output_o\ $end
$var wire 1 Z* \saidaRAM[10]~output_o\ $end
$var wire 1 [* \saidaRAM[11]~output_o\ $end
$var wire 1 \* \saidaRAM[12]~output_o\ $end
$var wire 1 ]* \saidaRAM[13]~output_o\ $end
$var wire 1 ^* \saidaRAM[14]~output_o\ $end
$var wire 1 _* \saidaRAM[15]~output_o\ $end
$var wire 1 `* \saidaRAM[16]~output_o\ $end
$var wire 1 a* \saidaRAM[17]~output_o\ $end
$var wire 1 b* \saidaRAM[18]~output_o\ $end
$var wire 1 c* \saidaRAM[19]~output_o\ $end
$var wire 1 d* \saidaRAM[20]~output_o\ $end
$var wire 1 e* \saidaRAM[21]~output_o\ $end
$var wire 1 f* \saidaRAM[22]~output_o\ $end
$var wire 1 g* \saidaRAM[23]~output_o\ $end
$var wire 1 h* \saidaRAM[24]~output_o\ $end
$var wire 1 i* \saidaRAM[25]~output_o\ $end
$var wire 1 j* \saidaRAM[26]~output_o\ $end
$var wire 1 k* \saidaRAM[27]~output_o\ $end
$var wire 1 l* \saidaRAM[28]~output_o\ $end
$var wire 1 m* \saidaRAM[29]~output_o\ $end
$var wire 1 n* \saidaRAM[30]~output_o\ $end
$var wire 1 o* \saidaRAM[31]~output_o\ $end
$var wire 1 p* \saidaPC[0]~output_o\ $end
$var wire 1 q* \saidaPC[1]~output_o\ $end
$var wire 1 r* \saidaPC[2]~output_o\ $end
$var wire 1 s* \saidaPC[3]~output_o\ $end
$var wire 1 t* \saidaPC[4]~output_o\ $end
$var wire 1 u* \saidaPC[5]~output_o\ $end
$var wire 1 v* \saidaPC[6]~output_o\ $end
$var wire 1 w* \saidaPC[7]~output_o\ $end
$var wire 1 x* \saidaPC[8]~output_o\ $end
$var wire 1 y* \saidaPC[9]~output_o\ $end
$var wire 1 z* \saidaPC[10]~output_o\ $end
$var wire 1 {* \saidaPC[11]~output_o\ $end
$var wire 1 |* \saidaPC[12]~output_o\ $end
$var wire 1 }* \saidaPC[13]~output_o\ $end
$var wire 1 ~* \saidaPC[14]~output_o\ $end
$var wire 1 !+ \saidaPC[15]~output_o\ $end
$var wire 1 "+ \saidaPC[16]~output_o\ $end
$var wire 1 #+ \saidaPC[17]~output_o\ $end
$var wire 1 $+ \saidaPC[18]~output_o\ $end
$var wire 1 %+ \saidaPC[19]~output_o\ $end
$var wire 1 &+ \saidaPC[20]~output_o\ $end
$var wire 1 '+ \saidaPC[21]~output_o\ $end
$var wire 1 (+ \saidaPC[22]~output_o\ $end
$var wire 1 )+ \saidaPC[23]~output_o\ $end
$var wire 1 *+ \saidaPC[24]~output_o\ $end
$var wire 1 ++ \saidaPC[25]~output_o\ $end
$var wire 1 ,+ \saidaPC[26]~output_o\ $end
$var wire 1 -+ \saidaPC[27]~output_o\ $end
$var wire 1 .+ \saidaPC[28]~output_o\ $end
$var wire 1 /+ \saidaPC[29]~output_o\ $end
$var wire 1 0+ \saidaPC[30]~output_o\ $end
$var wire 1 1+ \saidaPC[31]~output_o\ $end
$var wire 1 2+ \saidaTeste1[0]~output_o\ $end
$var wire 1 3+ \saidaTeste1[1]~output_o\ $end
$var wire 1 4+ \saidaTeste1[2]~output_o\ $end
$var wire 1 5+ \saidaTeste1[3]~output_o\ $end
$var wire 1 6+ \saidaTeste1[4]~output_o\ $end
$var wire 1 7+ \saidaTeste1[5]~output_o\ $end
$var wire 1 8+ \saidaTeste1[6]~output_o\ $end
$var wire 1 9+ \saidaTeste1[7]~output_o\ $end
$var wire 1 :+ \saidaTeste1[8]~output_o\ $end
$var wire 1 ;+ \saidaTeste1[9]~output_o\ $end
$var wire 1 <+ \saidaTeste1[10]~output_o\ $end
$var wire 1 =+ \saidaTeste1[11]~output_o\ $end
$var wire 1 >+ \saidaTeste1[12]~output_o\ $end
$var wire 1 ?+ \saidaTeste1[13]~output_o\ $end
$var wire 1 @+ \saidaTeste1[14]~output_o\ $end
$var wire 1 A+ \saidaTeste1[15]~output_o\ $end
$var wire 1 B+ \saidaTeste1[16]~output_o\ $end
$var wire 1 C+ \saidaTeste1[17]~output_o\ $end
$var wire 1 D+ \saidaTeste1[18]~output_o\ $end
$var wire 1 E+ \saidaTeste1[19]~output_o\ $end
$var wire 1 F+ \saidaTeste1[20]~output_o\ $end
$var wire 1 G+ \saidaTeste1[21]~output_o\ $end
$var wire 1 H+ \saidaTeste1[22]~output_o\ $end
$var wire 1 I+ \saidaTeste1[23]~output_o\ $end
$var wire 1 J+ \saidaTeste1[24]~output_o\ $end
$var wire 1 K+ \saidaTeste1[25]~output_o\ $end
$var wire 1 L+ \saidaTeste1[26]~output_o\ $end
$var wire 1 M+ \saidaTeste1[27]~output_o\ $end
$var wire 1 N+ \saidaTeste1[28]~output_o\ $end
$var wire 1 O+ \saidaTeste1[29]~output_o\ $end
$var wire 1 P+ \saidaTeste1[30]~output_o\ $end
$var wire 1 Q+ \saidaTeste1[31]~output_o\ $end
$var wire 1 R+ \saidaTeste2[0]~output_o\ $end
$var wire 1 S+ \saidaTeste2[1]~output_o\ $end
$var wire 1 T+ \saidaTeste2[2]~output_o\ $end
$var wire 1 U+ \saidaTeste2[3]~output_o\ $end
$var wire 1 V+ \saidaTeste2[4]~output_o\ $end
$var wire 1 W+ \saidaTeste2[5]~output_o\ $end
$var wire 1 X+ \saidaTeste2[6]~output_o\ $end
$var wire 1 Y+ \saidaTeste2[7]~output_o\ $end
$var wire 1 Z+ \saidaTeste2[8]~output_o\ $end
$var wire 1 [+ \saidaTeste2[9]~output_o\ $end
$var wire 1 \+ \saidaTeste2[10]~output_o\ $end
$var wire 1 ]+ \saidaTeste2[11]~output_o\ $end
$var wire 1 ^+ \saidaTeste2[12]~output_o\ $end
$var wire 1 _+ \saidaTeste2[13]~output_o\ $end
$var wire 1 `+ \saidaTeste2[14]~output_o\ $end
$var wire 1 a+ \saidaTeste2[15]~output_o\ $end
$var wire 1 b+ \saidaTeste2[16]~output_o\ $end
$var wire 1 c+ \saidaTeste2[17]~output_o\ $end
$var wire 1 d+ \saidaTeste2[18]~output_o\ $end
$var wire 1 e+ \saidaTeste2[19]~output_o\ $end
$var wire 1 f+ \saidaTeste2[20]~output_o\ $end
$var wire 1 g+ \saidaTeste2[21]~output_o\ $end
$var wire 1 h+ \saidaTeste2[22]~output_o\ $end
$var wire 1 i+ \saidaTeste2[23]~output_o\ $end
$var wire 1 j+ \saidaTeste2[24]~output_o\ $end
$var wire 1 k+ \saidaTeste2[25]~output_o\ $end
$var wire 1 l+ \saidaTeste2[26]~output_o\ $end
$var wire 1 m+ \saidaTeste2[27]~output_o\ $end
$var wire 1 n+ \saidaTeste2[28]~output_o\ $end
$var wire 1 o+ \saidaTeste2[29]~output_o\ $end
$var wire 1 p+ \saidaTeste2[30]~output_o\ $end
$var wire 1 q+ \saidaTeste2[31]~output_o\ $end
$var wire 1 r+ \saidaTeste3[0]~output_o\ $end
$var wire 1 s+ \saidaTeste3[1]~output_o\ $end
$var wire 1 t+ \saidaTeste3[2]~output_o\ $end
$var wire 1 u+ \saidaTeste3[3]~output_o\ $end
$var wire 1 v+ \saidaTeste3[4]~output_o\ $end
$var wire 1 w+ \saidaTeste3[5]~output_o\ $end
$var wire 1 x+ \saidaTeste3[6]~output_o\ $end
$var wire 1 y+ \saidaTeste3[7]~output_o\ $end
$var wire 1 z+ \saidaTeste3[8]~output_o\ $end
$var wire 1 {+ \saidaTeste3[9]~output_o\ $end
$var wire 1 |+ \saidaTeste3[10]~output_o\ $end
$var wire 1 }+ \saidaTeste3[11]~output_o\ $end
$var wire 1 ~+ \saidaTeste3[12]~output_o\ $end
$var wire 1 !, \saidaTeste3[13]~output_o\ $end
$var wire 1 ", \saidaTeste3[14]~output_o\ $end
$var wire 1 #, \saidaTeste3[15]~output_o\ $end
$var wire 1 $, \saidaTeste3[16]~output_o\ $end
$var wire 1 %, \saidaTeste3[17]~output_o\ $end
$var wire 1 &, \saidaTeste3[18]~output_o\ $end
$var wire 1 ', \saidaTeste3[19]~output_o\ $end
$var wire 1 (, \saidaTeste3[20]~output_o\ $end
$var wire 1 ), \saidaTeste3[21]~output_o\ $end
$var wire 1 *, \saidaTeste3[22]~output_o\ $end
$var wire 1 +, \saidaTeste3[23]~output_o\ $end
$var wire 1 ,, \saidaTeste3[24]~output_o\ $end
$var wire 1 -, \saidaTeste3[25]~output_o\ $end
$var wire 1 ., \saidaTeste3[26]~output_o\ $end
$var wire 1 /, \saidaTeste3[27]~output_o\ $end
$var wire 1 0, \saidaTeste3[28]~output_o\ $end
$var wire 1 1, \saidaTeste3[29]~output_o\ $end
$var wire 1 2, \saidaTeste3[30]~output_o\ $end
$var wire 1 3, \saidaTeste3[31]~output_o\ $end
$var wire 1 4, \saidaTeste4[0]~output_o\ $end
$var wire 1 5, \saidaTeste4[1]~output_o\ $end
$var wire 1 6, \saidaTeste4[2]~output_o\ $end
$var wire 1 7, \saidaTeste4[3]~output_o\ $end
$var wire 1 8, \saidaTeste4[4]~output_o\ $end
$var wire 1 9, \saidaTeste4[5]~output_o\ $end
$var wire 1 :, \saidaTeste4[6]~output_o\ $end
$var wire 1 ;, \saidaTeste4[7]~output_o\ $end
$var wire 1 <, \saidaTeste4[8]~output_o\ $end
$var wire 1 =, \saidaTeste4[9]~output_o\ $end
$var wire 1 >, \saidaTeste4[10]~output_o\ $end
$var wire 1 ?, \saidaTeste4[11]~output_o\ $end
$var wire 1 @, \saidaTeste4[12]~output_o\ $end
$var wire 1 A, \saidaTeste4[13]~output_o\ $end
$var wire 1 B, \saidaTeste4[14]~output_o\ $end
$var wire 1 C, \saidaTeste4[15]~output_o\ $end
$var wire 1 D, \saidaTeste4[16]~output_o\ $end
$var wire 1 E, \saidaTeste4[17]~output_o\ $end
$var wire 1 F, \saidaTeste4[18]~output_o\ $end
$var wire 1 G, \saidaTeste4[19]~output_o\ $end
$var wire 1 H, \saidaTeste4[20]~output_o\ $end
$var wire 1 I, \saidaTeste4[21]~output_o\ $end
$var wire 1 J, \saidaTeste4[22]~output_o\ $end
$var wire 1 K, \saidaTeste4[23]~output_o\ $end
$var wire 1 L, \saidaTeste4[24]~output_o\ $end
$var wire 1 M, \saidaTeste4[25]~output_o\ $end
$var wire 1 N, \saidaTeste4[26]~output_o\ $end
$var wire 1 O, \saidaTeste4[27]~output_o\ $end
$var wire 1 P, \saidaTeste4[28]~output_o\ $end
$var wire 1 Q, \saidaTeste4[29]~output_o\ $end
$var wire 1 R, \saidaTeste4[30]~output_o\ $end
$var wire 1 S, \saidaTeste4[31]~output_o\ $end
$var wire 1 T, \saidaTeste5[0]~output_o\ $end
$var wire 1 U, \saidaTeste5[1]~output_o\ $end
$var wire 1 V, \saidaTeste5[2]~output_o\ $end
$var wire 1 W, \saidaTeste5[3]~output_o\ $end
$var wire 1 X, \saidaTeste5[4]~output_o\ $end
$var wire 1 Y, \saidaTeste5[5]~output_o\ $end
$var wire 1 Z, \saidaTeste5[6]~output_o\ $end
$var wire 1 [, \saidaTeste5[7]~output_o\ $end
$var wire 1 \, \saidaTeste5[8]~output_o\ $end
$var wire 1 ], \saidaTeste5[9]~output_o\ $end
$var wire 1 ^, \saidaTeste5[10]~output_o\ $end
$var wire 1 _, \saidaTeste5[11]~output_o\ $end
$var wire 1 `, \saidaTeste5[12]~output_o\ $end
$var wire 1 a, \saidaTeste5[13]~output_o\ $end
$var wire 1 b, \saidaTeste5[14]~output_o\ $end
$var wire 1 c, \saidaTeste5[15]~output_o\ $end
$var wire 1 d, \saidaTeste5[16]~output_o\ $end
$var wire 1 e, \saidaTeste5[17]~output_o\ $end
$var wire 1 f, \saidaTeste5[18]~output_o\ $end
$var wire 1 g, \saidaTeste5[19]~output_o\ $end
$var wire 1 h, \saidaTeste5[20]~output_o\ $end
$var wire 1 i, \saidaTeste5[21]~output_o\ $end
$var wire 1 j, \saidaTeste5[22]~output_o\ $end
$var wire 1 k, \saidaTeste5[23]~output_o\ $end
$var wire 1 l, \saidaTeste5[24]~output_o\ $end
$var wire 1 m, \saidaTeste5[25]~output_o\ $end
$var wire 1 n, \saidaTeste5[26]~output_o\ $end
$var wire 1 o, \saidaTeste5[27]~output_o\ $end
$var wire 1 p, \saidaTeste5[28]~output_o\ $end
$var wire 1 q, \saidaTeste5[29]~output_o\ $end
$var wire 1 r, \saidaTeste5[30]~output_o\ $end
$var wire 1 s, \saidaTeste5[31]~output_o\ $end
$var wire 1 t, \saidaTeste6[0]~output_o\ $end
$var wire 1 u, \saidaTeste6[1]~output_o\ $end
$var wire 1 v, \saidaTeste6[2]~output_o\ $end
$var wire 1 w, \saidaTeste6[3]~output_o\ $end
$var wire 1 x, \saidaTeste6[4]~output_o\ $end
$var wire 1 y, \saidaTeste6[5]~output_o\ $end
$var wire 1 z, \saidaTeste6[6]~output_o\ $end
$var wire 1 {, \saidaTeste6[7]~output_o\ $end
$var wire 1 |, \saidaTeste6[8]~output_o\ $end
$var wire 1 }, \saidaTeste6[9]~output_o\ $end
$var wire 1 ~, \saidaTeste6[10]~output_o\ $end
$var wire 1 !- \saidaTeste6[11]~output_o\ $end
$var wire 1 "- \saidaTeste6[12]~output_o\ $end
$var wire 1 #- \saidaTeste6[13]~output_o\ $end
$var wire 1 $- \saidaTeste6[14]~output_o\ $end
$var wire 1 %- \saidaTeste6[15]~output_o\ $end
$var wire 1 &- \saidaTeste6[16]~output_o\ $end
$var wire 1 '- \saidaTeste6[17]~output_o\ $end
$var wire 1 (- \saidaTeste6[18]~output_o\ $end
$var wire 1 )- \saidaTeste6[19]~output_o\ $end
$var wire 1 *- \saidaTeste6[20]~output_o\ $end
$var wire 1 +- \saidaTeste6[21]~output_o\ $end
$var wire 1 ,- \saidaTeste6[22]~output_o\ $end
$var wire 1 -- \saidaTeste6[23]~output_o\ $end
$var wire 1 .- \saidaTeste6[24]~output_o\ $end
$var wire 1 /- \saidaTeste6[25]~output_o\ $end
$var wire 1 0- \saidaTeste6[26]~output_o\ $end
$var wire 1 1- \saidaTeste6[27]~output_o\ $end
$var wire 1 2- \saidaTeste6[28]~output_o\ $end
$var wire 1 3- \saidaTeste6[29]~output_o\ $end
$var wire 1 4- \saidaTeste6[30]~output_o\ $end
$var wire 1 5- \saidaTeste6[31]~output_o\ $end
$var wire 1 6- \saidaTeste7[0]~output_o\ $end
$var wire 1 7- \saidaTeste7[1]~output_o\ $end
$var wire 1 8- \saidaTeste7[2]~output_o\ $end
$var wire 1 9- \saidaTeste7[3]~output_o\ $end
$var wire 1 :- \saidaTeste7[4]~output_o\ $end
$var wire 1 ;- \saidaTeste7[5]~output_o\ $end
$var wire 1 <- \saidaTeste7[6]~output_o\ $end
$var wire 1 =- \saidaTeste7[7]~output_o\ $end
$var wire 1 >- \saidaTeste7[8]~output_o\ $end
$var wire 1 ?- \saidaTeste7[9]~output_o\ $end
$var wire 1 @- \saidaTeste7[10]~output_o\ $end
$var wire 1 A- \saidaTeste7[11]~output_o\ $end
$var wire 1 B- \saidaTeste7[12]~output_o\ $end
$var wire 1 C- \saidaTeste7[13]~output_o\ $end
$var wire 1 D- \saidaTeste7[14]~output_o\ $end
$var wire 1 E- \saidaTeste7[15]~output_o\ $end
$var wire 1 F- \saidaTeste7[16]~output_o\ $end
$var wire 1 G- \saidaTeste7[17]~output_o\ $end
$var wire 1 H- \saidaTeste7[18]~output_o\ $end
$var wire 1 I- \saidaTeste7[19]~output_o\ $end
$var wire 1 J- \saidaTeste7[20]~output_o\ $end
$var wire 1 K- \saidaTeste7[21]~output_o\ $end
$var wire 1 L- \saidaTeste7[22]~output_o\ $end
$var wire 1 M- \saidaTeste7[23]~output_o\ $end
$var wire 1 N- \saidaTeste7[24]~output_o\ $end
$var wire 1 O- \saidaTeste7[25]~output_o\ $end
$var wire 1 P- \saidaTeste7[26]~output_o\ $end
$var wire 1 Q- \saidaTeste7[27]~output_o\ $end
$var wire 1 R- \saidaTeste7[28]~output_o\ $end
$var wire 1 S- \saidaTeste7[29]~output_o\ $end
$var wire 1 T- \saidaTeste7[30]~output_o\ $end
$var wire 1 U- \saidaTeste7[31]~output_o\ $end
$var wire 1 V- \clk~input_o\ $end
$var wire 1 W- \clk~inputclkctrl_outclk\ $end
$var wire 1 X- \FD|MEM_INST|content~7_combout\ $end
$var wire 1 Y- \FD|MEM_INST|content~8_combout\ $end
$var wire 1 Z- \FD|MEM_INST|content~9_combout\ $end
$var wire 1 [- \FD|MEM_INST|content~10_combout\ $end
$var wire 1 \- \FD|SOMA_PC_IMM|SOMAOUT[3]~4_combout\ $end
$var wire 1 ]- \FD|MEM_INST|content~5_combout\ $end
$var wire 1 ^- \FD|MEM_INST|content~6_combout\ $end
$var wire 1 _- \UCFD|HAB_ESC_REG~0_combout\ $end
$var wire 1 `- \FD|MEM_INST|content~15_combout\ $end
$var wire 1 a- \FD|MEM_INST|content~16_combout\ $end
$var wire 1 b- \FD|MUX_RT_RD|q[2]~2_combout\ $end
$var wire 1 c- \FD|MEM_INST|content~17_combout\ $end
$var wire 1 d- \FD|MEM_INST|content~18_combout\ $end
$var wire 1 e- \FD|MEM_INST|content~21_combout\ $end
$var wire 1 f- \FD|MEM_INST|content~22_combout\ $end
$var wire 1 g- \FD|MUX_RT_RD|q[0]~0_combout\ $end
$var wire 1 h- \FD|MEM_INST|content~19_combout\ $end
$var wire 1 i- \FD|MEM_INST|content~20_combout\ $end
$var wire 1 j- \FD|MEM_INST|content~23_combout\ $end
$var wire 1 k- \FD|MEM_INST|content~24_combout\ $end
$var wire 1 l- \FD|MUX_RT_RD|q[1]~1_combout\ $end
$var wire 1 m- \FD|BANCO_REG|Mux63~0_combout\ $end
$var wire 1 n- \FD|BANCO_REG|Mux63~1_combout\ $end
$var wire 1 o- \UCFD|MUX3~combout\ $end
$var wire 1 p- \FD|MUX_RT_IMM|q[0]~15_combout\ $end
$var wire 1 q- \FD|MEM_INST|content~27_combout\ $end
$var wire 1 r- \FD|MEM_INST|q[22]~feeder_combout\ $end
$var wire 1 s- \FD|MEM_INST|content~25_combout\ $end
$var wire 1 t- \FD|MEM_INST|content~26_combout\ $end
$var wire 1 u- \FD|MEM_INST|content~28_combout\ $end
$var wire 1 v- \FD|MEM_INST|q[23]~feeder_combout\ $end
$var wire 1 w- \FD|BANCO_REG|Equal0~0_combout\ $end
$var wire 1 x- \FD|BANCO_REG|registrador_rtl_0_bypass[0]~feeder_combout\ $end
$var wire 1 y- \FD|BANCO_REG|registrador_rtl_0_bypass[5]~feeder_combout\ $end
$var wire 1 z- \FD|BANCO_REG|registrador_rtl_0_bypass[4]~feeder_combout\ $end
$var wire 1 {- \FD|BANCO_REG|registrador_rtl_0_bypass[3]~feeder_combout\ $end
$var wire 1 |- \FD|BANCO_REG|registrador_rtl_0_bypass[1]~feeder_combout\ $end
$var wire 1 }- \FD|BANCO_REG|Mux31~0_combout\ $end
$var wire 1 ~- \FD|BANCO_REG|Mux31~1_combout\ $end
$var wire 1 !. \FD|UC_ULA|q[1]~1_combout\ $end
$var wire 1 ". \FD|MEM_INST|content~13_combout\ $end
$var wire 1 #. \FD|MEM_INST|content~14_combout\ $end
$var wire 1 $. \FD|UC_ULA|q[0]~0_combout\ $end
$var wire 1 %. \FD|UC_ULA|q[2]~2_combout\ $end
$var wire 1 &. \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a31\ $end
$var wire 1 '. \FD|MUX_RT_IMM|q[1]~17_combout\ $end
$var wire 1 (. \FD|MUX_RT_IMM|q[1]~48_combout\ $end
$var wire 1 ). \FD|MUX_RT_IMM|q[0]~14_combout\ $end
$var wire 1 *. \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a0~portbdataout\ $end
$var wire 1 +. \FD|BANCO_REG|saidaA[0]~0_combout\ $end
$var wire 1 ,. \FD|ULA|SOMA|CarryOut[0]~0_combout\ $end
$var wire 1 -. \FD|ULA|MUX|Mux30~0_combout\ $end
$var wire 1 .. \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a31\ $end
$var wire 1 /. \FD|BANCO_REG|saidaA[1]~1_combout\ $end
$var wire 1 0. \FD|ULA|MUX|Mux30~1_combout\ $end
$var wire 1 1. \FD|comb~0_combout\ $end
$var wire 1 2. \FD|RAM|q[2]~0_combout\ $end
$var wire 1 3. \FD|RAM|q[1]~2_combout\ $end
$var wire 1 4. \FD|MUX_ULA_MEM|q[1]~64_combout\ $end
$var wire 1 5. \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a30\ $end
$var wire 1 6. \FD|MUX_RT_IMM|q[2]~18_combout\ $end
$var wire 1 7. \FD|MUX_RT_IMM|q[2]~49_combout\ $end
$var wire 1 8. \FD|ULA|SOMA|CarryOut[1]~1_combout\ $end
$var wire 1 9. \FD|ULA|MUX|Mux29~0_combout\ $end
$var wire 1 :. \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a30\ $end
$var wire 1 ;. \FD|BANCO_REG|saidaA[2]~2_combout\ $end
$var wire 1 <. \FD|ULA|MUX|Mux29~1_combout\ $end
$var wire 1 =. \FD|RAM|q[2]~3_combout\ $end
$var wire 1 >. \FD|MUX_ULA_MEM|q[2]~65_combout\ $end
$var wire 1 ?. \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a29\ $end
$var wire 1 @. \FD|BANCO_REG|saidaA[3]~3_combout\ $end
$var wire 1 A. \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a29\ $end
$var wire 1 B. \FD|MUX_RT_IMM|q[3]~19_combout\ $end
$var wire 1 C. \FD|MUX_RT_IMM|q[3]~50_combout\ $end
$var wire 1 D. \FD|ULA|SOMA|CarryOut[2]~2_combout\ $end
$var wire 1 E. \FD|ULA|MUX|Mux28~0_combout\ $end
$var wire 1 F. \FD|ULA|MUX|Mux28~1_combout\ $end
$var wire 1 G. \FD|MUX_ULA_MEM|q[3]~66_combout\ $end
$var wire 1 H. \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a28\ $end
$var wire 1 I. \FD|MUX_RT_IMM|q[4]~20_combout\ $end
$var wire 1 J. \FD|ULA|SOMA|CarryOut[3]~3_combout\ $end
$var wire 1 K. \FD|ULA|MUX|Mux27~0_combout\ $end
$var wire 1 L. \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a28\ $end
$var wire 1 M. \FD|BANCO_REG|saidaA[4]~4_combout\ $end
$var wire 1 N. \FD|ULA|MUX|Mux27~1_combout\ $end
$var wire 1 O. \FD|MUX_ULA_MEM|q[4]~67_combout\ $end
$var wire 1 P. \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a27\ $end
$var wire 1 Q. \FD|BANCO_REG|saidaA[5]~5_combout\ $end
$var wire 1 R. \FD|ULA|SOMA|CarryOut[4]~4_combout\ $end
$var wire 1 S. \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a27\ $end
$var wire 1 T. \FD|MUX_RT_IMM|q[5]~21_combout\ $end
$var wire 1 U. \FD|MUX_RT_IMM|q[5]~51_combout\ $end
$var wire 1 V. \FD|ULA|MUX|Mux26~0_combout\ $end
$var wire 1 W. \FD|ULA|MUX|Mux26~1_combout\ $end
$var wire 1 X. \FD|MUX_ULA_MEM|q[5]~68_combout\ $end
$var wire 1 Y. \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a26\ $end
$var wire 1 Z. \FD|BANCO_REG|saidaA[6]~6_combout\ $end
$var wire 1 [. \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a26\ $end
$var wire 1 \. \FD|MUX_RT_IMM|q[6]~22_combout\ $end
$var wire 1 ]. \FD|ULA|SOMA|CarryOut[5]~5_combout\ $end
$var wire 1 ^. \FD|ULA|MUX|Mux25~0_combout\ $end
$var wire 1 _. \FD|ULA|MUX|Mux25~1_combout\ $end
$var wire 1 `. \FD|MUX_ULA_MEM|q[6]~69_combout\ $end
$var wire 1 a. \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a25\ $end
$var wire 1 b. \FD|BANCO_REG|saidaA[7]~7_combout\ $end
$var wire 1 c. \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a25\ $end
$var wire 1 d. \FD|MUX_RT_IMM|q[7]~23_combout\ $end
$var wire 1 e. \FD|ULA|SOMA|CarryOut[6]~6_combout\ $end
$var wire 1 f. \FD|ULA|MUX|Mux24~0_combout\ $end
$var wire 1 g. \FD|ULA|MUX|Mux24~1_combout\ $end
$var wire 1 h. \FD|MUX_ULA_MEM|q[7]~70_combout\ $end
$var wire 1 i. \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a24\ $end
$var wire 1 j. \FD|BANCO_REG|saidaA[8]~8_combout\ $end
$var wire 1 k. \FD|ULA|SOMA|CarryOut[7]~7_combout\ $end
$var wire 1 l. \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a24\ $end
$var wire 1 m. \FD|MUX_RT_IMM|q[8]~24_combout\ $end
$var wire 1 n. \FD|ULA|MUX|Mux23~0_combout\ $end
$var wire 1 o. \FD|ULA|MUX|Mux23~1_combout\ $end
$var wire 1 p. \FD|MUX_ULA_MEM|q[8]~71_combout\ $end
$var wire 1 q. \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a23\ $end
$var wire 1 r. \FD|BANCO_REG|saidaA[9]~9_combout\ $end
$var wire 1 s. \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a23\ $end
$var wire 1 t. \FD|MUX_RT_IMM|q[9]~25_combout\ $end
$var wire 1 u. \FD|ULA|SOMA|CarryOut[8]~8_combout\ $end
$var wire 1 v. \FD|ULA|MUX|Mux22~0_combout\ $end
$var wire 1 w. \FD|ULA|MUX|Mux22~1_combout\ $end
$var wire 1 x. \FD|MUX_ULA_MEM|q[9]~72_combout\ $end
$var wire 1 y. \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a22\ $end
$var wire 1 z. \FD|MUX_RT_IMM|q[10]~26_combout\ $end
$var wire 1 {. \FD|ULA|SOMA|CarryOut[9]~9_combout\ $end
$var wire 1 |. \FD|ULA|MUX|Mux21~0_combout\ $end
$var wire 1 }. \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a22\ $end
$var wire 1 ~. \FD|BANCO_REG|saidaA[10]~10_combout\ $end
$var wire 1 !/ \FD|ULA|MUX|Mux21~1_combout\ $end
$var wire 1 "/ \FD|MUX_ULA_MEM|q[10]~73_combout\ $end
$var wire 1 #/ \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a21\ $end
$var wire 1 $/ \FD|BANCO_REG|saidaA[11]~11_combout\ $end
$var wire 1 %/ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a21\ $end
$var wire 1 &/ \FD|MUX_RT_IMM|q[11]~27_combout\ $end
$var wire 1 '/ \FD|MUX_RT_IMM|q[11]~52_combout\ $end
$var wire 1 (/ \FD|ULA|SOMA|CarryOut[10]~10_combout\ $end
$var wire 1 )/ \FD|ULA|MUX|Mux20~0_combout\ $end
$var wire 1 */ \FD|ULA|MUX|Mux20~1_combout\ $end
$var wire 1 +/ \FD|MUX_ULA_MEM|q[11]~74_combout\ $end
$var wire 1 ,/ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a20\ $end
$var wire 1 -/ \FD|MUX_RT_IMM|q[12]~28_combout\ $end
$var wire 1 ./ \FD|MUX_RT_IMM|q[12]~53_combout\ $end
$var wire 1 // \FD|ULA|SOMA|CarryOut[11]~11_combout\ $end
$var wire 1 0/ \FD|ULA|MUX|Mux19~0_combout\ $end
$var wire 1 1/ \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a20\ $end
$var wire 1 2/ \FD|BANCO_REG|saidaA[12]~12_combout\ $end
$var wire 1 3/ \FD|ULA|MUX|Mux19~1_combout\ $end
$var wire 1 4/ \FD|MUX_ULA_MEM|q[12]~75_combout\ $end
$var wire 1 5/ \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a19\ $end
$var wire 1 6/ \FD|BANCO_REG|saidaA[13]~13_combout\ $end
$var wire 1 7/ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a19\ $end
$var wire 1 8/ \FD|MUX_RT_IMM|q[13]~29_combout\ $end
$var wire 1 9/ \FD|MUX_RT_IMM|q[13]~54_combout\ $end
$var wire 1 :/ \FD|ULA|SOMA|CarryOut[12]~12_combout\ $end
$var wire 1 ;/ \FD|ULA|MUX|Mux18~0_combout\ $end
$var wire 1 </ \FD|ULA|MUX|Mux18~1_combout\ $end
$var wire 1 =/ \FD|MUX_ULA_MEM|q[13]~76_combout\ $end
$var wire 1 >/ \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a18\ $end
$var wire 1 ?/ \FD|BANCO_REG|saidaA[14]~14_combout\ $end
$var wire 1 @/ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a18\ $end
$var wire 1 A/ \FD|MUX_RT_IMM|q[14]~30_combout\ $end
$var wire 1 B/ \FD|ULA|SOMA|CarryOut[13]~13_combout\ $end
$var wire 1 C/ \FD|ULA|MUX|Mux17~0_combout\ $end
$var wire 1 D/ \FD|ULA|MUX|Mux17~1_combout\ $end
$var wire 1 E/ \FD|MUX_ULA_MEM|q[14]~77_combout\ $end
$var wire 1 F/ \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a17\ $end
$var wire 1 G/ \FD|BANCO_REG|saidaA[15]~15_combout\ $end
$var wire 1 H/ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a17\ $end
$var wire 1 I/ \FD|MUX_RT_IMM|q[15]~31_combout\ $end
$var wire 1 J/ \FD|ULA|SOMA|CarryOut[14]~14_combout\ $end
$var wire 1 K/ \FD|ULA|MUX|Mux16~0_combout\ $end
$var wire 1 L/ \FD|ULA|MUX|Mux16~1_combout\ $end
$var wire 1 M/ \FD|MUX_ULA_MEM|q[15]~78_combout\ $end
$var wire 1 N/ \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a16\ $end
$var wire 1 O/ \FD|BANCO_REG|saidaA[16]~16_combout\ $end
$var wire 1 P/ \FD|ULA|SOMA|CarryOut[15]~15_combout\ $end
$var wire 1 Q/ \FD|ULA|MUX|Mux15~0_combout\ $end
$var wire 1 R/ \FD|ULA|MUX|Mux15~1_combout\ $end
$var wire 1 S/ \FD|MUX_ULA_MEM|q[16]~79_combout\ $end
$var wire 1 T/ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a16\ $end
$var wire 1 U/ \FD|MUX_RT_IMM|q[16]~32_combout\ $end
$var wire 1 V/ \FD|ULA|SOMA|CarryOut[16]~16_combout\ $end
$var wire 1 W/ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a15\ $end
$var wire 1 X/ \FD|MUX_RT_IMM|q[17]~33_combout\ $end
$var wire 1 Y/ \FD|ULA|MUX|Mux14~0_combout\ $end
$var wire 1 Z/ \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a15\ $end
$var wire 1 [/ \FD|BANCO_REG|saidaA[17]~17_combout\ $end
$var wire 1 \/ \FD|ULA|MUX|Mux14~1_combout\ $end
$var wire 1 ]/ \FD|MUX_ULA_MEM|q[17]~80_combout\ $end
$var wire 1 ^/ \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a14\ $end
$var wire 1 _/ \FD|BANCO_REG|saidaA[18]~18_combout\ $end
$var wire 1 `/ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a14\ $end
$var wire 1 a/ \FD|MUX_RT_IMM|q[18]~34_combout\ $end
$var wire 1 b/ \FD|ULA|SOMA|CarryOut[17]~17_combout\ $end
$var wire 1 c/ \FD|ULA|MUX|Mux13~0_combout\ $end
$var wire 1 d/ \FD|ULA|MUX|Mux13~1_combout\ $end
$var wire 1 e/ \FD|MUX_ULA_MEM|q[18]~81_combout\ $end
$var wire 1 f/ \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a13\ $end
$var wire 1 g/ \FD|BANCO_REG|saidaA[19]~19_combout\ $end
$var wire 1 h/ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a13\ $end
$var wire 1 i/ \FD|MUX_RT_IMM|q[19]~35_combout\ $end
$var wire 1 j/ \FD|ULA|SOMA|CarryOut[18]~18_combout\ $end
$var wire 1 k/ \FD|ULA|MUX|Mux12~0_combout\ $end
$var wire 1 l/ \FD|ULA|MUX|Mux12~1_combout\ $end
$var wire 1 m/ \FD|MUX_ULA_MEM|q[19]~82_combout\ $end
$var wire 1 n/ \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a12\ $end
$var wire 1 o/ \FD|BANCO_REG|saidaA[20]~20_combout\ $end
$var wire 1 p/ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a12\ $end
$var wire 1 q/ \FD|MUX_RT_IMM|q[20]~36_combout\ $end
$var wire 1 r/ \FD|ULA|SOMA|CarryOut[19]~19_combout\ $end
$var wire 1 s/ \FD|ULA|MUX|Mux11~0_combout\ $end
$var wire 1 t/ \FD|ULA|MUX|Mux11~1_combout\ $end
$var wire 1 u/ \FD|MUX_ULA_MEM|q[20]~83_combout\ $end
$var wire 1 v/ \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a11\ $end
$var wire 1 w/ \FD|BANCO_REG|saidaA[21]~21_combout\ $end
$var wire 1 x/ \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a11\ $end
$var wire 1 y/ \FD|MUX_RT_IMM|q[21]~37_combout\ $end
$var wire 1 z/ \FD|ULA|SOMA|CarryOut[20]~20_combout\ $end
$var wire 1 {/ \FD|ULA|MUX|Mux10~0_combout\ $end
$var wire 1 |/ \FD|ULA|MUX|Mux10~1_combout\ $end
$var wire 1 }/ \FD|MUX_ULA_MEM|q[21]~84_combout\ $end
$var wire 1 ~/ \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a10\ $end
$var wire 1 !0 \FD|BANCO_REG|saidaA[22]~22_combout\ $end
$var wire 1 "0 \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a10\ $end
$var wire 1 #0 \FD|MUX_RT_IMM|q[22]~38_combout\ $end
$var wire 1 $0 \FD|ULA|SOMA|CarryOut[21]~21_combout\ $end
$var wire 1 %0 \FD|ULA|MUX|Mux9~0_combout\ $end
$var wire 1 &0 \FD|ULA|MUX|Mux9~1_combout\ $end
$var wire 1 '0 \FD|MUX_ULA_MEM|q[22]~85_combout\ $end
$var wire 1 (0 \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a9\ $end
$var wire 1 )0 \FD|BANCO_REG|registrador_rtl_0_bypass[20]~feeder_combout\ $end
$var wire 1 *0 \FD|BANCO_REG|saidaA[23]~23_combout\ $end
$var wire 1 +0 \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a9\ $end
$var wire 1 ,0 \FD|MUX_RT_IMM|q[23]~39_combout\ $end
$var wire 1 -0 \FD|ULA|SOMA|CarryOut[22]~22_combout\ $end
$var wire 1 .0 \FD|ULA|MUX|Mux8~0_combout\ $end
$var wire 1 /0 \FD|ULA|MUX|Mux8~1_combout\ $end
$var wire 1 00 \FD|MUX_ULA_MEM|q[23]~86_combout\ $end
$var wire 1 10 \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a8\ $end
$var wire 1 20 \FD|BANCO_REG|saidaA[24]~24_combout\ $end
$var wire 1 30 \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a8\ $end
$var wire 1 40 \FD|MUX_RT_IMM|q[24]~40_combout\ $end
$var wire 1 50 \FD|ULA|SOMA|CarryOut[23]~23_combout\ $end
$var wire 1 60 \FD|ULA|MUX|Mux7~0_combout\ $end
$var wire 1 70 \FD|ULA|MUX|Mux7~1_combout\ $end
$var wire 1 80 \FD|MUX_ULA_MEM|q[24]~87_combout\ $end
$var wire 1 90 \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a7\ $end
$var wire 1 :0 \FD|BANCO_REG|saidaA[25]~25_combout\ $end
$var wire 1 ;0 \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a7\ $end
$var wire 1 <0 \FD|MUX_RT_IMM|q[25]~41_combout\ $end
$var wire 1 =0 \FD|ULA|SOMA|CarryOut[24]~24_combout\ $end
$var wire 1 >0 \FD|ULA|MUX|Mux6~0_combout\ $end
$var wire 1 ?0 \FD|ULA|MUX|Mux6~1_combout\ $end
$var wire 1 @0 \FD|MUX_ULA_MEM|q[25]~88_combout\ $end
$var wire 1 A0 \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a6\ $end
$var wire 1 B0 \FD|BANCO_REG|saidaA[26]~26_combout\ $end
$var wire 1 C0 \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a6\ $end
$var wire 1 D0 \FD|MUX_RT_IMM|q[26]~42_combout\ $end
$var wire 1 E0 \FD|ULA|SOMA|CarryOut[25]~25_combout\ $end
$var wire 1 F0 \FD|ULA|MUX|Mux5~0_combout\ $end
$var wire 1 G0 \FD|ULA|MUX|Mux5~1_combout\ $end
$var wire 1 H0 \FD|MUX_ULA_MEM|q[26]~89_combout\ $end
$var wire 1 I0 \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a5\ $end
$var wire 1 J0 \FD|BANCO_REG|saidaA[27]~27_combout\ $end
$var wire 1 K0 \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a5\ $end
$var wire 1 L0 \FD|MUX_RT_IMM|q[27]~43_combout\ $end
$var wire 1 M0 \FD|ULA|SOMA|CarryOut[26]~26_combout\ $end
$var wire 1 N0 \FD|ULA|MUX|Mux4~0_combout\ $end
$var wire 1 O0 \FD|ULA|MUX|Mux4~1_combout\ $end
$var wire 1 P0 \FD|MUX_ULA_MEM|q[27]~90_combout\ $end
$var wire 1 Q0 \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a4\ $end
$var wire 1 R0 \FD|BANCO_REG|saidaA[28]~28_combout\ $end
$var wire 1 S0 \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a4\ $end
$var wire 1 T0 \FD|MUX_RT_IMM|q[28]~44_combout\ $end
$var wire 1 U0 \FD|ULA|SOMA|CarryOut[27]~27_combout\ $end
$var wire 1 V0 \FD|ULA|MUX|Mux3~0_combout\ $end
$var wire 1 W0 \FD|ULA|MUX|Mux3~1_combout\ $end
$var wire 1 X0 \FD|MUX_ULA_MEM|q[28]~91_combout\ $end
$var wire 1 Y0 \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a3\ $end
$var wire 1 Z0 \FD|BANCO_REG|saidaA[29]~29_combout\ $end
$var wire 1 [0 \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a3\ $end
$var wire 1 \0 \FD|MUX_RT_IMM|q[29]~45_combout\ $end
$var wire 1 ]0 \FD|ULA|SOMA|CarryOut[28]~28_combout\ $end
$var wire 1 ^0 \FD|ULA|MUX|Mux2~0_combout\ $end
$var wire 1 _0 \FD|ULA|MUX|Mux2~1_combout\ $end
$var wire 1 `0 \FD|MUX_ULA_MEM|q[29]~92_combout\ $end
$var wire 1 a0 \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a2\ $end
$var wire 1 b0 \FD|BANCO_REG|saidaA[30]~30_combout\ $end
$var wire 1 c0 \FD|ULA|MUX|Mux1~1_combout\ $end
$var wire 1 d0 \FD|MUX_ULA_MEM|q[30]~62_combout\ $end
$var wire 1 e0 \FD|BANCO_REG|registrador_rtl_0|auto_generated|ram_block1a1\ $end
$var wire 1 f0 \FD|BANCO_REG|saidaA[31]~31_combout\ $end
$var wire 1 g0 \FD|ULA|MUX|Mux31~2_combout\ $end
$var wire 1 h0 \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a1\ $end
$var wire 1 i0 \FD|MUX_RT_IMM|q[31]~47_combout\ $end
$var wire 1 j0 \FD|ULA|INVERTE_B|q[31]~5_combout\ $end
$var wire 1 k0 \FD|ULA|SOMA|CarryOut[29]~29_combout\ $end
$var wire 1 l0 \FD|ULA|SOMA|CarryOut[30]~30_combout\ $end
$var wire 1 m0 \FD|ULA|MUX|Mux0~0_combout\ $end
$var wire 1 n0 \FD|ULA|MUX|Mux0~1_combout\ $end
$var wire 1 o0 \FD|MUX_ULA_MEM|q[31]~93_combout\ $end
$var wire 1 p0 \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a0~portbdataout\ $end
$var wire 1 q0 \FD|MUX_RT_IMM|q[0]~16_combout\ $end
$var wire 1 r0 \FD|ULA|MUX|Mux31~0_combout\ $end
$var wire 1 s0 \FD|ULA|MUX|Mux31~1_combout\ $end
$var wire 1 t0 \FD|RAM|q[0]~1_combout\ $end
$var wire 1 u0 \FD|MUX_ULA_MEM|q[0]~63_combout\ $end
$var wire 1 v0 \FD|BANCO_REG|registrador_rtl_1|auto_generated|ram_block1a2\ $end
$var wire 1 w0 \FD|MUX_RT_IMM|q[30]~46_combout\ $end
$var wire 1 x0 \FD|ULA|INVERTE_B|q[30]~4_combout\ $end
$var wire 1 y0 \FD|ULA|MUX|Mux1~0_combout\ $end
$var wire 1 z0 \FD|comb~1_combout\ $end
$var wire 1 {0 \FD|comb~2_combout\ $end
$var wire 1 |0 \FD|comb~3_combout\ $end
$var wire 1 }0 \FD|comb~4_combout\ $end
$var wire 1 ~0 \FD|comb~5_combout\ $end
$var wire 1 !1 \FD|comb~7_combout\ $end
$var wire 1 "1 \FD|comb~8_combout\ $end
$var wire 1 #1 \FD|comb~9_combout\ $end
$var wire 1 $1 \FD|comb~6_combout\ $end
$var wire 1 %1 \FD|comb~10_combout\ $end
$var wire 1 &1 \FD|comb~11_combout\ $end
$var wire 1 '1 \FD|PC|DOUT[3]~0_combout\ $end
$var wire 1 (1 \FD|MEM_INST|content~3_combout\ $end
$var wire 1 )1 \FD|MEM_INST|content~4_combout\ $end
$var wire 1 *1 \UCFD|MUX1~combout\ $end
$var wire 1 +1 \FD|MUX_JUMP|q[2]~0_combout\ $end
$var wire 1 ,1 \FD|SOMA_PC_IMM|CarryOut[3]~0_combout\ $end
$var wire 1 -1 \FD|SOMA_PC_IMM|CarryOut[4]~1_combout\ $end
$var wire 1 .1 \FD|PC|DOUT[5]~2_combout\ $end
$var wire 1 /1 \FD|SOMA_PC_IMM|CarryOut[6]~3_combout\ $end
$var wire 1 01 \FD|SOMA_PC_IMM|CarryOut[7]~4_combout\ $end
$var wire 1 11 \FD|MUX_JUMP|q[8]~2_combout\ $end
$var wire 1 21 \FD|SOMA_PC_IMM|CarryOut[8]~5_combout\ $end
$var wire 1 31 \FD|MUX_JUMP|q[9]~3_combout\ $end
$var wire 1 41 \FD|SOMA_PC_IMM|CarryOut[9]~6_combout\ $end
$var wire 1 51 \FD|MUX_JUMP|q[10]~4_combout\ $end
$var wire 1 61 \FD|MEM_INST|content~0_combout\ $end
$var wire 1 71 \FD|MEM_INST|content~11_combout\ $end
$var wire 1 81 \FD|MEM_INST|content~12_combout\ $end
$var wire 1 91 \FD|PC|DOUT[4]~1_combout\ $end
$var wire 1 :1 \FD|SOMA_PC_IMM|CarryOut[5]~2_combout\ $end
$var wire 1 ;1 \FD|MUX_JUMP|q[6]~1_combout\ $end
$var wire 1 <1 \FD|PC|DOUT[7]~3_combout\ $end
$var wire 1 =1 \FD|MEM_INST|content~1_combout\ $end
$var wire 1 >1 \FD|MEM_INST|content~2_combout\ $end
$var wire 1 ?1 \UCFD|ULA_OP[1]~0_combout\ $end
$var wire 1 @1 \FD|ULA|MUX|Mux1~2_combout\ $end
$var wire 1 A1 \FD|ULA|MUX|Mux0~2_combout\ $end
$var wire 1 B1 \FD|SOMA_PC_IMM|CarryOut[10]~7_combout\ $end
$var wire 1 C1 \FD|MUX_JUMP|q[11]~5_combout\ $end
$var wire 1 D1 \FD|SOMA_PC_IMM|CarryOut[11]~8_combout\ $end
$var wire 1 E1 \FD|MUX_JUMP|q[12]~6_combout\ $end
$var wire 1 F1 \FD|SOMA_PC_IMM|CarryOut[12]~9_combout\ $end
$var wire 1 G1 \FD|PC|DOUT[13]~4_combout\ $end
$var wire 1 H1 \FD|SOMA_PC_IMM|CarryOut[13]~10_combout\ $end
$var wire 1 I1 \FD|PC|DOUT[14]~5_combout\ $end
$var wire 1 J1 \FD|SOMA_PC_IMM|CarryOut[14]~11_combout\ $end
$var wire 1 K1 \FD|PC|DOUT[15]~6_combout\ $end
$var wire 1 L1 \FD|SOMA_PC_IMM|CarryOut[15]~12_combout\ $end
$var wire 1 M1 \FD|MUX_JUMP|q[16]~7_combout\ $end
$var wire 1 N1 \FD|SOMA_PC_IMM|CarryOut[16]~13_combout\ $end
$var wire 1 O1 \FD|MUX_JUMP|q[17]~8_combout\ $end
$var wire 1 P1 \FD|SOMA_PC_IMM|CarryOut[17]~14_combout\ $end
$var wire 1 Q1 \FD|PC|DOUT[18]~7_combout\ $end
$var wire 1 R1 \FD|SOMA_PC_IMM|CarryOut[18]~15_combout\ $end
$var wire 1 S1 \FD|PC|DOUT[19]~8_combout\ $end
$var wire 1 T1 \FD|SOMA_PC_IMM|CarryOut[19]~16_combout\ $end
$var wire 1 U1 \FD|PC|DOUT[20]~9_combout\ $end
$var wire 1 V1 \FD|SOMA_PC_IMM|CarryOut[20]~17_combout\ $end
$var wire 1 W1 \FD|MUX_JUMP|q[21]~9_combout\ $end
$var wire 1 X1 \FD|SOMA_PC_IMM|CarryOut[21]~18_combout\ $end
$var wire 1 Y1 \FD|MUX_JUMP|q[22]~10_combout\ $end
$var wire 1 Z1 \FD|SOMA_PC_IMM|CarryOut[22]~19_combout\ $end
$var wire 1 [1 \FD|PC|DOUT[23]~10_combout\ $end
$var wire 1 \1 \FD|SOMA_PC_IMM|CarryOut[23]~20_combout\ $end
$var wire 1 ]1 \FD|PC|DOUT[24]~11_combout\ $end
$var wire 1 ^1 \FD|SOMA_PC_IMM|CarryOut[24]~21_combout\ $end
$var wire 1 _1 \FD|PC|DOUT[25]~12_combout\ $end
$var wire 1 `1 \FD|SOMA_PC_IMM|CarryOut[25]~22_combout\ $end
$var wire 1 a1 \FD|MUX_JUMP|q[26]~11_combout\ $end
$var wire 1 b1 \FD|SOMA_PC_IMM|CarryOut[26]~23_combout\ $end
$var wire 1 c1 \FD|MUX_JUMP|q[27]~12_combout\ $end
$var wire 1 d1 \FD|SOMA_PC_IMM|CarryOut[27]~24_combout\ $end
$var wire 1 e1 \FD|MUX_JUMP|q[28]~13_combout\ $end
$var wire 1 f1 \FD|SOMA_PC_IMM|CarryOut[28]~25_combout\ $end
$var wire 1 g1 \FD|MUX_JUMP|q[29]~14_combout\ $end
$var wire 1 h1 \FD|SOMA_PC_IMM|CarryOut[29]~26_combout\ $end
$var wire 1 i1 \FD|MUX_JUMP|q[30]~15_combout\ $end
$var wire 1 j1 \FD|SOMA_PC_IMM|CarryOut[30]~27_combout\ $end
$var wire 1 k1 \FD|MUX_JUMP|q[31]~16_combout\ $end
$var wire 1 l1 \FD|BANCO_REG|registrador[1][0]~feeder_combout\ $end
$var wire 1 m1 \FD|BANCO_REG|registrador[1][0]~0_combout\ $end
$var wire 1 n1 \FD|BANCO_REG|registrador[1][0]~q\ $end
$var wire 1 o1 \FD|BANCO_REG|registrador[1][1]~feeder_combout\ $end
$var wire 1 p1 \FD|BANCO_REG|registrador[1][1]~q\ $end
$var wire 1 q1 \FD|BANCO_REG|registrador[1][2]~feeder_combout\ $end
$var wire 1 r1 \FD|BANCO_REG|registrador[1][2]~q\ $end
$var wire 1 s1 \FD|BANCO_REG|registrador[1][3]~feeder_combout\ $end
$var wire 1 t1 \FD|BANCO_REG|registrador[1][3]~q\ $end
$var wire 1 u1 \FD|BANCO_REG|registrador[1][4]~feeder_combout\ $end
$var wire 1 v1 \FD|BANCO_REG|registrador[1][4]~q\ $end
$var wire 1 w1 \FD|BANCO_REG|registrador[1][5]~feeder_combout\ $end
$var wire 1 x1 \FD|BANCO_REG|registrador[1][5]~q\ $end
$var wire 1 y1 \FD|BANCO_REG|registrador[1][6]~feeder_combout\ $end
$var wire 1 z1 \FD|BANCO_REG|registrador[1][6]~q\ $end
$var wire 1 {1 \FD|BANCO_REG|registrador[1][7]~feeder_combout\ $end
$var wire 1 |1 \FD|BANCO_REG|registrador[1][7]~q\ $end
$var wire 1 }1 \FD|BANCO_REG|registrador[1][8]~feeder_combout\ $end
$var wire 1 ~1 \FD|BANCO_REG|registrador[1][8]~q\ $end
$var wire 1 !2 \FD|BANCO_REG|registrador[1][9]~feeder_combout\ $end
$var wire 1 "2 \FD|BANCO_REG|registrador[1][9]~q\ $end
$var wire 1 #2 \FD|BANCO_REG|registrador[1][10]~feeder_combout\ $end
$var wire 1 $2 \FD|BANCO_REG|registrador[1][10]~q\ $end
$var wire 1 %2 \FD|BANCO_REG|registrador[1][11]~feeder_combout\ $end
$var wire 1 &2 \FD|BANCO_REG|registrador[1][11]~q\ $end
$var wire 1 '2 \FD|BANCO_REG|registrador[1][12]~feeder_combout\ $end
$var wire 1 (2 \FD|BANCO_REG|registrador[1][12]~q\ $end
$var wire 1 )2 \FD|BANCO_REG|registrador[1][13]~feeder_combout\ $end
$var wire 1 *2 \FD|BANCO_REG|registrador[1][13]~q\ $end
$var wire 1 +2 \FD|BANCO_REG|registrador[1][14]~feeder_combout\ $end
$var wire 1 ,2 \FD|BANCO_REG|registrador[1][14]~q\ $end
$var wire 1 -2 \FD|BANCO_REG|registrador[1][15]~feeder_combout\ $end
$var wire 1 .2 \FD|BANCO_REG|registrador[1][15]~q\ $end
$var wire 1 /2 \FD|BANCO_REG|registrador[1][16]~feeder_combout\ $end
$var wire 1 02 \FD|BANCO_REG|registrador[1][16]~q\ $end
$var wire 1 12 \FD|BANCO_REG|registrador[1][17]~feeder_combout\ $end
$var wire 1 22 \FD|BANCO_REG|registrador[1][17]~q\ $end
$var wire 1 32 \FD|BANCO_REG|registrador[1][18]~feeder_combout\ $end
$var wire 1 42 \FD|BANCO_REG|registrador[1][18]~q\ $end
$var wire 1 52 \FD|BANCO_REG|registrador[1][19]~feeder_combout\ $end
$var wire 1 62 \FD|BANCO_REG|registrador[1][19]~q\ $end
$var wire 1 72 \FD|BANCO_REG|registrador[1][20]~feeder_combout\ $end
$var wire 1 82 \FD|BANCO_REG|registrador[1][20]~q\ $end
$var wire 1 92 \FD|BANCO_REG|registrador[1][21]~feeder_combout\ $end
$var wire 1 :2 \FD|BANCO_REG|registrador[1][21]~q\ $end
$var wire 1 ;2 \FD|BANCO_REG|registrador[1][22]~feeder_combout\ $end
$var wire 1 <2 \FD|BANCO_REG|registrador[1][22]~q\ $end
$var wire 1 =2 \FD|BANCO_REG|registrador[1][23]~feeder_combout\ $end
$var wire 1 >2 \FD|BANCO_REG|registrador[1][23]~q\ $end
$var wire 1 ?2 \FD|BANCO_REG|registrador[1][24]~feeder_combout\ $end
$var wire 1 @2 \FD|BANCO_REG|registrador[1][24]~q\ $end
$var wire 1 A2 \FD|BANCO_REG|registrador[1][25]~feeder_combout\ $end
$var wire 1 B2 \FD|BANCO_REG|registrador[1][25]~q\ $end
$var wire 1 C2 \FD|BANCO_REG|registrador[1][26]~feeder_combout\ $end
$var wire 1 D2 \FD|BANCO_REG|registrador[1][26]~q\ $end
$var wire 1 E2 \FD|BANCO_REG|registrador[1][27]~feeder_combout\ $end
$var wire 1 F2 \FD|BANCO_REG|registrador[1][27]~q\ $end
$var wire 1 G2 \FD|BANCO_REG|registrador[1][28]~feeder_combout\ $end
$var wire 1 H2 \FD|BANCO_REG|registrador[1][28]~q\ $end
$var wire 1 I2 \FD|BANCO_REG|registrador[1][29]~q\ $end
$var wire 1 J2 \FD|BANCO_REG|registrador[1][30]~feeder_combout\ $end
$var wire 1 K2 \FD|BANCO_REG|registrador[1][30]~q\ $end
$var wire 1 L2 \FD|BANCO_REG|registrador[1][31]~feeder_combout\ $end
$var wire 1 M2 \FD|BANCO_REG|registrador[1][31]~q\ $end
$var wire 1 N2 \FD|BANCO_REG|registrador[2][0]~feeder_combout\ $end
$var wire 1 O2 \FD|BANCO_REG|registrador[2][0]~1_combout\ $end
$var wire 1 P2 \FD|BANCO_REG|registrador[2][0]~q\ $end
$var wire 1 Q2 \FD|BANCO_REG|registrador[2][1]~feeder_combout\ $end
$var wire 1 R2 \FD|BANCO_REG|registrador[2][1]~q\ $end
$var wire 1 S2 \FD|BANCO_REG|registrador[2][2]~feeder_combout\ $end
$var wire 1 T2 \FD|BANCO_REG|registrador[2][2]~q\ $end
$var wire 1 U2 \FD|BANCO_REG|registrador[2][3]~feeder_combout\ $end
$var wire 1 V2 \FD|BANCO_REG|registrador[2][3]~q\ $end
$var wire 1 W2 \FD|BANCO_REG|registrador[2][4]~feeder_combout\ $end
$var wire 1 X2 \FD|BANCO_REG|registrador[2][4]~q\ $end
$var wire 1 Y2 \FD|BANCO_REG|registrador[2][5]~feeder_combout\ $end
$var wire 1 Z2 \FD|BANCO_REG|registrador[2][5]~q\ $end
$var wire 1 [2 \FD|BANCO_REG|registrador[2][6]~feeder_combout\ $end
$var wire 1 \2 \FD|BANCO_REG|registrador[2][6]~q\ $end
$var wire 1 ]2 \FD|BANCO_REG|registrador[2][7]~feeder_combout\ $end
$var wire 1 ^2 \FD|BANCO_REG|registrador[2][7]~q\ $end
$var wire 1 _2 \FD|BANCO_REG|registrador[2][8]~feeder_combout\ $end
$var wire 1 `2 \FD|BANCO_REG|registrador[2][8]~q\ $end
$var wire 1 a2 \FD|BANCO_REG|registrador[2][9]~feeder_combout\ $end
$var wire 1 b2 \FD|BANCO_REG|registrador[2][9]~q\ $end
$var wire 1 c2 \FD|BANCO_REG|registrador[2][10]~feeder_combout\ $end
$var wire 1 d2 \FD|BANCO_REG|registrador[2][10]~q\ $end
$var wire 1 e2 \FD|BANCO_REG|registrador[2][11]~feeder_combout\ $end
$var wire 1 f2 \FD|BANCO_REG|registrador[2][11]~q\ $end
$var wire 1 g2 \FD|BANCO_REG|registrador[2][12]~feeder_combout\ $end
$var wire 1 h2 \FD|BANCO_REG|registrador[2][12]~q\ $end
$var wire 1 i2 \FD|BANCO_REG|registrador[2][13]~feeder_combout\ $end
$var wire 1 j2 \FD|BANCO_REG|registrador[2][13]~q\ $end
$var wire 1 k2 \FD|BANCO_REG|registrador[2][14]~feeder_combout\ $end
$var wire 1 l2 \FD|BANCO_REG|registrador[2][14]~q\ $end
$var wire 1 m2 \FD|BANCO_REG|registrador[2][15]~feeder_combout\ $end
$var wire 1 n2 \FD|BANCO_REG|registrador[2][15]~q\ $end
$var wire 1 o2 \FD|BANCO_REG|registrador[2][16]~feeder_combout\ $end
$var wire 1 p2 \FD|BANCO_REG|registrador[2][16]~q\ $end
$var wire 1 q2 \FD|BANCO_REG|registrador[2][17]~feeder_combout\ $end
$var wire 1 r2 \FD|BANCO_REG|registrador[2][17]~q\ $end
$var wire 1 s2 \FD|BANCO_REG|registrador[2][18]~feeder_combout\ $end
$var wire 1 t2 \FD|BANCO_REG|registrador[2][18]~q\ $end
$var wire 1 u2 \FD|BANCO_REG|registrador[2][19]~feeder_combout\ $end
$var wire 1 v2 \FD|BANCO_REG|registrador[2][19]~q\ $end
$var wire 1 w2 \FD|BANCO_REG|registrador[2][20]~feeder_combout\ $end
$var wire 1 x2 \FD|BANCO_REG|registrador[2][20]~q\ $end
$var wire 1 y2 \FD|BANCO_REG|registrador[2][21]~feeder_combout\ $end
$var wire 1 z2 \FD|BANCO_REG|registrador[2][21]~q\ $end
$var wire 1 {2 \FD|BANCO_REG|registrador[2][22]~feeder_combout\ $end
$var wire 1 |2 \FD|BANCO_REG|registrador[2][22]~q\ $end
$var wire 1 }2 \FD|BANCO_REG|registrador[2][23]~feeder_combout\ $end
$var wire 1 ~2 \FD|BANCO_REG|registrador[2][23]~q\ $end
$var wire 1 !3 \FD|BANCO_REG|registrador[2][24]~feeder_combout\ $end
$var wire 1 "3 \FD|BANCO_REG|registrador[2][24]~q\ $end
$var wire 1 #3 \FD|BANCO_REG|registrador[2][25]~feeder_combout\ $end
$var wire 1 $3 \FD|BANCO_REG|registrador[2][25]~q\ $end
$var wire 1 %3 \FD|BANCO_REG|registrador[2][26]~feeder_combout\ $end
$var wire 1 &3 \FD|BANCO_REG|registrador[2][26]~q\ $end
$var wire 1 '3 \FD|BANCO_REG|registrador[2][27]~feeder_combout\ $end
$var wire 1 (3 \FD|BANCO_REG|registrador[2][27]~q\ $end
$var wire 1 )3 \FD|BANCO_REG|registrador[2][28]~feeder_combout\ $end
$var wire 1 *3 \FD|BANCO_REG|registrador[2][28]~q\ $end
$var wire 1 +3 \FD|BANCO_REG|registrador[2][29]~feeder_combout\ $end
$var wire 1 ,3 \FD|BANCO_REG|registrador[2][29]~q\ $end
$var wire 1 -3 \FD|BANCO_REG|registrador[2][30]~feeder_combout\ $end
$var wire 1 .3 \FD|BANCO_REG|registrador[2][30]~q\ $end
$var wire 1 /3 \FD|BANCO_REG|registrador[2][31]~feeder_combout\ $end
$var wire 1 03 \FD|BANCO_REG|registrador[2][31]~q\ $end
$var wire 1 13 \FD|BANCO_REG|registrador[3][0]~feeder_combout\ $end
$var wire 1 23 \FD|BANCO_REG|registrador[3][0]~2_combout\ $end
$var wire 1 33 \FD|BANCO_REG|registrador[3][0]~q\ $end
$var wire 1 43 \FD|BANCO_REG|registrador[3][1]~feeder_combout\ $end
$var wire 1 53 \FD|BANCO_REG|registrador[3][1]~q\ $end
$var wire 1 63 \FD|BANCO_REG|registrador[3][2]~feeder_combout\ $end
$var wire 1 73 \FD|BANCO_REG|registrador[3][2]~q\ $end
$var wire 1 83 \FD|BANCO_REG|registrador[3][3]~feeder_combout\ $end
$var wire 1 93 \FD|BANCO_REG|registrador[3][3]~q\ $end
$var wire 1 :3 \FD|BANCO_REG|registrador[3][4]~feeder_combout\ $end
$var wire 1 ;3 \FD|BANCO_REG|registrador[3][4]~q\ $end
$var wire 1 <3 \FD|BANCO_REG|registrador[3][5]~feeder_combout\ $end
$var wire 1 =3 \FD|BANCO_REG|registrador[3][5]~q\ $end
$var wire 1 >3 \FD|BANCO_REG|registrador[3][6]~feeder_combout\ $end
$var wire 1 ?3 \FD|BANCO_REG|registrador[3][6]~q\ $end
$var wire 1 @3 \FD|BANCO_REG|registrador[3][7]~feeder_combout\ $end
$var wire 1 A3 \FD|BANCO_REG|registrador[3][7]~q\ $end
$var wire 1 B3 \FD|BANCO_REG|registrador[3][8]~feeder_combout\ $end
$var wire 1 C3 \FD|BANCO_REG|registrador[3][8]~q\ $end
$var wire 1 D3 \FD|BANCO_REG|registrador[3][9]~feeder_combout\ $end
$var wire 1 E3 \FD|BANCO_REG|registrador[3][9]~q\ $end
$var wire 1 F3 \FD|BANCO_REG|registrador[3][10]~feeder_combout\ $end
$var wire 1 G3 \FD|BANCO_REG|registrador[3][10]~q\ $end
$var wire 1 H3 \FD|BANCO_REG|registrador[3][11]~feeder_combout\ $end
$var wire 1 I3 \FD|BANCO_REG|registrador[3][11]~q\ $end
$var wire 1 J3 \FD|BANCO_REG|registrador[3][12]~feeder_combout\ $end
$var wire 1 K3 \FD|BANCO_REG|registrador[3][12]~q\ $end
$var wire 1 L3 \FD|BANCO_REG|registrador[3][13]~feeder_combout\ $end
$var wire 1 M3 \FD|BANCO_REG|registrador[3][13]~q\ $end
$var wire 1 N3 \FD|BANCO_REG|registrador[3][14]~feeder_combout\ $end
$var wire 1 O3 \FD|BANCO_REG|registrador[3][14]~q\ $end
$var wire 1 P3 \FD|BANCO_REG|registrador[3][15]~feeder_combout\ $end
$var wire 1 Q3 \FD|BANCO_REG|registrador[3][15]~q\ $end
$var wire 1 R3 \FD|BANCO_REG|registrador[3][16]~feeder_combout\ $end
$var wire 1 S3 \FD|BANCO_REG|registrador[3][16]~q\ $end
$var wire 1 T3 \FD|BANCO_REG|registrador[3][17]~feeder_combout\ $end
$var wire 1 U3 \FD|BANCO_REG|registrador[3][17]~q\ $end
$var wire 1 V3 \FD|BANCO_REG|registrador[3][18]~feeder_combout\ $end
$var wire 1 W3 \FD|BANCO_REG|registrador[3][18]~q\ $end
$var wire 1 X3 \FD|BANCO_REG|registrador[3][19]~feeder_combout\ $end
$var wire 1 Y3 \FD|BANCO_REG|registrador[3][19]~q\ $end
$var wire 1 Z3 \FD|BANCO_REG|registrador[3][20]~feeder_combout\ $end
$var wire 1 [3 \FD|BANCO_REG|registrador[3][20]~q\ $end
$var wire 1 \3 \FD|BANCO_REG|registrador[3][21]~feeder_combout\ $end
$var wire 1 ]3 \FD|BANCO_REG|registrador[3][21]~q\ $end
$var wire 1 ^3 \FD|BANCO_REG|registrador[3][22]~feeder_combout\ $end
$var wire 1 _3 \FD|BANCO_REG|registrador[3][22]~q\ $end
$var wire 1 `3 \FD|BANCO_REG|registrador[3][23]~feeder_combout\ $end
$var wire 1 a3 \FD|BANCO_REG|registrador[3][23]~q\ $end
$var wire 1 b3 \FD|BANCO_REG|registrador[3][24]~feeder_combout\ $end
$var wire 1 c3 \FD|BANCO_REG|registrador[3][24]~q\ $end
$var wire 1 d3 \FD|BANCO_REG|registrador[3][25]~feeder_combout\ $end
$var wire 1 e3 \FD|BANCO_REG|registrador[3][25]~q\ $end
$var wire 1 f3 \FD|BANCO_REG|registrador[3][26]~feeder_combout\ $end
$var wire 1 g3 \FD|BANCO_REG|registrador[3][26]~q\ $end
$var wire 1 h3 \FD|BANCO_REG|registrador[3][27]~feeder_combout\ $end
$var wire 1 i3 \FD|BANCO_REG|registrador[3][27]~q\ $end
$var wire 1 j3 \FD|BANCO_REG|registrador[3][28]~feeder_combout\ $end
$var wire 1 k3 \FD|BANCO_REG|registrador[3][28]~q\ $end
$var wire 1 l3 \FD|BANCO_REG|registrador[3][29]~feeder_combout\ $end
$var wire 1 m3 \FD|BANCO_REG|registrador[3][29]~q\ $end
$var wire 1 n3 \FD|BANCO_REG|registrador[3][30]~feeder_combout\ $end
$var wire 1 o3 \FD|BANCO_REG|registrador[3][30]~q\ $end
$var wire 1 p3 \FD|BANCO_REG|registrador[3][31]~q\ $end
$var wire 1 q3 \FD|BANCO_REG|registrador[4][0]~feeder_combout\ $end
$var wire 1 r3 \FD|BANCO_REG|registrador[4][0]~3_combout\ $end
$var wire 1 s3 \FD|BANCO_REG|registrador[4][0]~q\ $end
$var wire 1 t3 \FD|BANCO_REG|registrador[4][1]~feeder_combout\ $end
$var wire 1 u3 \FD|BANCO_REG|registrador[4][1]~q\ $end
$var wire 1 v3 \FD|BANCO_REG|registrador[4][2]~feeder_combout\ $end
$var wire 1 w3 \FD|BANCO_REG|registrador[4][2]~q\ $end
$var wire 1 x3 \FD|BANCO_REG|registrador[4][3]~feeder_combout\ $end
$var wire 1 y3 \FD|BANCO_REG|registrador[4][3]~q\ $end
$var wire 1 z3 \FD|BANCO_REG|registrador[4][4]~feeder_combout\ $end
$var wire 1 {3 \FD|BANCO_REG|registrador[4][4]~q\ $end
$var wire 1 |3 \FD|BANCO_REG|registrador[4][5]~feeder_combout\ $end
$var wire 1 }3 \FD|BANCO_REG|registrador[4][5]~q\ $end
$var wire 1 ~3 \FD|BANCO_REG|registrador[4][6]~feeder_combout\ $end
$var wire 1 !4 \FD|BANCO_REG|registrador[4][6]~q\ $end
$var wire 1 "4 \FD|BANCO_REG|registrador[4][7]~feeder_combout\ $end
$var wire 1 #4 \FD|BANCO_REG|registrador[4][7]~q\ $end
$var wire 1 $4 \FD|BANCO_REG|registrador[4][8]~feeder_combout\ $end
$var wire 1 %4 \FD|BANCO_REG|registrador[4][8]~q\ $end
$var wire 1 &4 \FD|BANCO_REG|registrador[4][9]~feeder_combout\ $end
$var wire 1 '4 \FD|BANCO_REG|registrador[4][9]~q\ $end
$var wire 1 (4 \FD|BANCO_REG|registrador[4][10]~feeder_combout\ $end
$var wire 1 )4 \FD|BANCO_REG|registrador[4][10]~q\ $end
$var wire 1 *4 \FD|BANCO_REG|registrador[4][11]~feeder_combout\ $end
$var wire 1 +4 \FD|BANCO_REG|registrador[4][11]~q\ $end
$var wire 1 ,4 \FD|BANCO_REG|registrador[4][12]~feeder_combout\ $end
$var wire 1 -4 \FD|BANCO_REG|registrador[4][12]~q\ $end
$var wire 1 .4 \FD|BANCO_REG|registrador[4][13]~feeder_combout\ $end
$var wire 1 /4 \FD|BANCO_REG|registrador[4][13]~q\ $end
$var wire 1 04 \FD|BANCO_REG|registrador[4][14]~feeder_combout\ $end
$var wire 1 14 \FD|BANCO_REG|registrador[4][14]~q\ $end
$var wire 1 24 \FD|BANCO_REG|registrador[4][15]~feeder_combout\ $end
$var wire 1 34 \FD|BANCO_REG|registrador[4][15]~q\ $end
$var wire 1 44 \FD|BANCO_REG|registrador[4][16]~feeder_combout\ $end
$var wire 1 54 \FD|BANCO_REG|registrador[4][16]~q\ $end
$var wire 1 64 \FD|BANCO_REG|registrador[4][17]~feeder_combout\ $end
$var wire 1 74 \FD|BANCO_REG|registrador[4][17]~q\ $end
$var wire 1 84 \FD|BANCO_REG|registrador[4][18]~feeder_combout\ $end
$var wire 1 94 \FD|BANCO_REG|registrador[4][18]~q\ $end
$var wire 1 :4 \FD|BANCO_REG|registrador[4][19]~feeder_combout\ $end
$var wire 1 ;4 \FD|BANCO_REG|registrador[4][19]~q\ $end
$var wire 1 <4 \FD|BANCO_REG|registrador[4][20]~feeder_combout\ $end
$var wire 1 =4 \FD|BANCO_REG|registrador[4][20]~q\ $end
$var wire 1 >4 \FD|BANCO_REG|registrador[4][21]~feeder_combout\ $end
$var wire 1 ?4 \FD|BANCO_REG|registrador[4][21]~q\ $end
$var wire 1 @4 \FD|BANCO_REG|registrador[4][22]~feeder_combout\ $end
$var wire 1 A4 \FD|BANCO_REG|registrador[4][22]~q\ $end
$var wire 1 B4 \FD|BANCO_REG|registrador[4][23]~feeder_combout\ $end
$var wire 1 C4 \FD|BANCO_REG|registrador[4][23]~q\ $end
$var wire 1 D4 \FD|BANCO_REG|registrador[4][24]~feeder_combout\ $end
$var wire 1 E4 \FD|BANCO_REG|registrador[4][24]~q\ $end
$var wire 1 F4 \FD|BANCO_REG|registrador[4][25]~feeder_combout\ $end
$var wire 1 G4 \FD|BANCO_REG|registrador[4][25]~q\ $end
$var wire 1 H4 \FD|BANCO_REG|registrador[4][26]~feeder_combout\ $end
$var wire 1 I4 \FD|BANCO_REG|registrador[4][26]~q\ $end
$var wire 1 J4 \FD|BANCO_REG|registrador[4][27]~feeder_combout\ $end
$var wire 1 K4 \FD|BANCO_REG|registrador[4][27]~q\ $end
$var wire 1 L4 \FD|BANCO_REG|registrador[4][28]~feeder_combout\ $end
$var wire 1 M4 \FD|BANCO_REG|registrador[4][28]~q\ $end
$var wire 1 N4 \FD|BANCO_REG|registrador[4][29]~feeder_combout\ $end
$var wire 1 O4 \FD|BANCO_REG|registrador[4][29]~q\ $end
$var wire 1 P4 \FD|BANCO_REG|registrador[4][30]~feeder_combout\ $end
$var wire 1 Q4 \FD|BANCO_REG|registrador[4][30]~q\ $end
$var wire 1 R4 \FD|BANCO_REG|registrador[4][31]~feeder_combout\ $end
$var wire 1 S4 \FD|BANCO_REG|registrador[4][31]~q\ $end
$var wire 1 T4 \FD|BANCO_REG|registrador[5][0]~feeder_combout\ $end
$var wire 1 U4 \FD|BANCO_REG|registrador[5][0]~4_combout\ $end
$var wire 1 V4 \FD|BANCO_REG|registrador[5][0]~q\ $end
$var wire 1 W4 \FD|BANCO_REG|registrador[5][1]~feeder_combout\ $end
$var wire 1 X4 \FD|BANCO_REG|registrador[5][1]~q\ $end
$var wire 1 Y4 \FD|BANCO_REG|registrador[5][2]~feeder_combout\ $end
$var wire 1 Z4 \FD|BANCO_REG|registrador[5][2]~q\ $end
$var wire 1 [4 \FD|BANCO_REG|registrador[5][3]~feeder_combout\ $end
$var wire 1 \4 \FD|BANCO_REG|registrador[5][3]~q\ $end
$var wire 1 ]4 \FD|BANCO_REG|registrador[5][4]~feeder_combout\ $end
$var wire 1 ^4 \FD|BANCO_REG|registrador[5][4]~q\ $end
$var wire 1 _4 \FD|BANCO_REG|registrador[5][5]~feeder_combout\ $end
$var wire 1 `4 \FD|BANCO_REG|registrador[5][5]~q\ $end
$var wire 1 a4 \FD|BANCO_REG|registrador[5][6]~feeder_combout\ $end
$var wire 1 b4 \FD|BANCO_REG|registrador[5][6]~q\ $end
$var wire 1 c4 \FD|BANCO_REG|registrador[5][7]~feeder_combout\ $end
$var wire 1 d4 \FD|BANCO_REG|registrador[5][7]~q\ $end
$var wire 1 e4 \FD|BANCO_REG|registrador[5][8]~feeder_combout\ $end
$var wire 1 f4 \FD|BANCO_REG|registrador[5][8]~q\ $end
$var wire 1 g4 \FD|BANCO_REG|registrador[5][9]~feeder_combout\ $end
$var wire 1 h4 \FD|BANCO_REG|registrador[5][9]~q\ $end
$var wire 1 i4 \FD|BANCO_REG|registrador[5][10]~feeder_combout\ $end
$var wire 1 j4 \FD|BANCO_REG|registrador[5][10]~q\ $end
$var wire 1 k4 \FD|BANCO_REG|registrador[5][11]~feeder_combout\ $end
$var wire 1 l4 \FD|BANCO_REG|registrador[5][11]~q\ $end
$var wire 1 m4 \FD|BANCO_REG|registrador[5][12]~feeder_combout\ $end
$var wire 1 n4 \FD|BANCO_REG|registrador[5][12]~q\ $end
$var wire 1 o4 \FD|BANCO_REG|registrador[5][13]~feeder_combout\ $end
$var wire 1 p4 \FD|BANCO_REG|registrador[5][13]~q\ $end
$var wire 1 q4 \FD|BANCO_REG|registrador[5][14]~feeder_combout\ $end
$var wire 1 r4 \FD|BANCO_REG|registrador[5][14]~q\ $end
$var wire 1 s4 \FD|BANCO_REG|registrador[5][15]~feeder_combout\ $end
$var wire 1 t4 \FD|BANCO_REG|registrador[5][15]~q\ $end
$var wire 1 u4 \FD|BANCO_REG|registrador[5][16]~feeder_combout\ $end
$var wire 1 v4 \FD|BANCO_REG|registrador[5][16]~q\ $end
$var wire 1 w4 \FD|BANCO_REG|registrador[5][17]~feeder_combout\ $end
$var wire 1 x4 \FD|BANCO_REG|registrador[5][17]~q\ $end
$var wire 1 y4 \FD|BANCO_REG|registrador[5][18]~feeder_combout\ $end
$var wire 1 z4 \FD|BANCO_REG|registrador[5][18]~q\ $end
$var wire 1 {4 \FD|BANCO_REG|registrador[5][19]~feeder_combout\ $end
$var wire 1 |4 \FD|BANCO_REG|registrador[5][19]~q\ $end
$var wire 1 }4 \FD|BANCO_REG|registrador[5][20]~feeder_combout\ $end
$var wire 1 ~4 \FD|BANCO_REG|registrador[5][20]~q\ $end
$var wire 1 !5 \FD|BANCO_REG|registrador[5][21]~feeder_combout\ $end
$var wire 1 "5 \FD|BANCO_REG|registrador[5][21]~q\ $end
$var wire 1 #5 \FD|BANCO_REG|registrador[5][22]~feeder_combout\ $end
$var wire 1 $5 \FD|BANCO_REG|registrador[5][22]~q\ $end
$var wire 1 %5 \FD|BANCO_REG|registrador[5][23]~feeder_combout\ $end
$var wire 1 &5 \FD|BANCO_REG|registrador[5][23]~q\ $end
$var wire 1 '5 \FD|BANCO_REG|registrador[5][24]~feeder_combout\ $end
$var wire 1 (5 \FD|BANCO_REG|registrador[5][24]~q\ $end
$var wire 1 )5 \FD|BANCO_REG|registrador[5][25]~feeder_combout\ $end
$var wire 1 *5 \FD|BANCO_REG|registrador[5][25]~q\ $end
$var wire 1 +5 \FD|BANCO_REG|registrador[5][26]~feeder_combout\ $end
$var wire 1 ,5 \FD|BANCO_REG|registrador[5][26]~q\ $end
$var wire 1 -5 \FD|BANCO_REG|registrador[5][27]~feeder_combout\ $end
$var wire 1 .5 \FD|BANCO_REG|registrador[5][27]~q\ $end
$var wire 1 /5 \FD|BANCO_REG|registrador[5][28]~feeder_combout\ $end
$var wire 1 05 \FD|BANCO_REG|registrador[5][28]~q\ $end
$var wire 1 15 \FD|BANCO_REG|registrador[5][29]~feeder_combout\ $end
$var wire 1 25 \FD|BANCO_REG|registrador[5][29]~q\ $end
$var wire 1 35 \FD|BANCO_REG|registrador[5][30]~q\ $end
$var wire 1 45 \FD|BANCO_REG|registrador[5][31]~feeder_combout\ $end
$var wire 1 55 \FD|BANCO_REG|registrador[5][31]~q\ $end
$var wire 1 65 \FD|BANCO_REG|registrador[6][0]~feeder_combout\ $end
$var wire 1 75 \FD|BANCO_REG|registrador[6][0]~5_combout\ $end
$var wire 1 85 \FD|BANCO_REG|registrador[6][0]~q\ $end
$var wire 1 95 \FD|BANCO_REG|registrador[6][1]~feeder_combout\ $end
$var wire 1 :5 \FD|BANCO_REG|registrador[6][1]~q\ $end
$var wire 1 ;5 \FD|BANCO_REG|registrador[6][2]~feeder_combout\ $end
$var wire 1 <5 \FD|BANCO_REG|registrador[6][2]~q\ $end
$var wire 1 =5 \FD|BANCO_REG|registrador[6][3]~feeder_combout\ $end
$var wire 1 >5 \FD|BANCO_REG|registrador[6][3]~q\ $end
$var wire 1 ?5 \FD|BANCO_REG|registrador[6][4]~feeder_combout\ $end
$var wire 1 @5 \FD|BANCO_REG|registrador[6][4]~q\ $end
$var wire 1 A5 \FD|BANCO_REG|registrador[6][5]~feeder_combout\ $end
$var wire 1 B5 \FD|BANCO_REG|registrador[6][5]~q\ $end
$var wire 1 C5 \FD|BANCO_REG|registrador[6][6]~feeder_combout\ $end
$var wire 1 D5 \FD|BANCO_REG|registrador[6][6]~q\ $end
$var wire 1 E5 \FD|BANCO_REG|registrador[6][7]~feeder_combout\ $end
$var wire 1 F5 \FD|BANCO_REG|registrador[6][7]~q\ $end
$var wire 1 G5 \FD|BANCO_REG|registrador[6][8]~feeder_combout\ $end
$var wire 1 H5 \FD|BANCO_REG|registrador[6][8]~q\ $end
$var wire 1 I5 \FD|BANCO_REG|registrador[6][9]~feeder_combout\ $end
$var wire 1 J5 \FD|BANCO_REG|registrador[6][9]~q\ $end
$var wire 1 K5 \FD|BANCO_REG|registrador[6][10]~feeder_combout\ $end
$var wire 1 L5 \FD|BANCO_REG|registrador[6][10]~q\ $end
$var wire 1 M5 \FD|BANCO_REG|registrador[6][11]~feeder_combout\ $end
$var wire 1 N5 \FD|BANCO_REG|registrador[6][11]~q\ $end
$var wire 1 O5 \FD|BANCO_REG|registrador[6][12]~feeder_combout\ $end
$var wire 1 P5 \FD|BANCO_REG|registrador[6][12]~q\ $end
$var wire 1 Q5 \FD|BANCO_REG|registrador[6][13]~feeder_combout\ $end
$var wire 1 R5 \FD|BANCO_REG|registrador[6][13]~q\ $end
$var wire 1 S5 \FD|BANCO_REG|registrador[6][14]~feeder_combout\ $end
$var wire 1 T5 \FD|BANCO_REG|registrador[6][14]~q\ $end
$var wire 1 U5 \FD|BANCO_REG|registrador[6][15]~feeder_combout\ $end
$var wire 1 V5 \FD|BANCO_REG|registrador[6][15]~q\ $end
$var wire 1 W5 \FD|BANCO_REG|registrador[6][16]~feeder_combout\ $end
$var wire 1 X5 \FD|BANCO_REG|registrador[6][16]~q\ $end
$var wire 1 Y5 \FD|BANCO_REG|registrador[6][17]~feeder_combout\ $end
$var wire 1 Z5 \FD|BANCO_REG|registrador[6][17]~q\ $end
$var wire 1 [5 \FD|BANCO_REG|registrador[6][18]~feeder_combout\ $end
$var wire 1 \5 \FD|BANCO_REG|registrador[6][18]~q\ $end
$var wire 1 ]5 \FD|BANCO_REG|registrador[6][19]~feeder_combout\ $end
$var wire 1 ^5 \FD|BANCO_REG|registrador[6][19]~q\ $end
$var wire 1 _5 \FD|BANCO_REG|registrador[6][20]~feeder_combout\ $end
$var wire 1 `5 \FD|BANCO_REG|registrador[6][20]~q\ $end
$var wire 1 a5 \FD|BANCO_REG|registrador[6][21]~feeder_combout\ $end
$var wire 1 b5 \FD|BANCO_REG|registrador[6][21]~q\ $end
$var wire 1 c5 \FD|BANCO_REG|registrador[6][22]~feeder_combout\ $end
$var wire 1 d5 \FD|BANCO_REG|registrador[6][22]~q\ $end
$var wire 1 e5 \FD|BANCO_REG|registrador[6][23]~feeder_combout\ $end
$var wire 1 f5 \FD|BANCO_REG|registrador[6][23]~q\ $end
$var wire 1 g5 \FD|BANCO_REG|registrador[6][24]~feeder_combout\ $end
$var wire 1 h5 \FD|BANCO_REG|registrador[6][24]~q\ $end
$var wire 1 i5 \FD|BANCO_REG|registrador[6][25]~feeder_combout\ $end
$var wire 1 j5 \FD|BANCO_REG|registrador[6][25]~q\ $end
$var wire 1 k5 \FD|BANCO_REG|registrador[6][26]~feeder_combout\ $end
$var wire 1 l5 \FD|BANCO_REG|registrador[6][26]~q\ $end
$var wire 1 m5 \FD|BANCO_REG|registrador[6][27]~feeder_combout\ $end
$var wire 1 n5 \FD|BANCO_REG|registrador[6][27]~q\ $end
$var wire 1 o5 \FD|BANCO_REG|registrador[6][28]~feeder_combout\ $end
$var wire 1 p5 \FD|BANCO_REG|registrador[6][28]~q\ $end
$var wire 1 q5 \FD|BANCO_REG|registrador[6][29]~feeder_combout\ $end
$var wire 1 r5 \FD|BANCO_REG|registrador[6][29]~q\ $end
$var wire 1 s5 \FD|BANCO_REG|registrador[6][30]~feeder_combout\ $end
$var wire 1 t5 \FD|BANCO_REG|registrador[6][30]~q\ $end
$var wire 1 u5 \FD|BANCO_REG|registrador[6][31]~feeder_combout\ $end
$var wire 1 v5 \FD|BANCO_REG|registrador[6][31]~q\ $end
$var wire 1 w5 \FD|BANCO_REG|registrador[7][0]~6_combout\ $end
$var wire 1 x5 \FD|BANCO_REG|registrador[7][0]~q\ $end
$var wire 1 y5 \FD|BANCO_REG|registrador[7][1]~q\ $end
$var wire 1 z5 \FD|BANCO_REG|registrador[7][2]~q\ $end
$var wire 1 {5 \FD|BANCO_REG|registrador[7][3]~q\ $end
$var wire 1 |5 \FD|BANCO_REG|registrador[7][4]~q\ $end
$var wire 1 }5 \FD|BANCO_REG|registrador[7][5]~q\ $end
$var wire 1 ~5 \FD|BANCO_REG|registrador[7][6]~q\ $end
$var wire 1 !6 \FD|BANCO_REG|registrador[7][7]~q\ $end
$var wire 1 "6 \FD|BANCO_REG|registrador[7][8]~q\ $end
$var wire 1 #6 \FD|BANCO_REG|registrador[7][9]~q\ $end
$var wire 1 $6 \FD|BANCO_REG|registrador[7][10]~q\ $end
$var wire 1 %6 \FD|BANCO_REG|registrador[7][11]~q\ $end
$var wire 1 &6 \FD|BANCO_REG|registrador[7][12]~q\ $end
$var wire 1 '6 \FD|BANCO_REG|registrador[7][13]~q\ $end
$var wire 1 (6 \FD|BANCO_REG|registrador[7][14]~q\ $end
$var wire 1 )6 \FD|BANCO_REG|registrador[7][15]~q\ $end
$var wire 1 *6 \FD|BANCO_REG|registrador[7][16]~q\ $end
$var wire 1 +6 \FD|BANCO_REG|registrador[7][17]~q\ $end
$var wire 1 ,6 \FD|BANCO_REG|registrador[7][18]~q\ $end
$var wire 1 -6 \FD|BANCO_REG|registrador[7][19]~q\ $end
$var wire 1 .6 \FD|BANCO_REG|registrador[7][20]~q\ $end
$var wire 1 /6 \FD|BANCO_REG|registrador[7][21]~q\ $end
$var wire 1 06 \FD|BANCO_REG|registrador[7][22]~q\ $end
$var wire 1 16 \FD|BANCO_REG|registrador[7][23]~q\ $end
$var wire 1 26 \FD|BANCO_REG|registrador[7][24]~q\ $end
$var wire 1 36 \FD|BANCO_REG|registrador[7][25]~q\ $end
$var wire 1 46 \FD|BANCO_REG|registrador[7][26]~q\ $end
$var wire 1 56 \FD|BANCO_REG|registrador[7][27]~q\ $end
$var wire 1 66 \FD|BANCO_REG|registrador[7][28]~q\ $end
$var wire 1 76 \FD|BANCO_REG|registrador[7][29]~q\ $end
$var wire 1 86 \FD|BANCO_REG|registrador[7][30]~q\ $end
$var wire 1 96 \FD|BANCO_REG|registrador[7][31]~q\ $end
$var wire 1 :6 \FD|SOMA_PC_IMM|SOMAOUT\ [31] $end
$var wire 1 ;6 \FD|SOMA_PC_IMM|SOMAOUT\ [30] $end
$var wire 1 <6 \FD|SOMA_PC_IMM|SOMAOUT\ [29] $end
$var wire 1 =6 \FD|SOMA_PC_IMM|SOMAOUT\ [28] $end
$var wire 1 >6 \FD|SOMA_PC_IMM|SOMAOUT\ [27] $end
$var wire 1 ?6 \FD|SOMA_PC_IMM|SOMAOUT\ [26] $end
$var wire 1 @6 \FD|SOMA_PC_IMM|SOMAOUT\ [25] $end
$var wire 1 A6 \FD|SOMA_PC_IMM|SOMAOUT\ [24] $end
$var wire 1 B6 \FD|SOMA_PC_IMM|SOMAOUT\ [23] $end
$var wire 1 C6 \FD|SOMA_PC_IMM|SOMAOUT\ [22] $end
$var wire 1 D6 \FD|SOMA_PC_IMM|SOMAOUT\ [21] $end
$var wire 1 E6 \FD|SOMA_PC_IMM|SOMAOUT\ [20] $end
$var wire 1 F6 \FD|SOMA_PC_IMM|SOMAOUT\ [19] $end
$var wire 1 G6 \FD|SOMA_PC_IMM|SOMAOUT\ [18] $end
$var wire 1 H6 \FD|SOMA_PC_IMM|SOMAOUT\ [17] $end
$var wire 1 I6 \FD|SOMA_PC_IMM|SOMAOUT\ [16] $end
$var wire 1 J6 \FD|SOMA_PC_IMM|SOMAOUT\ [15] $end
$var wire 1 K6 \FD|SOMA_PC_IMM|SOMAOUT\ [14] $end
$var wire 1 L6 \FD|SOMA_PC_IMM|SOMAOUT\ [13] $end
$var wire 1 M6 \FD|SOMA_PC_IMM|SOMAOUT\ [12] $end
$var wire 1 N6 \FD|SOMA_PC_IMM|SOMAOUT\ [11] $end
$var wire 1 O6 \FD|SOMA_PC_IMM|SOMAOUT\ [10] $end
$var wire 1 P6 \FD|SOMA_PC_IMM|SOMAOUT\ [9] $end
$var wire 1 Q6 \FD|SOMA_PC_IMM|SOMAOUT\ [8] $end
$var wire 1 R6 \FD|SOMA_PC_IMM|SOMAOUT\ [7] $end
$var wire 1 S6 \FD|SOMA_PC_IMM|SOMAOUT\ [6] $end
$var wire 1 T6 \FD|SOMA_PC_IMM|SOMAOUT\ [5] $end
$var wire 1 U6 \FD|SOMA_PC_IMM|SOMAOUT\ [4] $end
$var wire 1 V6 \FD|SOMA_PC_IMM|SOMAOUT\ [3] $end
$var wire 1 W6 \FD|SOMA_PC_IMM|SOMAOUT\ [2] $end
$var wire 1 X6 \FD|SOMA_PC_IMM|SOMAOUT\ [1] $end
$var wire 1 Y6 \FD|SOMA_PC_IMM|SOMAOUT\ [0] $end
$var wire 1 Z6 \FD|SOMA_PC|SOMAOUT\ [31] $end
$var wire 1 [6 \FD|SOMA_PC|SOMAOUT\ [30] $end
$var wire 1 \6 \FD|SOMA_PC|SOMAOUT\ [29] $end
$var wire 1 ]6 \FD|SOMA_PC|SOMAOUT\ [28] $end
$var wire 1 ^6 \FD|SOMA_PC|SOMAOUT\ [27] $end
$var wire 1 _6 \FD|SOMA_PC|SOMAOUT\ [26] $end
$var wire 1 `6 \FD|SOMA_PC|SOMAOUT\ [25] $end
$var wire 1 a6 \FD|SOMA_PC|SOMAOUT\ [24] $end
$var wire 1 b6 \FD|SOMA_PC|SOMAOUT\ [23] $end
$var wire 1 c6 \FD|SOMA_PC|SOMAOUT\ [22] $end
$var wire 1 d6 \FD|SOMA_PC|SOMAOUT\ [21] $end
$var wire 1 e6 \FD|SOMA_PC|SOMAOUT\ [20] $end
$var wire 1 f6 \FD|SOMA_PC|SOMAOUT\ [19] $end
$var wire 1 g6 \FD|SOMA_PC|SOMAOUT\ [18] $end
$var wire 1 h6 \FD|SOMA_PC|SOMAOUT\ [17] $end
$var wire 1 i6 \FD|SOMA_PC|SOMAOUT\ [16] $end
$var wire 1 j6 \FD|SOMA_PC|SOMAOUT\ [15] $end
$var wire 1 k6 \FD|SOMA_PC|SOMAOUT\ [14] $end
$var wire 1 l6 \FD|SOMA_PC|SOMAOUT\ [13] $end
$var wire 1 m6 \FD|SOMA_PC|SOMAOUT\ [12] $end
$var wire 1 n6 \FD|SOMA_PC|SOMAOUT\ [11] $end
$var wire 1 o6 \FD|SOMA_PC|SOMAOUT\ [10] $end
$var wire 1 p6 \FD|SOMA_PC|SOMAOUT\ [9] $end
$var wire 1 q6 \FD|SOMA_PC|SOMAOUT\ [8] $end
$var wire 1 r6 \FD|SOMA_PC|SOMAOUT\ [7] $end
$var wire 1 s6 \FD|SOMA_PC|SOMAOUT\ [6] $end
$var wire 1 t6 \FD|SOMA_PC|SOMAOUT\ [5] $end
$var wire 1 u6 \FD|SOMA_PC|SOMAOUT\ [4] $end
$var wire 1 v6 \FD|SOMA_PC|SOMAOUT\ [3] $end
$var wire 1 w6 \FD|SOMA_PC|SOMAOUT\ [2] $end
$var wire 1 x6 \FD|SOMA_PC|SOMAOUT\ [1] $end
$var wire 1 y6 \FD|SOMA_PC|SOMAOUT\ [0] $end
$var wire 1 z6 \FD|BANCO_REG|registrador_rtl_1_bypass\ [0] $end
$var wire 1 {6 \FD|BANCO_REG|registrador_rtl_1_bypass\ [1] $end
$var wire 1 |6 \FD|BANCO_REG|registrador_rtl_1_bypass\ [2] $end
$var wire 1 }6 \FD|BANCO_REG|registrador_rtl_1_bypass\ [3] $end
$var wire 1 ~6 \FD|BANCO_REG|registrador_rtl_1_bypass\ [4] $end
$var wire 1 !7 \FD|BANCO_REG|registrador_rtl_1_bypass\ [5] $end
$var wire 1 "7 \FD|BANCO_REG|registrador_rtl_1_bypass\ [6] $end
$var wire 1 #7 \FD|BANCO_REG|registrador_rtl_1_bypass\ [7] $end
$var wire 1 $7 \FD|BANCO_REG|registrador_rtl_1_bypass\ [8] $end
$var wire 1 %7 \FD|BANCO_REG|registrador_rtl_1_bypass\ [9] $end
$var wire 1 &7 \FD|BANCO_REG|registrador_rtl_1_bypass\ [10] $end
$var wire 1 '7 \FD|BANCO_REG|registrador_rtl_1_bypass\ [11] $end
$var wire 1 (7 \FD|BANCO_REG|registrador_rtl_1_bypass\ [12] $end
$var wire 1 )7 \FD|BANCO_REG|registrador_rtl_1_bypass\ [13] $end
$var wire 1 *7 \FD|BANCO_REG|registrador_rtl_1_bypass\ [14] $end
$var wire 1 +7 \FD|BANCO_REG|registrador_rtl_1_bypass\ [15] $end
$var wire 1 ,7 \FD|BANCO_REG|registrador_rtl_1_bypass\ [16] $end
$var wire 1 -7 \FD|BANCO_REG|registrador_rtl_1_bypass\ [17] $end
$var wire 1 .7 \FD|BANCO_REG|registrador_rtl_1_bypass\ [18] $end
$var wire 1 /7 \FD|BANCO_REG|registrador_rtl_1_bypass\ [19] $end
$var wire 1 07 \FD|BANCO_REG|registrador_rtl_1_bypass\ [20] $end
$var wire 1 17 \FD|BANCO_REG|registrador_rtl_1_bypass\ [21] $end
$var wire 1 27 \FD|BANCO_REG|registrador_rtl_1_bypass\ [22] $end
$var wire 1 37 \FD|BANCO_REG|registrador_rtl_1_bypass\ [23] $end
$var wire 1 47 \FD|BANCO_REG|registrador_rtl_1_bypass\ [24] $end
$var wire 1 57 \FD|BANCO_REG|registrador_rtl_1_bypass\ [25] $end
$var wire 1 67 \FD|BANCO_REG|registrador_rtl_1_bypass\ [26] $end
$var wire 1 77 \FD|BANCO_REG|registrador_rtl_1_bypass\ [27] $end
$var wire 1 87 \FD|BANCO_REG|registrador_rtl_1_bypass\ [28] $end
$var wire 1 97 \FD|BANCO_REG|registrador_rtl_1_bypass\ [29] $end
$var wire 1 :7 \FD|BANCO_REG|registrador_rtl_1_bypass\ [30] $end
$var wire 1 ;7 \FD|BANCO_REG|registrador_rtl_1_bypass\ [31] $end
$var wire 1 <7 \FD|BANCO_REG|registrador_rtl_1_bypass\ [32] $end
$var wire 1 =7 \FD|BANCO_REG|registrador_rtl_1_bypass\ [33] $end
$var wire 1 >7 \FD|BANCO_REG|registrador_rtl_1_bypass\ [34] $end
$var wire 1 ?7 \FD|BANCO_REG|registrador_rtl_1_bypass\ [35] $end
$var wire 1 @7 \FD|BANCO_REG|registrador_rtl_1_bypass\ [36] $end
$var wire 1 A7 \FD|BANCO_REG|registrador_rtl_1_bypass\ [37] $end
$var wire 1 B7 \FD|BANCO_REG|registrador_rtl_1_bypass\ [38] $end
$var wire 1 C7 \FD|BANCO_REG|registrador_rtl_1_bypass\ [39] $end
$var wire 1 D7 \FD|BANCO_REG|registrador_rtl_1_bypass\ [40] $end
$var wire 1 E7 \FD|BANCO_REG|registrador_rtl_1_bypass\ [41] $end
$var wire 1 F7 \FD|BANCO_REG|registrador_rtl_1_bypass\ [42] $end
$var wire 1 G7 \FD|SOMA_PC|OUT_AND2\ [31] $end
$var wire 1 H7 \FD|SOMA_PC|OUT_AND2\ [30] $end
$var wire 1 I7 \FD|SOMA_PC|OUT_AND2\ [29] $end
$var wire 1 J7 \FD|SOMA_PC|OUT_AND2\ [28] $end
$var wire 1 K7 \FD|SOMA_PC|OUT_AND2\ [27] $end
$var wire 1 L7 \FD|SOMA_PC|OUT_AND2\ [26] $end
$var wire 1 M7 \FD|SOMA_PC|OUT_AND2\ [25] $end
$var wire 1 N7 \FD|SOMA_PC|OUT_AND2\ [24] $end
$var wire 1 O7 \FD|SOMA_PC|OUT_AND2\ [23] $end
$var wire 1 P7 \FD|SOMA_PC|OUT_AND2\ [22] $end
$var wire 1 Q7 \FD|SOMA_PC|OUT_AND2\ [21] $end
$var wire 1 R7 \FD|SOMA_PC|OUT_AND2\ [20] $end
$var wire 1 S7 \FD|SOMA_PC|OUT_AND2\ [19] $end
$var wire 1 T7 \FD|SOMA_PC|OUT_AND2\ [18] $end
$var wire 1 U7 \FD|SOMA_PC|OUT_AND2\ [17] $end
$var wire 1 V7 \FD|SOMA_PC|OUT_AND2\ [16] $end
$var wire 1 W7 \FD|SOMA_PC|OUT_AND2\ [15] $end
$var wire 1 X7 \FD|SOMA_PC|OUT_AND2\ [14] $end
$var wire 1 Y7 \FD|SOMA_PC|OUT_AND2\ [13] $end
$var wire 1 Z7 \FD|SOMA_PC|OUT_AND2\ [12] $end
$var wire 1 [7 \FD|SOMA_PC|OUT_AND2\ [11] $end
$var wire 1 \7 \FD|SOMA_PC|OUT_AND2\ [10] $end
$var wire 1 ]7 \FD|SOMA_PC|OUT_AND2\ [9] $end
$var wire 1 ^7 \FD|SOMA_PC|OUT_AND2\ [8] $end
$var wire 1 _7 \FD|SOMA_PC|OUT_AND2\ [7] $end
$var wire 1 `7 \FD|SOMA_PC|OUT_AND2\ [6] $end
$var wire 1 a7 \FD|SOMA_PC|OUT_AND2\ [5] $end
$var wire 1 b7 \FD|SOMA_PC|OUT_AND2\ [4] $end
$var wire 1 c7 \FD|SOMA_PC|OUT_AND2\ [3] $end
$var wire 1 d7 \FD|SOMA_PC|OUT_AND2\ [2] $end
$var wire 1 e7 \FD|SOMA_PC|OUT_AND2\ [1] $end
$var wire 1 f7 \FD|SOMA_PC|OUT_AND2\ [0] $end
$var wire 1 g7 \FD|BANCO_REG|registrador_rtl_0_bypass\ [0] $end
$var wire 1 h7 \FD|BANCO_REG|registrador_rtl_0_bypass\ [1] $end
$var wire 1 i7 \FD|BANCO_REG|registrador_rtl_0_bypass\ [2] $end
$var wire 1 j7 \FD|BANCO_REG|registrador_rtl_0_bypass\ [3] $end
$var wire 1 k7 \FD|BANCO_REG|registrador_rtl_0_bypass\ [4] $end
$var wire 1 l7 \FD|BANCO_REG|registrador_rtl_0_bypass\ [5] $end
$var wire 1 m7 \FD|BANCO_REG|registrador_rtl_0_bypass\ [6] $end
$var wire 1 n7 \FD|BANCO_REG|registrador_rtl_0_bypass\ [7] $end
$var wire 1 o7 \FD|BANCO_REG|registrador_rtl_0_bypass\ [8] $end
$var wire 1 p7 \FD|BANCO_REG|registrador_rtl_0_bypass\ [9] $end
$var wire 1 q7 \FD|BANCO_REG|registrador_rtl_0_bypass\ [10] $end
$var wire 1 r7 \FD|BANCO_REG|registrador_rtl_0_bypass\ [11] $end
$var wire 1 s7 \FD|BANCO_REG|registrador_rtl_0_bypass\ [12] $end
$var wire 1 t7 \FD|BANCO_REG|registrador_rtl_0_bypass\ [13] $end
$var wire 1 u7 \FD|BANCO_REG|registrador_rtl_0_bypass\ [14] $end
$var wire 1 v7 \FD|BANCO_REG|registrador_rtl_0_bypass\ [15] $end
$var wire 1 w7 \FD|BANCO_REG|registrador_rtl_0_bypass\ [16] $end
$var wire 1 x7 \FD|BANCO_REG|registrador_rtl_0_bypass\ [17] $end
$var wire 1 y7 \FD|BANCO_REG|registrador_rtl_0_bypass\ [18] $end
$var wire 1 z7 \FD|BANCO_REG|registrador_rtl_0_bypass\ [19] $end
$var wire 1 {7 \FD|BANCO_REG|registrador_rtl_0_bypass\ [20] $end
$var wire 1 |7 \FD|BANCO_REG|registrador_rtl_0_bypass\ [21] $end
$var wire 1 }7 \FD|BANCO_REG|registrador_rtl_0_bypass\ [22] $end
$var wire 1 ~7 \FD|BANCO_REG|registrador_rtl_0_bypass\ [23] $end
$var wire 1 !8 \FD|BANCO_REG|registrador_rtl_0_bypass\ [24] $end
$var wire 1 "8 \FD|BANCO_REG|registrador_rtl_0_bypass\ [25] $end
$var wire 1 #8 \FD|BANCO_REG|registrador_rtl_0_bypass\ [26] $end
$var wire 1 $8 \FD|BANCO_REG|registrador_rtl_0_bypass\ [27] $end
$var wire 1 %8 \FD|BANCO_REG|registrador_rtl_0_bypass\ [28] $end
$var wire 1 &8 \FD|BANCO_REG|registrador_rtl_0_bypass\ [29] $end
$var wire 1 '8 \FD|BANCO_REG|registrador_rtl_0_bypass\ [30] $end
$var wire 1 (8 \FD|BANCO_REG|registrador_rtl_0_bypass\ [31] $end
$var wire 1 )8 \FD|BANCO_REG|registrador_rtl_0_bypass\ [32] $end
$var wire 1 *8 \FD|BANCO_REG|registrador_rtl_0_bypass\ [33] $end
$var wire 1 +8 \FD|BANCO_REG|registrador_rtl_0_bypass\ [34] $end
$var wire 1 ,8 \FD|BANCO_REG|registrador_rtl_0_bypass\ [35] $end
$var wire 1 -8 \FD|BANCO_REG|registrador_rtl_0_bypass\ [36] $end
$var wire 1 .8 \FD|BANCO_REG|registrador_rtl_0_bypass\ [37] $end
$var wire 1 /8 \FD|BANCO_REG|registrador_rtl_0_bypass\ [38] $end
$var wire 1 08 \FD|BANCO_REG|registrador_rtl_0_bypass\ [39] $end
$var wire 1 18 \FD|BANCO_REG|registrador_rtl_0_bypass\ [40] $end
$var wire 1 28 \FD|BANCO_REG|registrador_rtl_0_bypass\ [41] $end
$var wire 1 38 \FD|BANCO_REG|registrador_rtl_0_bypass\ [42] $end
$var wire 1 48 \FD|MEM_INST|q\ [31] $end
$var wire 1 58 \FD|MEM_INST|q\ [30] $end
$var wire 1 68 \FD|MEM_INST|q\ [29] $end
$var wire 1 78 \FD|MEM_INST|q\ [28] $end
$var wire 1 88 \FD|MEM_INST|q\ [27] $end
$var wire 1 98 \FD|MEM_INST|q\ [26] $end
$var wire 1 :8 \FD|MEM_INST|q\ [25] $end
$var wire 1 ;8 \FD|MEM_INST|q\ [24] $end
$var wire 1 <8 \FD|MEM_INST|q\ [23] $end
$var wire 1 =8 \FD|MEM_INST|q\ [22] $end
$var wire 1 >8 \FD|MEM_INST|q\ [21] $end
$var wire 1 ?8 \FD|MEM_INST|q\ [20] $end
$var wire 1 @8 \FD|MEM_INST|q\ [19] $end
$var wire 1 A8 \FD|MEM_INST|q\ [18] $end
$var wire 1 B8 \FD|MEM_INST|q\ [17] $end
$var wire 1 C8 \FD|MEM_INST|q\ [16] $end
$var wire 1 D8 \FD|MEM_INST|q\ [15] $end
$var wire 1 E8 \FD|MEM_INST|q\ [14] $end
$var wire 1 F8 \FD|MEM_INST|q\ [13] $end
$var wire 1 G8 \FD|MEM_INST|q\ [12] $end
$var wire 1 H8 \FD|MEM_INST|q\ [11] $end
$var wire 1 I8 \FD|MEM_INST|q\ [10] $end
$var wire 1 J8 \FD|MEM_INST|q\ [9] $end
$var wire 1 K8 \FD|MEM_INST|q\ [8] $end
$var wire 1 L8 \FD|MEM_INST|q\ [7] $end
$var wire 1 M8 \FD|MEM_INST|q\ [6] $end
$var wire 1 N8 \FD|MEM_INST|q\ [5] $end
$var wire 1 O8 \FD|MEM_INST|q\ [4] $end
$var wire 1 P8 \FD|MEM_INST|q\ [3] $end
$var wire 1 Q8 \FD|MEM_INST|q\ [2] $end
$var wire 1 R8 \FD|MEM_INST|q\ [1] $end
$var wire 1 S8 \FD|MEM_INST|q\ [0] $end
$var wire 1 T8 \FD|PC|DOUT\ [31] $end
$var wire 1 U8 \FD|PC|DOUT\ [30] $end
$var wire 1 V8 \FD|PC|DOUT\ [29] $end
$var wire 1 W8 \FD|PC|DOUT\ [28] $end
$var wire 1 X8 \FD|PC|DOUT\ [27] $end
$var wire 1 Y8 \FD|PC|DOUT\ [26] $end
$var wire 1 Z8 \FD|PC|DOUT\ [25] $end
$var wire 1 [8 \FD|PC|DOUT\ [24] $end
$var wire 1 \8 \FD|PC|DOUT\ [23] $end
$var wire 1 ]8 \FD|PC|DOUT\ [22] $end
$var wire 1 ^8 \FD|PC|DOUT\ [21] $end
$var wire 1 _8 \FD|PC|DOUT\ [20] $end
$var wire 1 `8 \FD|PC|DOUT\ [19] $end
$var wire 1 a8 \FD|PC|DOUT\ [18] $end
$var wire 1 b8 \FD|PC|DOUT\ [17] $end
$var wire 1 c8 \FD|PC|DOUT\ [16] $end
$var wire 1 d8 \FD|PC|DOUT\ [15] $end
$var wire 1 e8 \FD|PC|DOUT\ [14] $end
$var wire 1 f8 \FD|PC|DOUT\ [13] $end
$var wire 1 g8 \FD|PC|DOUT\ [12] $end
$var wire 1 h8 \FD|PC|DOUT\ [11] $end
$var wire 1 i8 \FD|PC|DOUT\ [10] $end
$var wire 1 j8 \FD|PC|DOUT\ [9] $end
$var wire 1 k8 \FD|PC|DOUT\ [8] $end
$var wire 1 l8 \FD|PC|DOUT\ [7] $end
$var wire 1 m8 \FD|PC|DOUT\ [6] $end
$var wire 1 n8 \FD|PC|DOUT\ [5] $end
$var wire 1 o8 \FD|PC|DOUT\ [4] $end
$var wire 1 p8 \FD|PC|DOUT\ [3] $end
$var wire 1 q8 \FD|PC|DOUT\ [2] $end
$var wire 1 r8 \FD|PC|DOUT\ [1] $end
$var wire 1 s8 \FD|PC|DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
0%
0r#
0s#
1t#
0u#
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
14)
05)
0x#
1y#
xz#
1{#
1|#
1}#
1~#
1!$
1"$
0#$
0,$
0-$
0.$
0/$
00$
11$
02$
13$
0^)
0_)
0`)
0a)
0b)
0c)
0d)
1e)
0f)
0g)
0h)
0i)
0j)
1k)
0l)
1m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
06*
07*
08*
09*
0:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
0B*
0C*
0D*
0E*
0F*
0G*
0H*
0I*
0J*
0K*
0L*
0M*
0N*
0O*
0P*
0Q*
0R*
0S*
0T*
0U*
0V*
0W*
0X*
0Y*
0Z*
0[*
0\*
0]*
0^*
0_*
0`*
0a*
0b*
0c*
0d*
0e*
0f*
0g*
0h*
0i*
0j*
0k*
0l*
0m*
0n*
0o*
0p*
0q*
0r*
0s*
0t*
0u*
0v*
0w*
0x*
0y*
0z*
0{*
0|*
0}*
0~*
0!+
0"+
0#+
0$+
0%+
0&+
0'+
0(+
0)+
0*+
0++
0,+
0-+
0.+
0/+
00+
01+
02+
03+
04+
05+
06+
07+
08+
09+
0:+
0;+
0<+
0=+
0>+
0?+
0@+
0A+
0B+
0C+
0D+
0E+
0F+
0G+
0H+
0I+
0J+
0K+
0L+
0M+
0N+
0O+
0P+
0Q+
0R+
0S+
0T+
0U+
0V+
0W+
0X+
0Y+
0Z+
0[+
0\+
0]+
0^+
0_+
0`+
0a+
0b+
0c+
0d+
0e+
0f+
0g+
0h+
0i+
0j+
0k+
0l+
0m+
0n+
0o+
0p+
0q+
0r+
0s+
0t+
0u+
0v+
0w+
0x+
0y+
0z+
0{+
0|+
0}+
0~+
0!,
0",
0#,
0$,
0%,
0&,
0',
0(,
0),
0*,
0+,
0,,
0-,
0.,
0/,
00,
01,
02,
03,
04,
05,
06,
07,
08,
09,
0:,
0;,
0<,
0=,
0>,
0?,
0@,
0A,
0B,
0C,
0D,
0E,
0F,
0G,
0H,
0I,
0J,
0K,
0L,
0M,
0N,
0O,
0P,
0Q,
0R,
0S,
0T,
0U,
0V,
0W,
0X,
0Y,
0Z,
0[,
0\,
0],
0^,
0_,
0`,
0a,
0b,
0c,
0d,
0e,
0f,
0g,
0h,
0i,
0j,
0k,
0l,
0m,
0n,
0o,
0p,
0q,
0r,
0s,
0t,
0u,
0v,
0w,
0x,
0y,
0z,
0{,
0|,
0},
0~,
0!-
0"-
0#-
0$-
0%-
0&-
0'-
0(-
0)-
0*-
0+-
0,-
0--
0.-
0/-
00-
01-
02-
03-
04-
05-
06-
07-
08-
09-
0:-
0;-
0<-
0=-
0>-
0?-
0@-
0A-
0B-
0C-
0D-
0E-
0F-
0G-
0H-
0I-
0J-
0K-
0L-
0M-
0N-
0O-
0P-
0Q-
0R-
0S-
0T-
0U-
0V-
0W-
0X-
1Y-
0Z-
0[-
0\-
0]-
0^-
1_-
0`-
0a-
0b-
1c-
0d-
0e-
0f-
0g-
0h-
0i-
0j-
1k-
0l-
1m-
0n-
0o-
0p-
0q-
0r-
0s-
0t-
0u-
0v-
1w-
1x-
0y-
0z-
0{-
0|-
1}-
0~-
1!.
0".
0#.
0$.
0%.
0&.
0'.
0(.
0).
0*.
0+.
0,.
0-.
0..
0/.
00.
11.
02.
03.
04.
05.
06.
07.
08.
09.
0:.
0;.
0<.
0=.
0>.
0?.
0@.
0A.
0B.
0C.
0D.
0E.
0F.
0G.
0H.
0I.
0J.
0K.
0L.
0M.
0N.
0O.
0P.
0Q.
0R.
0S.
0T.
0U.
0V.
0W.
0X.
0Y.
0Z.
0[.
0\.
0].
0^.
0_.
0`.
0a.
0b.
0c.
0d.
0e.
0f.
0g.
0h.
0i.
0j.
0k.
0l.
0m.
0n.
0o.
0p.
0q.
0r.
0s.
0t.
0u.
0v.
0w.
0x.
0y.
0z.
0{.
0|.
0}.
0~.
0!/
0"/
0#/
0$/
0%/
0&/
0'/
0(/
0)/
0*/
0+/
0,/
0-/
0./
0//
00/
01/
02/
03/
04/
05/
06/
07/
08/
09/
0:/
0;/
0</
0=/
0>/
0?/
0@/
0A/
0B/
0C/
0D/
0E/
0F/
0G/
0H/
0I/
0J/
0K/
0L/
0M/
0N/
0O/
0P/
0Q/
0R/
0S/
0T/
0U/
0V/
0W/
0X/
0Y/
0Z/
0[/
0\/
0]/
0^/
0_/
0`/
0a/
0b/
0c/
0d/
0e/
0f/
0g/
0h/
0i/
0j/
0k/
0l/
0m/
0n/
0o/
0p/
0q/
0r/
0s/
0t/
0u/
0v/
0w/
0x/
0y/
0z/
0{/
0|/
0}/
0~/
0!0
0"0
0#0
0$0
0%0
0&0
0'0
0(0
0)0
0*0
0+0
0,0
0-0
0.0
0/0
000
010
020
030
040
050
060
070
080
090
0:0
0;0
0<0
0=0
0>0
0?0
0@0
0A0
0B0
0C0
0D0
0E0
0F0
0G0
0H0
0I0
0J0
0K0
0L0
0M0
0N0
0O0
0P0
0Q0
0R0
0S0
0T0
0U0
0V0
0W0
0X0
0Y0
0Z0
0[0
0\0
0]0
0^0
0_0
0`0
0a0
0b0
0c0
0d0
0e0
0f0
1g0
0h0
0i0
0j0
0k0
0l0
0m0
0n0
0o0
0p0
0q0
0r0
0s0
0t0
0u0
0v0
0w0
0x0
0y0
1z0
1{0
1|0
1}0
1~0
1!1
1"1
0#1
1$1
0%1
0&1
0'1
0(1
1)1
0*1
1+1
0,1
0-1
0.1
0/1
001
011
021
031
041
051
161
071
081
091
0:1
0;1
0<1
1=1
1>1
1?1
0@1
0A1
0B1
0C1
0D1
0E1
0F1
0G1
0H1
0I1
0J1
0K1
0L1
0M1
0N1
0O1
0P1
0Q1
0R1
0S1
0T1
0U1
0V1
0W1
0X1
0Y1
0Z1
0[1
0\1
0]1
0^1
0_1
0`1
0a1
0b1
0c1
0d1
0e1
0f1
0g1
0h1
0i1
0j1
0k1
0l1
0m1
0n1
0o1
0p1
0q1
0r1
0s1
0t1
0u1
0v1
0w1
0x1
0y1
0z1
0{1
0|1
0}1
0~1
0!2
0"2
0#2
0$2
0%2
0&2
0'2
0(2
0)2
0*2
0+2
0,2
0-2
0.2
0/2
002
012
022
032
042
052
062
072
082
092
0:2
0;2
0<2
0=2
0>2
0?2
0@2
0A2
0B2
0C2
0D2
0E2
0F2
0G2
0H2
0I2
0J2
0K2
0L2
0M2
0N2
0O2
0P2
0Q2
0R2
0S2
0T2
0U2
0V2
0W2
0X2
0Y2
0Z2
0[2
0\2
0]2
0^2
0_2
0`2
0a2
0b2
0c2
0d2
0e2
0f2
0g2
0h2
0i2
0j2
0k2
0l2
0m2
0n2
0o2
0p2
0q2
0r2
0s2
0t2
0u2
0v2
0w2
0x2
0y2
0z2
0{2
0|2
0}2
0~2
0!3
0"3
0#3
0$3
0%3
0&3
0'3
0(3
0)3
0*3
0+3
0,3
0-3
0.3
0/3
003
013
023
033
043
053
063
073
083
093
0:3
0;3
0<3
0=3
0>3
0?3
0@3
0A3
0B3
0C3
0D3
0E3
0F3
0G3
0H3
0I3
0J3
0K3
0L3
0M3
0N3
0O3
0P3
0Q3
0R3
0S3
0T3
0U3
0V3
0W3
0X3
0Y3
0Z3
0[3
0\3
0]3
0^3
0_3
0`3
0a3
0b3
0c3
0d3
0e3
0f3
0g3
0h3
0i3
0j3
0k3
0l3
0m3
0n3
0o3
0p3
0q3
0r3
0s3
0t3
0u3
0v3
0w3
0x3
0y3
0z3
0{3
0|3
0}3
0~3
0!4
0"4
0#4
0$4
0%4
0&4
0'4
0(4
0)4
0*4
0+4
0,4
0-4
0.4
0/4
004
014
024
034
044
054
064
074
084
094
0:4
0;4
0<4
0=4
0>4
0?4
0@4
0A4
0B4
0C4
0D4
0E4
0F4
0G4
0H4
0I4
0J4
0K4
0L4
0M4
0N4
0O4
0P4
0Q4
0R4
0S4
0T4
0U4
0V4
0W4
0X4
0Y4
0Z4
0[4
0\4
0]4
0^4
0_4
0`4
0a4
0b4
0c4
0d4
0e4
0f4
0g4
0h4
0i4
0j4
0k4
0l4
0m4
0n4
0o4
0p4
0q4
0r4
0s4
0t4
0u4
0v4
0w4
0x4
0y4
0z4
0{4
0|4
0}4
0~4
0!5
0"5
0#5
0$5
0%5
0&5
0'5
0(5
0)5
0*5
0+5
0,5
0-5
0.5
0/5
005
015
025
035
045
055
065
075
085
095
0:5
0;5
0<5
0=5
0>5
0?5
0@5
0A5
0B5
0C5
0D5
0E5
0F5
0G5
0H5
0I5
0J5
0K5
0L5
0M5
0N5
0O5
0P5
0Q5
0R5
0S5
0T5
0U5
0V5
0W5
0X5
0Y5
0Z5
0[5
0\5
0]5
0^5
0_5
0`5
0a5
0b5
0c5
0d5
0e5
0f5
0g5
0h5
0i5
0j5
0k5
0l5
0m5
0n5
0o5
0p5
0q5
0r5
0s5
0t5
0u5
0v5
0w5
0x5
0y5
0z5
0{5
0|5
0}5
0~5
0!6
0"6
0#6
0$6
0%6
0&6
0'6
0(6
0)6
0*6
0+6
0,6
0-6
0.6
0/6
006
016
026
036
046
056
066
076
086
096
0&
0'
0(
0)
0*
0+
1v#
0w#
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0$$
0%$
0&$
0'$
0($
0)$
1*$
0+$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
06)
07)
08)
09)
0:)
0;)
0<)
0=)
0>)
0?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
x:6
x;6
x<6
x=6
x>6
x?6
0@6
0A6
0B6
xC6
xD6
0E6
0F6
0G6
xH6
xI6
0J6
0K6
0L6
xM6
xN6
xO6
xP6
xQ6
0R6
xS6
0T6
0U6
xV6
xW6
xX6
xY6
0Z6
0[6
0\6
0]6
0^6
0_6
0`6
0a6
0b6
0c6
0d6
0e6
0f6
0g6
0h6
0i6
0j6
0k6
0l6
0m6
0n6
0o6
0p6
0q6
0r6
0s6
0t6
0u6
0v6
xw6
xx6
xy6
0z6
0{6
0|6
0}6
0~6
0!7
0"7
x#7
x$7
x%7
x&7
0'7
0(7
0)7
0*7
0+7
0,7
0-7
0.7
0/7
007
017
027
037
047
057
067
077
087
097
0:7
0;7
0<7
0=7
0>7
0?7
0@7
0A7
0B7
0C7
0D7
0E7
0F7
xG7
xH7
xI7
0J7
0K7
0L7
0M7
0N7
0O7
0P7
0Q7
0R7
0S7
0T7
0U7
0V7
0W7
0X7
0Y7
0Z7
x[7
0\7
0]7
0^7
0_7
0`7
xa7
0b7
0c7
xd7
xe7
xf7
0g7
0h7
0i7
0j7
0k7
0l7
0m7
xn7
xo7
xp7
xq7
0r7
0s7
0t7
0u7
0v7
0w7
0x7
0y7
0z7
0{7
0|7
0}7
0~7
0!8
0"8
0#8
0$8
0%8
0&8
0'8
0(8
0)8
0*8
0+8
0,8
0-8
0.8
0/8
008
018
028
038
x48
x58
x68
078
088
098
x:8
x;8
0<8
0=8
0>8
x?8
x@8
xA8
0B8
0C8
xD8
xE8
xF8
0G8
0H8
xI8
xJ8
xK8
xL8
xM8
0N8
xO8
0P8
0Q8
0R8
0S8
0T8
0U8
0V8
0W8
0X8
0Y8
0Z8
0[8
0\8
0]8
0^8
0_8
0`8
0a8
0b8
0c8
0d8
0e8
0f8
0g8
0h8
0i8
0j8
0k8
0l8
0m8
0n8
0o8
0p8
0q8
xr8
xs8
1Z)
1[)
1\)
0])
$end
#40000
1"
1#$
1V-
1])
1W-
1S8
1z6
1B8
1~6
1g7
188
1q8
198
1X-
1v6
1e-
1j-
171
1o-
0?1
1~-
0m-
1l-
1p-
1n-
1\-
1).
0+1
11)
1A(
1r0
1{-
1O2
0n-
0p-
12.
181
0k-
1f-
1'1
0Y-
1^)
1c)
1**
1/*
1r*
1_)
1+*
1!*
1n)
15)
04)
1s0
1)$
1$$
19$
14$
1S%
1($
18$
1B$
1S$
0e)
0k)
1g)
1i)
1j)
1+
1*
1&
1-!
1z
1q
1p
1l
1I
0"1
0*$
01$
1-$
1/$
10$
0v#
0t#
1%
1u#
1s#
10*
1s$
1q#
#80000
0"
0#$
0V-
0])
0W-
#120000
1"
1#$
1V-
1])
1W-
0S8
1C8
0B8
1}6
0~6
1|6
1j7
1p8
0q8
1Q8
17.
1U6
0X-
0e-
0=1
0}-
0l-
1g-
0).
1+1
12)
01)
1B(
0A(
0r0
1|-
0{-
1m1
0O2
0~-
0>1
0f-
1Y-
19.
1p)
0r*
1s*
0!*
1~)
0n)
05)
1<.
0s0
1Q$
0S%
1R%
0B$
1C$
0S$
0-!
1+!
1{
0z
0I
1H
1t0
1u0
00*
12*
1/)
1?(
1l1
1N2
113
1q3
1T4
165
0s$
1q$
1P*
0q#
1o#
15%
1k
#160000
0"
0#$
0V-
0])
0W-
#200000
1"
1#$
1V-
1])
1W-
1S8
0C8
1{6
0}6
0|6
1'7
0j7
1h7
1r7
1q8
098
1n1
0_-
0o-
07.
1>.
1*1
1X-
1Z-
0v6
1`-
0j-
1s-
1(1
1c7
071
1u6
0g-
0\-
0+1
1o(
1!(
02)
0B(
0|-
191
081
1-1
0U6
0)1
1t-
1k-
1a-
0'1
1[-
0Y-
1+1
1q1
1S2
163
1v3
1Y4
1;5
09.
02.
0x-
0m1
12+
0^)
0c)
0**
0/*
1r*
0~)
1n)
1E(
14)
0t0
0<.
1T6
1u%
0)$
0$$
09$
04$
1S%
0C$
1S$
1l)
0g)
0i)
0j)
0m)
1M!
0+
0&
1-!
0{
0q
0l
1I
0>.
1"1
0u0
12$
0-$
0/$
00$
03$
0/)
0o(
0?(
0!(
1r#
0%
0u#
0s#
0$
0l1
0N2
013
0q3
0T4
065
0q1
0S2
063
0v3
0Y4
0;5
02*
0P*
0q$
05%
0o#
0k
#240000
0"
0#$
0V-
0])
0W-
#280000
1"
1#$
1V-
1])
1W-
0S8
1R8
0z6
1N8
0{6
1B8
1~6
0'7
1>8
0g7
1i7
0h7
0r7
0p8
088
0Q8
1o8
0-1
1_-
0*1
1?1
0X-
0Z-
1v6
1h-
0c7
171
0w-
1p-
1b-
1R6
1J6
1%.
1j0
1x0
0+1
1,1
10)
1@(
1y0
1m0
1,.
1-.
19.
1E.
1K.
1V.
1^.
1f.
1n.
1v.
1|.
1)/
10/
1;/
1C/
1K/
1Q/
1Y/
1c/
1k/
1s/
1{/
1%0
1.0
160
1>0
1F0
1N0
1V0
1^0
1y-
181
1-1
1i-
1'1
0[-
1Y-
1x-
1r3
0T6
1t*
0p)
0_)
0+*
0s*
1%*
1!*
1s)
1{)
1o)
0n)
1T6
1_0
1W0
1O0
1G0
1?0
170
1/0
1&0
1|/
1t/
1l/
1d/
1\/
1R/
1L/
1D/
1</
13/
1*/
1!/
1w.
1o.
1g.
1_.
1W.
1N.
1F.
1<.
10.
0-.
18.
1o0
1A1
1d0
1@1
1Q%
0Q$
0($
08$
0R%
1>$
1B$
1N$
1F$
1R$
0S$
1e)
1k)
0l)
1m)
1.)
1-)
1>(
1=(
0H
1G
0-!
1,!
0+!
1(!
1~
1z
1v
0p
0*
1J2
1-3
1n3
1P4
1s5
1L2
1/3
1R4
145
1u5
09.
1D.
00.
14.
1>.
0"1
1G.
1O.
1X.
1`.
0!1
1h.
1p.
1x.
01.
1"/
1+/
14/
0z0
1=/
1E/
1M/
1S/
0{0
1]/
1e/
1m/
1u/
0|0
1}/
1'0
100
180
0}0
1@0
1H0
1P0
0$1
1X0
1`0
1*$
11$
02$
13$
1,)
1+)
1*)
1))
1()
1')
1&)
1%)
1$)
1#)
1")
1!)
1~(
1}(
1|(
1{(
1z(
1y(
1x(
1w(
1v(
1u(
1t(
1s(
1r(
1q(
1p(
1o(
1n(
1<(
1;(
1:(
19(
18(
17(
16(
15(
14(
13(
12(
11(
10(
1/(
1.(
1-(
1,(
1+(
1*(
1)(
1((
1'(
1&(
1%(
1$(
1#(
1"(
1!(
1~'
1v#
1t#
0r#
1$
1+3
1l3
1N4
115
1q5
1G2
1)3
1j3
1L4
1/5
1o5
1E2
1'3
1h3
1J4
1-5
1m5
1C2
1%3
1f3
1H4
1+5
1k5
1A2
1#3
1d3
1F4
1)5
1i5
1?2
1!3
1b3
1D4
1'5
1g5
1)0
1=2
1}2
1`3
1B4
1%5
1e5
1;2
1{2
1^3
1@4
1#5
1c5
192
1y2
1\3
1>4
1!5
1a5
172
1w2
1Z3
1<4
1}4
1_5
152
1u2
1X3
1:4
1{4
1]5
132
1s2
1V3
184
1y4
1[5
112
1q2
1T3
164
1w4
1Y5
1/2
1o2
1R3
144
1u4
1W5
1-2
1m2
1P3
124
1s4
1U5
1+2
1k2
1N3
104
1q4
1S5
1)2
1i2
1L3
1.4
1o4
1Q5
0~0
1'2
1g2
1J3
1,4
1m4
1O5
1%2
1e2
1H3
1*4
1k4
1M5
1#2
1c2
1F3
1(4
1i4
1K5
1!2
1a2
1D3
1&4
1g4
1I5
1}1
1_2
1B3
1$4
1e4
1G5
1{1
1]2
1@3
1"4
1c4
1E5
1y1
1[2
1>3
1~3
1a4
1C5
1w1
1Y2
1<3
1|3
1_4
1A5
1u1
1W2
1:3
1z3
1]4
1?5
1s1
1U2
183
1x3
1[4
1=5
1q1
1S2
163
1v3
1Y4
1;5
1o1
1Q2
143
1t3
1W4
195
04.
0E.
1J.
0<.
1N*
1O*
11*
12*
13*
14*
15*
16*
17*
18*
19*
1:*
1;*
1<*
1=*
1>*
1?*
1@*
1A*
1B*
1C*
1D*
1E*
1F*
1G*
1H*
1I*
1J*
1K*
1L*
1M*
0n(
0~'
0>.
0K.
1R.
0F.
0o1
0Q2
043
0t3
0W4
095
1U$
1T$
1r$
1q$
1p$
1o$
1n$
1m$
1l$
1k$
1j$
1i$
1h$
1g$
1f$
1e$
1d$
1c$
1b$
1a$
1`$
1_$
1^$
1]$
1\$
1[$
1Z$
1Y$
1X$
1W$
1V$
01*
0o(
0!(
1p#
1o#
1n#
1m#
1l#
1k#
1j#
1i#
1h#
1g#
1f#
1e#
1d#
1c#
1b#
1a#
1`#
1_#
1^#
1]#
1\#
1[#
1Z#
1Y#
1X#
1W#
1V#
1U#
1T#
1S#
1R#
0G.
0V.
1].
0N.
0q1
0S2
063
0v3
0Y4
0;5
0r$
02*
0p(
0"(
0p#
0O.
0^.
1e.
0W.
0s1
0U2
083
0x3
0[4
0=5
0q$
03*
0q(
0#(
0o#
0X.
0f.
1k.
0_.
0u1
0W2
0:3
0z3
0]4
0?5
0p$
04*
0r(
0$(
0n#
0`.
0n.
1u.
0g.
0w1
0Y2
0<3
0|3
0_4
0A5
0o$
05*
0s(
0%(
0m#
0h.
0v.
1{.
0o.
0y1
0[2
0>3
0~3
0a4
0C5
0n$
06*
0t(
0&(
0l#
0p.
0|.
1(/
0w.
0{1
0]2
0@3
0"4
0c4
0E5
0m$
07*
0u(
0'(
0k#
0x.
0)/
1//
0!/
0}1
0_2
0B3
0$4
0e4
0G5
0l$
08*
0v(
0((
0j#
11.
0"/
00/
1:/
0*/
0!2
0a2
0D3
0&4
0g4
0I5
0k$
09*
0w(
0)(
0i#
0+/
0;/
1B/
03/
0#2
0c2
0F3
0(4
0i4
0K5
1!1
0j$
0:*
0x(
0*(
0h#
1"1
04/
1z0
0C/
1J/
0</
0%2
0e2
0H3
0*4
0k4
0M5
0i$
0;*
0y(
0+(
0g#
0=/
0K/
1P/
0D/
0'2
0g2
0J3
0,4
0m4
0O5
0h$
0<*
0z(
0,(
0f#
0E/
0Q/
1V/
0L/
0)2
0i2
0L3
0.4
0o4
0Q5
0g$
0=*
0{(
0-(
0e#
0M/
0Y/
1b/
0R/
0+2
0k2
0N3
004
0q4
0S5
0f$
0>*
0|(
0.(
0d#
0S/
1{0
0c/
1j/
0\/
0-2
0m2
0P3
024
0s4
0U5
0e$
0?*
0}(
0/(
0c#
0]/
0k/
1r/
0d/
0/2
0o2
0R3
044
0u4
0W5
0d$
0@*
0~(
00(
0b#
0e/
0s/
1z/
0l/
012
0q2
0T3
064
0w4
0Y5
0c$
0A*
0!)
01(
0a#
0m/
0{/
1$0
0t/
032
0s2
0V3
084
0y4
0[5
0b$
0B*
0")
02(
0`#
0u/
1|0
0%0
1-0
0|/
052
0u2
0X3
0:4
0{4
0]5
0a$
0C*
0#)
03(
0_#
0}/
0.0
150
0&0
072
0w2
0Z3
0<4
0}4
0_5
0`$
0D*
0$)
04(
0^#
0'0
060
1=0
0/0
092
0y2
0\3
0>4
0!5
0a5
0_$
0E*
0%)
05(
0]#
000
0>0
1E0
070
0;2
0{2
0^3
0@4
0#5
0c5
0^$
0F*
0&)
06(
0\#
080
1}0
0F0
1M0
0?0
0)0
0=2
0}2
0`3
0B4
0%5
0e5
0]$
0G*
0')
07(
0[#
0@0
0N0
1U0
0G0
1~0
0?2
0!3
0b3
0D4
0'5
0g5
0\$
0H*
0()
08(
0Z#
0H0
0V0
1]0
0O0
0A2
0#3
0d3
0F4
0)5
0i5
0[$
0I*
0))
09(
0Y#
0P0
1$1
0^0
1k0
0W0
0C2
0%3
0f3
0H4
0+5
0k5
0Z$
0J*
0*)
0:(
0X#
0X0
1l0
0y0
0_0
0E2
0'3
0h3
0J4
0-5
0m5
0Y$
0K*
0+)
0;(
0W#
0`0
0d0
0@1
0m0
0G2
0)3
0j3
0L4
0/5
0o5
0X$
0L*
0-)
0,)
0=(
0<(
0V#
0o0
0A1
0J2
0-3
0n3
0P4
0s5
0+3
0l3
0N4
015
0q5
0W$
0M*
0.)
0>(
0U#
0L2
0/3
0R4
045
0u5
0V$
0N*
0T#
0U$
0O*
0S#
0T$
0R#
#280500
1i(
1*.
1+.
1s0
1u0
0"1
1/)
1?(
1l1
1N2
113
1q3
1T4
165
10*
1s$
1q#
#320000
0"
0#$
0V-
0])
0W-
#360000
1"
1#$
1V-
1])
1W-
1S8
0R8
1z6
1!7
1G8
1'7
1g7
1l7
1r7
1p8
0q8
1Q8
1s3
1U6
1d-
1X-
1Z-
1e-
1j-
1q-
0s-
1".
071
1l-
1K6
0!.
0%.
0j0
0x0
1$.
1+1
1D(
11)
1A(
1y0
1m0
0,.
08.
0D.
0J.
0R.
0].
0e.
0k.
0u.
0{.
0(/
0//
0:/
0B/
0J/
0P/
0V/
0b/
0j/
0r/
0z/
0$0
0-0
050
0=0
0E0
0M0
0U0
0]0
0k0
0l0
0g0
1{-
0r3
175
081
1#.
0t-
1r-
1z-
0k-
1f-
1[-
0Y-
14,
1p)
0r*
1s*
1z)
0o)
1n)
0E(
15)
04)
0m0
0y0
1o0
1A1
1d0
1@1
1w&
1Q$
0S%
1R%
1G$
0R$
1S$
1.)
1-)
1>(
1=(
1O"
1-!
0,!
1+!
1!!
0I
1H
1J2
1-3
1n3
1P4
1s5
1L2
1/3
1R4
145
1u5
0d0
0@1
0o0
0A1
0.)
0-)
0>(
0=(
0L2
0/3
0R4
045
0u5
0J2
0-3
0n3
0P4
0s5
1N*
1O*
1U$
1T$
0O*
0N*
1S#
1R#
0T$
0U$
0S#
0R#
#400000
0"
0#$
0V-
0])
0W-
#440000
1"
1#$
1V-
1])
1W-
0S8
1R8
1H8
1C8
0B8
1}6
0~6
1|6
1=8
0>8
1k7
1j7
0i7
1P8
1q8
0Q8
185
0U6
0X-
0Z-
0v6
1]-
0`-
0d-
0e-
0h-
1s-
0".
1t6
1c7
0u6
1b7
0T6
1:1
1}-
1g-
1L6
1!.
1%.
1j0
1x0
1\-
0+1
0,1
12)
1B(
1,.
1c0
1-.
19.
1E.
1K.
1V.
1^.
1f.
1n.
1v.
1|.
1)/
10/
1;/
1C/
1K/
1Q/
1Y/
1c/
1k/
1s/
1{/
1%0
1.0
160
1>0
1F0
1N0
1V0
1^0
0s0
1|-
075
1w5
1T6
0-1
1.1
0#.
1t-
0i-
0f-
0a-
1^-
0'1
0[-
1Y-
091
1t,
0p)
1r*
1q)
0%*
1&*
0!*
1~)
1y)
1o)
0n)
1E(
05)
13)
0T6
0u0
1"1
0-.
18.
1Y'
0Q$
1S%
1P$
0>$
1=$
0B$
1C$
1H$
1R$
0S$
0/)
0?(
11#
0-!
1,!
0+!
1*!
1"!
1{
0z
0v
1u
1I
09.
1D.
0l1
0N2
013
0q3
0T4
065
00*
0E.
1J.
0s$
0q#
0K.
1R.
0V.
1].
0^.
1e.
0f.
1k.
0n.
1u.
0v.
1{.
0|.
1(/
0)/
1//
00/
1:/
0;/
1B/
0C/
1J/
0K/
1P/
0Q/
1V/
0Y/
1b/
0c/
1j/
0k/
1r/
0s/
1z/
0{/
1$0
0%0
1-0
0.0
150
060
1=0
0>0
1E0
0F0
1M0
0N0
1U0
0V0
1]0
0^0
1k0
1l0
#440500
0i(
1Y)
0*.
1p0
1q0
0+.
0,.
1r0
1-.
08.
19.
0D.
1E.
0J.
1K.
0R.
1V.
0].
1^.
0e.
1f.
0k.
1n.
0u.
1v.
0{.
1|.
0(/
1)/
0//
10/
0:/
1;/
0B/
1C/
0J/
1K/
0P/
1Q/
0V/
1Y/
0b/
1c/
0j/
1k/
0r/
1s/
0z/
1{/
0$0
1%0
0-0
1.0
050
160
0=0
1>0
0E0
1F0
0M0
1N0
0U0
1V0
0]0
1^0
0k0
0l0
#480000
0"
0#$
0V-
0])
0W-
#520000
1"
1#$
1V-
1])
1W-
1S8
0R8
178
0N8
1"7
0H8
0C8
1{6
0G8
0|6
0'7
1>8
1i7
1h7
0P8
0r7
0p8
0q8
1n8
0o8
1U6
1/1
1s6
0q-
0s-
0c7
0b7
1=1
0:1
0K6
0L6
0R6
0J6
0_-
0g-
0l-
1#1
0?1
0$.
1+1
0D(
02)
01)
0B(
0A(
10.
1<.
1F.
1N.
1W.
1_.
1g.
1o.
1w.
1!/
1*/
13/
1</
1D/
1L/
1R/
1\/
1d/
1l/
1t/
1|/
1&0
1/0
170
1?0
1G0
1O0
1W0
1_0
0c0
1g0
1s0
1%1
0{-
0|-
0x-
0w5
1u-
1T6
0/1
0s6
0U6
0t-
0r-
0z-
1;1
1R6
0t*
1u*
0r*
0s*
0q)
1%*
0z)
0~)
0y)
0s)
0{)
1`)
1d)
1h)
1"*
1,*
0o)
1n)
0E(
1C(
0;1
0R6
1v-
1u0
1m0
1y0
1`0
1X0
0%1
1P0
1H0
0$1
1@0
0#1
180
100
1'0
1}/
0}0
1u/
1m/
1e/
1]/
0|0
1S/
1M/
1E/
1=/
0{0
14/
1+/
1"/
1x.
1p.
01.
1h.
1`.
1X.
0!1
1O.
1G.
0z0
1>.
14.
0"1
0Q%
1P%
0S%
0R%
0P$
1>$
0G$
0C$
0H$
0N$
0F$
1'$
1+$
1.$
1A$
17$
0R$
1S$
0e)
0k)
0m)
1/)
1,)
1+)
1*)
1))
1()
1')
1&)
1%)
1$)
1#)
1")
1!)
1~(
1}(
1|(
1{(
1z(
1y(
1x(
1w(
1v(
1u(
1t(
1s(
1r(
1q(
1p(
1o(
1n(
1?(
1<(
1;(
1:(
19(
18(
17(
16(
15(
14(
13(
12(
11(
10(
1/(
1.(
1-(
1,(
1+(
1*(
1)(
1((
1'(
1&(
1%(
1$(
1#(
1"(
1!(
1~'
0I
0H
0G
1F
1-!
0,!
0*!
0(!
0"!
0!!
0~
0{
1y
1v
1o
1)
1w#
1!
1o1
1Q2
143
1t3
1W4
195
1q1
1S2
163
1v3
1Y4
1;5
1s1
1U2
183
1x3
1[4
1=5
1u1
1W2
1:3
1z3
1]4
1?5
1w1
1Y2
1<3
1|3
1_4
1A5
1y1
1[2
1>3
1~3
1a4
1C5
1{1
1]2
1@3
1"4
1c4
1E5
1}1
1_2
1B3
1$4
1e4
1G5
1!2
1a2
1D3
1&4
1g4
1I5
1#2
1c2
1F3
1(4
1i4
1K5
1%2
1e2
1H3
1*4
1k4
1M5
1'2
1g2
1J3
1,4
1m4
1O5
1)2
1i2
1L3
1.4
1o4
1Q5
1+2
1k2
1N3
104
1q4
1S5
1-2
1m2
1P3
124
1s4
1U5
1/2
1o2
1R3
144
1u4
1W5
112
1q2
1T3
164
1w4
1Y5
132
1s2
1V3
184
1y4
1[5
152
1u2
1X3
1:4
1{4
1]5
172
1w2
1Z3
1<4
1}4
1_5
0~0
192
1y2
1\3
1>4
1!5
1a5
1;2
1{2
1^3
1@4
1#5
1c5
1)0
1=2
1}2
1`3
1B4
1%5
1e5
1?2
1!3
1b3
1D4
1'5
1g5
1A2
1#3
1d3
1F4
1)5
1i5
1C2
1%3
1f3
1H4
1+5
1k5
1E2
1'3
1h3
1J4
1-5
1m5
1G2
1)3
1j3
1L4
1/5
1o5
1+3
1l3
1N4
115
1q5
1d0
1@1
1o0
1A1
1l1
1N2
113
1q3
1T4
165
0*$
01$
03$
10*
1M*
1L*
1K*
1J*
1I*
1H*
1G*
1F*
1E*
1D*
1C*
1B*
1A*
1@*
1?*
1>*
1=*
1<*
1;*
1:*
19*
18*
17*
16*
15*
14*
13*
12*
11*
1.)
1-)
1>(
1=(
0v#
0t#
0$
1L2
1/3
1R4
145
1u5
1J2
1-3
1n3
1P4
1s5
1s$
1V$
1W$
1X$
1Y$
1Z$
1[$
1\$
1]$
1^$
1_$
1`$
1a$
1b$
1c$
1d$
1e$
1f$
1g$
1h$
1i$
1j$
1k$
1l$
1m$
1n$
1o$
1p$
1q$
1r$
1q#
1p#
1o#
1n#
1m#
1l#
1k#
1j#
1i#
1h#
1g#
1f#
1e#
1d#
1c#
1b#
1a#
1`#
1_#
1^#
1]#
1\#
1[#
1Z#
1Y#
1X#
1W#
1V#
1U#
1T#
1O*
1N*
1T$
1U$
1S#
1R#
#560000
0"
0#$
0V-
0])
0W-
#600000
1"
1#$
1V-
1])
1W-
0z6
0{6
0}6
1'7
0=8
0>8
1<8
0g7
1m7
0k7
0j7
0i7
0h7
1s7
1t7
1u7
1v7
1w7
1x7
1y7
1z7
1|7
1}7
1~7
1$8
1%8
1&8
1=7
1,8
1-8
1.8
1/8
1C7
118
1E7
1F7
1r7
138
128
1D7
108
1B7
1A7
1@7
1?7
1+8
1>7
1*8
1)8
1<7
1;7
1(8
1'8
1:7
197
187
177
167
1#8
1"8
157
1!8
147
137
127
117
1{7
107
1/7
1.7
1-7
1,7
1+7
1*7
1(7
1)7
1q8
1Z-
1v6
0]-
0u-
1".
0(1
0+1
1m-
0C(
1)1
1#.
0v-
0^-
1'1
1[-
1r*
1'*
0%*
0&*
03)
1S%
1<$
0>$
0=$
1I
0v
0u
1t
#600500
1i(
1*.
1+.
1,.
0s0
0u0
0-.
18.
0/)
0?(
09.
1D.
00.
0l1
0N2
013
0q3
0T4
065
00*
04.
0E.
1J.
0<.
0s$
0n(
0~'
0q#
0>.
0K.
1R.
0F.
0o1
0Q2
043
0t3
0W4
095
01*
0o(
0!(
0G.
0V.
1].
0N.
0q1
0S2
063
0v3
0Y4
0;5
0r$
02*
0p(
0"(
0p#
0O.
0^.
1e.
0W.
0s1
0U2
083
0x3
0[4
0=5
0q$
03*
0q(
0#(
0o#
0X.
0f.
1k.
0_.
0u1
0W2
0:3
0z3
0]4
0?5
0p$
04*
0r(
0$(
0n#
0`.
0n.
1u.
0g.
0w1
0Y2
0<3
0|3
0_4
0A5
0o$
05*
0s(
0%(
0m#
0h.
0v.
1{.
0o.
0y1
0[2
0>3
0~3
0a4
0C5
0n$
06*
0t(
0&(
0l#
0p.
0|.
1(/
0w.
0{1
0]2
0@3
0"4
0c4
0E5
0m$
07*
0u(
0'(
0k#
0x.
0)/
1//
0!/
0}1
0_2
0B3
0$4
0e4
0G5
0l$
08*
0v(
0((
0j#
11.
0"/
00/
1:/
0*/
0!2
0a2
0D3
0&4
0g4
0I5
0k$
09*
0w(
0)(
0i#
0+/
0;/
1B/
03/
0#2
0c2
0F3
0(4
0i4
0K5
1!1
0j$
0:*
0x(
0*(
0h#
1"1
04/
1z0
0C/
1J/
0</
0%2
0e2
0H3
0*4
0k4
0M5
0i$
0;*
0y(
0+(
0g#
0=/
0K/
1P/
0D/
0'2
0g2
0J3
0,4
0m4
0O5
0h$
0<*
0z(
0,(
0f#
0E/
0Q/
1V/
0L/
0)2
0i2
0L3
0.4
0o4
0Q5
0g$
0=*
0{(
0-(
0e#
0M/
0Y/
1b/
0R/
0+2
0k2
0N3
004
0q4
0S5
0f$
0>*
0|(
0.(
0d#
0S/
1{0
0c/
1j/
0\/
0-2
0m2
0P3
024
0s4
0U5
0e$
0?*
0}(
0/(
0c#
0]/
0k/
1r/
0d/
0/2
0o2
0R3
044
0u4
0W5
0d$
0@*
0~(
00(
0b#
0e/
0s/
1z/
0l/
012
0q2
0T3
064
0w4
0Y5
0c$
0A*
0!)
01(
0a#
0m/
0{/
1$0
0t/
032
0s2
0V3
084
0y4
0[5
0b$
0B*
0")
02(
0`#
0u/
1|0
0%0
1-0
0|/
052
0u2
0X3
0:4
0{4
0]5
0a$
0C*
0#)
03(
0_#
0}/
0.0
150
0&0
072
0w2
0Z3
0<4
0}4
0_5
0`$
0D*
0$)
04(
0^#
0'0
060
1=0
0/0
092
0y2
0\3
0>4
0!5
0a5
0_$
0E*
0%)
05(
0]#
000
0>0
1E0
070
0;2
0{2
0^3
0@4
0#5
0c5
0^$
0F*
0&)
06(
0\#
080
1}0
0F0
1M0
0?0
0)0
0=2
0}2
0`3
0B4
0%5
0e5
0]$
0G*
0')
07(
0[#
0@0
1#1
0N0
1U0
0G0
1~0
0?2
0!3
0b3
0D4
0'5
0g5
0\$
0H*
0()
08(
0Z#
0H0
0V0
1]0
0O0
0A2
0#3
0d3
0F4
0)5
0i5
0[$
0I*
0))
09(
0Y#
0P0
1$1
0^0
1k0
0W0
0C2
0%3
0f3
0H4
0+5
0k5
0Z$
0J*
0*)
0:(
0X#
0X0
1l0
0y0
0_0
1%1
0E2
0'3
0h3
0J4
0-5
0m5
0Y$
0K*
0+)
0;(
0W#
0`0
0d0
0@1
0m0
0G2
0)3
0j3
0L4
0/5
0o5
0X$
0L*
0-)
0,)
0=(
0<(
0V#
0o0
1&1
0A1
0J2
0-3
0n3
0P4
0s5
0+3
0l3
0N4
015
0q5
0W$
0M*
0.)
0>(
0U#
1+1
0L2
0/3
0R4
045
0u5
0V$
0N*
0T#
0U$
0O*
0S#
0T$
0R#
#640000
0"
0#$
0V-
0])
0W-
#680000
1"
1#$
1V-
1])
1W-
1R8
078
0"7
0'7
0<8
0m7
0s7
1P8
0t7
0u7
0v7
0w7
0x7
0y7
0z7
0|7
0}7
0~7
0$8
0%8
0&8
0=7
0,8
0-8
0.8
0/8
0C7
018
0E7
0F7
0r7
038
028
0D7
008
0B7
0A7
0@7
0?7
0+8
0>7
0*8
0)8
0<7
0;7
0(8
0'8
0:7
097
087
077
067
0#8
0"8
057
0!8
047
037
027
017
0{7
007
0/7
0.7
0-7
0,7
0+7
0*7
0(7
0)7
1p8
188
1*1
1X-
0Z-
0v6
0".
1(1
1c7
1u6
0=1
0T6
1:1
1w-
0b-
0p-
0#1
0%.
0j0
0x0
00)
0@(
1y0
1m0
1-.
08.
19.
0D.
1E.
0J.
1K.
0R.
1V.
0].
1^.
0e.
1f.
0k.
1n.
0u.
1v.
0{.
1|.
0(/
1)/
0//
10/
0:/
1;/
0B/
1C/
0J/
1K/
0P/
1Q/
0V/
1Y/
0b/
1c/
0j/
1k/
0r/
1s/
0z/
1{/
0$0
1%0
0-0
1.0
050
160
0=0
1>0
0E0
1F0
0M0
1N0
0U0
1V0
0]0
1^0
0k0
0l0
0%1
0q0
0y-
0+.
0.1
1U6
0)1
0#.
0[-
0Y-
1_)
1+*
1s*
1q)
0'*
0`)
0d)
0h)
0"*
0,*
1o)
191
1s0
0,.
0r0
0m0
0y0
1_0
0^0
1W0
0V0
1O0
0N0
1G0
0F0
1?0
0>0
170
060
1/0
0.0
1&0
0%0
1|/
0{/
1t/
0s/
1l/
0k/
1d/
0c/
1\/
0Y/
1R/
0Q/
1L/
0K/
1D/
0C/
1</
0;/
13/
00/
1*/
0)/
1!/
0|.
1w.
0v.
1o.
0n.
1g.
0f.
1_.
0^.
1W.
0V.
1N.
0K.
1F.
0E.
1<.
09.
10.
1o0
1A1
1d0
0&1
1@1
1($
18$
1R%
1P$
0<$
0'$
0+$
0.$
0A$
07$
1R$
1l)
1.)
1-)
1>(
1=(
1*
0)
1,!
1*!
0y
0t
1p
0o
1H
0w#
0!
0'1
1.1
1J2
1-3
1n3
1P4
1s5
1L2
1/3
1R4
145
1u5
14.
0<.
1>.
0F.
1G.
0N.
1O.
0W.
1X.
0_.
1`.
0!1
0g.
1h.
0o.
1p.
0w.
1x.
0!/
01.
1"/
0*/
1+/
03/
14/
0z0
0</
1=/
0D/
1E/
0L/
1M/
0R/
1S/
0{0
0\/
1]/
0d/
1e/
0l/
1m/
0t/
1u/
0|0
0|/
1}/
0&0
1'0
0/0
100
070
180
0}0
0?0
1@0
0G0
1H0
0O0
1P0
0$1
0W0
1X0
0_0
1`0
0d0
0@1
0o0
0A1
0s0
0-.
1u0
0"1
12$
1/)
0.)
0-)
1,)
1+)
1*)
1))
1()
1')
1&)
1%)
1$)
1#)
1")
1!)
1~(
1}(
1|(
1{(
1z(
1y(
1x(
1w(
1v(
1u(
1t(
1s(
1r(
1q(
1p(
1o(
1n(
1?(
0>(
0=(
1<(
1;(
1:(
19(
18(
17(
16(
15(
14(
13(
12(
11(
10(
1/(
1.(
1-(
1,(
1+(
1*(
1)(
1((
1'(
1&(
1%(
1$(
1#(
1"(
1!(
1~'
1r#
1l1
1N2
113
1q3
1T4
165
00.
0u0
0L2
0/3
0R4
045
0u5
0J2
0-3
0n3
0P4
0s5
1+3
1l3
1N4
115
1q5
0`0
1G2
1)3
1j3
1L4
1/5
1o5
0X0
1E2
1'3
1h3
1J4
1-5
1m5
0P0
1C2
1%3
1f3
1H4
1+5
1k5
0H0
1$1
1A2
1#3
1d3
1F4
1)5
1i5
0@0
1?2
1!3
1b3
1D4
1'5
1g5
080
1)0
1=2
1}2
1`3
1B4
1%5
1e5
000
1;2
1{2
1^3
1@4
1#5
1c5
0'0
192
1y2
1\3
1>4
1!5
1a5
0}/
1}0
172
1w2
1Z3
1<4
1}4
1_5
0u/
152
1u2
1X3
1:4
1{4
1]5
0m/
132
1s2
1V3
184
1y4
1[5
0e/
112
1q2
1T3
164
1w4
1Y5
0]/
1|0
1/2
1o2
1R3
144
1u4
1W5
0S/
1-2
1m2
1P3
124
1s4
1U5
0M/
1+2
1k2
1N3
104
1q4
1S5
0E/
1)2
1i2
1L3
1.4
1o4
1Q5
0=/
1{0
0~0
1'2
1g2
1J3
1,4
1m4
1O5
04/
1%2
1e2
1H3
1*4
1k4
1M5
0+/
1#2
1c2
1F3
1(4
1i4
1K5
0"/
1!2
1a2
1D3
1&4
1g4
1I5
0x.
1}1
1_2
1B3
1$4
1e4
1G5
0p.
1{1
1]2
1@3
1"4
1c4
1E5
11.
0h.
1y1
1[2
1>3
1~3
1a4
1C5
0`.
1w1
1Y2
1<3
1|3
1_4
1A5
0X.
1u1
1W2
1:3
1z3
1]4
1?5
0O.
1s1
1U2
183
1x3
1[4
1=5
0G.
1z0
1q1
1S2
163
1v3
1Y4
1;5
0>.
1o1
1Q2
143
1t3
1W4
195
1N*
1O*
11*
12*
13*
14*
15*
16*
17*
18*
19*
1:*
1;*
1<*
1=*
1>*
1?*
1@*
1A*
1B*
1C*
1D*
1E*
1F*
1G*
1H*
1I*
1J*
1K*
1L*
1M*
10*
0/)
0,)
0+)
0*)
0))
0()
0')
0&)
0%)
0$)
0#)
0")
0!)
0~(
0}(
0|(
0{(
0z(
0y(
0x(
0w(
0v(
0u(
0t(
0s(
0r(
0q(
0p(
0o(
0?(
0<(
0;(
0:(
09(
08(
07(
06(
05(
04(
03(
02(
01(
00(
0/(
0.(
0-(
0,(
0+(
0*(
0)(
0((
0'(
0&(
0%(
0$(
0#(
0"(
0!(
0q1
0S2
063
0v3
0Y4
0;5
0s1
0U2
083
0x3
0[4
0=5
0u1
0W2
0:3
0z3
0]4
0?5
0w1
0Y2
0<3
0|3
0_4
0A5
0y1
0[2
0>3
0~3
0a4
0C5
0{1
0]2
0@3
0"4
0c4
0E5
1!1
0}1
0_2
0B3
0$4
0e4
0G5
0!2
0a2
0D3
0&4
0g4
0I5
0#2
0c2
0F3
0(4
0i4
0K5
0%2
0e2
0H3
0*4
0k4
0M5
0'2
0g2
0J3
0,4
0m4
0O5
0)2
0i2
0L3
0.4
0o4
0Q5
0+2
0k2
0N3
004
0q4
0S5
0-2
0m2
0P3
024
0s4
0U5
0/2
0o2
0R3
044
0u4
0W5
012
0q2
0T3
064
0w4
0Y5
032
0s2
0V3
084
0y4
0[5
052
0u2
0X3
0:4
0{4
0]5
072
0w2
0Z3
0<4
0}4
0_5
1~0
092
0y2
0\3
0>4
0!5
0a5
0;2
0{2
0^3
0@4
0#5
0c5
0)0
0=2
0}2
0`3
0B4
0%5
0e5
0?2
0!3
0b3
0D4
0'5
0g5
0A2
0#3
0d3
0F4
0)5
0i5
0C2
0%3
0f3
0H4
0+5
0k5
0E2
0'3
0h3
0J4
0-5
0m5
0G2
0)3
0j3
0L4
0/5
0o5
0+3
0l3
0N4
015
0q5
0l1
0N2
013
0q3
0T4
065
04.
1U$
1T$
1r$
1q$
1p$
1o$
1n$
1m$
1l$
1k$
1j$
1i$
1h$
1g$
1f$
1e$
1d$
1c$
1b$
1a$
1`$
1_$
1^$
1]$
1\$
1[$
1Z$
1Y$
1X$
1W$
1V$
1s$
00*
0O*
0N*
0M*
0L*
0K*
0J*
0I*
0H*
0G*
0F*
0E*
0D*
0C*
0B*
0A*
0@*
0?*
0>*
0=*
0<*
0;*
0:*
09*
08*
07*
06*
05*
04*
03*
02*
0n(
0~'
1q#
1p#
1o#
1n#
1m#
1l#
1k#
1j#
1i#
1h#
1g#
1f#
1e#
1d#
1c#
1b#
1a#
1`#
1_#
1^#
1]#
1\#
1[#
1Z#
1Y#
1X#
1W#
1V#
1U#
1T#
1S#
1R#
0o1
0Q2
043
0t3
0W4
095
1"1
0s$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
01*
0q#
0o#
0n#
0m#
0l#
0k#
0j#
0i#
0h#
0g#
0f#
0e#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
0]#
0\#
0[#
0Z#
0Y#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0r$
0p#
#680500
0i(
0Y)
0*.
0p0
#720000
0"
0#$
0V-
0])
0W-
#760000
1"
1#$
1V-
1])
1W-
0S8
0R8
0!7
0l7
0P8
088
1_-
0*1
1?1
1T6
0:1
0\-
0+1
1x-
0_)
0+*
0q)
0o)
0n)
0($
08$
0P$
0R$
0S$
1e)
1k)
0l)
1m)
0*
0-!
0,!
0*!
0p
1*$
11$
02$
13$
1v#
1t#
0r#
1$
#800000
0"
0#$
0V-
0])
0W-
#840000
1"
1#$
1V-
1])
1W-
1z6
1g7
0p8
0q8
1o8
0U6
1+1
0c7
1~-
1n-
1U6
1t*
0r*
0s*
1Q%
0S%
0R%
0I
0H
1G
#880000
0"
0#$
0V-
0])
0W-
#920000
1"
1#$
1V-
1])
1W-
1q8
1\-
1v6
0+1
1'1
1r*
1S%
1I
#960000
0"
0#$
0V-
0])
0W-
#1000000
