/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [9:0] _02_;
  wire [11:0] _03_;
  wire [3:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [25:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire [20:0] celloutsig_0_24z;
  wire [8:0] celloutsig_0_26z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = celloutsig_1_7z ? celloutsig_1_12z[6] : celloutsig_1_11z;
  assign celloutsig_1_19z = _00_ ? celloutsig_1_2z : celloutsig_1_11z;
  assign celloutsig_1_14z = ~(celloutsig_1_8z & celloutsig_1_9z);
  assign celloutsig_0_7z = ~(celloutsig_0_4z & celloutsig_0_1z[4]);
  assign celloutsig_0_13z = ~(celloutsig_0_2z[7] & in_data[30]);
  assign celloutsig_0_5z = ~celloutsig_0_0z;
  assign celloutsig_1_5z = ~((celloutsig_1_1z[1] | celloutsig_1_1z[5]) & celloutsig_1_1z[2]);
  assign celloutsig_0_3z = ~((celloutsig_0_1z[7] | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_0_9z = ~((celloutsig_0_8z | celloutsig_0_7z) & (celloutsig_0_4z | celloutsig_0_7z));
  assign celloutsig_0_10z = ~((_01_ | celloutsig_0_7z) & (celloutsig_0_5z | celloutsig_0_1z[22]));
  assign celloutsig_0_15z = celloutsig_0_9z | ~(celloutsig_0_8z);
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 10'h000;
    else _02_ <= { celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_9z };
  reg [11:0] _17_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _17_ <= 12'h000;
    else _17_ <= { celloutsig_1_3z[4:3], celloutsig_1_3z[6:5], celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_15z };
  assign { _00_, _03_[10:0] } = _17_;
  reg [3:0] _18_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _18_ <= 4'h0;
    else _18_ <= { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z };
  assign { _04_[3:1], _01_ } = _18_;
  reg [26:0] _19_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _19_ <= 27'h0000000;
    else _19_ <= { celloutsig_0_23z[4], _04_[3:1], _01_, celloutsig_0_0z, celloutsig_0_24z };
  assign out_data[26:0] = _19_;
  assign celloutsig_0_11z = { celloutsig_0_2z[1:0], celloutsig_0_9z, celloutsig_0_8z } / { 1'h1, celloutsig_0_8z, celloutsig_0_7z, in_data[0] };
  assign celloutsig_0_21z = { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_3z } / { 1'h1, celloutsig_0_19z };
  assign celloutsig_1_0z = in_data[125:122] / { 1'h1, in_data[117:115] };
  assign celloutsig_1_9z = { celloutsig_1_3z[3], celloutsig_1_8z, celloutsig_1_2z } == { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_0_18z = { celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_9z } && { celloutsig_0_16z[5:1], celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_14z };
  assign celloutsig_1_6z = celloutsig_1_1z[1] & ~(celloutsig_1_1z[0]);
  assign celloutsig_0_12z = celloutsig_0_9z & ~(celloutsig_0_1z[2]);
  assign celloutsig_1_2z = celloutsig_1_0z[2] & ~(in_data[131]);
  assign celloutsig_1_12z = in_data[111:105] % { 1'h1, in_data[181:176] };
  assign celloutsig_0_1z = { in_data[58:40], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[87:64], in_data[0] };
  assign celloutsig_1_1z = { in_data[120:119], celloutsig_1_0z } % { 1'h1, in_data[166:162] };
  assign celloutsig_0_24z = { celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_3z } % { 1'h1, celloutsig_0_23z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_5z, _04_[3:1], _01_, celloutsig_0_21z };
  assign celloutsig_0_26z = celloutsig_0_24z[13:5] % { 1'h1, celloutsig_0_23z[4:0], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_0_19z = { celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_12z } * { celloutsig_0_1z[18:17], celloutsig_0_14z, celloutsig_0_13z };
  assign celloutsig_1_8z = { celloutsig_1_5z, celloutsig_1_1z } != { celloutsig_1_1z[4:1], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_8z = { celloutsig_0_2z[9:1], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z } != { celloutsig_0_2z[2:0], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z, _04_[3:1], _01_ };
  assign celloutsig_0_16z = - { celloutsig_0_1z[9:5], celloutsig_0_14z };
  assign celloutsig_0_23z = - { in_data[37:36], celloutsig_0_19z, celloutsig_0_22z };
  assign celloutsig_0_2z = ~ { celloutsig_0_1z[13:4], celloutsig_0_0z };
  assign celloutsig_1_4z = ~ { in_data[101:99], celloutsig_1_0z };
  assign celloutsig_0_14z = celloutsig_0_4z & celloutsig_0_3z;
  assign celloutsig_0_17z = celloutsig_0_1z[2] & celloutsig_0_2z[8];
  assign celloutsig_0_22z = celloutsig_0_18z & celloutsig_0_5z;
  assign celloutsig_1_7z = | { celloutsig_1_3z[6:3], celloutsig_1_2z, in_data[175:172] };
  assign celloutsig_1_18z = | { celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_0z = ~^ in_data[94:73];
  assign celloutsig_0_4z = ~^ { celloutsig_0_2z[8:1], celloutsig_0_2z };
  assign celloutsig_1_11z = ~^ _02_;
  assign { celloutsig_1_3z[3], celloutsig_1_3z[6:4] } = ~ celloutsig_1_0z;
  assign _03_[11] = _00_;
  assign _04_[0] = _01_;
  assign celloutsig_1_3z[2:0] = celloutsig_1_3z[6:4];
  assign { out_data[128], out_data[96], out_data[40:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z };
endmodule
