
stm32f4-float-math_test.elf:     file format elf32-littlearm


Disassembly of section .text:

08000188 <GPIOPort_number>:
	uint8 ith;
	for (ith = 0 ; ith < 10 ; ith++ ) {
		if ( GPIOPort[ith] == port )
			return ith;
	}
	return 0;
 8000188:	4b06      	ldr	r3, [pc, #24]	; (80001a4 <GPIOPort_number+0x1c>)
#define NUM_DIGITAL_PINS            32
//#define NUM_ANALOG_INPUTS           8
//#define analogInputToDigitalPin(p)  ((p < 8) ? (p) + 24 : -1)


uint8 GPIOPort_number(GPIO_TypeDef * port) {
 800018a:	4602      	mov	r2, r0
	uint8 ith;
	for (ith = 0 ; ith < 10 ; ith++ ) {
 800018c:	2000      	movs	r0, #0
		if ( GPIOPort[ith] == port )
 800018e:	f853 1f04 	ldr.w	r1, [r3, #4]!
 8000192:	4291      	cmp	r1, r2
 8000194:	d004      	beq.n	80001a0 <GPIOPort_number+0x18>
//#define analogInputToDigitalPin(p)  ((p < 8) ? (p) + 24 : -1)


uint8 GPIOPort_number(GPIO_TypeDef * port) {
	uint8 ith;
	for (ith = 0 ; ith < 10 ; ith++ ) {
 8000196:	3001      	adds	r0, #1
 8000198:	b2c0      	uxtb	r0, r0
 800019a:	280a      	cmp	r0, #10
 800019c:	d1f7      	bne.n	800018e <GPIOPort_number+0x6>
		if ( GPIOPort[ith] == port )
			return ith;
	}
	return 0;
 800019e:	2000      	movs	r0, #0
}
 80001a0:	4770      	bx	lr
 80001a2:	bf00      	nop
 80001a4:	1ffffffc 	.word	0x1ffffffc

080001a8 <GPIOMode>:

void GPIOMode(GPIO_TypeDef * port, uint16 pins,
		GPIOMode_TypeDef mode,
		GPIOSpeed_TypeDef speed,
		GPIOOType_TypeDef otype,
		GPIOPuPd_TypeDef pull) {
 80001a8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80001ac:	f89d 6024 	ldrb.w	r6, [sp, #36]	; 0x24
 80001b0:	460d      	mov	r5, r1
 80001b2:	461f      	mov	r7, r3
	//  GPIO_PuPd_NOPULL = 0x00,
	//  GPIO_PuPd_UP     = 0x01,
	//  GPIO_PuPd_DOWN   = 0x02
	// }GPIOPuPd_TypeDef;

	if ( mode == GPIO_Mode_IN )
 80001b4:	4690      	mov	r8, r2
		pull = GPIO_PuPd_UP;
 80001b6:	2a00      	cmp	r2, #0
 80001b8:	bf08      	it	eq
 80001ba:	2601      	moveq	r6, #1

void GPIOMode(GPIO_TypeDef * port, uint16 pins,
		GPIOMode_TypeDef mode,
		GPIOSpeed_TypeDef speed,
		GPIOOType_TypeDef otype,
		GPIOPuPd_TypeDef pull) {
 80001bc:	4604      	mov	r4, r0
//	  GPIO_Speed_50MHz  = 0x02, /*!< Fast speed */
//	  GPIO_Speed_100MHz = 0x03  /*!< High speed on 30 pF (80 MHz Output max speed on 15 pF) */
//	}GPIOSpeed_TypeDef;

	// wake up the port
	RCC_AHB1PeriphClockCmd(GPIOPeripheral[GPIOPort_number(port)], (FunctionalState)ENABLE);
 80001be:	f7ff ffe3 	bl	8000188 <GPIOPort_number>
 80001c2:	4b0b      	ldr	r3, [pc, #44]	; (80001f0 <GPIOMode+0x48>)
 80001c4:	2101      	movs	r1, #1
 80001c6:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80001ca:	f003 fc6d 	bl	8003aa8 <RCC_AHB1PeriphClockCmd>
	//
	GPIO_InitStructure.GPIO_Pin = pins;
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_Speed = speed;
	GPIO_InitStructure.GPIO_PuPd = pull;
	GPIO_InitStructure.GPIO_OType = otype;
 80001ce:	f89d 3020 	ldrb.w	r3, [sp, #32]
//	}GPIOSpeed_TypeDef;

	// wake up the port
	RCC_AHB1PeriphClockCmd(GPIOPeripheral[GPIOPort_number(port)], (FunctionalState)ENABLE);
	//
	GPIO_InitStructure.GPIO_Pin = pins;
 80001d2:	9500      	str	r5, [sp, #0]
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_Speed = speed;
	GPIO_InitStructure.GPIO_PuPd = pull;
	GPIO_InitStructure.GPIO_OType = otype;
	//
	GPIO_Init(port, &GPIO_InitStructure);
 80001d4:	4620      	mov	r0, r4
 80001d6:	4669      	mov	r1, sp

	// wake up the port
	RCC_AHB1PeriphClockCmd(GPIOPeripheral[GPIOPort_number(port)], (FunctionalState)ENABLE);
	//
	GPIO_InitStructure.GPIO_Pin = pins;
	GPIO_InitStructure.GPIO_Mode = mode;
 80001d8:	f88d 8004 	strb.w	r8, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = speed;
 80001dc:	f88d 7005 	strb.w	r7, [sp, #5]
	GPIO_InitStructure.GPIO_PuPd = pull;
 80001e0:	f88d 6007 	strb.w	r6, [sp, #7]
	GPIO_InitStructure.GPIO_OType = otype;
 80001e4:	f88d 3006 	strb.w	r3, [sp, #6]
	//
	GPIO_Init(port, &GPIO_InitStructure);
 80001e8:	f002 fd54 	bl	8002c94 <GPIO_Init>
}
 80001ec:	e8bd 81fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, pc}
 80001f0:	08006b6c 	.word	0x08006b6c

080001f4 <pinMode>:
	//  GPIO_PuPd_NOPULL = 0x00,
	//  GPIO_PuPd_UP     = 0x01,
	//  GPIO_PuPd_DOWN   = 0x02
	// }GPIOPuPd_TypeDef;

	if (pin >= NUM_DIGITAL_PINS) {
 80001f4:	281f      	cmp	r0, #31


void pinMode(uint8 pin,
		GPIOMode_TypeDef mode,
		GPIOSpeed_TypeDef clk,
		GPIOPuPd_TypeDef pupd) {
 80001f6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80001fa:	4604      	mov	r4, r0
 80001fc:	460d      	mov	r5, r1
 80001fe:	4616      	mov	r6, r2
 8000200:	4699      	mov	r9, r3
	//  GPIO_PuPd_NOPULL = 0x00,
	//  GPIO_PuPd_UP     = 0x01,
	//  GPIO_PuPd_DOWN   = 0x02
	// }GPIOPuPd_TypeDef;

	if (pin >= NUM_DIGITAL_PINS) {
 8000202:	d91c      	bls.n	800023e <pinMode+0x4a>
		// wake up the port
		RCC_AHB1PeriphClockCmd(digitalPinToGPIOPeriph(pin), (FunctionalState) ENABLE);
 8000204:	f8df 8040 	ldr.w	r8, [pc, #64]	; 8000248 <pinMode+0x54>
 8000208:	0947      	lsrs	r7, r0, #5
		//
		GPIO_InitStructure.GPIO_Pin   = digitalPinToGPIOPin(pin);
 800020a:	f004 041f 	and.w	r4, r4, #31
 800020e:	eb08 0444 	add.w	r4, r8, r4, lsl #1
	//  GPIO_PuPd_DOWN   = 0x02
	// }GPIOPuPd_TypeDef;

	if (pin >= NUM_DIGITAL_PINS) {
		// wake up the port
		RCC_AHB1PeriphClockCmd(digitalPinToGPIOPeriph(pin), (FunctionalState) ENABLE);
 8000212:	f858 0027 	ldr.w	r0, [r8, r7, lsl #2]
 8000216:	2101      	movs	r1, #1
 8000218:	f003 fc46 	bl	8003aa8 <RCC_AHB1PeriphClockCmd>
		//
		GPIO_InitStructure.GPIO_Pin   = digitalPinToGPIOPin(pin);
 800021c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
		GPIO_InitStructure.GPIO_Mode  = mode;
 800021e:	f88d 5004 	strb.w	r5, [sp, #4]

	if (pin >= NUM_DIGITAL_PINS) {
		// wake up the port
		RCC_AHB1PeriphClockCmd(digitalPinToGPIOPeriph(pin), (FunctionalState) ENABLE);
		//
		GPIO_InitStructure.GPIO_Pin   = digitalPinToGPIOPin(pin);
 8000222:	9300      	str	r3, [sp, #0]
		GPIO_InitStructure.GPIO_Mode  = mode;
		GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000224:	2300      	movs	r3, #0
 8000226:	f88d 3006 	strb.w	r3, [sp, #6]
		GPIO_InitStructure.GPIO_PuPd  = pupd;
		GPIO_InitStructure.GPIO_Speed = clk;
		//
		GPIO_Init((GPIO_TypeDef*) digitalPinToGPIOPort(pin), &GPIO_InitStructure);
 800022a:	4b06      	ldr	r3, [pc, #24]	; (8000244 <pinMode+0x50>)
		RCC_AHB1PeriphClockCmd(digitalPinToGPIOPeriph(pin), (FunctionalState) ENABLE);
		//
		GPIO_InitStructure.GPIO_Pin   = digitalPinToGPIOPin(pin);
		GPIO_InitStructure.GPIO_Mode  = mode;
		GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
		GPIO_InitStructure.GPIO_PuPd  = pupd;
 800022c:	f88d 9007 	strb.w	r9, [sp, #7]
		GPIO_InitStructure.GPIO_Speed = clk;
		//
		GPIO_Init((GPIO_TypeDef*) digitalPinToGPIOPort(pin), &GPIO_InitStructure);
 8000230:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
		//
		GPIO_InitStructure.GPIO_Pin   = digitalPinToGPIOPin(pin);
		GPIO_InitStructure.GPIO_Mode  = mode;
		GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
		GPIO_InitStructure.GPIO_PuPd  = pupd;
		GPIO_InitStructure.GPIO_Speed = clk;
 8000234:	f88d 6005 	strb.w	r6, [sp, #5]
		//
		GPIO_Init((GPIO_TypeDef*) digitalPinToGPIOPort(pin), &GPIO_InitStructure);
 8000238:	4669      	mov	r1, sp
 800023a:	f002 fd2b 	bl	8002c94 <GPIO_Init>
	} else {
		// mapping from arduino pins to original pins must be implemented.
	}
}
 800023e:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}
 8000242:	bf00      	nop
 8000244:	20000000 	.word	0x20000000
 8000248:	08006b6c 	.word	0x08006b6c

0800024c <digitalWrite>:

/*
 static void turnOffPWM(uint8_t timer) {
 }
 */
void digitalWrite(uint8 pin, uint8 val) {
 800024c:	0942      	lsrs	r2, r0, #5
 800024e:	b510      	push	{r4, lr}
 8000250:	4b09      	ldr	r3, [pc, #36]	; (8000278 <digitalWrite+0x2c>)
 8000252:	4c0a      	ldr	r4, [pc, #40]	; (800027c <digitalWrite+0x30>)
	if ( val ) {
		//? Bit_SET : Bit_RESET ));
		GPIO_SetBits((GPIO_TypeDef*) digitalPinToGPIOPort(pin), digitalPinToGPIOPin(pin));
 8000254:	f000 001f 	and.w	r0, r0, #31
 8000258:	eb04 0440 	add.w	r4, r4, r0, lsl #1
 800025c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
/*
 static void turnOffPWM(uint8_t timer) {
 }
 */
void digitalWrite(uint8 pin, uint8 val) {
	if ( val ) {
 8000260:	b121      	cbz	r1, 800026c <digitalWrite+0x20>
		//? Bit_SET : Bit_RESET ));
		GPIO_SetBits((GPIO_TypeDef*) digitalPinToGPIOPort(pin), digitalPinToGPIOPin(pin));
 8000262:	8d21      	ldrh	r1, [r4, #40]	; 0x28
	} else {
		GPIO_ResetBits((GPIO_TypeDef*) digitalPinToGPIOPort(pin), digitalPinToGPIOPin(pin));
	}
}
 8000264:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 }
 */
void digitalWrite(uint8 pin, uint8 val) {
	if ( val ) {
		//? Bit_SET : Bit_RESET ));
		GPIO_SetBits((GPIO_TypeDef*) digitalPinToGPIOPort(pin), digitalPinToGPIOPin(pin));
 8000268:	f002 bd85 	b.w	8002d76 <GPIO_SetBits>
	} else {
		GPIO_ResetBits((GPIO_TypeDef*) digitalPinToGPIOPort(pin), digitalPinToGPIOPin(pin));
 800026c:	8d21      	ldrh	r1, [r4, #40]	; 0x28
	}
}
 800026e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
void digitalWrite(uint8 pin, uint8 val) {
	if ( val ) {
		//? Bit_SET : Bit_RESET ));
		GPIO_SetBits((GPIO_TypeDef*) digitalPinToGPIOPort(pin), digitalPinToGPIOPin(pin));
	} else {
		GPIO_ResetBits((GPIO_TypeDef*) digitalPinToGPIOPort(pin), digitalPinToGPIOPin(pin));
 8000272:	f002 bd82 	b.w	8002d7a <GPIO_ResetBits>
 8000276:	bf00      	nop
 8000278:	20000000 	.word	0x20000000
 800027c:	08006b6c 	.word	0x08006b6c

08000280 <GPIOWrite>:
	}
}

void GPIOWrite(GPIO_TypeDef * port, uint16 portValue) {
	GPIO_Write(port, portValue);
 8000280:	f002 bd82 	b.w	8002d88 <GPIO_Write>

08000284 <digitalRead>:
}

uint16_t digitalRead(uint8 pin) {
	uint8 mode = (digitalPinToGPIOPort(pin)->MODER) >> ((uint16_t)digitalPinToGPIOPin(pin) * 2);
 8000284:	0941      	lsrs	r1, r0, #5
 8000286:	4a0f      	ldr	r2, [pc, #60]	; (80002c4 <digitalRead+0x40>)

void GPIOWrite(GPIO_TypeDef * port, uint16 portValue) {
	GPIO_Write(port, portValue);
}

uint16_t digitalRead(uint8 pin) {
 8000288:	b508      	push	{r3, lr}
 800028a:	4603      	mov	r3, r0
	uint8 mode = (digitalPinToGPIOPort(pin)->MODER) >> ((uint16_t)digitalPinToGPIOPin(pin) * 2);
 800028c:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 8000290:	490d      	ldr	r1, [pc, #52]	; (80002c8 <digitalRead+0x44>)
 8000292:	6802      	ldr	r2, [r0, #0]
 8000294:	f003 031f 	and.w	r3, r3, #31
 8000298:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800029c:	8d19      	ldrh	r1, [r3, #40]	; 0x28
 800029e:	004b      	lsls	r3, r1, #1
 80002a0:	fa32 f303 	lsrs.w	r3, r2, r3
	if ( mode == GPIO_Mode_OUT )
 80002a4:	b2db      	uxtb	r3, r3
 80002a6:	2b01      	cmp	r3, #1
 80002a8:	d105      	bne.n	80002b6 <digitalRead+0x32>
		return (GPIO_ReadOutputDataBit((GPIO_TypeDef*)digitalPinToGPIOPort(pin),
 80002aa:	f002 fd5b 	bl	8002d64 <GPIO_ReadOutputDataBit>
 80002ae:	3000      	adds	r0, #0
 80002b0:	bf18      	it	ne
 80002b2:	2001      	movne	r0, #1
 80002b4:	bd08      	pop	{r3, pc}
				(uint16_t) digitalPinToGPIOPin(pin)) ?
				HIGH : LOW );
	return (GPIO_ReadInputDataBit((GPIO_TypeDef*)digitalPinToGPIOPort(pin),
 80002b6:	f002 fd4c 	bl	8002d52 <GPIO_ReadInputDataBit>
 80002ba:	3000      	adds	r0, #0
 80002bc:	bf18      	it	ne
 80002be:	2001      	movne	r0, #1
			(uint16_t)digitalPinToGPIOPin(pin)) ?
			HIGH : LOW );
}
 80002c0:	bd08      	pop	{r3, pc}
 80002c2:	bf00      	nop
 80002c4:	20000000 	.word	0x20000000
 80002c8:	08006b6c 	.word	0x08006b6c

080002cc <digitalPin>:

uint8_t digitalPin(const GPIO_TypeDef * port, uint16 pin) {
 80002cc:	b510      	push	{r4, lr}
	uint8_t portNo;
	for(portNo = 0; portNo < 7; portNo++) {
 80002ce:	4a07      	ldr	r2, [pc, #28]	; (80002ec <digitalPin+0x20>)
 80002d0:	2300      	movs	r3, #0
		if ( GPIOPort[portNo] == port )
 80002d2:	f852 4f04 	ldr.w	r4, [r2, #4]!
 80002d6:	4284      	cmp	r4, r0
 80002d8:	d003      	beq.n	80002e2 <digitalPin+0x16>
			HIGH : LOW );
}

uint8_t digitalPin(const GPIO_TypeDef * port, uint16 pin) {
	uint8_t portNo;
	for(portNo = 0; portNo < 7; portNo++) {
 80002da:	3301      	adds	r3, #1
 80002dc:	b2db      	uxtb	r3, r3
 80002de:	2b07      	cmp	r3, #7
 80002e0:	d1f7      	bne.n	80002d2 <digitalPin+0x6>
		if ( GPIOPort[portNo] == port )
			break;
	}
	return ((portNo<<5) + pin);
 80002e2:	eb01 1343 	add.w	r3, r1, r3, lsl #5

}
 80002e6:	b2d8      	uxtb	r0, r3
 80002e8:	bd10      	pop	{r4, pc}
 80002ea:	bf00      	nop
 80002ec:	1ffffffc 	.word	0x1ffffffc

080002f0 <SysTick_Handler>:
 */
//#include "stm32f4xx_it.h"
#include "systick.h"

void SysTick_Handler(void) {
	msTicks++; /* increment timeTicks counter */
 80002f0:	4b02      	ldr	r3, [pc, #8]	; (80002fc <SysTick_Handler+0xc>)
 80002f2:	681a      	ldr	r2, [r3, #0]
 80002f4:	3201      	adds	r2, #1
 80002f6:	601a      	str	r2, [r3, #0]
}
 80002f8:	4770      	bx	lr
 80002fa:	bf00      	nop
 80002fc:	20000480 	.word	0x20000480

08000300 <delay>:

void delay(const uint32_t dlyTicks) {
	uint32_t currTicks = msTicks;
 8000300:	4b03      	ldr	r3, [pc, #12]	; (8000310 <delay+0x10>)
 8000302:	681a      	ldr	r2, [r3, #0]

	while ((msTicks - currTicks) < dlyTicks)
 8000304:	6819      	ldr	r1, [r3, #0]
 8000306:	1a89      	subs	r1, r1, r2
 8000308:	4281      	cmp	r1, r0
 800030a:	d3fb      	bcc.n	8000304 <delay+0x4>
		;
}
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop
 8000310:	20000480 	.word	0x20000480

08000314 <SysTick_Init>:
void SysTick_Start() {
	SysTick_Init(1000);
}

void SysTick_Init(uint32 ticks) {
	if (SysTick_Config(SystemCoreClock / ticks)) {
 8000314:	4b09      	ldr	r3, [pc, #36]	; (800033c <SysTick_Init+0x28>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	fbb3 f3f0 	udiv	r3, r3, r0
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 800031c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000320:	d20b      	bcs.n	800033a <SysTick_Init+0x26>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8000322:	4a07      	ldr	r2, [pc, #28]	; (8000340 <SysTick_Init+0x2c>)
 8000324:	3b01      	subs	r3, #1
 8000326:	6053      	str	r3, [r2, #4]
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8000328:	4b06      	ldr	r3, [pc, #24]	; (8000344 <SysTick_Init+0x30>)
 800032a:	21f0      	movs	r1, #240	; 0xf0
 800032c:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8000330:	2300      	movs	r3, #0
 8000332:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000334:	2307      	movs	r3, #7
 8000336:	6013      	str	r3, [r2, #0]
		/* Setup SysTick for 1 msec interrupts */
		/* Handle Error */
		while (1)
			;
	}
}
 8000338:	4770      	bx	lr
 800033a:	e7fe      	b.n	800033a <SysTick_Init+0x26>
 800033c:	20000038 	.word	0x20000038
 8000340:	e000e010 	.word	0xe000e010
 8000344:	e000ed00 	.word	0xe000ed00

08000348 <SysTick_Start>:
	while ((msTicks - currTicks) < dlyTicks)
		;
}

void SysTick_Start() {
	SysTick_Init(1000);
 8000348:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800034c:	e7e2      	b.n	8000314 <SysTick_Init>

0800034e <millis>:
			;
	}
}

uint32 millis() {
	return msTicks;
 800034e:	4b01      	ldr	r3, [pc, #4]	; (8000354 <millis+0x6>)
 8000350:	6818      	ldr	r0, [r3, #0]
}
 8000352:	4770      	bx	lr
 8000354:	20000480 	.word	0x20000480

08000358 <usart_begin>:
#include "favorites.h"
#include "gpio_digital.h"
#include "systick.h"
#include "usart.h"

void usart_begin(uint32 baud) {
 8000358:	b5f0      	push	{r4, r5, r6, r7, lr}
//	GPIO_InitTypeDef GPIO_InitStruct; // this is for the GPIO pins used as TX and RX
	USART_InitTypeDef USART_InitStruct; // this is for the USART1 initilization
//	NVIC_InitTypeDef NVIC_InitStructure; // this is used to configure the NVIC (nested vector interrupt controller)

	/* USART3 clock enable */
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, (FunctionalState) ENABLE);
 800035a:	2101      	movs	r1, #1
#include "favorites.h"
#include "gpio_digital.h"
#include "systick.h"
#include "usart.h"

void usart_begin(uint32 baud) {
 800035c:	b087      	sub	sp, #28
 800035e:	4607      	mov	r7, r0
//	GPIO_InitTypeDef GPIO_InitStruct; // this is for the GPIO pins used as TX and RX
	USART_InitTypeDef USART_InitStruct; // this is for the USART1 initilization
//	NVIC_InitTypeDef NVIC_InitStructure; // this is used to configure the NVIC (nested vector interrupt controller)

	/* USART3 clock enable */
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, (FunctionalState) ENABLE);
 8000360:	2002      	movs	r0, #2
 8000362:	f003 fba1 	bl	8003aa8 <RCC_AHB1PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, (FunctionalState) ENABLE);

	GPIOMode(GPIOB, GPIO_Pin_10 | GPIO_Pin_11, GPIO_Mode_AF, GPIO_Speed_50MHz,
 8000366:	4d1d      	ldr	r5, [pc, #116]	; (80003dc <usart_begin+0x84>)
	USART_InitTypeDef USART_InitStruct; // this is for the USART1 initilization
//	NVIC_InitTypeDef NVIC_InitStructure; // this is used to configure the NVIC (nested vector interrupt controller)

	/* USART3 clock enable */
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, (FunctionalState) ENABLE);
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, (FunctionalState) ENABLE);
 8000368:	2101      	movs	r1, #1
 800036a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800036e:	f003 fbbf 	bl	8003af0 <RCC_APB1PeriphClockCmd>

	GPIOMode(GPIOB, GPIO_Pin_10 | GPIO_Pin_11, GPIO_Mode_AF, GPIO_Speed_50MHz,
 8000372:	2202      	movs	r2, #2
 8000374:	2400      	movs	r4, #0
 8000376:	4613      	mov	r3, r2
 8000378:	2601      	movs	r6, #1
 800037a:	4628      	mov	r0, r5
 800037c:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8000380:	e88d 0050 	stmia.w	sp, {r4, r6}
 8000384:	f7ff ff10 	bl	80001a8 <GPIOMode>
			GPIO_OType_PP, GPIO_PuPd_UP);

	digitalWrite(PD12, LOW);
 8000388:	208c      	movs	r0, #140	; 0x8c
 800038a:	4621      	mov	r1, r4
 800038c:	f7ff ff5e 	bl	800024c <digitalWrite>
	digitalWrite(PD15, LOW);
 8000390:	208f      	movs	r0, #143	; 0x8f
 8000392:	4621      	mov	r1, r4
 8000394:	f7ff ff5a 	bl	800024c <digitalWrite>

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource10, GPIO_AF_USART3 ); // TX -- PB10
 8000398:	4628      	mov	r0, r5
 800039a:	210a      	movs	r1, #10
 800039c:	2207      	movs	r2, #7
 800039e:	f002 fcf9 	bl	8002d94 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_USART3 ); // RX -- PB11
 80003a2:	4628      	mov	r0, r5
 80003a4:	210b      	movs	r1, #11
 80003a6:	2207      	movs	r2, #7
 80003a8:	f002 fcf4 	bl	8002d94 <GPIO_PinAFConfig>

	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
 80003ac:	f8ad 400c 	strh.w	r4, [sp, #12]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
 80003b0:	f8ad 400e 	strh.w	r4, [sp, #14]
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
 80003b4:	f8ad 4010 	strh.w	r4, [sp, #16]
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
 80003b8:	f8ad 4014 	strh.w	r4, [sp, #20]
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver

	USART_Init(USART3, &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting
 80003bc:	4c08      	ldr	r4, [pc, #32]	; (80003e0 <usart_begin+0x88>)
	digitalWrite(PD15, LOW);

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource10, GPIO_AF_USART3 ); // TX -- PB10
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_USART3 ); // RX -- PB11

	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
 80003be:	9702      	str	r7, [sp, #8]
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver
 80003c0:	230c      	movs	r3, #12

	USART_Init(USART3, &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting
 80003c2:	4620      	mov	r0, r4
 80003c4:	a902      	add	r1, sp, #8
	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver
 80003c6:	f8ad 3012 	strh.w	r3, [sp, #18]

	USART_Init(USART3, &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting
 80003ca:	f005 faaf 	bl	800592c <USART_Init>
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;	// the USART1 interrupts are globally enabled
	 NVIC_Init(&NVIC_InitStructure);	// the properties are passed to the NVIC_Init function which takes care of the low level stuff
	 */

	// finally this enables the complete USART1 peripheral
	USART_Cmd(USART3, (FunctionalState) ENABLE);
 80003ce:	4620      	mov	r0, r4
 80003d0:	4631      	mov	r1, r6
 80003d2:	f005 fb28 	bl	8005a26 <USART_Cmd>

}
 80003d6:	b007      	add	sp, #28
 80003d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003da:	bf00      	nop
 80003dc:	40020400 	.word	0x40020400
 80003e0:	40004800 	.word	0x40004800

080003e4 <usart_write>:
 *
 * Note 2: At the moment it takes a volatile char because the received_string variable
 * 		   declared as volatile char --> otherwise the compiler will spit out warnings
 * */

size_t usart_write(uint8 ch) {
 80003e4:	b508      	push	{r3, lr}
	while (!(USART3->SR & 0x00000040))
 80003e6:	4b08      	ldr	r3, [pc, #32]	; (8000408 <usart_write+0x24>)
 *
 * Note 2: At the moment it takes a volatile char because the received_string variable
 * 		   declared as volatile char --> otherwise the compiler will spit out warnings
 * */

size_t usart_write(uint8 ch) {
 80003e8:	4601      	mov	r1, r0
	while (!(USART3->SR & 0x00000040))
 80003ea:	881a      	ldrh	r2, [r3, #0]
 80003ec:	0652      	lsls	r2, r2, #25
 80003ee:	d5fc      	bpl.n	80003ea <usart_write+0x6>
	;
	USART_SendData(USART3, (uint16) ch);
 80003f0:	4805      	ldr	r0, [pc, #20]	; (8000408 <usart_write+0x24>)
 80003f2:	f005 fb45 	bl	8005a80 <USART_SendData>
	/* Loop until the end of transmission */
	while (USART_GetFlagStatus(USART3, USART_FLAG_TC )
 80003f6:	4804      	ldr	r0, [pc, #16]	; (8000408 <usart_write+0x24>)
 80003f8:	2140      	movs	r1, #64	; 0x40
 80003fa:	f005 fbee 	bl	8005bda <USART_GetFlagStatus>
 80003fe:	2800      	cmp	r0, #0
 8000400:	d0f9      	beq.n	80003f6 <usart_write+0x12>
			== RESET) {
	}
	return 1;
}
 8000402:	2001      	movs	r0, #1
 8000404:	bd08      	pop	{r3, pc}
 8000406:	bf00      	nop
 8000408:	40004800 	.word	0x40004800

0800040c <usart_print>:


size_t usart_print(const char * s) {
 800040c:	b538      	push	{r3, r4, r5, lr}
 800040e:	4605      	mov	r5, r0
	size_t n = 0;
 8000410:	2400      	movs	r4, #0
	while ( *s ) {
 8000412:	e002      	b.n	800041a <usart_print+0xe>
		usart_write(*s);
 8000414:	f7ff ffe6 	bl	80003e4 <usart_write>
		s++;
		n++;
 8000418:	3401      	adds	r4, #1
}


size_t usart_print(const char * s) {
	size_t n = 0;
	while ( *s ) {
 800041a:	5d28      	ldrb	r0, [r5, r4]
 800041c:	2800      	cmp	r0, #0
 800041e:	d1f9      	bne.n	8000414 <usart_print+0x8>
		usart_write(*s);
		s++;
		n++;
	}
	return n;
}
 8000420:	4620      	mov	r0, r4
 8000422:	bd38      	pop	{r3, r4, r5, pc}

08000424 <usart_printNumber>:


size_t usart_printNumber(uint32 val) {
 8000424:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	size_t n = 0;
	uint8 base = 10;
	uint32 divider = 1000000000;
	uint8 msd = 0;
 8000428:	2300      	movs	r3, #0
	}
	return n;
}


size_t usart_printNumber(uint32 val) {
 800042a:	240a      	movs	r4, #10
	size_t n = 0;
	uint8 base = 10;
	uint32 divider = 1000000000;
 800042c:	4f0c      	ldr	r7, [pc, #48]	; (8000460 <usart_printNumber+0x3c>)
	}
	return n;
}


size_t usart_printNumber(uint32 val) {
 800042e:	4680      	mov	r8, r0
	size_t n = 0;
 8000430:	461d      	mov	r5, r3
	uint8 base = 10;
	uint32 divider = 1000000000;
	uint8 msd = 0;
	uint8 digit;
	while ( divider > 0 ) {
		digit = val / divider % base;
 8000432:	4626      	mov	r6, r4
 8000434:	fbb8 f2f7 	udiv	r2, r8, r7
 8000438:	fbb2 f0f6 	udiv	r0, r2, r6
 800043c:	fb06 2010 	mls	r0, r6, r0, r2
 8000440:	b2c0      	uxtb	r0, r0
		if ( digit || msd ) {
 8000442:	b900      	cbnz	r0, 8000446 <usart_printNumber+0x22>
 8000444:	b12b      	cbz	r3, 8000452 <usart_printNumber+0x2e>
			usart_write('0'+(digit>10 ? digit+7 : digit));
 8000446:	3030      	adds	r0, #48	; 0x30
 8000448:	b2c0      	uxtb	r0, r0
 800044a:	f7ff ffcb 	bl	80003e4 <usart_write>
			msd = 1;
			n++;
 800044e:	3501      	adds	r5, #1
	uint8 digit;
	while ( divider > 0 ) {
		digit = val / divider % base;
		if ( digit || msd ) {
			usart_write('0'+(digit>10 ? digit+7 : digit));
			msd = 1;
 8000450:	2301      	movs	r3, #1
	size_t n = 0;
	uint8 base = 10;
	uint32 divider = 1000000000;
	uint8 msd = 0;
	uint8 digit;
	while ( divider > 0 ) {
 8000452:	3c01      	subs	r4, #1
		if ( digit || msd ) {
			usart_write('0'+(digit>10 ? digit+7 : digit));
			msd = 1;
			n++;
		}
		divider /= base;
 8000454:	fbb7 f7f6 	udiv	r7, r7, r6
	size_t n = 0;
	uint8 base = 10;
	uint32 divider = 1000000000;
	uint8 msd = 0;
	uint8 digit;
	while ( divider > 0 ) {
 8000458:	d1ec      	bne.n	8000434 <usart_printNumber+0x10>
			n++;
		}
		divider /= base;
	}
	return n;
}
 800045a:	4628      	mov	r0, r5
 800045c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000460:	3b9aca00 	.word	0x3b9aca00

08000464 <usart_printFloat>:

size_t usart_printFloat(float val, uint8 prec) {
 8000464:	b570      	push	{r4, r5, r6, lr}
	size_t n = 0;
	if ( val < 0 ) {
 8000466:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800046a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		divider /= base;
	}
	return n;
}

size_t usart_printFloat(float val, uint8 prec) {
 800046e:	ed2d 8b04 	vpush	{d8-d9}
 8000472:	4606      	mov	r6, r0
 8000474:	eeb0 8a40 	vmov.f32	s16, s0
	size_t n = 0;
	if ( val < 0 ) {
 8000478:	d506      	bpl.n	8000488 <usart_printFloat+0x24>
		usart_write('-');
 800047a:	202d      	movs	r0, #45	; 0x2d
 800047c:	f7ff ffb2 	bl	80003e4 <usart_write>
		val = -val;
 8000480:	eeb1 8a48 	vneg.f32	s16, s16
		n++;
 8000484:	2401      	movs	r4, #1
 8000486:	e000      	b.n	800048a <usart_printFloat+0x26>
	}
	return n;
}

size_t usart_printFloat(float val, uint8 prec) {
	size_t n = 0;
 8000488:	2400      	movs	r4, #0
	if ( val < 0 ) {
		usart_write('-');
		val = -val;
		n++;
	}
	uint32 intpart = (uint32)val;
 800048a:	eefc 7ac8 	vcvt.u32.f32	s15, s16
	val -= intpart;
 800048e:	eef8 8a67 	vcvt.f32.u32	s17, s15
	n += usart_printNumber(intpart);
 8000492:	ee17 0a90 	vmov	r0, s15
		usart_write('-');
		val = -val;
		n++;
	}
	uint32 intpart = (uint32)val;
	val -= intpart;
 8000496:	ee38 8a68 	vsub.f32	s16, s16, s17
	n += usart_printNumber(intpart);
 800049a:	f7ff ffc3 	bl	8000424 <usart_printNumber>
	int i;
	if ( val > 0 ) {
 800049e:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80004a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
		val = -val;
		n++;
	}
	uint32 intpart = (uint32)val;
	val -= intpart;
	n += usart_printNumber(intpart);
 80004a6:	4404      	add	r4, r0
	int i;
	if ( val > 0 ) {
 80004a8:	dd17      	ble.n	80004da <usart_printFloat+0x76>
		usart_write('.');
 80004aa:	202e      	movs	r0, #46	; 0x2e
 80004ac:	f7ff ff9a 	bl	80003e4 <usart_write>
		n++;
		for(i = 0; i < prec; i++) {
 80004b0:	2500      	movs	r5, #0
			val *= 10;
 80004b2:	eeb2 9a04 	vmov.f32	s18, #36	; 0x24
	n += usart_printNumber(intpart);
	int i;
	if ( val > 0 ) {
		usart_write('.');
		n++;
		for(i = 0; i < prec; i++) {
 80004b6:	e00c      	b.n	80004d2 <usart_printFloat+0x6e>
			val *= 10;
 80004b8:	ee68 8a09 	vmul.f32	s17, s16, s18
	n += usart_printNumber(intpart);
	int i;
	if ( val > 0 ) {
		usart_write('.');
		n++;
		for(i = 0; i < prec; i++) {
 80004bc:	3501      	adds	r5, #1
			val *= 10;
			usart_printNumber((uint32)val);
 80004be:	eebc 8ae8 	vcvt.u32.f32	s16, s17
 80004c2:	ee18 0a10 	vmov	r0, s16
 80004c6:	f7ff ffad 	bl	8000424 <usart_printNumber>
			val -= (uint32)val;
 80004ca:	eeb8 8a48 	vcvt.f32.u32	s16, s16
 80004ce:	ee38 8ac8 	vsub.f32	s16, s17, s16
	n += usart_printNumber(intpart);
	int i;
	if ( val > 0 ) {
		usart_write('.');
		n++;
		for(i = 0; i < prec; i++) {
 80004d2:	42b5      	cmp	r5, r6
 80004d4:	dbf0      	blt.n	80004b8 <usart_printFloat+0x54>
	val -= intpart;
	n += usart_printNumber(intpart);
	int i;
	if ( val > 0 ) {
		usart_write('.');
		n++;
 80004d6:	3601      	adds	r6, #1
 80004d8:	19a4      	adds	r4, r4, r6
			val -= (uint32)val;
			n++;
		}
	}
	return n;
}
 80004da:	4620      	mov	r0, r4
 80004dc:	ecbd 8b04 	vpop	{d8-d9}
 80004e0:	bd70      	pop	{r4, r5, r6, pc}

080004e2 <usart_getch>:
/**
 * @brief  Waits for then gets a char from the USART.
 * @param  none
 * @retval char
 */
int usart_getch() {
 80004e2:	b508      	push	{r3, lr}
	int ch;
	while (USART_GetFlagStatus(USART3, USART_FLAG_RXNE )
 80004e4:	4804      	ldr	r0, [pc, #16]	; (80004f8 <usart_getch+0x16>)
 80004e6:	2120      	movs	r1, #32
 80004e8:	f005 fb77 	bl	8005bda <USART_GetFlagStatus>
 80004ec:	2800      	cmp	r0, #0
 80004ee:	d0f9      	beq.n	80004e4 <usart_getch+0x2>
			== RESET) {
	}
	ch = USART_ReceiveData(USART3);
 80004f0:	4801      	ldr	r0, [pc, #4]	; (80004f8 <usart_getch+0x16>)
 80004f2:	f005 fac9 	bl	8005a88 <USART_ReceiveData>
	//uartPutch(ch);
	return ch;
}
 80004f6:	bd08      	pop	{r3, pc}
 80004f8:	40004800 	.word	0x40004800

080004fc <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80004fc:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8000500:	4b02      	ldr	r3, [pc, #8]	; (800050c <NVIC_PriorityGroupConfig+0x10>)
 8000502:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 8000506:	60d8      	str	r0, [r3, #12]
}
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop
 800050c:	e000ed00 	.word	0xe000ed00

08000510 <NVIC_Init>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000510:	78c3      	ldrb	r3, [r0, #3]
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000512:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000514:	b30b      	cbz	r3, 800055a <NVIC_Init+0x4a>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000516:	4b17      	ldr	r3, [pc, #92]	; (8000574 <NVIC_Init+0x64>)
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000518:	7842      	ldrb	r2, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800051a:	68db      	ldr	r3, [r3, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 800051c:	7884      	ldrb	r4, [r0, #2]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800051e:	43db      	mvns	r3, r3
 8000520:	f3c3 2302 	ubfx	r3, r3, #8, #3
    tmppre = (0x4 - tmppriority);
 8000524:	f1c3 0104 	rsb	r1, r3, #4
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000528:	b2c9      	uxtb	r1, r1
 800052a:	fa12 f101 	lsls.w	r1, r2, r1
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 800052e:	220f      	movs	r2, #15
 8000530:	411a      	asrs	r2, r3
    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
        
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000532:	7803      	ldrb	r3, [r0, #0]
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000534:	b2c9      	uxtb	r1, r1
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000536:	4022      	ands	r2, r4
 8000538:	430a      	orrs	r2, r1
        
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800053a:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 800053e:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
        
    tmppriority = tmppriority << 0x04;
 8000542:	0112      	lsls	r2, r2, #4
 8000544:	b2d2      	uxtb	r2, r2
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000546:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800054a:	7803      	ldrb	r3, [r0, #0]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800054c:	2201      	movs	r2, #1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800054e:	0959      	lsrs	r1, r3, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000550:	f003 031f 	and.w	r3, r3, #31
 8000554:	fa12 f303 	lsls.w	r3, r2, r3
 8000558:	e007      	b.n	800056a <NVIC_Init+0x5a>
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800055a:	7803      	ldrb	r3, [r0, #0]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800055c:	2201      	movs	r2, #1
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800055e:	0959      	lsrs	r1, r3, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000560:	f003 031f 	and.w	r3, r3, #31
 8000564:	fa12 f303 	lsls.w	r3, r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000568:	3120      	adds	r1, #32
 800056a:	4a03      	ldr	r2, [pc, #12]	; (8000578 <NVIC_Init+0x68>)
 800056c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8000570:	bd10      	pop	{r4, pc}
 8000572:	bf00      	nop
 8000574:	e000ed00 	.word	0xe000ed00
 8000578:	e000e100 	.word	0xe000e100

0800057c <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 800057c:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8000580:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 8000584:	4b01      	ldr	r3, [pc, #4]	; (800058c <NVIC_SetVectorTable+0x10>)
 8000586:	4301      	orrs	r1, r0
 8000588:	6099      	str	r1, [r3, #8]
}
 800058a:	4770      	bx	lr
 800058c:	e000ed00 	.word	0xe000ed00

08000590 <NVIC_SystemLPConfig>:
  *     @arg NVIC_LP_SLEEPONEXIT: Low Power Sleep on Exit.
  * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
{
 8000590:	4b04      	ldr	r3, [pc, #16]	; (80005a4 <NVIC_SystemLPConfig+0x14>)
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
  {
    SCB->SCR |= LowPowerMode;
 8000592:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 8000594:	b109      	cbz	r1, 800059a <NVIC_SystemLPConfig+0xa>
  {
    SCB->SCR |= LowPowerMode;
 8000596:	4310      	orrs	r0, r2
 8000598:	e001      	b.n	800059e <NVIC_SystemLPConfig+0xe>
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 800059a:	ea22 0000 	bic.w	r0, r2, r0
 800059e:	6118      	str	r0, [r3, #16]
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop
 80005a4:	e000ed00 	.word	0xe000ed00

080005a8 <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 80005a8:	4b04      	ldr	r3, [pc, #16]	; (80005bc <SysTick_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80005aa:	681a      	ldr	r2, [r3, #0]
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 80005ac:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80005ae:	bf0c      	ite	eq
 80005b0:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 80005b4:	f022 0204 	bicne.w	r2, r2, #4
 80005b8:	601a      	str	r2, [r3, #0]
 80005ba:	4770      	bx	lr
 80005bc:	e000e010 	.word	0xe000e010

080005c0 <ADC_DeInit>:
  *         values.
  * @param  None
  * @retval None
  */
void ADC_DeInit(void)
{
 80005c0:	b508      	push	{r3, lr}
  /* Enable all ADCs reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, ENABLE);
 80005c2:	2101      	movs	r1, #1
 80005c4:	f44f 7080 	mov.w	r0, #256	; 0x100
 80005c8:	f003 fada 	bl	8003b80 <RCC_APB2PeriphResetCmd>
  
  /* Release all ADCs from reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, DISABLE);
 80005cc:	f44f 7080 	mov.w	r0, #256	; 0x100
 80005d0:	2100      	movs	r1, #0
}
 80005d2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* Enable all ADCs reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, ENABLE);
  
  /* Release all ADCs from reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, DISABLE);
 80005d6:	f003 bad3 	b.w	8003b80 <RCC_APB2PeriphResetCmd>

080005da <ADC_Init>:
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 80005da:	6843      	ldr	r3, [r0, #4]
  tmpreg1 &= CR1_CLEAR_MASK;
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80005dc:	680a      	ldr	r2, [r1, #0]
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 80005de:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80005e2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 80005e6:	4313      	orrs	r3, r2
 80005e8:	790a      	ldrb	r2, [r1, #4]
 80005ea:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                                   ADC_InitStruct->ADC_Resolution);
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 80005ee:	6043      	str	r3, [r0, #4]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 80005f0:	68ca      	ldr	r2, [r1, #12]
 80005f2:	690b      	ldr	r3, [r1, #16]
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 80005f4:	b530      	push	{r4, r5, lr}
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 80005f6:	431a      	orrs	r2, r3
                                   ADC_InitStruct->ADC_Resolution);
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 80005f8:	6884      	ldr	r4, [r0, #8]
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 80005fa:	688d      	ldr	r5, [r1, #8]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 80005fc:	4b08      	ldr	r3, [pc, #32]	; (8000620 <ADC_Init+0x46>)
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 80005fe:	432a      	orrs	r2, r5
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 8000600:	4023      	ands	r3, r4
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000602:	4313      	orrs	r3, r2
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000604:	794a      	ldrb	r2, [r1, #5]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000606:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 800060a:	6083      	str	r3, [r0, #8]
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 800060c:	7d0b      	ldrb	r3, [r1, #20]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 800060e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000610:	3b01      	subs	r3, #1
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8000612:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000616:	b2db      	uxtb	r3, r3
 8000618:	ea42 5303 	orr.w	r3, r2, r3, lsl #20
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 800061c:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 800061e:	bd30      	pop	{r4, r5, pc}
 8000620:	c0fff7fd 	.word	0xc0fff7fd

08000624 <ADC_StructInit>:
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 8000624:	2300      	movs	r3, #0
 8000626:	6003      	str	r3, [r0, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8000628:	7103      	strb	r3, [r0, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 800062a:	7143      	strb	r3, [r0, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 800062c:	6083      	str	r3, [r0, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 800062e:	60c3      	str	r3, [r0, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8000630:	6103      	str	r3, [r0, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 8000632:	2301      	movs	r3, #1
 8000634:	7503      	strb	r3, [r0, #20]
}
 8000636:	4770      	bx	lr

08000638 <ADC_CommonInit>:
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8000638:	4a07      	ldr	r2, [pc, #28]	; (8000658 <ADC_CommonInit+0x20>)
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 800063a:	4b08      	ldr	r3, [pc, #32]	; (800065c <ADC_CommonInit+0x24>)
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 800063c:	6851      	ldr	r1, [r2, #4]
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 800063e:	b510      	push	{r4, lr}
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 8000640:	400b      	ands	r3, r1
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000642:	e890 0012 	ldmia.w	r0, {r1, r4}
 8000646:	4321      	orrs	r1, r4
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000648:	6884      	ldr	r4, [r0, #8]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 800064a:	68c0      	ldr	r0, [r0, #12]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 800064c:	4321      	orrs	r1, r4
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 800064e:	4301      	orrs	r1, r0
 8000650:	430b      	orrs	r3, r1
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 8000652:	6053      	str	r3, [r2, #4]
}
 8000654:	bd10      	pop	{r4, pc}
 8000656:	bf00      	nop
 8000658:	40012300 	.word	0x40012300
 800065c:	fffc30e0 	.word	0xfffc30e0

08000660 <ADC_CommonStructInit>:
  * @retval None
  */
void ADC_CommonStructInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
  /* Initialize the ADC_Mode member */
  ADC_CommonInitStruct->ADC_Mode = ADC_Mode_Independent;
 8000660:	2300      	movs	r3, #0
 8000662:	6003      	str	r3, [r0, #0]

  /* initialize the ADC_Prescaler member */
  ADC_CommonInitStruct->ADC_Prescaler = ADC_Prescaler_Div2;
 8000664:	6043      	str	r3, [r0, #4]

  /* Initialize the ADC_DMAAccessMode member */
  ADC_CommonInitStruct->ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 8000666:	6083      	str	r3, [r0, #8]

  /* Initialize the ADC_TwoSamplingDelay member */
  ADC_CommonInitStruct->ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 8000668:	60c3      	str	r3, [r0, #12]
}
 800066a:	4770      	bx	lr

0800066c <ADC_Cmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 800066c:	6883      	ldr	r3, [r0, #8]
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800066e:	b111      	cbz	r1, 8000676 <ADC_Cmd+0xa>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8000670:	f043 0301 	orr.w	r3, r3, #1
 8000674:	e001      	b.n	800067a <ADC_Cmd+0xe>
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8000676:	f023 0301 	bic.w	r3, r3, #1
 800067a:	6083      	str	r3, [r0, #8]
 800067c:	4770      	bx	lr

0800067e <ADC_AnalogWatchdogCmd>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));
  
  /* Get the old register value */
  tmpreg = ADCx->CR1;
 800067e:	6843      	ldr	r3, [r0, #4]
  
  /* Clear AWDEN, JAWDEN and AWDSGL bits */
  tmpreg &= CR1_AWDMode_RESET;
 8000680:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8000684:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
 8000688:	430b      	orrs	r3, r1
  
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 800068a:	6043      	str	r3, [r0, #4]
}
 800068c:	4770      	bx	lr

0800068e <ADC_AnalogWatchdogThresholdsConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));
  
  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
 800068e:	6241      	str	r1, [r0, #36]	; 0x24
  
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
 8000690:	6282      	str	r2, [r0, #40]	; 0x28
}
 8000692:	4770      	bx	lr

08000694 <ADC_AnalogWatchdogSingleChannelConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  
  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8000694:	6843      	ldr	r3, [r0, #4]
  
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_RESET;
 8000696:	f023 031f 	bic.w	r3, r3, #31
  
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
 800069a:	430b      	orrs	r3, r1
  
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 800069c:	6043      	str	r3, [r0, #4]
}
 800069e:	4770      	bx	lr

080006a0 <ADC_TempSensorVrefintCmd>:
  * @param  NewState: new state of the temperature sensor and Vrefint channels.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_TempSensorVrefintCmd(FunctionalState NewState)                
{
 80006a0:	4b04      	ldr	r3, [pc, #16]	; (80006b4 <ADC_TempSensorVrefintCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC->CCR |= (uint32_t)ADC_CCR_TSVREFE;
 80006a2:	685a      	ldr	r2, [r3, #4]
  */
void ADC_TempSensorVrefintCmd(FunctionalState NewState)                
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80006a4:	b110      	cbz	r0, 80006ac <ADC_TempSensorVrefintCmd+0xc>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC->CCR |= (uint32_t)ADC_CCR_TSVREFE;
 80006a6:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80006aa:	e001      	b.n	80006b0 <ADC_TempSensorVrefintCmd+0x10>
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC->CCR &= (uint32_t)(~ADC_CCR_TSVREFE);
 80006ac:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 80006b0:	605a      	str	r2, [r3, #4]
 80006b2:	4770      	bx	lr
 80006b4:	40012300 	.word	0x40012300

080006b8 <ADC_VBATCmd>:
  * @param  NewState: new state of the VBAT channel.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_VBATCmd(FunctionalState NewState)                             
{
 80006b8:	4b04      	ldr	r3, [pc, #16]	; (80006cc <ADC_VBATCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= (uint32_t)ADC_CCR_VBATE;
 80006ba:	685a      	ldr	r2, [r3, #4]
  */
void ADC_VBATCmd(FunctionalState NewState)                             
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80006bc:	b110      	cbz	r0, 80006c4 <ADC_VBATCmd+0xc>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= (uint32_t)ADC_CCR_VBATE;
 80006be:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80006c2:	e001      	b.n	80006c8 <ADC_VBATCmd+0x10>
  }
  else
  {
    /* Disable the VBAT channel*/
    ADC->CCR &= (uint32_t)(~ADC_CCR_VBATE);
 80006c4:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 80006c8:	605a      	str	r2, [r3, #4]
 80006ca:	4770      	bx	lr
 80006cc:	40012300 	.word	0x40012300

080006d0 <ADC_RegularChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80006d0:	2909      	cmp	r1, #9
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 80006d2:	b570      	push	{r4, r5, r6, lr}
 80006d4:	b20c      	sxth	r4, r1
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80006d6:	d90c      	bls.n	80006f2 <ADC_RegularChannelConfig+0x22>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 80006d8:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80006dc:	3c1e      	subs	r4, #30
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 80006de:	68c6      	ldr	r6, [r0, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 80006e0:	2507      	movs	r5, #7
 80006e2:	40a5      	lsls	r5, r4
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80006e4:	ea26 0505 	bic.w	r5, r6, r5
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 80006e8:	40a3      	lsls	r3, r4
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80006ea:	ea45 0403 	orr.w	r4, r5, r3
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 80006ee:	60c4      	str	r4, [r0, #12]
 80006f0:	e00a      	b.n	8000708 <ADC_RegularChannelConfig+0x38>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 80006f2:	6906      	ldr	r6, [r0, #16]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 80006f4:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80006f8:	2507      	movs	r5, #7
 80006fa:	40a5      	lsls	r5, r4
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80006fc:	ea26 0505 	bic.w	r5, r6, r5
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8000700:	fa13 f404 	lsls.w	r4, r3, r4
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000704:	432c      	orrs	r4, r5
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8000706:	6104      	str	r4, [r0, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8000708:	2a06      	cmp	r2, #6
 800070a:	d80c      	bhi.n	8000726 <ADC_RegularChannelConfig+0x56>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 800070c:	2305      	movs	r3, #5
 800070e:	3a01      	subs	r2, #1
 8000710:	435a      	muls	r2, r3
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8000712:	6b44      	ldr	r4, [r0, #52]	; 0x34
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 8000714:	231f      	movs	r3, #31
 8000716:	4093      	lsls	r3, r2
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000718:	ea24 0303 	bic.w	r3, r4, r3
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 800071c:	4091      	lsls	r1, r2
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800071e:	ea43 0201 	orr.w	r2, r3, r1
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8000722:	6342      	str	r2, [r0, #52]	; 0x34
 8000724:	bd70      	pop	{r4, r5, r6, pc}
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8000726:	2a0c      	cmp	r2, #12
 8000728:	b212      	sxth	r2, r2
 800072a:	d80c      	bhi.n	8000746 <ADC_RegularChannelConfig+0x76>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 800072c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8000730:	3a23      	subs	r2, #35	; 0x23
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8000732:	6b04      	ldr	r4, [r0, #48]	; 0x30
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 8000734:	231f      	movs	r3, #31
 8000736:	4093      	lsls	r3, r2
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000738:	ea24 0303 	bic.w	r3, r4, r3
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 800073c:	4091      	lsls	r1, r2
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800073e:	ea43 0201 	orr.w	r2, r3, r1
    
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8000742:	6302      	str	r2, [r0, #48]	; 0x30
 8000744:	bd70      	pop	{r4, r5, r6, pc}
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8000746:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800074a:	3a41      	subs	r2, #65	; 0x41
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 800074c:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 800074e:	231f      	movs	r3, #31
 8000750:	4093      	lsls	r3, r2
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000752:	ea24 0303 	bic.w	r3, r4, r3
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8000756:	4091      	lsls	r1, r2
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000758:	ea43 0201 	orr.w	r2, r3, r1
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 800075c:	62c2      	str	r2, [r0, #44]	; 0x2c
 800075e:	bd70      	pop	{r4, r5, r6, pc}

08000760 <ADC_SoftwareStartConv>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000760:	6883      	ldr	r3, [r0, #8]
 8000762:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000766:	6083      	str	r3, [r0, #8]
}
 8000768:	4770      	bx	lr

0800076a <ADC_GetSoftwareStartConvStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & ADC_CR2_JSWSTART) != (uint32_t)RESET)
 800076a:	6880      	ldr	r0, [r0, #8]
    bitstatus = RESET;
  }
  
  /* Return the SWSTART bit status */
  return  bitstatus;
}
 800076c:	f3c0 5080 	ubfx	r0, r0, #22, #1
 8000770:	4770      	bx	lr

08000772 <ADC_EOCOnEachRegularChannelCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC EOC rising on each regular channel conversion */
    ADCx->CR2 |= (uint32_t)ADC_CR2_EOCS;
 8000772:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000774:	b111      	cbz	r1, 800077c <ADC_EOCOnEachRegularChannelCmd+0xa>
  {
    /* Enable the selected ADC EOC rising on each regular channel conversion */
    ADCx->CR2 |= (uint32_t)ADC_CR2_EOCS;
 8000776:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800077a:	e001      	b.n	8000780 <ADC_EOCOnEachRegularChannelCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC EOC rising on each regular channel conversion */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_EOCS);
 800077c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000780:	6083      	str	r3, [r0, #8]
 8000782:	4770      	bx	lr

08000784 <ADC_ContinuousModeCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC continuous conversion mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_CONT;
 8000784:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000786:	b111      	cbz	r1, 800078e <ADC_ContinuousModeCmd+0xa>
  {
    /* Enable the selected ADC continuous conversion mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_CONT;
 8000788:	f043 0302 	orr.w	r3, r3, #2
 800078c:	e001      	b.n	8000792 <ADC_ContinuousModeCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC continuous conversion mode */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_CONT);
 800078e:	f023 0302 	bic.w	r3, r3, #2
 8000792:	6083      	str	r3, [r0, #8]
 8000794:	4770      	bx	lr

08000796 <ADC_DiscModeChannelCountConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));
  
  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
 8000796:	6843      	ldr	r3, [r0, #4]
  
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_RESET;
  
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
 8000798:	3901      	subs	r1, #1
  
  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
  
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_RESET;
 800079a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
  
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 800079e:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
  
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
 80007a2:	6043      	str	r3, [r0, #4]
}
 80007a4:	4770      	bx	lr

080007a6 <ADC_DiscModeCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80007a6:	6843      	ldr	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80007a8:	b111      	cbz	r1, 80007b0 <ADC_DiscModeCmd+0xa>
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80007aa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80007ae:	e001      	b.n	80007b4 <ADC_DiscModeCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= (uint32_t)(~ADC_CR1_DISCEN);
 80007b0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80007b4:	6043      	str	r3, [r0, #4]
 80007b6:	4770      	bx	lr

080007b8 <ADC_GetConversionValue>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 80007b8:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
 80007ba:	b280      	uxth	r0, r0
 80007bc:	4770      	bx	lr

080007be <ADC_GetMultiModeConversionValue>:
  *           Data[31:16]: these bits contain alternatively the regular data of ADC2, ADC1 and ADC3.           
  */
uint32_t ADC_GetMultiModeConversionValue(void)
{
  /* Return the multi mode conversion value */
  return (*(__IO uint32_t *) CDR_ADDRESS);
 80007be:	4b01      	ldr	r3, [pc, #4]	; (80007c4 <ADC_GetMultiModeConversionValue+0x6>)
 80007c0:	6818      	ldr	r0, [r3, #0]
}
 80007c2:	4770      	bx	lr
 80007c4:	40012308 	.word	0x40012308

080007c8 <ADC_DMACmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DMA;
 80007c8:	6883      	ldr	r3, [r0, #8]
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80007ca:	b111      	cbz	r1, 80007d2 <ADC_DMACmd+0xa>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DMA;
 80007cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007d0:	e001      	b.n	80007d6 <ADC_DMACmd+0xe>
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
 80007d2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80007d6:	6083      	str	r3, [r0, #8]
 80007d8:	4770      	bx	lr

080007da <ADC_DMARequestAfterLastTransferCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DDS;
 80007da:	6883      	ldr	r3, [r0, #8]
void ADC_DMARequestAfterLastTransferCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80007dc:	b111      	cbz	r1, 80007e4 <ADC_DMARequestAfterLastTransferCmd+0xa>
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DDS;
 80007de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80007e2:	e001      	b.n	80007e8 <ADC_DMARequestAfterLastTransferCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
 80007e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80007e8:	6083      	str	r3, [r0, #8]
 80007ea:	4770      	bx	lr

080007ec <ADC_MultiModeDMARequestAfterLastTransferCmd>:
  *         by ADC_CommonInitStruct.ADC_DMAAccessMode structure member) is 
  *          ADC_DMAAccessMode_1, ADC_DMAAccessMode_2 or ADC_DMAAccessMode_3.     
  * @retval None
  */
void ADC_MultiModeDMARequestAfterLastTransferCmd(FunctionalState NewState)
{
 80007ec:	4b04      	ldr	r3, [pc, #16]	; (8000800 <ADC_MultiModeDMARequestAfterLastTransferCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADC->CCR |= (uint32_t)ADC_CCR_DDS;
 80007ee:	685a      	ldr	r2, [r3, #4]
  */
void ADC_MultiModeDMARequestAfterLastTransferCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80007f0:	b110      	cbz	r0, 80007f8 <ADC_MultiModeDMARequestAfterLastTransferCmd+0xc>
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADC->CCR |= (uint32_t)ADC_CCR_DDS;
 80007f2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80007f6:	e001      	b.n	80007fc <ADC_MultiModeDMARequestAfterLastTransferCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADC->CCR &= (uint32_t)(~ADC_CCR_DDS);
 80007f8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80007fc:	605a      	str	r2, [r3, #4]
 80007fe:	4770      	bx	lr
 8000800:	40012300 	.word	0x40012300

08000804 <ADC_InjectedChannelConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000804:	2909      	cmp	r1, #9
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000806:	b570      	push	{r4, r5, r6, lr}
 8000808:	b20c      	sxth	r4, r1
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 800080a:	d90c      	bls.n	8000826 <ADC_InjectedChannelConfig+0x22>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3*(ADC_Channel - 10));
 800080c:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8000810:	3c1e      	subs	r4, #30
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000812:	68c6      	ldr	r6, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3*(ADC_Channel - 10));
 8000814:	2507      	movs	r5, #7
 8000816:	40a5      	lsls	r5, r4
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000818:	ea26 0505 	bic.w	r5, r6, r5
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
 800081c:	40a3      	lsls	r3, r4
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800081e:	ea45 0403 	orr.w	r4, r5, r3
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000822:	60c4      	str	r4, [r0, #12]
 8000824:	e00a      	b.n	800083c <ADC_InjectedChannelConfig+0x38>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000826:	6906      	ldr	r6, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8000828:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 800082c:	2507      	movs	r5, #7
 800082e:	40a5      	lsls	r5, r4
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000830:	ea26 0505 	bic.w	r5, r6, r5
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8000834:	fa13 f404 	lsls.w	r4, r3, r4
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000838:	432c      	orrs	r4, r5
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 800083a:	6104      	str	r4, [r0, #16]
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 800083c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_SET)>> 20;
 800083e:	f3c3 5401 	ubfx	r4, r3, #20, #2
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_SET << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8000842:	1b12      	subs	r2, r2, r4
 8000844:	3202      	adds	r2, #2
 8000846:	b2d2      	uxtb	r2, r2
 8000848:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800084c:	241f      	movs	r4, #31
 800084e:	4094      	lsls	r4, r2
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8000850:	ea23 0304 	bic.w	r3, r3, r4
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 8000854:	4091      	lsls	r1, r2
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8000856:	430b      	orrs	r3, r1
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8000858:	6383      	str	r3, [r0, #56]	; 0x38
}
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <ADC_InjectedSequencerLengthConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 800085c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  
  /* Clear the old injected sequence length JL bits */
  tmpreg1 &= JSQR_JL_RESET;
  
  /* Set the injected sequence length JL bits */
  tmpreg2 = Length - 1; 
 800085e:	3901      	subs	r1, #1
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  
  /* Clear the old injected sequence length JL bits */
  tmpreg1 &= JSQR_JL_RESET;
 8000860:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
  
  /* Set the injected sequence length JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 8000864:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
  
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8000868:	6383      	str	r3, [r0, #56]	; 0x38
}
 800086a:	4770      	bx	lr

0800086c <ADC_SetInjectedOffset>:
  * @param  Offset: the offset value for the selected ADC injected channel
  *          This parameter must be a 12bit value.
  * @retval None
  */
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)
{
 800086c:	b082      	sub	sp, #8
    __IO uint32_t tmp = 0;
 800086e:	2300      	movs	r3, #0
 8000870:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));
  
  tmp = (uint32_t)ADCx;
 8000872:	9001      	str	r0, [sp, #4]
  tmp += ADC_InjectedChannel;
 8000874:	9b01      	ldr	r3, [sp, #4]
 8000876:	18cb      	adds	r3, r1, r3
 8000878:	9301      	str	r3, [sp, #4]
  
  /* Set the selected injected channel data offset */
 *(__IO uint32_t *) tmp = (uint32_t)Offset;
 800087a:	9b01      	ldr	r3, [sp, #4]
 800087c:	601a      	str	r2, [r3, #0]
}
 800087e:	b002      	add	sp, #8
 8000880:	4770      	bx	lr

08000882 <ADC_ExternalTrigInjectedConvConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));
  
  /* Get the old register value */
  tmpreg = ADCx->CR2;
 8000882:	6883      	ldr	r3, [r0, #8]
  
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_RESET;
 8000884:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
 8000888:	430b      	orrs	r3, r1
  
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 800088a:	6083      	str	r3, [r0, #8]
}
 800088c:	4770      	bx	lr

0800088e <ADC_ExternalTrigInjectedConvEdgeConfig>:
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG_EDGE(ADC_ExternalTrigInjecConvEdge));
  /* Get the old register value */
  tmpreg = ADCx->CR2;
 800088e:	6883      	ldr	r3, [r0, #8]
  /* Clear the old external trigger edge for injected group */
  tmpreg &= CR2_JEXTEN_RESET;
 8000890:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
  /* Set the new external trigger edge for injected group */
  tmpreg |= ADC_ExternalTrigInjecConvEdge;
 8000894:	430b      	orrs	r3, r1
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 8000896:	6083      	str	r3, [r0, #8]
}
 8000898:	4770      	bx	lr

0800089a <ADC_SoftwareStartInjectedConv>:
void ADC_SoftwareStartInjectedConv(ADC_TypeDef* ADCx)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC conversion for injected group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_JSWSTART;
 800089a:	6883      	ldr	r3, [r0, #8]
 800089c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80008a0:	6083      	str	r3, [r0, #8]
}
 80008a2:	4770      	bx	lr

080008a4 <ADC_GetSoftwareStartInjectedConvCmdStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & ADC_CR2_JSWSTART) != (uint32_t)RESET)
 80008a4:	6880      	ldr	r0, [r0, #8]
    /* JSWSTART bit is reset */
    bitstatus = RESET;
  }
  /* Return the JSWSTART bit status */
  return  bitstatus;
}
 80008a6:	f3c0 5080 	ubfx	r0, r0, #22, #1
 80008aa:	4770      	bx	lr

080008ac <ADC_AutoInjectedConvCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= (uint32_t)ADC_CR1_JAUTO;
 80008ac:	6843      	ldr	r3, [r0, #4]
void ADC_AutoInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80008ae:	b111      	cbz	r1, 80008b6 <ADC_AutoInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= (uint32_t)ADC_CR1_JAUTO;
 80008b0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80008b4:	e001      	b.n	80008ba <ADC_AutoInjectedConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= (uint32_t)(~ADC_CR1_JAUTO);
 80008b6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80008ba:	6043      	str	r3, [r0, #4]
 80008bc:	4770      	bx	lr

080008be <ADC_InjectedDiscModeCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= (uint32_t)ADC_CR1_JDISCEN;
 80008be:	6843      	ldr	r3, [r0, #4]
void ADC_InjectedDiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80008c0:	b111      	cbz	r1, 80008c8 <ADC_InjectedDiscModeCmd+0xa>
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= (uint32_t)ADC_CR1_JDISCEN;
 80008c2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80008c6:	e001      	b.n	80008cc <ADC_InjectedDiscModeCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= (uint32_t)(~ADC_CR1_JDISCEN);
 80008c8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80008cc:	6043      	str	r3, [r0, #4]
 80008ce:	4770      	bx	lr

080008d0 <ADC_GetInjectedConversionValue>:
  *            @arg ADC_InjectedChannel_3: Injected Channel3 selected
  *            @arg ADC_InjectedChannel_4: Injected Channel4 selected
  * @retval The Data conversion value.
  */
uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)
{
 80008d0:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 80008d2:	2300      	movs	r3, #0
 80008d4:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  tmp = (uint32_t)ADCx;
 80008d6:	9001      	str	r0, [sp, #4]
  tmp += ADC_InjectedChannel + JDR_OFFSET;
 80008d8:	9b01      	ldr	r3, [sp, #4]
 80008da:	3328      	adds	r3, #40	; 0x28
 80008dc:	185b      	adds	r3, r3, r1
 80008de:	9301      	str	r3, [sp, #4]
  
  /* Returns the selected injected channel conversion data value */
  return (uint16_t) (*(__IO uint32_t*)  tmp); 
 80008e0:	9b01      	ldr	r3, [sp, #4]
 80008e2:	6818      	ldr	r0, [r3, #0]
}
 80008e4:	b280      	uxth	r0, r0
 80008e6:	b002      	add	sp, #8
 80008e8:	4770      	bx	lr

080008ea <ADC_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT)); 

  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
  itmask = (uint32_t)0x01 << itmask;    
 80008ea:	2301      	movs	r3, #1
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT)); 

  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
 80008ec:	b2c9      	uxtb	r1, r1
  itmask = (uint32_t)0x01 << itmask;    
 80008ee:	fa13 f101 	lsls.w	r1, r3, r1

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 80008f2:	6843      	ldr	r3, [r0, #4]

  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
  itmask = (uint32_t)0x01 << itmask;    

  if (NewState != DISABLE)
 80008f4:	b10a      	cbz	r2, 80008fa <ADC_ITConfig+0x10>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 80008f6:	4319      	orrs	r1, r3
 80008f8:	e001      	b.n	80008fe <ADC_ITConfig+0x14>
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
 80008fa:	ea23 0101 	bic.w	r1, r3, r1
 80008fe:	6041      	str	r1, [r0, #4]
 8000900:	4770      	bx	lr

08000902 <ADC_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 8000902:	6803      	ldr	r3, [r0, #0]
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 8000904:	4219      	tst	r1, r3
    /* ADC_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
}
 8000906:	bf0c      	ite	eq
 8000908:	2000      	moveq	r0, #0
 800090a:	2001      	movne	r0, #1
 800090c:	4770      	bx	lr

0800090e <ADC_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
 800090e:	43c9      	mvns	r1, r1
 8000910:	6001      	str	r1, [r0, #0]
}
 8000912:	4770      	bx	lr

08000914 <ADC_GetITStatus>:

  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;

  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & ((uint32_t)0x01 << (uint8_t)ADC_IT)) ;
 8000914:	6843      	ldr	r3, [r0, #4]

  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (uint32_t)RESET) && enablestatus)
 8000916:	6800      	ldr	r0, [r0, #0]
 8000918:	ea10 2011 	ands.w	r0, r0, r1, lsr #8
 800091c:	d007      	beq.n	800092e <ADC_GetITStatus+0x1a>

  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;

  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & ((uint32_t)0x01 << (uint8_t)ADC_IT)) ;
 800091e:	2201      	movs	r2, #1
 8000920:	b2c9      	uxtb	r1, r1
 8000922:	fa12 f101 	lsls.w	r1, r2, r1
  *            @arg ADC_IT_AWD: Analog watchdog interrupt mask
  *            @arg ADC_IT_JEOC: End of injected conversion interrupt mask
  *            @arg ADC_IT_OVR: Overrun interrupt mask                        
  * @retval The new state of ADC_IT (SET or RESET).
  */
ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, uint16_t ADC_IT)
 8000926:	4219      	tst	r1, r3

  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (uint32_t)RESET) && enablestatus)
  {
    /* ADC_IT is set */
    bitstatus = SET;
 8000928:	bf0c      	ite	eq
 800092a:	2000      	moveq	r0, #0
 800092c:	2001      	movne	r0, #1
    /* ADC_IT is reset */
    bitstatus = RESET;
  }
  /* Return the ADC_IT status */
  return  bitstatus;
}
 800092e:	4770      	bx	lr

08000930 <ADC_ClearITPendingBit>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_IT(ADC_IT)); 
  /* Get the ADC IT index */
  itmask = (uint8_t)(ADC_IT >> 8);
  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(uint32_t)itmask;
 8000930:	ea6f 2111 	mvn.w	r1, r1, lsr #8
 8000934:	6001      	str	r1, [r0, #0]
}                    
 8000936:	4770      	bx	lr

08000938 <CAN_DeInit>:
  * @brief  Deinitializes the CAN peripheral registers to their default reset values.
  * @param  CANx: where x can be 1 or 2 to select the CAN peripheral.
  * @retval None.
  */
void CAN_DeInit(CAN_TypeDef* CANx)
{
 8000938:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
 
  if (CANx == CAN1)
 800093a:	4b0b      	ldr	r3, [pc, #44]	; (8000968 <CAN_DeInit+0x30>)
 800093c:	4298      	cmp	r0, r3
 800093e:	d107      	bne.n	8000950 <CAN_DeInit+0x18>
  {
    /* Enable CAN1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, ENABLE);
 8000940:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8000944:	2101      	movs	r1, #1
 8000946:	f003 f90f 	bl	8003b68 <RCC_APB1PeriphResetCmd>
    /* Release CAN1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, DISABLE);
 800094a:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 800094e:	e006      	b.n	800095e <CAN_DeInit+0x26>
  }
  else
  {  
    /* Enable CAN2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, ENABLE);
 8000950:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8000954:	2101      	movs	r1, #1
 8000956:	f003 f907 	bl	8003b68 <RCC_APB1PeriphResetCmd>
    /* Release CAN2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, DISABLE);
 800095a:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 800095e:	2100      	movs	r1, #0
  }
}
 8000960:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {  
    /* Enable CAN2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, ENABLE);
    /* Release CAN2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, DISABLE);
 8000964:	f003 b900 	b.w	8003b68 <RCC_APB1PeriphResetCmd>
 8000968:	40006400 	.word	0x40006400

0800096c <CAN_Init>:
  assert_param(IS_CAN_BS1(CAN_InitStruct->CAN_BS1));
  assert_param(IS_CAN_BS2(CAN_InitStruct->CAN_BS2));
  assert_param(IS_CAN_PRESCALER(CAN_InitStruct->CAN_Prescaler));

  /* Exit from sleep mode */
  CANx->MCR &= (~(uint32_t)CAN_MCR_SLEEP);
 800096c:	6803      	ldr	r3, [r0, #0]
 800096e:	f023 0302 	bic.w	r3, r3, #2
 8000972:	6003      	str	r3, [r0, #0]

  /* Request initialisation */
  CANx->MCR |= CAN_MCR_INRQ ;
 8000974:	6803      	ldr	r3, [r0, #0]
 8000976:	f043 0301 	orr.w	r3, r3, #1
 800097a:	6003      	str	r3, [r0, #0]

  /* Wait the acknowledge */
  while (((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 800097c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000980:	6842      	ldr	r2, [r0, #4]
 8000982:	07d2      	lsls	r2, r2, #31
 8000984:	d401      	bmi.n	800098a <CAN_Init+0x1e>
 8000986:	3b01      	subs	r3, #1
 8000988:	d1fa      	bne.n	8000980 <CAN_Init+0x14>
  {
    wait_ack++;
  }

  /* Check acknowledge */
  if ((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK)
 800098a:	6843      	ldr	r3, [r0, #4]
 800098c:	f013 0301 	ands.w	r3, r3, #1
 8000990:	d056      	beq.n	8000a40 <CAN_Init+0xd4>
    InitStatus = CAN_InitStatus_Failed;
  }
  else 
  {
    /* Set the time triggered communication mode */
    if (CAN_InitStruct->CAN_TTCM == ENABLE)
 8000992:	798b      	ldrb	r3, [r1, #6]
 8000994:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_TTCM;
 8000996:	6803      	ldr	r3, [r0, #0]
 8000998:	bf0c      	ite	eq
 800099a:	f043 0380 	orreq.w	r3, r3, #128	; 0x80
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TTCM;
 800099e:	f023 0380 	bicne.w	r3, r3, #128	; 0x80
 80009a2:	6003      	str	r3, [r0, #0]
    }

    /* Set the automatic bus-off management */
    if (CAN_InitStruct->CAN_ABOM == ENABLE)
 80009a4:	79cb      	ldrb	r3, [r1, #7]
 80009a6:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_ABOM;
 80009a8:	6803      	ldr	r3, [r0, #0]
 80009aa:	bf0c      	ite	eq
 80009ac:	f043 0340 	orreq.w	r3, r3, #64	; 0x40
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_ABOM;
 80009b0:	f023 0340 	bicne.w	r3, r3, #64	; 0x40
 80009b4:	6003      	str	r3, [r0, #0]
    }

    /* Set the automatic wake-up mode */
    if (CAN_InitStruct->CAN_AWUM == ENABLE)
 80009b6:	7a0b      	ldrb	r3, [r1, #8]
 80009b8:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_AWUM;
 80009ba:	6803      	ldr	r3, [r0, #0]
 80009bc:	bf0c      	ite	eq
 80009be:	f043 0320 	orreq.w	r3, r3, #32
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_AWUM;
 80009c2:	f023 0320 	bicne.w	r3, r3, #32
 80009c6:	6003      	str	r3, [r0, #0]
    }

    /* Set the no automatic retransmission */
    if (CAN_InitStruct->CAN_NART == ENABLE)
 80009c8:	7a4b      	ldrb	r3, [r1, #9]
 80009ca:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_NART;
 80009cc:	6803      	ldr	r3, [r0, #0]
 80009ce:	bf0c      	ite	eq
 80009d0:	f043 0310 	orreq.w	r3, r3, #16
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_NART;
 80009d4:	f023 0310 	bicne.w	r3, r3, #16
 80009d8:	6003      	str	r3, [r0, #0]
    }

    /* Set the receive FIFO locked mode */
    if (CAN_InitStruct->CAN_RFLM == ENABLE)
 80009da:	7a8b      	ldrb	r3, [r1, #10]
 80009dc:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_RFLM;
 80009de:	6803      	ldr	r3, [r0, #0]
 80009e0:	bf0c      	ite	eq
 80009e2:	f043 0308 	orreq.w	r3, r3, #8
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_RFLM;
 80009e6:	f023 0308 	bicne.w	r3, r3, #8
 80009ea:	6003      	str	r3, [r0, #0]
    }

    /* Set the transmit FIFO priority */
    if (CAN_InitStruct->CAN_TXFP == ENABLE)
 80009ec:	7acb      	ldrb	r3, [r1, #11]
 80009ee:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_TXFP;
 80009f0:	6803      	ldr	r3, [r0, #0]
 80009f2:	bf0c      	ite	eq
 80009f4:	f043 0304 	orreq.w	r3, r3, #4
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TXFP;
 80009f8:	f023 0304 	bicne.w	r3, r3, #4
 80009fc:	6003      	str	r3, [r0, #0]
    }

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 80009fe:	788b      	ldrb	r3, [r1, #2]
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
 8000a00:	78ca      	ldrb	r2, [r1, #3]
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TXFP;
    }

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 8000a02:	079b      	lsls	r3, r3, #30
 8000a04:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
 8000a08:	790a      	ldrb	r2, [r1, #4]
      CANx->MCR &= ~(uint32_t)CAN_MCR_TXFP;
    }

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
 8000a0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
 8000a0e:	794a      	ldrb	r2, [r1, #5]
    }

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
 8000a10:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
               ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1);
 8000a14:	880a      	ldrh	r2, [r1, #0]
 8000a16:	3a01      	subs	r2, #1

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
 8000a18:	4313      	orrs	r3, r2
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TXFP;
    }

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 8000a1a:	61c3      	str	r3, [r0, #28]
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
               ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1);

    /* Request leave initialisation */
    CANx->MCR &= ~(uint32_t)CAN_MCR_INRQ;
 8000a1c:	6803      	ldr	r3, [r0, #0]
 8000a1e:	f023 0301 	bic.w	r3, r3, #1
 8000a22:	6003      	str	r3, [r0, #0]

   /* Wait the acknowledge */
   wait_ack = 0;

   while (((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 8000a24:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a28:	6842      	ldr	r2, [r0, #4]
 8000a2a:	07d2      	lsls	r2, r2, #31
 8000a2c:	d501      	bpl.n	8000a32 <CAN_Init+0xc6>
 8000a2e:	3b01      	subs	r3, #1
 8000a30:	d1fa      	bne.n	8000a28 <CAN_Init+0xbc>
   {
     wait_ack++;
   }

    /* ...and check acknowledged */
    if ((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 8000a32:	6843      	ldr	r3, [r0, #4]
  }

  /* Check acknowledge */
  if ((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK)
  {
    InitStatus = CAN_InitStatus_Failed;
 8000a34:	f013 0f01 	tst.w	r3, #1
 8000a38:	bf14      	ite	ne
 8000a3a:	2000      	movne	r0, #0
 8000a3c:	2001      	moveq	r0, #1
 8000a3e:	4770      	bx	lr
 8000a40:	4618      	mov	r0, r3
    }
  }

  /* At this step, return the status of initialization */
  return InitStatus;
}
 8000a42:	4770      	bx	lr

08000a44 <CAN_FilterInit>:
  assert_param(IS_CAN_FILTER_MODE(CAN_FilterInitStruct->CAN_FilterMode));
  assert_param(IS_CAN_FILTER_SCALE(CAN_FilterInitStruct->CAN_FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(CAN_FilterInitStruct->CAN_FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation));

  filter_number_bit_pos = ((uint32_t)1) << CAN_FilterInitStruct->CAN_FilterNumber;
 8000a44:	7a83      	ldrb	r3, [r0, #10]
 8000a46:	2101      	movs	r1, #1
 8000a48:	4099      	lsls	r1, r3

  /* Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;
 8000a4a:	4b35      	ldr	r3, [pc, #212]	; (8000b20 <CAN_FilterInit+0xdc>)
 8000a4c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000a50:	f042 0201 	orr.w	r2, r2, #1
  * @param  CAN_FilterInitStruct: pointer to a CAN_FilterInitTypeDef structure that
  *         contains the configuration information.
  * @retval None
  */
void CAN_FilterInit(CAN_FilterInitTypeDef* CAN_FilterInitStruct)
{
 8000a54:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation));

  filter_number_bit_pos = ((uint32_t)1) << CAN_FilterInitStruct->CAN_FilterNumber;

  /* Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;
 8000a56:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

  /* Filter Deactivation */
  CAN1->FA1R &= ~(uint32_t)filter_number_bit_pos;
 8000a5a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000a5e:	43cc      	mvns	r4, r1
 8000a60:	4022      	ands	r2, r4
 8000a62:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

  /* Filter Scale */
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_16bit)
 8000a66:	7b02      	ldrb	r2, [r0, #12]
 8000a68:	b9aa      	cbnz	r2, 8000a96 <CAN_FilterInit+0x52>
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
 8000a6a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 8000a6e:	88c6      	ldrh	r6, [r0, #6]
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
 8000a70:	8845      	ldrh	r5, [r0, #2]

  /* Filter Scale */
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_16bit)
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
 8000a72:	4022      	ands	r2, r4
 8000a74:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8000a78:	7a82      	ldrb	r2, [r0, #10]
 8000a7a:	3248      	adds	r2, #72	; 0x48
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 8000a7c:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8000a80:	f843 5032 	str.w	r5, [r3, r2, lsl #3]

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh);
 8000a84:	8803      	ldrh	r3, [r0, #0]
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8000a86:	8882      	ldrh	r2, [r0, #4]
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8000a88:	7a85      	ldrb	r5, [r0, #10]
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8000a8a:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8000a8e:	4b25      	ldr	r3, [pc, #148]	; (8000b24 <CAN_FilterInit+0xe0>)
 8000a90:	00ed      	lsls	r5, r5, #3
 8000a92:	18eb      	adds	r3, r5, r3
 8000a94:	605a      	str	r2, [r3, #4]
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh);
  }

  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
 8000a96:	7b03      	ldrb	r3, [r0, #12]
 8000a98:	2b01      	cmp	r3, #1
 8000a9a:	d116      	bne.n	8000aca <CAN_FilterInit+0x86>
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
 8000a9c:	4b20      	ldr	r3, [pc, #128]	; (8000b20 <CAN_FilterInit+0xdc>)
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 8000a9e:	8806      	ldrh	r6, [r0, #0]
  }

  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
 8000aa0:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
 8000aa4:	8845      	ldrh	r5, [r0, #2]
  }

  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
 8000aa6:	430a      	orrs	r2, r1
 8000aa8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8000aac:	7a82      	ldrb	r2, [r0, #10]
 8000aae:	3248      	adds	r2, #72	; 0x48
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 8000ab0:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8000ab4:	f843 5032 	str.w	r5, [r3, r2, lsl #3]
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow);
 8000ab8:	88c3      	ldrh	r3, [r0, #6]
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8000aba:	8882      	ldrh	r2, [r0, #4]
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8000abc:	7a85      	ldrb	r5, [r0, #10]
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8000abe:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8000ac2:	4b18      	ldr	r3, [pc, #96]	; (8000b24 <CAN_FilterInit+0xe0>)
 8000ac4:	00ed      	lsls	r5, r5, #3
 8000ac6:	18eb      	adds	r3, r5, r3
 8000ac8:	605a      	str	r2, [r3, #4]
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow);
  }

  /* Filter Mode */
  if (CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdMask)
 8000aca:	7ac3      	ldrb	r3, [r0, #11]
 8000acc:	4a14      	ldr	r2, [pc, #80]	; (8000b20 <CAN_FilterInit+0xdc>)
 8000ace:	b91b      	cbnz	r3, 8000ad8 <CAN_FilterInit+0x94>
  {
    /*Id/Mask mode for the filter*/
    CAN1->FM1R &= ~(uint32_t)filter_number_bit_pos;
 8000ad0:	f8d2 3204 	ldr.w	r3, [r2, #516]	; 0x204
 8000ad4:	4023      	ands	r3, r4
 8000ad6:	e002      	b.n	8000ade <CAN_FilterInit+0x9a>
  }
  else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
  {
    /*Identifier list mode for the filter*/
    CAN1->FM1R |= (uint32_t)filter_number_bit_pos;
 8000ad8:	f8d2 3204 	ldr.w	r3, [r2, #516]	; 0x204
 8000adc:	430b      	orrs	r3, r1
  }

  /* Filter FIFO assignment */
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO0)
 8000ade:	8905      	ldrh	r5, [r0, #8]
    CAN1->FM1R &= ~(uint32_t)filter_number_bit_pos;
  }
  else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
  {
    /*Identifier list mode for the filter*/
    CAN1->FM1R |= (uint32_t)filter_number_bit_pos;
 8000ae0:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
 8000ae4:	4b0e      	ldr	r3, [pc, #56]	; (8000b20 <CAN_FilterInit+0xdc>)
  }

  /* Filter FIFO assignment */
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO0)
 8000ae6:	b92d      	cbnz	r5, 8000af4 <CAN_FilterInit+0xb0>
  {
    /* FIFO 0 assignation for the filter */
    CAN1->FFA1R &= ~(uint32_t)filter_number_bit_pos;
 8000ae8:	f8d2 5214 	ldr.w	r5, [r2, #532]	; 0x214
 8000aec:	402c      	ands	r4, r5
 8000aee:	f8c2 4214 	str.w	r4, [r2, #532]	; 0x214
 8000af2:	e006      	b.n	8000b02 <CAN_FilterInit+0xbe>
  }

  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO1)
 8000af4:	2d01      	cmp	r5, #1
 8000af6:	d104      	bne.n	8000b02 <CAN_FilterInit+0xbe>
  {
    /* FIFO 1 assignation for the filter */
    CAN1->FFA1R |= (uint32_t)filter_number_bit_pos;
 8000af8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000afc:	430a      	orrs	r2, r1
 8000afe:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  }
  
  /* Filter activation */
  if (CAN_FilterInitStruct->CAN_FilterActivation == ENABLE)
 8000b02:	7b42      	ldrb	r2, [r0, #13]
 8000b04:	2a01      	cmp	r2, #1
 8000b06:	d104      	bne.n	8000b12 <CAN_FilterInit+0xce>
  {
    CAN1->FA1R |= filter_number_bit_pos;
 8000b08:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000b0c:	4311      	orrs	r1, r2
 8000b0e:	f8c3 121c 	str.w	r1, [r3, #540]	; 0x21c
  }

  /* Leave the initialisation mode for the filter */
  CAN1->FMR &= ~FMR_FINIT;
 8000b12:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000b16:	f022 0201 	bic.w	r2, r2, #1
 8000b1a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8000b1e:	bd70      	pop	{r4, r5, r6, pc}
 8000b20:	40006400 	.word	0x40006400
 8000b24:	40006640 	.word	0x40006640

08000b28 <CAN_StructInit>:
void CAN_StructInit(CAN_InitTypeDef* CAN_InitStruct)
{
  /* Reset CAN init structure parameters values */
  
  /* Initialize the time triggered communication mode */
  CAN_InitStruct->CAN_TTCM = DISABLE;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	7183      	strb	r3, [r0, #6]
  
  /* Initialize the automatic bus-off management */
  CAN_InitStruct->CAN_ABOM = DISABLE;
 8000b2c:	71c3      	strb	r3, [r0, #7]
  
  /* Initialize the automatic wake-up mode */
  CAN_InitStruct->CAN_AWUM = DISABLE;
 8000b2e:	7203      	strb	r3, [r0, #8]
  
  /* Initialize the no automatic retransmission */
  CAN_InitStruct->CAN_NART = DISABLE;
 8000b30:	7243      	strb	r3, [r0, #9]
  
  /* Initialize the receive FIFO locked mode */
  CAN_InitStruct->CAN_RFLM = DISABLE;
 8000b32:	7283      	strb	r3, [r0, #10]
  
  /* Initialize the transmit FIFO priority */
  CAN_InitStruct->CAN_TXFP = DISABLE;
 8000b34:	72c3      	strb	r3, [r0, #11]
  
  /* Initialize the CAN_Mode member */
  CAN_InitStruct->CAN_Mode = CAN_Mode_Normal;
 8000b36:	7083      	strb	r3, [r0, #2]
  
  /* Initialize the CAN_SJW member */
  CAN_InitStruct->CAN_SJW = CAN_SJW_1tq;
 8000b38:	70c3      	strb	r3, [r0, #3]
  
  /* Initialize the CAN_BS1 member */
  CAN_InitStruct->CAN_BS1 = CAN_BS1_4tq;
 8000b3a:	2303      	movs	r3, #3
 8000b3c:	7103      	strb	r3, [r0, #4]
  
  /* Initialize the CAN_BS2 member */
  CAN_InitStruct->CAN_BS2 = CAN_BS2_3tq;
 8000b3e:	2302      	movs	r3, #2
 8000b40:	7143      	strb	r3, [r0, #5]
  
  /* Initialize the CAN_Prescaler member */
  CAN_InitStruct->CAN_Prescaler = 1;
 8000b42:	2301      	movs	r3, #1
 8000b44:	8003      	strh	r3, [r0, #0]
}
 8000b46:	4770      	bx	lr

08000b48 <CAN_SlaveStartBank>:
{
  /* Check the parameters */
  assert_param(IS_CAN_BANKNUMBER(CAN_BankNumber));
  
  /* Enter Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;
 8000b48:	4b0d      	ldr	r3, [pc, #52]	; (8000b80 <CAN_SlaveStartBank+0x38>)
 8000b4a:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000b4e:	f042 0201 	orr.w	r2, r2, #1
 8000b52:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
  
  /* Select the start slave bank */
  CAN1->FMR &= (uint32_t)0xFFFFC0F1 ;
 8000b56:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000b5a:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8000b5e:	f022 020e 	bic.w	r2, r2, #14
 8000b62:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
  CAN1->FMR |= (uint32_t)(CAN_BankNumber)<<8;
 8000b66:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000b6a:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8000b6e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
  
  /* Leave Initialisation mode for the filter */
  CAN1->FMR &= ~FMR_FINIT;
 8000b72:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000b76:	f022 0201 	bic.w	r2, r2, #1
 8000b7a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8000b7e:	4770      	bx	lr
 8000b80:	40006400 	.word	0x40006400

08000b84 <CAN_DBGFreeze>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable Debug Freeze  */
    CANx->MCR |= MCR_DBF;
 8000b84:	6803      	ldr	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000b86:	b111      	cbz	r1, 8000b8e <CAN_DBGFreeze+0xa>
  {
    /* Enable Debug Freeze  */
    CANx->MCR |= MCR_DBF;
 8000b88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b8c:	e001      	b.n	8000b92 <CAN_DBGFreeze+0xe>
  }
  else
  {
    /* Disable Debug Freeze */
    CANx->MCR &= ~MCR_DBF;
 8000b8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b92:	6003      	str	r3, [r0, #0]
 8000b94:	4770      	bx	lr

08000b96 <CAN_TTComModeCmd>:
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the TTCM mode */
    CANx->MCR |= CAN_MCR_TTCM;
 8000b96:	6803      	ldr	r3, [r0, #0]
void CAN_TTComModeCmd(CAN_TypeDef* CANx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000b98:	b199      	cbz	r1, 8000bc2 <CAN_TTComModeCmd+0x2c>
  {
    /* Enable the TTCM mode */
    CANx->MCR |= CAN_MCR_TTCM;
 8000b9a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b9e:	6003      	str	r3, [r0, #0]

    /* Set TGT bits */
    CANx->sTxMailBox[0].TDTR |= ((uint32_t)CAN_TDT0R_TGT);
 8000ba0:	f8d0 3184 	ldr.w	r3, [r0, #388]	; 0x184
 8000ba4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ba8:	f8c0 3184 	str.w	r3, [r0, #388]	; 0x184
    CANx->sTxMailBox[1].TDTR |= ((uint32_t)CAN_TDT1R_TGT);
 8000bac:	f8d0 3194 	ldr.w	r3, [r0, #404]	; 0x194
 8000bb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bb4:	f8c0 3194 	str.w	r3, [r0, #404]	; 0x194
    CANx->sTxMailBox[2].TDTR |= ((uint32_t)CAN_TDT2R_TGT);
 8000bb8:	f8d0 31a4 	ldr.w	r3, [r0, #420]	; 0x1a4
 8000bbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bc0:	e012      	b.n	8000be8 <CAN_TTComModeCmd+0x52>
  }
  else
  {
    /* Disable the TTCM mode */
    CANx->MCR &= (uint32_t)(~(uint32_t)CAN_MCR_TTCM);
 8000bc2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000bc6:	6003      	str	r3, [r0, #0]

    /* Reset TGT bits */
    CANx->sTxMailBox[0].TDTR &= ((uint32_t)~CAN_TDT0R_TGT);
 8000bc8:	f8d0 3184 	ldr.w	r3, [r0, #388]	; 0x184
 8000bcc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000bd0:	f8c0 3184 	str.w	r3, [r0, #388]	; 0x184
    CANx->sTxMailBox[1].TDTR &= ((uint32_t)~CAN_TDT1R_TGT);
 8000bd4:	f8d0 3194 	ldr.w	r3, [r0, #404]	; 0x194
 8000bd8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000bdc:	f8c0 3194 	str.w	r3, [r0, #404]	; 0x194
    CANx->sTxMailBox[2].TDTR &= ((uint32_t)~CAN_TDT2R_TGT);
 8000be0:	f8d0 31a4 	ldr.w	r3, [r0, #420]	; 0x1a4
 8000be4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000be8:	f8c0 31a4 	str.w	r3, [r0, #420]	; 0x1a4
 8000bec:	4770      	bx	lr

08000bee <CAN_Transmit>:
  assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));

  /* Select one empty transmit mailbox */
  if ((CANx->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
 8000bee:	6882      	ldr	r2, [r0, #8]
  * @param  TxMessage: pointer to a structure which contains CAN Id, CAN DLC and CAN data.
  * @retval The number of the mailbox that is used for transmission or
  *         CAN_TxStatus_NoMailBox if there is no empty mailbox.
  */
uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage)
{
 8000bf0:	4603      	mov	r3, r0
  assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));

  /* Select one empty transmit mailbox */
  if ((CANx->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
 8000bf2:	0150      	lsls	r0, r2, #5
  * @param  TxMessage: pointer to a structure which contains CAN Id, CAN DLC and CAN data.
  * @retval The number of the mailbox that is used for transmission or
  *         CAN_TxStatus_NoMailBox if there is no empty mailbox.
  */
uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage)
{
 8000bf4:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));

  /* Select one empty transmit mailbox */
  if ((CANx->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
 8000bf6:	d407      	bmi.n	8000c08 <CAN_Transmit+0x1a>
  {
    transmit_mailbox = 0;
  }
  else if ((CANx->TSR&CAN_TSR_TME1) == CAN_TSR_TME1)
 8000bf8:	689a      	ldr	r2, [r3, #8]
 8000bfa:	0112      	lsls	r2, r2, #4
 8000bfc:	d406      	bmi.n	8000c0c <CAN_Transmit+0x1e>
  {
    transmit_mailbox = 1;
  }
  else if ((CANx->TSR&CAN_TSR_TME2) == CAN_TSR_TME2)
 8000bfe:	689a      	ldr	r2, [r3, #8]
 8000c00:	00d0      	lsls	r0, r2, #3
 8000c02:	d54a      	bpl.n	8000c9a <CAN_Transmit+0xac>
  {
    transmit_mailbox = 2;
 8000c04:	2002      	movs	r0, #2
 8000c06:	e002      	b.n	8000c0e <CAN_Transmit+0x20>
  assert_param(IS_CAN_DLC(TxMessage->DLC));

  /* Select one empty transmit mailbox */
  if ((CANx->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
  {
    transmit_mailbox = 0;
 8000c08:	2000      	movs	r0, #0
 8000c0a:	e000      	b.n	8000c0e <CAN_Transmit+0x20>
  }
  else if ((CANx->TSR&CAN_TSR_TME1) == CAN_TSR_TME1)
  {
    transmit_mailbox = 1;
 8000c0c:	2001      	movs	r0, #1
  }

  if (transmit_mailbox != CAN_TxStatus_NoMailBox)
  {
    /* Set up the Id */
    CANx->sTxMailBox[transmit_mailbox].TIR &= TMIDxR_TXRQ;
 8000c0e:	f100 0218 	add.w	r2, r0, #24
 8000c12:	0112      	lsls	r2, r2, #4
 8000c14:	589c      	ldr	r4, [r3, r2]
 8000c16:	f004 0401 	and.w	r4, r4, #1
 8000c1a:	509c      	str	r4, [r3, r2]
    if (TxMessage->IDE == CAN_Id_Standard)
 8000c1c:	7a0c      	ldrb	r4, [r1, #8]
    {
      assert_param(IS_CAN_STDID(TxMessage->StdId));  
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->StdId << 21) | \
 8000c1e:	589d      	ldr	r5, [r3, r2]

  if (transmit_mailbox != CAN_TxStatus_NoMailBox)
  {
    /* Set up the Id */
    CANx->sTxMailBox[transmit_mailbox].TIR &= TMIDxR_TXRQ;
    if (TxMessage->IDE == CAN_Id_Standard)
 8000c20:	b924      	cbnz	r4, 8000c2c <CAN_Transmit+0x3e>
    {
      assert_param(IS_CAN_STDID(TxMessage->StdId));  
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->StdId << 21) | \
 8000c22:	680e      	ldr	r6, [r1, #0]
 8000c24:	7a4c      	ldrb	r4, [r1, #9]
 8000c26:	ea44 5446 	orr.w	r4, r4, r6, lsl #21
 8000c2a:	e004      	b.n	8000c36 <CAN_Transmit+0x48>
                                                  TxMessage->RTR);
    }
    else
    {
      assert_param(IS_CAN_EXTID(TxMessage->ExtId));
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId << 3) | \
 8000c2c:	684e      	ldr	r6, [r1, #4]
 8000c2e:	ea44 04c6 	orr.w	r4, r4, r6, lsl #3
                                                  TxMessage->IDE | \
 8000c32:	432c      	orrs	r4, r5
 8000c34:	7a4d      	ldrb	r5, [r1, #9]
                                                  TxMessage->RTR);
    }
    else
    {
      assert_param(IS_CAN_EXTID(TxMessage->ExtId));
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId << 3) | \
 8000c36:	432c      	orrs	r4, r5
 8000c38:	509c      	str	r4, [r3, r2]
                                                  TxMessage->IDE | \
                                                  TxMessage->RTR);
    }
    
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
 8000c3a:	7a8a      	ldrb	r2, [r1, #10]
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
 8000c3c:	f100 0418 	add.w	r4, r0, #24
 8000c40:	0124      	lsls	r4, r4, #4
                                                  TxMessage->IDE | \
                                                  TxMessage->RTR);
    }
    
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
 8000c42:	f002 020f 	and.w	r2, r2, #15
 8000c46:	728a      	strb	r2, [r1, #10]
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
 8000c48:	191a      	adds	r2, r3, r4
 8000c4a:	6855      	ldr	r5, [r2, #4]
 8000c4c:	f025 050f 	bic.w	r5, r5, #15
 8000c50:	6055      	str	r5, [r2, #4]
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
 8000c52:	6855      	ldr	r5, [r2, #4]
 8000c54:	7a8e      	ldrb	r6, [r1, #10]
 8000c56:	4335      	orrs	r5, r6
 8000c58:	6055      	str	r5, [r2, #4]

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
 8000c5a:	7b4e      	ldrb	r6, [r1, #13]
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8000c5c:	7b8a      	ldrb	r2, [r1, #14]
                                             ((uint32_t)TxMessage->Data[2] << 16) |
 8000c5e:	0436      	lsls	r6, r6, #16
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8000c60:	ea46 6602 	orr.w	r6, r6, r2, lsl #24
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
 8000c64:	7aca      	ldrb	r2, [r1, #11]
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
 8000c66:	4316      	orrs	r6, r2
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
 8000c68:	7b0a      	ldrb	r2, [r1, #12]
 8000c6a:	ea46 2602 	orr.w	r6, r6, r2, lsl #8
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 8000c6e:	eb03 1200 	add.w	r2, r3, r0, lsl #4
 8000c72:	f502 75c4 	add.w	r5, r2, #392	; 0x188
 8000c76:	f8c2 6188 	str.w	r6, [r2, #392]	; 0x188
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
                                             ((uint32_t)TxMessage->Data[6] << 16) |
 8000c7a:	7c4a      	ldrb	r2, [r1, #17]
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 8000c7c:	7c8e      	ldrb	r6, [r1, #18]
                                             ((uint32_t)TxMessage->Data[6] << 16) |
 8000c7e:	0412      	lsls	r2, r2, #16
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 8000c80:	ea42 6206 	orr.w	r2, r2, r6, lsl #24
                                             ((uint32_t)TxMessage->Data[6] << 16) |
                                             ((uint32_t)TxMessage->Data[5] << 8) |
                                             ((uint32_t)TxMessage->Data[4]));
 8000c84:	7bce      	ldrb	r6, [r1, #15]
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
                                             ((uint32_t)TxMessage->Data[6] << 16) |
                                             ((uint32_t)TxMessage->Data[5] << 8) |
 8000c86:	7c09      	ldrb	r1, [r1, #16]
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
                                             ((uint32_t)TxMessage->Data[6] << 16) |
 8000c88:	4332      	orrs	r2, r6
                                             ((uint32_t)TxMessage->Data[5] << 8) |
 8000c8a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 8000c8e:	606a      	str	r2, [r5, #4]
                                             ((uint32_t)TxMessage->Data[6] << 16) |
                                             ((uint32_t)TxMessage->Data[5] << 8) |
                                             ((uint32_t)TxMessage->Data[4]));
    /* Request transmission */
    CANx->sTxMailBox[transmit_mailbox].TIR |= TMIDxR_TXRQ;
 8000c90:	591a      	ldr	r2, [r3, r4]
 8000c92:	f042 0201 	orr.w	r2, r2, #1
 8000c96:	511a      	str	r2, [r3, r4]
 8000c98:	bd70      	pop	{r4, r5, r6, pc}
  {
    transmit_mailbox = 2;
  }
  else
  {
    transmit_mailbox = CAN_TxStatus_NoMailBox;
 8000c9a:	2004      	movs	r0, #4
                                             ((uint32_t)TxMessage->Data[4]));
    /* Request transmission */
    CANx->sTxMailBox[transmit_mailbox].TIR |= TMIDxR_TXRQ;
  }
  return transmit_mailbox;
}
 8000c9c:	bd70      	pop	{r4, r5, r6, pc}

08000c9e <CAN_TransmitStatus>:

  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(TransmitMailbox));
 
  switch (TransmitMailbox)
 8000c9e:	2901      	cmp	r1, #1
 8000ca0:	d006      	beq.n	8000cb0 <CAN_TransmitStatus+0x12>
 8000ca2:	d302      	bcc.n	8000caa <CAN_TransmitStatus+0xc>
 8000ca4:	2902      	cmp	r1, #2
 8000ca6:	d10a      	bne.n	8000cbe <CAN_TransmitStatus+0x20>
 8000ca8:	e005      	b.n	8000cb6 <CAN_TransmitStatus+0x18>
  {
    case (CAN_TXMAILBOX_0): 
      state =   CANx->TSR &  (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0);
 8000caa:	6882      	ldr	r2, [r0, #8]
 8000cac:	4b0e      	ldr	r3, [pc, #56]	; (8000ce8 <CAN_TransmitStatus+0x4a>)
 8000cae:	e004      	b.n	8000cba <CAN_TransmitStatus+0x1c>
      break;
    case (CAN_TXMAILBOX_1): 
      state =   CANx->TSR &  (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1);
 8000cb0:	6882      	ldr	r2, [r0, #8]
 8000cb2:	4b0e      	ldr	r3, [pc, #56]	; (8000cec <CAN_TransmitStatus+0x4e>)
 8000cb4:	e001      	b.n	8000cba <CAN_TransmitStatus+0x1c>
      break;
    case (CAN_TXMAILBOX_2): 
      state =   CANx->TSR &  (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2);
 8000cb6:	6882      	ldr	r2, [r0, #8]
 8000cb8:	4b0d      	ldr	r3, [pc, #52]	; (8000cf0 <CAN_TransmitStatus+0x52>)
 8000cba:	4013      	ands	r3, r2
      break;
 8000cbc:	e000      	b.n	8000cc0 <CAN_TransmitStatus+0x22>
    default:
      state = CAN_TxStatus_Failed;
 8000cbe:	2300      	movs	r3, #0
      break;
  }
  switch (state)
 8000cc0:	4a09      	ldr	r2, [pc, #36]	; (8000ce8 <CAN_TransmitStatus+0x4a>)
 8000cc2:	4293      	cmp	r3, r2
 8000cc4:	d00b      	beq.n	8000cde <CAN_TransmitStatus+0x40>
 8000cc6:	d801      	bhi.n	8000ccc <CAN_TransmitStatus+0x2e>
 8000cc8:	b13b      	cbz	r3, 8000cda <CAN_TransmitStatus+0x3c>
 8000cca:	e00a      	b.n	8000ce2 <CAN_TransmitStatus+0x44>
 8000ccc:	4a07      	ldr	r2, [pc, #28]	; (8000cec <CAN_TransmitStatus+0x4e>)
 8000cce:	4293      	cmp	r3, r2
 8000cd0:	d005      	beq.n	8000cde <CAN_TransmitStatus+0x40>
 8000cd2:	4a07      	ldr	r2, [pc, #28]	; (8000cf0 <CAN_TransmitStatus+0x52>)
 8000cd4:	4293      	cmp	r3, r2
 8000cd6:	d104      	bne.n	8000ce2 <CAN_TransmitStatus+0x44>
 8000cd8:	e001      	b.n	8000cde <CAN_TransmitStatus+0x40>
  {
      /* transmit pending  */
    case (0x0): state = CAN_TxStatus_Pending;
 8000cda:	2002      	movs	r0, #2
 8000cdc:	4770      	bx	lr
      /* transmit succeeded  */
    case (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0):state = CAN_TxStatus_Ok;
      break;
    case (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1):state = CAN_TxStatus_Ok;
      break;
    case (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2):state = CAN_TxStatus_Ok;
 8000cde:	2001      	movs	r0, #1
      break;
 8000ce0:	4770      	bx	lr
  {
      /* transmit pending  */
    case (0x0): state = CAN_TxStatus_Pending;
      break;
      /* transmit failed  */
     case (CAN_TSR_RQCP0 | CAN_TSR_TME0): state = CAN_TxStatus_Failed;
 8000ce2:	2000      	movs	r0, #0
      break;
    default: state = CAN_TxStatus_Failed;
      break;
  }
  return (uint8_t) state;
}
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop
 8000ce8:	04000003 	.word	0x04000003
 8000cec:	08000300 	.word	0x08000300
 8000cf0:	10030000 	.word	0x10030000

08000cf4 <CAN_CancelTransmit>:
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(Mailbox));
  /* abort transmission */
  switch (Mailbox)
 8000cf4:	2901      	cmp	r1, #1
 8000cf6:	d007      	beq.n	8000d08 <CAN_CancelTransmit+0x14>
 8000cf8:	d302      	bcc.n	8000d00 <CAN_CancelTransmit+0xc>
 8000cfa:	2902      	cmp	r1, #2
 8000cfc:	d10d      	bne.n	8000d1a <CAN_CancelTransmit+0x26>
 8000cfe:	e008      	b.n	8000d12 <CAN_CancelTransmit+0x1e>
  {
    case (CAN_TXMAILBOX_0): CANx->TSR |= CAN_TSR_ABRQ0;
 8000d00:	6883      	ldr	r3, [r0, #8]
 8000d02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d06:	e002      	b.n	8000d0e <CAN_CancelTransmit+0x1a>
      break;
    case (CAN_TXMAILBOX_1): CANx->TSR |= CAN_TSR_ABRQ1;
 8000d08:	6883      	ldr	r3, [r0, #8]
 8000d0a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000d0e:	6083      	str	r3, [r0, #8]
      break;
 8000d10:	4770      	bx	lr
    case (CAN_TXMAILBOX_2): CANx->TSR |= CAN_TSR_ABRQ2;
 8000d12:	6883      	ldr	r3, [r0, #8]
 8000d14:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000d18:	6083      	str	r3, [r0, #8]
 8000d1a:	4770      	bx	lr

08000d1c <CAN_Receive>:
  * @param  RxMessage: pointer to a structure receive frame which contains CAN Id,
  *         CAN DLC, CAN data and FMI number.
  * @retval None
  */
void CAN_Receive(CAN_TypeDef* CANx, uint8_t FIFONumber, CanRxMsg* RxMessage)
{
 8000d1c:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Get the Id */
  RxMessage->IDE = (uint8_t)0x04 & CANx->sFIFOMailBox[FIFONumber].RIR;
 8000d1e:	f101 041b 	add.w	r4, r1, #27
 8000d22:	0123      	lsls	r3, r4, #4
 8000d24:	58c5      	ldr	r5, [r0, r3]
 8000d26:	f005 0504 	and.w	r5, r5, #4
 8000d2a:	b2ed      	uxtb	r5, r5
 8000d2c:	7215      	strb	r5, [r2, #8]
  if (RxMessage->IDE == CAN_Id_Standard)
  {
    RxMessage->StdId = (uint32_t)0x000007FF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 21);
 8000d2e:	58c3      	ldr	r3, [r0, r3]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Get the Id */
  RxMessage->IDE = (uint8_t)0x04 & CANx->sFIFOMailBox[FIFONumber].RIR;
  if (RxMessage->IDE == CAN_Id_Standard)
 8000d30:	b915      	cbnz	r5, 8000d38 <CAN_Receive+0x1c>
  {
    RxMessage->StdId = (uint32_t)0x000007FF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 21);
 8000d32:	0d5b      	lsrs	r3, r3, #21
 8000d34:	6013      	str	r3, [r2, #0]
 8000d36:	e001      	b.n	8000d3c <CAN_Receive+0x20>
  }
  else
  {
    RxMessage->ExtId = (uint32_t)0x1FFFFFFF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 3);
 8000d38:	08db      	lsrs	r3, r3, #3
 8000d3a:	6053      	str	r3, [r2, #4]
  }
  
  RxMessage->RTR = (uint8_t)0x02 & CANx->sFIFOMailBox[FIFONumber].RIR;
 8000d3c:	0124      	lsls	r4, r4, #4
 8000d3e:	1903      	adds	r3, r0, r4
 8000d40:	5904      	ldr	r4, [r0, r4]
 8000d42:	f004 0402 	and.w	r4, r4, #2
 8000d46:	7254      	strb	r4, [r2, #9]
  /* Get the DLC */
  RxMessage->DLC = (uint8_t)0x0F & CANx->sFIFOMailBox[FIFONumber].RDTR;
 8000d48:	685c      	ldr	r4, [r3, #4]
 8000d4a:	f004 040f 	and.w	r4, r4, #15
 8000d4e:	7294      	strb	r4, [r2, #10]
  /* Get the FMI */
  RxMessage->FMI = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDTR >> 8);
 8000d50:	685b      	ldr	r3, [r3, #4]
 8000d52:	0a1b      	lsrs	r3, r3, #8
 8000d54:	74d3      	strb	r3, [r2, #19]
  /* Get the data field */
  RxMessage->Data[0] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDLR;
 8000d56:	eb00 1301 	add.w	r3, r0, r1, lsl #4
 8000d5a:	f503 74dc 	add.w	r4, r3, #440	; 0x1b8
 8000d5e:	f8d3 51b8 	ldr.w	r5, [r3, #440]	; 0x1b8
 8000d62:	72d5      	strb	r5, [r2, #11]
  RxMessage->Data[1] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 8);
 8000d64:	f8d3 51b8 	ldr.w	r5, [r3, #440]	; 0x1b8
 8000d68:	0a2d      	lsrs	r5, r5, #8
 8000d6a:	7315      	strb	r5, [r2, #12]
  RxMessage->Data[2] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 16);
 8000d6c:	f8d3 51b8 	ldr.w	r5, [r3, #440]	; 0x1b8
 8000d70:	0c2d      	lsrs	r5, r5, #16
 8000d72:	7355      	strb	r5, [r2, #13]
  RxMessage->Data[3] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 24);
 8000d74:	f8d3 31b8 	ldr.w	r3, [r3, #440]	; 0x1b8
 8000d78:	0e1b      	lsrs	r3, r3, #24
 8000d7a:	7393      	strb	r3, [r2, #14]
  RxMessage->Data[4] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDHR;
 8000d7c:	6863      	ldr	r3, [r4, #4]
 8000d7e:	73d3      	strb	r3, [r2, #15]
  RxMessage->Data[5] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 8);
 8000d80:	6863      	ldr	r3, [r4, #4]
 8000d82:	0a1b      	lsrs	r3, r3, #8
 8000d84:	7413      	strb	r3, [r2, #16]
  RxMessage->Data[6] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 16);
 8000d86:	6863      	ldr	r3, [r4, #4]
 8000d88:	0c1b      	lsrs	r3, r3, #16
 8000d8a:	7453      	strb	r3, [r2, #17]
  RxMessage->Data[7] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 24);
 8000d8c:	6863      	ldr	r3, [r4, #4]
 8000d8e:	0e1b      	lsrs	r3, r3, #24
 8000d90:	7493      	strb	r3, [r2, #18]
  /* Release the FIFO */
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 8000d92:	b921      	cbnz	r1, 8000d9e <CAN_Receive+0x82>
  {
    CANx->RF0R |= CAN_RF0R_RFOM0;
 8000d94:	68c3      	ldr	r3, [r0, #12]
 8000d96:	f043 0320 	orr.w	r3, r3, #32
 8000d9a:	60c3      	str	r3, [r0, #12]
 8000d9c:	bd30      	pop	{r4, r5, pc}
  }
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    CANx->RF1R |= CAN_RF1R_RFOM1;
 8000d9e:	6903      	ldr	r3, [r0, #16]
 8000da0:	f043 0320 	orr.w	r3, r3, #32
 8000da4:	6103      	str	r3, [r0, #16]
 8000da6:	bd30      	pop	{r4, r5, pc}

08000da8 <CAN_FIFORelease>:
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 8000da8:	b921      	cbnz	r1, 8000db4 <CAN_FIFORelease+0xc>
  {
    CANx->RF0R |= CAN_RF0R_RFOM0;
 8000daa:	68c3      	ldr	r3, [r0, #12]
 8000dac:	f043 0320 	orr.w	r3, r3, #32
 8000db0:	60c3      	str	r3, [r0, #12]
 8000db2:	4770      	bx	lr
  }
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    CANx->RF1R |= CAN_RF1R_RFOM1;
 8000db4:	6903      	ldr	r3, [r0, #16]
 8000db6:	f043 0320 	orr.w	r3, r3, #32
 8000dba:	6103      	str	r3, [r0, #16]
 8000dbc:	4770      	bx	lr

08000dbe <CAN_MessagePending>:
{
  uint8_t message_pending=0;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  if (FIFONumber == CAN_FIFO0)
 8000dbe:	b909      	cbnz	r1, 8000dc4 <CAN_MessagePending+0x6>
  {
    message_pending = (uint8_t)(CANx->RF0R&(uint32_t)0x03);
 8000dc0:	68c0      	ldr	r0, [r0, #12]
 8000dc2:	e002      	b.n	8000dca <CAN_MessagePending+0xc>
  }
  else if (FIFONumber == CAN_FIFO1)
 8000dc4:	2901      	cmp	r1, #1
 8000dc6:	d103      	bne.n	8000dd0 <CAN_MessagePending+0x12>
  {
    message_pending = (uint8_t)(CANx->RF1R&(uint32_t)0x03);
 8000dc8:	6900      	ldr	r0, [r0, #16]
 8000dca:	f000 0003 	and.w	r0, r0, #3
 8000dce:	4770      	bx	lr
  }
  else
  {
    message_pending = 0;
 8000dd0:	2000      	movs	r0, #0
  }
  return message_pending;
}
 8000dd2:	4770      	bx	lr

08000dd4 <CAN_OperatingModeRequest>:

  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_OPERATING_MODE(CAN_OperatingMode));

  if (CAN_OperatingMode == CAN_OperatingMode_Initialization)
 8000dd4:	b999      	cbnz	r1, 8000dfe <CAN_OperatingModeRequest+0x2a>
  {
    /* Request initialisation */
    CANx->MCR = (uint32_t)((CANx->MCR & (uint32_t)(~(uint32_t)CAN_MCR_SLEEP)) | CAN_MCR_INRQ);
 8000dd6:	6803      	ldr	r3, [r0, #0]
 8000dd8:	f023 0303 	bic.w	r3, r3, #3
 8000ddc:	f043 0301 	orr.w	r3, r3, #1
 8000de0:	6003      	str	r3, [r0, #0]

    /* Wait the acknowledge */
    while (((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_INAK) && (timeout != 0))
 8000de2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000de6:	6842      	ldr	r2, [r0, #4]
 8000de8:	f002 0203 	and.w	r2, r2, #3
 8000dec:	2a01      	cmp	r2, #1
 8000dee:	d001      	beq.n	8000df4 <CAN_OperatingModeRequest+0x20>
 8000df0:	3b01      	subs	r3, #1
 8000df2:	d1f8      	bne.n	8000de6 <CAN_OperatingModeRequest+0x12>
    {
      timeout--;
    }
    if ((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_INAK)
 8000df4:	6840      	ldr	r0, [r0, #4]
 8000df6:	f000 0003 	and.w	r0, r0, #3
    {
      status = CAN_ModeStatus_Failed;
    }
    else
    {
      status = CAN_ModeStatus_Success;
 8000dfa:	2801      	cmp	r0, #1
 8000dfc:	e028      	b.n	8000e50 <CAN_OperatingModeRequest+0x7c>
    }
  }
  else  if (CAN_OperatingMode == CAN_OperatingMode_Normal)
 8000dfe:	2901      	cmp	r1, #1
 8000e00:	d111      	bne.n	8000e26 <CAN_OperatingModeRequest+0x52>
  {
    /* Request leave initialisation and sleep mode  and enter Normal mode */
    CANx->MCR &= (uint32_t)(~(CAN_MCR_SLEEP|CAN_MCR_INRQ));
 8000e02:	6803      	ldr	r3, [r0, #0]
 8000e04:	f023 0303 	bic.w	r3, r3, #3
 8000e08:	6003      	str	r3, [r0, #0]

    /* Wait the acknowledge */
    while (((CANx->MSR & CAN_MODE_MASK) != 0) && (timeout!=0))
 8000e0a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e0e:	6842      	ldr	r2, [r0, #4]
 8000e10:	0792      	lsls	r2, r2, #30
 8000e12:	d001      	beq.n	8000e18 <CAN_OperatingModeRequest+0x44>
 8000e14:	3b01      	subs	r3, #1
 8000e16:	d1fa      	bne.n	8000e0e <CAN_OperatingModeRequest+0x3a>
    {
      timeout--;
    }
    if ((CANx->MSR & CAN_MODE_MASK) != 0)
 8000e18:	6843      	ldr	r3, [r0, #4]
    {
      status = CAN_ModeStatus_Failed;
    }
    else
    {
      status = CAN_ModeStatus_Success;
 8000e1a:	f013 0f03 	tst.w	r3, #3
 8000e1e:	bf14      	ite	ne
 8000e20:	2000      	movne	r0, #0
 8000e22:	2001      	moveq	r0, #1
 8000e24:	4770      	bx	lr
    else
    {
      status = CAN_ModeStatus_Success;
    }
  }
  else  if (CAN_OperatingMode == CAN_OperatingMode_Sleep)
 8000e26:	2902      	cmp	r1, #2
 8000e28:	d116      	bne.n	8000e58 <CAN_OperatingModeRequest+0x84>
  {
    /* Request Sleep mode */
    CANx->MCR = (uint32_t)((CANx->MCR & (uint32_t)(~(uint32_t)CAN_MCR_INRQ)) | CAN_MCR_SLEEP);
 8000e2a:	6803      	ldr	r3, [r0, #0]
 8000e2c:	f023 0303 	bic.w	r3, r3, #3
 8000e30:	f043 0302 	orr.w	r3, r3, #2
 8000e34:	6003      	str	r3, [r0, #0]

    /* Wait the acknowledge */
    while (((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_SLAK) && (timeout!=0))
 8000e36:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e3a:	6842      	ldr	r2, [r0, #4]
 8000e3c:	f002 0203 	and.w	r2, r2, #3
 8000e40:	2a02      	cmp	r2, #2
 8000e42:	d001      	beq.n	8000e48 <CAN_OperatingModeRequest+0x74>
 8000e44:	3b01      	subs	r3, #1
 8000e46:	d1f8      	bne.n	8000e3a <CAN_OperatingModeRequest+0x66>
    {
      timeout--;
    }
    if ((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_SLAK)
 8000e48:	6840      	ldr	r0, [r0, #4]
 8000e4a:	f000 0003 	and.w	r0, r0, #3
    {
      status = CAN_ModeStatus_Failed;
    }
    else
    {
      status = CAN_ModeStatus_Success;
 8000e4e:	2802      	cmp	r0, #2
 8000e50:	bf14      	ite	ne
 8000e52:	2000      	movne	r0, #0
 8000e54:	2001      	moveq	r0, #1
 8000e56:	4770      	bx	lr
      status = CAN_ModeStatus_Success;
    }
  }
  else
  {
    status = CAN_ModeStatus_Failed;
 8000e58:	2000      	movs	r0, #0
  }

  return  (uint8_t) status;
}
 8000e5a:	4770      	bx	lr

08000e5c <CAN_Sleep>:
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
    
  /* Request Sleep mode */
   CANx->MCR = (((CANx->MCR) & (uint32_t)(~(uint32_t)CAN_MCR_INRQ)) | CAN_MCR_SLEEP);
 8000e5c:	6803      	ldr	r3, [r0, #0]
 8000e5e:	f023 0303 	bic.w	r3, r3, #3
 8000e62:	f043 0302 	orr.w	r3, r3, #2
 8000e66:	6003      	str	r3, [r0, #0]
   
  /* Sleep mode status */
  if ((CANx->MSR & (CAN_MSR_SLAK|CAN_MSR_INAK)) == CAN_MSR_SLAK)
 8000e68:	6840      	ldr	r0, [r0, #4]
 8000e6a:	f000 0003 	and.w	r0, r0, #3
    /* Sleep mode not entered */
    sleepstatus =  CAN_Sleep_Ok;
  }
  /* return sleep mode status */
   return (uint8_t)sleepstatus;
}
 8000e6e:	f1a0 0102 	sub.w	r1, r0, #2
 8000e72:	4248      	negs	r0, r1
 8000e74:	eb40 0001 	adc.w	r0, r0, r1
 8000e78:	4770      	bx	lr

08000e7a <CAN_WakeUp>:
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
    
  /* Wake up request */
  CANx->MCR &= ~(uint32_t)CAN_MCR_SLEEP;
 8000e7a:	6803      	ldr	r3, [r0, #0]
 8000e7c:	f023 0302 	bic.w	r3, r3, #2
 8000e80:	6003      	str	r3, [r0, #0]
    
  /* Sleep mode status */
  while(((CANx->MSR & CAN_MSR_SLAK) == CAN_MSR_SLAK)&&(wait_slak!=0x00))
 8000e82:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000e86:	6842      	ldr	r2, [r0, #4]
 8000e88:	0792      	lsls	r2, r2, #30
 8000e8a:	d501      	bpl.n	8000e90 <CAN_WakeUp+0x16>
 8000e8c:	3b01      	subs	r3, #1
 8000e8e:	d1fa      	bne.n	8000e86 <CAN_WakeUp+0xc>
  {
   wait_slak--;
  }
  if((CANx->MSR & CAN_MSR_SLAK) != CAN_MSR_SLAK)
 8000e90:	6843      	ldr	r3, [r0, #4]
  * @retval CAN_WakeUp_Ok if sleep mode left, CAN_WakeUp_Failed otherwise.
  */
uint8_t CAN_WakeUp(CAN_TypeDef* CANx)
{
  uint32_t wait_slak = SLAK_TIMEOUT;
  uint8_t wakeupstatus = CAN_WakeUp_Failed;
 8000e92:	f013 0f02 	tst.w	r3, #2
   /* wake up done : Sleep mode exited */
    wakeupstatus = CAN_WakeUp_Ok;
  }
  /* return wakeup status */
  return (uint8_t)wakeupstatus;
}
 8000e96:	bf14      	ite	ne
 8000e98:	2000      	movne	r0, #0
 8000e9a:	2001      	moveq	r0, #1
 8000e9c:	4770      	bx	lr

08000e9e <CAN_GetLastErrorCode>:
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  
  /* Get the error code*/
  errorcode = (((uint8_t)CANx->ESR) & (uint8_t)CAN_ESR_LEC);
 8000e9e:	6980      	ldr	r0, [r0, #24]
  
  /* Return the error code*/
  return errorcode;
}
 8000ea0:	f000 0070 	and.w	r0, r0, #112	; 0x70
 8000ea4:	4770      	bx	lr

08000ea6 <CAN_GetReceiveErrorCounter>:
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  
  /* Get the Receive Error Counter*/
  counter = (uint8_t)((CANx->ESR & CAN_ESR_REC)>> 24);
 8000ea6:	6980      	ldr	r0, [r0, #24]
  
  /* Return the Receive Error Counter*/
  return counter;
}
 8000ea8:	0e00      	lsrs	r0, r0, #24
 8000eaa:	4770      	bx	lr

08000eac <CAN_GetLSBTransmitErrorCounter>:
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  
  /* Get the LSB of the 9-bit CANx Transmit Error Counter(TEC) */
  counter = (uint8_t)((CANx->ESR & CAN_ESR_TEC)>> 16);
 8000eac:	6980      	ldr	r0, [r0, #24]
  
  /* Return the LSB of the 9-bit CANx Transmit Error Counter(TEC) */
  return counter;
}
 8000eae:	f3c0 4007 	ubfx	r0, r0, #16, #8
 8000eb2:	4770      	bx	lr

08000eb4 <CAN_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected CANx interrupt */
    CANx->IER |= CAN_IT;
 8000eb4:	6943      	ldr	r3, [r0, #20]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_IT(CAN_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000eb6:	b10a      	cbz	r2, 8000ebc <CAN_ITConfig+0x8>
  {
    /* Enable the selected CANx interrupt */
    CANx->IER |= CAN_IT;
 8000eb8:	4319      	orrs	r1, r3
 8000eba:	e001      	b.n	8000ec0 <CAN_ITConfig+0xc>
  }
  else
  {
    /* Disable the selected CANx interrupt */
    CANx->IER &= ~CAN_IT;
 8000ebc:	ea23 0101 	bic.w	r1, r3, r1
 8000ec0:	6141      	str	r1, [r0, #20]
 8000ec2:	4770      	bx	lr

08000ec4 <CAN_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_GET_FLAG(CAN_FLAG));
  

  if((CAN_FLAG & CAN_FLAGS_ESR) != (uint32_t)RESET)
 8000ec4:	f411 0f70 	tst.w	r1, #15728640	; 0xf00000
 8000ec8:	d001      	beq.n	8000ece <CAN_GetFlagStatus+0xa>
  { 
    /* Check the status of the specified CAN flag */
    if ((CANx->ESR & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 8000eca:	6983      	ldr	r3, [r0, #24]
 8000ecc:	e00a      	b.n	8000ee4 <CAN_GetFlagStatus+0x20>
    { 
      /* CAN_FLAG is reset */
      bitstatus = RESET;
    }
  }
  else if((CAN_FLAG & CAN_FLAGS_MSR) != (uint32_t)RESET)
 8000ece:	01cb      	lsls	r3, r1, #7
 8000ed0:	d501      	bpl.n	8000ed6 <CAN_GetFlagStatus+0x12>
  { 
    /* Check the status of the specified CAN flag */
    if ((CANx->MSR & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 8000ed2:	6843      	ldr	r3, [r0, #4]
 8000ed4:	e006      	b.n	8000ee4 <CAN_GetFlagStatus+0x20>
    { 
      /* CAN_FLAG is reset */
      bitstatus = RESET;
    }
  }
  else if((CAN_FLAG & CAN_FLAGS_TSR) != (uint32_t)RESET)
 8000ed6:	010a      	lsls	r2, r1, #4
 8000ed8:	d501      	bpl.n	8000ede <CAN_GetFlagStatus+0x1a>
  { 
    /* Check the status of the specified CAN flag */
    if ((CANx->TSR & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 8000eda:	6883      	ldr	r3, [r0, #8]
 8000edc:	e002      	b.n	8000ee4 <CAN_GetFlagStatus+0x20>
    { 
      /* CAN_FLAG is reset */
      bitstatus = RESET;
    }
  }
  else if((CAN_FLAG & CAN_FLAGS_RF0R) != (uint32_t)RESET)
 8000ede:	018b      	lsls	r3, r1, #6
 8000ee0:	d509      	bpl.n	8000ef6 <CAN_GetFlagStatus+0x32>
  { 
    /* Check the status of the specified CAN flag */
    if ((CANx->RF0R & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 8000ee2:	68c3      	ldr	r3, [r0, #12]
 8000ee4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000ee8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
      bitstatus = SET;
    }
    else
    { 
      /* CAN_FLAG is reset */
      bitstatus = RESET;
 8000eec:	420b      	tst	r3, r1
 8000eee:	bf0c      	ite	eq
 8000ef0:	2000      	moveq	r0, #0
 8000ef2:	2001      	movne	r0, #1
 8000ef4:	4770      	bx	lr
    }
  }
  else /* If(CAN_FLAG & CAN_FLAGS_RF1R != (uint32_t)RESET) */
  { 
    /* Check the status of the specified CAN flag */
    if ((uint32_t)(CANx->RF1R & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 8000ef6:	6903      	ldr	r3, [r0, #16]
 8000ef8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000efc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
      bitstatus = SET;
    }
    else
    { 
      /* CAN_FLAG is reset */
      bitstatus = RESET;
 8000f00:	420b      	tst	r3, r1
 8000f02:	bf0c      	ite	eq
 8000f04:	2000      	moveq	r0, #0
 8000f06:	2001      	movne	r0, #1
      bitstatus = RESET;
    }
  }
  /* Return the CAN_FLAG status */
  return  bitstatus;
}
 8000f08:	4770      	bx	lr

08000f0a <CAN_ClearFlag>:
  uint32_t flagtmp=0;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_CLEAR_FLAG(CAN_FLAG));
  
  if (CAN_FLAG == CAN_FLAG_LEC) /* ESR register */
 8000f0a:	4b0b      	ldr	r3, [pc, #44]	; (8000f38 <CAN_ClearFlag+0x2e>)
 8000f0c:	4299      	cmp	r1, r3
 8000f0e:	d102      	bne.n	8000f16 <CAN_ClearFlag+0xc>
  {
    /* Clear the selected CAN flags */
    CANx->ESR = (uint32_t)RESET;
 8000f10:	2300      	movs	r3, #0
 8000f12:	6183      	str	r3, [r0, #24]
 8000f14:	4770      	bx	lr
  }
  else /* MSR or TSR or RF0R or RF1R */
  {
    flagtmp = CAN_FLAG & 0x000FFFFF;
 8000f16:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000

    if ((CAN_FLAG & CAN_FLAGS_RF0R)!=(uint32_t)RESET)
 8000f1a:	018a      	lsls	r2, r1, #6
    /* Clear the selected CAN flags */
    CANx->ESR = (uint32_t)RESET;
  }
  else /* MSR or TSR or RF0R or RF1R */
  {
    flagtmp = CAN_FLAG & 0x000FFFFF;
 8000f1c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000

    if ((CAN_FLAG & CAN_FLAGS_RF0R)!=(uint32_t)RESET)
 8000f20:	d501      	bpl.n	8000f26 <CAN_ClearFlag+0x1c>
    {
      /* Receive Flags */
      CANx->RF0R = (uint32_t)(flagtmp);
 8000f22:	60c3      	str	r3, [r0, #12]
 8000f24:	4770      	bx	lr
    }
    else if ((CAN_FLAG & CAN_FLAGS_RF1R)!=(uint32_t)RESET)
 8000f26:	014a      	lsls	r2, r1, #5
 8000f28:	d501      	bpl.n	8000f2e <CAN_ClearFlag+0x24>
    {
      /* Receive Flags */
      CANx->RF1R = (uint32_t)(flagtmp);
 8000f2a:	6103      	str	r3, [r0, #16]
 8000f2c:	4770      	bx	lr
    }
    else if ((CAN_FLAG & CAN_FLAGS_TSR)!=(uint32_t)RESET)
 8000f2e:	010a      	lsls	r2, r1, #4
    {
      /* Transmit Flags */
      CANx->TSR = (uint32_t)(flagtmp);
 8000f30:	bf4c      	ite	mi
 8000f32:	6083      	strmi	r3, [r0, #8]
    }
    else /* If((CAN_FLAG & CAN_FLAGS_MSR)!=(uint32_t)RESET) */
    {
      /* Operating mode Flags */
      CANx->MSR = (uint32_t)(flagtmp);
 8000f34:	6043      	strpl	r3, [r0, #4]
 8000f36:	4770      	bx	lr
 8000f38:	30f00070 	.word	0x30f00070

08000f3c <CAN_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_IT(CAN_IT));
  
  /* check the interrupt enable bit */
 if((CANx->IER & CAN_IT) != RESET)
 8000f3c:	6943      	ldr	r3, [r0, #20]
 8000f3e:	400b      	ands	r3, r1
 8000f40:	d05f      	beq.n	8001002 <CAN_GetITStatus+0xc6>
 {
   /* in case the Interrupt is enabled, .... */
    switch (CAN_IT)
 8000f42:	2940      	cmp	r1, #64	; 0x40
 8000f44:	d03e      	beq.n	8000fc4 <CAN_GetITStatus+0x88>
 8000f46:	d80e      	bhi.n	8000f66 <CAN_GetITStatus+0x2a>
 8000f48:	2904      	cmp	r1, #4
 8000f4a:	d02f      	beq.n	8000fac <CAN_GetITStatus+0x70>
 8000f4c:	d804      	bhi.n	8000f58 <CAN_GetITStatus+0x1c>
 8000f4e:	2901      	cmp	r1, #1
 8000f50:	d021      	beq.n	8000f96 <CAN_GetITStatus+0x5a>
 8000f52:	2902      	cmp	r1, #2
 8000f54:	d157      	bne.n	8001006 <CAN_GetITStatus+0xca>
 8000f56:	e027      	b.n	8000fa8 <CAN_GetITStatus+0x6c>
 8000f58:	2910      	cmp	r1, #16
 8000f5a:	d02b      	beq.n	8000fb4 <CAN_GetITStatus+0x78>
 8000f5c:	2920      	cmp	r1, #32
 8000f5e:	d02f      	beq.n	8000fc0 <CAN_GetITStatus+0x84>
 8000f60:	2908      	cmp	r1, #8
 8000f62:	d150      	bne.n	8001006 <CAN_GetITStatus+0xca>
 8000f64:	e024      	b.n	8000fb0 <CAN_GetITStatus+0x74>
 8000f66:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8000f6a:	d03f      	beq.n	8000fec <CAN_GetITStatus+0xb0>
 8000f6c:	d809      	bhi.n	8000f82 <CAN_GetITStatus+0x46>
 8000f6e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8000f72:	d035      	beq.n	8000fe0 <CAN_GetITStatus+0xa4>
 8000f74:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8000f78:	d036      	beq.n	8000fe8 <CAN_GetITStatus+0xac>
 8000f7a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8000f7e:	d142      	bne.n	8001006 <CAN_GetITStatus+0xca>
 8000f80:	e02a      	b.n	8000fd8 <CAN_GetITStatus+0x9c>
 8000f82:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8000f86:	d01f      	beq.n	8000fc8 <CAN_GetITStatus+0x8c>
 8000f88:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8000f8c:	d020      	beq.n	8000fd0 <CAN_GetITStatus+0x94>
 8000f8e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8000f92:	d138      	bne.n	8001006 <CAN_GetITStatus+0xca>
 8000f94:	e031      	b.n	8000ffa <CAN_GetITStatus+0xbe>
    {
      case CAN_IT_TME:
        /* Check CAN_TSR_RQCPx bits */
        itstatus = CheckITStatus(CANx->TSR, CAN_TSR_RQCP0|CAN_TSR_RQCP1|CAN_TSR_RQCP2);  
 8000f96:	6880      	ldr	r0, [r0, #8]
  */
static ITStatus CheckITStatus(uint32_t CAN_Reg, uint32_t It_Bit)
{
  ITStatus pendingbitstatus = RESET;
  
  if ((CAN_Reg & It_Bit) != (uint32_t)RESET)
 8000f98:	f000 3001 	and.w	r0, r0, #16843009	; 0x1010101
 8000f9c:	f020 7080 	bic.w	r0, r0, #16777216	; 0x1000000
  {
    /* CAN_IT is set */
    pendingbitstatus = SET;
 8000fa0:	3000      	adds	r0, #0
 8000fa2:	bf18      	it	ne
 8000fa4:	2001      	movne	r0, #1
 8000fa6:	4770      	bx	lr
        /* Check CAN_TSR_RQCPx bits */
        itstatus = CheckITStatus(CANx->TSR, CAN_TSR_RQCP0|CAN_TSR_RQCP1|CAN_TSR_RQCP2);  
        break;
      case CAN_IT_FMP0:
        /* Check CAN_RF0R_FMP0 bit */
        itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FMP0);  
 8000fa8:	68c0      	ldr	r0, [r0, #12]
 8000faa:	e004      	b.n	8000fb6 <CAN_GetITStatus+0x7a>
        break;
      case CAN_IT_FF0:
        /* Check CAN_RF0R_FULL0 bit */
        itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FULL0);  
 8000fac:	68c0      	ldr	r0, [r0, #12]
 8000fae:	e00c      	b.n	8000fca <CAN_GetITStatus+0x8e>
        break;
      case CAN_IT_FOV0:
        /* Check CAN_RF0R_FOVR0 bit */
        itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FOVR0);  
 8000fb0:	68c0      	ldr	r0, [r0, #12]
 8000fb2:	e00e      	b.n	8000fd2 <CAN_GetITStatus+0x96>
        break;
      case CAN_IT_FMP1:
        /* Check CAN_RF1R_FMP1 bit */
        itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FMP1);  
 8000fb4:	6900      	ldr	r0, [r0, #16]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8000fb6:	f010 0003 	ands.w	r0, r0, #3
 8000fba:	bf18      	it	ne
 8000fbc:	2001      	movne	r0, #1
 8000fbe:	4770      	bx	lr
        /* Check CAN_RF1R_FMP1 bit */
        itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FMP1);  
        break;
      case CAN_IT_FF1:
        /* Check CAN_RF1R_FULL1 bit */
        itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FULL1);  
 8000fc0:	6900      	ldr	r0, [r0, #16]
 8000fc2:	e002      	b.n	8000fca <CAN_GetITStatus+0x8e>
        break;
      case CAN_IT_FOV1:
        /* Check CAN_RF1R_FOVR1 bit */
        itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FOVR1);  
 8000fc4:	6900      	ldr	r0, [r0, #16]
 8000fc6:	e004      	b.n	8000fd2 <CAN_GetITStatus+0x96>
        break;
      case CAN_IT_WKU:
        /* Check CAN_MSR_WKUI bit */
        itstatus = CheckITStatus(CANx->MSR, CAN_MSR_WKUI);  
 8000fc8:	6840      	ldr	r0, [r0, #4]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8000fca:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 8000fce:	4770      	bx	lr
        /* Check CAN_MSR_WKUI bit */
        itstatus = CheckITStatus(CANx->MSR, CAN_MSR_WKUI);  
        break;
      case CAN_IT_SLK:
        /* Check CAN_MSR_SLAKI bit */
        itstatus = CheckITStatus(CANx->MSR, CAN_MSR_SLAKI);  
 8000fd0:	6840      	ldr	r0, [r0, #4]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8000fd2:	f3c0 1000 	ubfx	r0, r0, #4, #1
 8000fd6:	4770      	bx	lr
        /* Check CAN_MSR_SLAKI bit */
        itstatus = CheckITStatus(CANx->MSR, CAN_MSR_SLAKI);  
        break;
      case CAN_IT_EWG:
        /* Check CAN_ESR_EWGF bit */
        itstatus = CheckITStatus(CANx->ESR, CAN_ESR_EWGF);  
 8000fd8:	6980      	ldr	r0, [r0, #24]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8000fda:	f000 0001 	and.w	r0, r0, #1
 8000fde:	4770      	bx	lr
        /* Check CAN_ESR_EWGF bit */
        itstatus = CheckITStatus(CANx->ESR, CAN_ESR_EWGF);  
        break;
      case CAN_IT_EPV:
        /* Check CAN_ESR_EPVF bit */
        itstatus = CheckITStatus(CANx->ESR, CAN_ESR_EPVF);  
 8000fe0:	6980      	ldr	r0, [r0, #24]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8000fe2:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8000fe6:	4770      	bx	lr
        /* Check CAN_ESR_EPVF bit */
        itstatus = CheckITStatus(CANx->ESR, CAN_ESR_EPVF);  
        break;
      case CAN_IT_BOF:
        /* Check CAN_ESR_BOFF bit */
        itstatus = CheckITStatus(CANx->ESR, CAN_ESR_BOFF);  
 8000fe8:	6980      	ldr	r0, [r0, #24]
 8000fea:	e007      	b.n	8000ffc <CAN_GetITStatus+0xc0>
        break;
      case CAN_IT_LEC:
        /* Check CAN_ESR_LEC bit */
        itstatus = CheckITStatus(CANx->ESR, CAN_ESR_LEC);  
 8000fec:	6983      	ldr	r3, [r0, #24]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8000fee:	f013 0f70 	tst.w	r3, #112	; 0x70
 8000ff2:	bf0c      	ite	eq
 8000ff4:	2000      	moveq	r0, #0
 8000ff6:	2001      	movne	r0, #1
 8000ff8:	4770      	bx	lr
        /* Check CAN_ESR_LEC bit */
        itstatus = CheckITStatus(CANx->ESR, CAN_ESR_LEC);  
        break;
      case CAN_IT_ERR:
        /* Check CAN_MSR_ERRI bit */ 
        itstatus = CheckITStatus(CANx->MSR, CAN_MSR_ERRI); 
 8000ffa:	6840      	ldr	r0, [r0, #4]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8000ffc:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8001000:	4770      	bx	lr
    }
  }
  else
  {
   /* in case the Interrupt is not enabled, return RESET */
    itstatus  = RESET;
 8001002:	4618      	mov	r0, r3
 8001004:	4770      	bx	lr
        /* Check CAN_MSR_ERRI bit */ 
        itstatus = CheckITStatus(CANx->MSR, CAN_MSR_ERRI); 
        break;
      default:
        /* in case of error, return RESET */
        itstatus = RESET;
 8001006:	2000      	movs	r0, #0
    itstatus  = RESET;
  }
  
  /* Return the CAN_IT status */
  return  itstatus;
}
 8001008:	4770      	bx	lr

0800100a <CAN_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_CLEAR_IT(CAN_IT));

  switch (CAN_IT)
 800100a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800100e:	d035      	beq.n	800107c <CAN_ClearITPendingBit+0x72>
 8001010:	d80c      	bhi.n	800102c <CAN_ClearITPendingBit+0x22>
 8001012:	2908      	cmp	r1, #8
 8001014:	d024      	beq.n	8001060 <CAN_ClearITPendingBit+0x56>
 8001016:	d804      	bhi.n	8001022 <CAN_ClearITPendingBit+0x18>
 8001018:	2901      	cmp	r1, #1
 800101a:	d01c      	beq.n	8001056 <CAN_ClearITPendingBit+0x4c>
 800101c:	2904      	cmp	r1, #4
 800101e:	d134      	bne.n	800108a <CAN_ClearITPendingBit+0x80>
 8001020:	e01c      	b.n	800105c <CAN_ClearITPendingBit+0x52>
 8001022:	2920      	cmp	r1, #32
 8001024:	d01f      	beq.n	8001066 <CAN_ClearITPendingBit+0x5c>
 8001026:	2940      	cmp	r1, #64	; 0x40
 8001028:	d12f      	bne.n	800108a <CAN_ClearITPendingBit+0x80>
 800102a:	e01e      	b.n	800106a <CAN_ClearITPendingBit+0x60>
 800102c:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8001030:	d022      	beq.n	8001078 <CAN_ClearITPendingBit+0x6e>
 8001032:	d806      	bhi.n	8001042 <CAN_ClearITPendingBit+0x38>
 8001034:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8001038:	d020      	beq.n	800107c <CAN_ClearITPendingBit+0x72>
 800103a:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800103e:	d124      	bne.n	800108a <CAN_ClearITPendingBit+0x80>
 8001040:	e01c      	b.n	800107c <CAN_ClearITPendingBit+0x72>
 8001042:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8001046:	d013      	beq.n	8001070 <CAN_ClearITPendingBit+0x66>
 8001048:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 800104c:	d012      	beq.n	8001074 <CAN_ClearITPendingBit+0x6a>
 800104e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8001052:	d11a      	bne.n	800108a <CAN_ClearITPendingBit+0x80>
 8001054:	e015      	b.n	8001082 <CAN_ClearITPendingBit+0x78>
  {
    case CAN_IT_TME:
      /* Clear CAN_TSR_RQCPx (rc_w1)*/
      CANx->TSR = CAN_TSR_RQCP0|CAN_TSR_RQCP1|CAN_TSR_RQCP2;  
 8001056:	4b0d      	ldr	r3, [pc, #52]	; (800108c <CAN_ClearITPendingBit+0x82>)
 8001058:	6083      	str	r3, [r0, #8]
      break;
 800105a:	4770      	bx	lr
    case CAN_IT_FF0:
      /* Clear CAN_RF0R_FULL0 (rc_w1)*/
      CANx->RF0R = CAN_RF0R_FULL0; 
 800105c:	2308      	movs	r3, #8
 800105e:	e000      	b.n	8001062 <CAN_ClearITPendingBit+0x58>
      break;
    case CAN_IT_FOV0:
      /* Clear CAN_RF0R_FOVR0 (rc_w1)*/
      CANx->RF0R = CAN_RF0R_FOVR0; 
 8001060:	2310      	movs	r3, #16
 8001062:	60c3      	str	r3, [r0, #12]
      break;
 8001064:	4770      	bx	lr
    case CAN_IT_FF1:
      /* Clear CAN_RF1R_FULL1 (rc_w1)*/
      CANx->RF1R = CAN_RF1R_FULL1;  
 8001066:	2308      	movs	r3, #8
 8001068:	e000      	b.n	800106c <CAN_ClearITPendingBit+0x62>
      break;
    case CAN_IT_FOV1:
      /* Clear CAN_RF1R_FOVR1 (rc_w1)*/
      CANx->RF1R = CAN_RF1R_FOVR1; 
 800106a:	2310      	movs	r3, #16
 800106c:	6103      	str	r3, [r0, #16]
      break;
 800106e:	4770      	bx	lr
    case CAN_IT_WKU:
      /* Clear CAN_MSR_WKUI (rc_w1)*/
      CANx->MSR = CAN_MSR_WKUI;  
 8001070:	2308      	movs	r3, #8
 8001072:	e004      	b.n	800107e <CAN_ClearITPendingBit+0x74>
      break;
    case CAN_IT_SLK:
      /* Clear CAN_MSR_SLAKI (rc_w1)*/ 
      CANx->MSR = CAN_MSR_SLAKI;   
 8001074:	2310      	movs	r3, #16
 8001076:	e002      	b.n	800107e <CAN_ClearITPendingBit+0x74>
      CANx->MSR = CAN_MSR_ERRI; 
       /* @note the corresponding Flag is cleared by hardware depending on the CAN Bus status*/
       break;
    case CAN_IT_LEC:
      /*  Clear LEC bits */
      CANx->ESR = RESET; 
 8001078:	2300      	movs	r3, #0
 800107a:	6183      	str	r3, [r0, #24]
      /* Clear CAN_MSR_ERRI (rc_w1) */
      CANx->MSR = CAN_MSR_ERRI; 
 800107c:	2304      	movs	r3, #4
 800107e:	6043      	str	r3, [r0, #4]
      break;
 8001080:	4770      	bx	lr
    case CAN_IT_ERR:
      /*Clear LEC bits */
      CANx->ESR = RESET; 
 8001082:	2300      	movs	r3, #0
 8001084:	6183      	str	r3, [r0, #24]
      /* Clear CAN_MSR_ERRI (rc_w1) */
      CANx->MSR = CAN_MSR_ERRI; 
 8001086:	2304      	movs	r3, #4
 8001088:	6043      	str	r3, [r0, #4]
 800108a:	4770      	bx	lr
 800108c:	00010101 	.word	0x00010101

08001090 <CRC_ResetDR>:
  * @retval None
  */
void CRC_ResetDR(void)
{
  /* Reset CRC generator */
  CRC->CR = CRC_CR_RESET;
 8001090:	4b01      	ldr	r3, [pc, #4]	; (8001098 <CRC_ResetDR+0x8>)
 8001092:	2201      	movs	r2, #1
 8001094:	609a      	str	r2, [r3, #8]
}
 8001096:	4770      	bx	lr
 8001098:	40023000 	.word	0x40023000

0800109c <CRC_CalcCRC>:
  * @param  Data: data word(32-bit) to compute its CRC
  * @retval 32-bit CRC
  */
uint32_t CRC_CalcCRC(uint32_t Data)
{
  CRC->DR = Data;
 800109c:	4b01      	ldr	r3, [pc, #4]	; (80010a4 <CRC_CalcCRC+0x8>)
 800109e:	6018      	str	r0, [r3, #0]
  
  return (CRC->DR);
 80010a0:	6818      	ldr	r0, [r3, #0]
}
 80010a2:	4770      	bx	lr
 80010a4:	40023000 	.word	0x40023000

080010a8 <CRC_CalcBlockCRC>:
  * @param  pBuffer: pointer to the buffer containing the data to be computed
  * @param  BufferLength: length of the buffer to be computed					
  * @retval 32-bit CRC
  */
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)
{
 80010a8:	b510      	push	{r4, lr}
  uint32_t index = 0;
  
  for(index = 0; index < BufferLength; index++)
 80010aa:	2300      	movs	r3, #0
 80010ac:	4a05      	ldr	r2, [pc, #20]	; (80010c4 <CRC_CalcBlockCRC+0x1c>)
 80010ae:	e003      	b.n	80010b8 <CRC_CalcBlockCRC+0x10>
  {
    CRC->DR = pBuffer[index];
 80010b0:	f850 4b04 	ldr.w	r4, [r0], #4
  */
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)
{
  uint32_t index = 0;
  
  for(index = 0; index < BufferLength; index++)
 80010b4:	3301      	adds	r3, #1
  {
    CRC->DR = pBuffer[index];
 80010b6:	6014      	str	r4, [r2, #0]
  */
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)
{
  uint32_t index = 0;
  
  for(index = 0; index < BufferLength; index++)
 80010b8:	428b      	cmp	r3, r1
 80010ba:	d1f9      	bne.n	80010b0 <CRC_CalcBlockCRC+0x8>
  {
    CRC->DR = pBuffer[index];
  }
  return (CRC->DR);
 80010bc:	4b01      	ldr	r3, [pc, #4]	; (80010c4 <CRC_CalcBlockCRC+0x1c>)
 80010be:	6818      	ldr	r0, [r3, #0]
}
 80010c0:	bd10      	pop	{r4, pc}
 80010c2:	bf00      	nop
 80010c4:	40023000 	.word	0x40023000

080010c8 <CRC_GetCRC>:
  * @param  None
  * @retval 32-bit CRC
  */
uint32_t CRC_GetCRC(void)
{
  return (CRC->DR);
 80010c8:	4b01      	ldr	r3, [pc, #4]	; (80010d0 <CRC_GetCRC+0x8>)
 80010ca:	6818      	ldr	r0, [r3, #0]
}
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop
 80010d0:	40023000 	.word	0x40023000

080010d4 <CRC_SetIDRegister>:
  * @param  IDValue: 8-bit value to be stored in the ID register 					
  * @retval None
  */
void CRC_SetIDRegister(uint8_t IDValue)
{
  CRC->IDR = IDValue;
 80010d4:	4b01      	ldr	r3, [pc, #4]	; (80010dc <CRC_SetIDRegister+0x8>)
 80010d6:	7118      	strb	r0, [r3, #4]
}
 80010d8:	4770      	bx	lr
 80010da:	bf00      	nop
 80010dc:	40023000 	.word	0x40023000

080010e0 <CRC_GetIDRegister>:
  * @param  None
  * @retval 8-bit value of the ID register 
  */
uint8_t CRC_GetIDRegister(void)
{
  return (CRC->IDR);
 80010e0:	4b01      	ldr	r3, [pc, #4]	; (80010e8 <CRC_GetIDRegister+0x8>)
 80010e2:	7918      	ldrb	r0, [r3, #4]
}
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop
 80010e8:	40023000 	.word	0x40023000

080010ec <CRYP_DeInit>:
  * @brief  Deinitializes the CRYP peripheral registers to their default reset values
  * @param  None
  * @retval None
  */
void CRYP_DeInit(void)
{
 80010ec:	b508      	push	{r3, lr}
  /* Enable CRYP reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_CRYP, ENABLE);
 80010ee:	2010      	movs	r0, #16
 80010f0:	2101      	movs	r1, #1
 80010f2:	f002 fd21 	bl	8003b38 <RCC_AHB2PeriphResetCmd>

  /* Release CRYP from reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_CRYP, DISABLE);
 80010f6:	2010      	movs	r0, #16
 80010f8:	2100      	movs	r1, #0
}
 80010fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* Enable CRYP reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_CRYP, ENABLE);

  /* Release CRYP from reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_CRYP, DISABLE);
 80010fe:	f002 bd1b 	b.w	8003b38 <RCC_AHB2PeriphResetCmd>

08001102 <CRYP_Init>:
  assert_param(IS_CRYP_ALGOMODE(CRYP_InitStruct->CRYP_AlgoMode));
  assert_param(IS_CRYP_DATATYPE(CRYP_InitStruct->CRYP_DataType));
  assert_param(IS_CRYP_ALGODIR(CRYP_InitStruct->CRYP_AlgoDir));

  /* Select Algorithm mode*/  
  CRYP->CR &= ~CRYP_CR_ALGOMODE;
 8001102:	4b16      	ldr	r3, [pc, #88]	; (800115c <CRYP_Init+0x5a>)
 8001104:	681a      	ldr	r2, [r3, #0]
 8001106:	f022 0238 	bic.w	r2, r2, #56	; 0x38
  * @param  CRYP_InitStruct: pointer to a CRYP_InitTypeDef structure that contains
  *         the configuration information for the CRYP peripheral.
  * @retval None
  */
void CRYP_Init(CRYP_InitTypeDef* CRYP_InitStruct)
{
 800110a:	b510      	push	{r4, lr}
  assert_param(IS_CRYP_ALGOMODE(CRYP_InitStruct->CRYP_AlgoMode));
  assert_param(IS_CRYP_DATATYPE(CRYP_InitStruct->CRYP_DataType));
  assert_param(IS_CRYP_ALGODIR(CRYP_InitStruct->CRYP_AlgoDir));

  /* Select Algorithm mode*/  
  CRYP->CR &= ~CRYP_CR_ALGOMODE;
 800110c:	601a      	str	r2, [r3, #0]
  CRYP->CR |= CRYP_InitStruct->CRYP_AlgoMode;
 800110e:	6819      	ldr	r1, [r3, #0]
 8001110:	8842      	ldrh	r2, [r0, #2]

  /* Select dataType */ 
  CRYP->CR &= ~CRYP_CR_DATATYPE;
  CRYP->CR |= CRYP_InitStruct->CRYP_DataType;
 8001112:	8884      	ldrh	r4, [r0, #4]
  assert_param(IS_CRYP_DATATYPE(CRYP_InitStruct->CRYP_DataType));
  assert_param(IS_CRYP_ALGODIR(CRYP_InitStruct->CRYP_AlgoDir));

  /* Select Algorithm mode*/  
  CRYP->CR &= ~CRYP_CR_ALGOMODE;
  CRYP->CR |= CRYP_InitStruct->CRYP_AlgoMode;
 8001114:	4311      	orrs	r1, r2
 8001116:	6019      	str	r1, [r3, #0]

  /* Select dataType */ 
  CRYP->CR &= ~CRYP_CR_DATATYPE;
 8001118:	6819      	ldr	r1, [r3, #0]
 800111a:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 800111e:	6019      	str	r1, [r3, #0]
  CRYP->CR |= CRYP_InitStruct->CRYP_DataType;
 8001120:	6819      	ldr	r1, [r3, #0]

  /* select Key size (used only with AES algorithm) */
  if ((CRYP_InitStruct->CRYP_AlgoMode == CRYP_AlgoMode_AES_ECB) ||
 8001122:	2a20      	cmp	r2, #32
  CRYP->CR &= ~CRYP_CR_ALGOMODE;
  CRYP->CR |= CRYP_InitStruct->CRYP_AlgoMode;

  /* Select dataType */ 
  CRYP->CR &= ~CRYP_CR_DATATYPE;
  CRYP->CR |= CRYP_InitStruct->CRYP_DataType;
 8001124:	ea44 0101 	orr.w	r1, r4, r1
 8001128:	6019      	str	r1, [r3, #0]

  /* select Key size (used only with AES algorithm) */
  if ((CRYP_InitStruct->CRYP_AlgoMode == CRYP_AlgoMode_AES_ECB) ||
 800112a:	d005      	beq.n	8001138 <CRYP_Init+0x36>
 800112c:	2a28      	cmp	r2, #40	; 0x28
 800112e:	d003      	beq.n	8001138 <CRYP_Init+0x36>
      (CRYP_InitStruct->CRYP_AlgoMode == CRYP_AlgoMode_AES_CBC) ||
 8001130:	2a30      	cmp	r2, #48	; 0x30
 8001132:	d001      	beq.n	8001138 <CRYP_Init+0x36>
      (CRYP_InitStruct->CRYP_AlgoMode == CRYP_AlgoMode_AES_CTR) ||
 8001134:	2a38      	cmp	r2, #56	; 0x38
 8001136:	d107      	bne.n	8001148 <CRYP_Init+0x46>
      (CRYP_InitStruct->CRYP_AlgoMode == CRYP_AlgoMode_AES_Key))
  {
    assert_param(IS_CRYP_KEYSIZE(CRYP_InitStruct->CRYP_KeySize));
    CRYP->CR &= ~CRYP_CR_KEYSIZE;
 8001138:	681a      	ldr	r2, [r3, #0]
    CRYP->CR |= CRYP_InitStruct->CRYP_KeySize; /* Key size and value must be 
 800113a:	88c1      	ldrh	r1, [r0, #6]
      (CRYP_InitStruct->CRYP_AlgoMode == CRYP_AlgoMode_AES_CBC) ||
      (CRYP_InitStruct->CRYP_AlgoMode == CRYP_AlgoMode_AES_CTR) ||
      (CRYP_InitStruct->CRYP_AlgoMode == CRYP_AlgoMode_AES_Key))
  {
    assert_param(IS_CRYP_KEYSIZE(CRYP_InitStruct->CRYP_KeySize));
    CRYP->CR &= ~CRYP_CR_KEYSIZE;
 800113c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001140:	601a      	str	r2, [r3, #0]
    CRYP->CR |= CRYP_InitStruct->CRYP_KeySize; /* Key size and value must be 
 8001142:	681a      	ldr	r2, [r3, #0]
 8001144:	430a      	orrs	r2, r1
 8001146:	601a      	str	r2, [r3, #0]
                                                  configured once the key has 
                                                  been prepared */
  }

  /* Select data Direction */ 
  CRYP->CR &= ~CRYP_CR_ALGODIR;
 8001148:	4b04      	ldr	r3, [pc, #16]	; (800115c <CRYP_Init+0x5a>)
  CRYP->CR |= CRYP_InitStruct->CRYP_AlgoDir;
 800114a:	8801      	ldrh	r1, [r0, #0]
                                                  configured once the key has 
                                                  been prepared */
  }

  /* Select data Direction */ 
  CRYP->CR &= ~CRYP_CR_ALGODIR;
 800114c:	681a      	ldr	r2, [r3, #0]
 800114e:	f022 0204 	bic.w	r2, r2, #4
 8001152:	601a      	str	r2, [r3, #0]
  CRYP->CR |= CRYP_InitStruct->CRYP_AlgoDir;
 8001154:	681a      	ldr	r2, [r3, #0]
 8001156:	430a      	orrs	r2, r1
 8001158:	601a      	str	r2, [r3, #0]
}
 800115a:	bd10      	pop	{r4, pc}
 800115c:	50060000 	.word	0x50060000

08001160 <CRYP_StructInit>:
  * @retval None
  */
void CRYP_StructInit(CRYP_InitTypeDef* CRYP_InitStruct)
{
  /* Initialize the CRYP_AlgoDir member */
  CRYP_InitStruct->CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
 8001160:	2300      	movs	r3, #0
 8001162:	8003      	strh	r3, [r0, #0]

  /* initialize the CRYP_AlgoMode member */
  CRYP_InitStruct->CRYP_AlgoMode = CRYP_AlgoMode_TDES_ECB;
 8001164:	8043      	strh	r3, [r0, #2]

  /* initialize the CRYP_DataType member */
  CRYP_InitStruct->CRYP_DataType = CRYP_DataType_32b;
 8001166:	8083      	strh	r3, [r0, #4]
  
  /* Initialize the CRYP_KeySize member */
  CRYP_InitStruct->CRYP_KeySize = CRYP_KeySize_128b;
 8001168:	80c3      	strh	r3, [r0, #6]
}
 800116a:	4770      	bx	lr

0800116c <CRYP_KeyInit>:
  * @retval None
  */
void CRYP_KeyInit(CRYP_KeyInitTypeDef* CRYP_KeyInitStruct)
{
  /* Key Initialisation */
  CRYP->K0LR = CRYP_KeyInitStruct->CRYP_Key0Left;
 800116c:	6802      	ldr	r2, [r0, #0]
 800116e:	4b08      	ldr	r3, [pc, #32]	; (8001190 <CRYP_KeyInit+0x24>)
 8001170:	621a      	str	r2, [r3, #32]
  CRYP->K0RR = CRYP_KeyInitStruct->CRYP_Key0Right;
 8001172:	6842      	ldr	r2, [r0, #4]
 8001174:	625a      	str	r2, [r3, #36]	; 0x24
  CRYP->K1LR = CRYP_KeyInitStruct->CRYP_Key1Left;
 8001176:	6882      	ldr	r2, [r0, #8]
 8001178:	629a      	str	r2, [r3, #40]	; 0x28
  CRYP->K1RR = CRYP_KeyInitStruct->CRYP_Key1Right;
 800117a:	68c2      	ldr	r2, [r0, #12]
 800117c:	62da      	str	r2, [r3, #44]	; 0x2c
  CRYP->K2LR = CRYP_KeyInitStruct->CRYP_Key2Left;
 800117e:	6902      	ldr	r2, [r0, #16]
 8001180:	631a      	str	r2, [r3, #48]	; 0x30
  CRYP->K2RR = CRYP_KeyInitStruct->CRYP_Key2Right;
 8001182:	6942      	ldr	r2, [r0, #20]
 8001184:	635a      	str	r2, [r3, #52]	; 0x34
  CRYP->K3LR = CRYP_KeyInitStruct->CRYP_Key3Left;
 8001186:	6982      	ldr	r2, [r0, #24]
 8001188:	639a      	str	r2, [r3, #56]	; 0x38
  CRYP->K3RR = CRYP_KeyInitStruct->CRYP_Key3Right;
 800118a:	69c2      	ldr	r2, [r0, #28]
 800118c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800118e:	4770      	bx	lr
 8001190:	50060000 	.word	0x50060000

08001194 <CRYP_KeyStructInit>:
  *         which will be initialized.
  * @retval None
  */
void CRYP_KeyStructInit(CRYP_KeyInitTypeDef* CRYP_KeyInitStruct)
{
  CRYP_KeyInitStruct->CRYP_Key0Left  = 0;
 8001194:	2300      	movs	r3, #0
 8001196:	6003      	str	r3, [r0, #0]
  CRYP_KeyInitStruct->CRYP_Key0Right = 0;
 8001198:	6043      	str	r3, [r0, #4]
  CRYP_KeyInitStruct->CRYP_Key1Left  = 0;
 800119a:	6083      	str	r3, [r0, #8]
  CRYP_KeyInitStruct->CRYP_Key1Right = 0;
 800119c:	60c3      	str	r3, [r0, #12]
  CRYP_KeyInitStruct->CRYP_Key2Left  = 0;
 800119e:	6103      	str	r3, [r0, #16]
  CRYP_KeyInitStruct->CRYP_Key2Right = 0;
 80011a0:	6143      	str	r3, [r0, #20]
  CRYP_KeyInitStruct->CRYP_Key3Left  = 0;
 80011a2:	6183      	str	r3, [r0, #24]
  CRYP_KeyInitStruct->CRYP_Key3Right = 0;
 80011a4:	61c3      	str	r3, [r0, #28]
}
 80011a6:	4770      	bx	lr

080011a8 <CRYP_IVInit>:
  *         the configuration information for the CRYP Initialization Vectors(IV).
  * @retval None
  */
void CRYP_IVInit(CRYP_IVInitTypeDef* CRYP_IVInitStruct)
{
  CRYP->IV0LR = CRYP_IVInitStruct->CRYP_IV0Left;
 80011a8:	6802      	ldr	r2, [r0, #0]
 80011aa:	4b04      	ldr	r3, [pc, #16]	; (80011bc <CRYP_IVInit+0x14>)
 80011ac:	641a      	str	r2, [r3, #64]	; 0x40
  CRYP->IV0RR = CRYP_IVInitStruct->CRYP_IV0Right;
 80011ae:	6842      	ldr	r2, [r0, #4]
 80011b0:	645a      	str	r2, [r3, #68]	; 0x44
  CRYP->IV1LR = CRYP_IVInitStruct->CRYP_IV1Left;
 80011b2:	6882      	ldr	r2, [r0, #8]
 80011b4:	649a      	str	r2, [r3, #72]	; 0x48
  CRYP->IV1RR = CRYP_IVInitStruct->CRYP_IV1Right;
 80011b6:	68c2      	ldr	r2, [r0, #12]
 80011b8:	64da      	str	r2, [r3, #76]	; 0x4c
}
 80011ba:	4770      	bx	lr
 80011bc:	50060000 	.word	0x50060000

080011c0 <CRYP_IVStructInit>:
  *         Vectors(IV) structure which will be initialized.
  * @retval None
  */
void CRYP_IVStructInit(CRYP_IVInitTypeDef* CRYP_IVInitStruct)
{
  CRYP_IVInitStruct->CRYP_IV0Left  = 0;
 80011c0:	2300      	movs	r3, #0
 80011c2:	6003      	str	r3, [r0, #0]
  CRYP_IVInitStruct->CRYP_IV0Right = 0;
 80011c4:	6043      	str	r3, [r0, #4]
  CRYP_IVInitStruct->CRYP_IV1Left  = 0;
 80011c6:	6083      	str	r3, [r0, #8]
  CRYP_IVInitStruct->CRYP_IV1Right = 0;
 80011c8:	60c3      	str	r3, [r0, #12]
}
 80011ca:	4770      	bx	lr

080011cc <CRYP_FIFOFlush>:
  * @retval None
  */
void CRYP_FIFOFlush(void)
{
  /* Reset the read and write pointers of the FIFOs */
  CRYP->CR |= CRYP_CR_FFLUSH;
 80011cc:	4b02      	ldr	r3, [pc, #8]	; (80011d8 <CRYP_FIFOFlush+0xc>)
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80011d4:	601a      	str	r2, [r3, #0]
}
 80011d6:	4770      	bx	lr
 80011d8:	50060000 	.word	0x50060000

080011dc <CRYP_Cmd>:
  * @param  NewState: new state of the CRYP peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void CRYP_Cmd(FunctionalState NewState)
{
 80011dc:	4b04      	ldr	r3, [pc, #16]	; (80011f0 <CRYP_Cmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the Cryptographic processor */
    CRYP->CR |= CRYP_CR_CRYPEN;
 80011de:	681a      	ldr	r2, [r3, #0]
void CRYP_Cmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80011e0:	b110      	cbz	r0, 80011e8 <CRYP_Cmd+0xc>
  {
    /* Enable the Cryptographic processor */
    CRYP->CR |= CRYP_CR_CRYPEN;
 80011e2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80011e6:	e001      	b.n	80011ec <CRYP_Cmd+0x10>
  }
  else
  {
    /* Disable the Cryptographic processor */
    CRYP->CR &= ~CRYP_CR_CRYPEN;
 80011e8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80011ec:	601a      	str	r2, [r3, #0]
 80011ee:	4770      	bx	lr
 80011f0:	50060000 	.word	0x50060000

080011f4 <CRYP_DataIn>:
  * @param  Data: data to write in Data Input register
  * @retval None
  */
void CRYP_DataIn(uint32_t Data)
{
  CRYP->DR = Data;
 80011f4:	4b01      	ldr	r3, [pc, #4]	; (80011fc <CRYP_DataIn+0x8>)
 80011f6:	6098      	str	r0, [r3, #8]
}
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	50060000 	.word	0x50060000

08001200 <CRYP_DataOut>:
  * @param  None
  * @retval Last data entered into the output FIFO.
  */
uint32_t CRYP_DataOut(void)
{
  return CRYP->DOUT;
 8001200:	4b01      	ldr	r3, [pc, #4]	; (8001208 <CRYP_DataOut+0x8>)
 8001202:	68d8      	ldr	r0, [r3, #12]
}
 8001204:	4770      	bx	lr
 8001206:	bf00      	nop
 8001208:	50060000 	.word	0x50060000

0800120c <CRYP_SaveContext>:
  *         contains the configuration information for the CRYP Keys.  
  * @retval None
  */
ErrorStatus CRYP_SaveContext(CRYP_Context* CRYP_ContextSave,
                             CRYP_KeyInitTypeDef* CRYP_KeyInitStruct)
{
 800120c:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t timeout = 0;
 800120e:	2300      	movs	r3, #0
 8001210:	9301      	str	r3, [sp, #4]
  uint32_t ckeckmask = 0, bitstatus;    
  ErrorStatus status = ERROR;

  /* Stop DMA transfers on the IN FIFO by clearing the DIEN bit in the CRYP_DMACR */
  CRYP->DMACR &= ~(uint32_t)CRYP_DMACR_DIEN;
 8001212:	4b22      	ldr	r3, [pc, #136]	; (800129c <CRYP_SaveContext+0x90>)
 8001214:	691a      	ldr	r2, [r3, #16]
 8001216:	f022 0201 	bic.w	r2, r2, #1
 800121a:	611a      	str	r2, [r3, #16]
    
  /* Wait until both the IN and OUT FIFOs are empty  
    (IFEM=1 and OFNE=0 in the CRYP_SR register) and the 
     BUSY bit is cleared. */

  if ((CRYP->CR & (uint32_t)(CRYP_CR_ALGOMODE_TDES_ECB | CRYP_CR_ALGOMODE_TDES_CBC)) != (uint32_t)0 )/* TDES */
 800121c:	681a      	ldr	r2, [r3, #0]
  { 
    ckeckmask =  CRYP_SR_IFEM | CRYP_SR_BUSY ;
 800121e:	f012 0f08 	tst.w	r2, #8
 8001222:	bf0c      	ite	eq
 8001224:	2215      	moveq	r2, #21
 8001226:	2211      	movne	r2, #17
  do 
  {
    bitstatus = CRYP->SR & ckeckmask;
    timeout++;
  }
  while ((timeout != MAX_TIMEOUT) && (bitstatus != CRYP_SR_IFEM));
 8001228:	f64f 74ff 	movw	r4, #65535	; 0xffff
    ckeckmask =  CRYP_SR_IFEM | CRYP_SR_BUSY | CRYP_SR_OFNE;
  }           
   
  do 
  {
    bitstatus = CRYP->SR & ckeckmask;
 800122c:	685d      	ldr	r5, [r3, #4]
    timeout++;
 800122e:	9e01      	ldr	r6, [sp, #4]
 8001230:	3601      	adds	r6, #1
 8001232:	9601      	str	r6, [sp, #4]
  }
  while ((timeout != MAX_TIMEOUT) && (bitstatus != CRYP_SR_IFEM));
 8001234:	9e01      	ldr	r6, [sp, #4]
 8001236:	42a6      	cmp	r6, r4
 8001238:	d002      	beq.n	8001240 <CRYP_SaveContext+0x34>
    ckeckmask =  CRYP_SR_IFEM | CRYP_SR_BUSY | CRYP_SR_OFNE;
  }           
   
  do 
  {
    bitstatus = CRYP->SR & ckeckmask;
 800123a:	4015      	ands	r5, r2
    timeout++;
  }
  while ((timeout != MAX_TIMEOUT) && (bitstatus != CRYP_SR_IFEM));
 800123c:	2d01      	cmp	r5, #1
 800123e:	d1f5      	bne.n	800122c <CRYP_SaveContext+0x20>
     
  if ((CRYP->SR & ckeckmask) != CRYP_SR_IFEM)
 8001240:	4b16      	ldr	r3, [pc, #88]	; (800129c <CRYP_SaveContext+0x90>)
 8001242:	685c      	ldr	r4, [r3, #4]
 8001244:	4022      	ands	r2, r4
 8001246:	2a01      	cmp	r2, #1
 8001248:	d125      	bne.n	8001296 <CRYP_SaveContext+0x8a>
  {      
    /* Stop DMA transfers on the OUT FIFO by 
       - writing the DOEN bit to 0 in the CRYP_DMACR register 
       - and clear the CRYPEN bit. */

    CRYP->DMACR &= ~(uint32_t)CRYP_DMACR_DOEN;
 800124a:	691c      	ldr	r4, [r3, #16]
 800124c:	f024 0402 	bic.w	r4, r4, #2
 8001250:	611c      	str	r4, [r3, #16]
    CRYP->CR &= ~(uint32_t)CRYP_CR_CRYPEN;
 8001252:	681c      	ldr	r4, [r3, #0]
 8001254:	f424 4400 	bic.w	r4, r4, #32768	; 0x8000
 8001258:	601c      	str	r4, [r3, #0]

    /* Save the current configuration (bits [9:2] in the CRYP_CR register) */
    CRYP_ContextSave->CR_bits9to2  = CRYP->CR & (CRYP_CR_KEYSIZE  | 
 800125a:	681c      	ldr	r4, [r3, #0]
 800125c:	f404 747f 	and.w	r4, r4, #1020	; 0x3fc
 8001260:	6004      	str	r4, [r0, #0]
                                                 CRYP_CR_DATATYPE | 
                                                 CRYP_CR_ALGOMODE |
                                                 CRYP_CR_ALGODIR); 

    /* and, if not in ECB mode, the initialization vectors. */
    CRYP_ContextSave->CRYP_IV0LR = CRYP->IV0LR;
 8001262:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 8001264:	6044      	str	r4, [r0, #4]
    CRYP_ContextSave->CRYP_IV0RR = CRYP->IV0RR;
 8001266:	6c5c      	ldr	r4, [r3, #68]	; 0x44
 8001268:	6084      	str	r4, [r0, #8]
    CRYP_ContextSave->CRYP_IV1LR = CRYP->IV1LR;
 800126a:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 800126c:	60c4      	str	r4, [r0, #12]
    CRYP_ContextSave->CRYP_IV1RR = CRYP->IV1RR;
 800126e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001270:	6103      	str	r3, [r0, #16]

    /* save The key value */
    CRYP_ContextSave->CRYP_K0LR = CRYP_KeyInitStruct->CRYP_Key0Left; 
 8001272:	680b      	ldr	r3, [r1, #0]
 8001274:	6143      	str	r3, [r0, #20]
    CRYP_ContextSave->CRYP_K0RR = CRYP_KeyInitStruct->CRYP_Key0Right; 
 8001276:	684b      	ldr	r3, [r1, #4]
 8001278:	6183      	str	r3, [r0, #24]
    CRYP_ContextSave->CRYP_K1LR = CRYP_KeyInitStruct->CRYP_Key1Left; 
 800127a:	688b      	ldr	r3, [r1, #8]
 800127c:	61c3      	str	r3, [r0, #28]
    CRYP_ContextSave->CRYP_K1RR = CRYP_KeyInitStruct->CRYP_Key1Right; 
 800127e:	68cb      	ldr	r3, [r1, #12]
 8001280:	6203      	str	r3, [r0, #32]
    CRYP_ContextSave->CRYP_K2LR = CRYP_KeyInitStruct->CRYP_Key2Left; 
 8001282:	690b      	ldr	r3, [r1, #16]
 8001284:	6243      	str	r3, [r0, #36]	; 0x24
    CRYP_ContextSave->CRYP_K2RR = CRYP_KeyInitStruct->CRYP_Key2Right; 
 8001286:	694b      	ldr	r3, [r1, #20]
 8001288:	6283      	str	r3, [r0, #40]	; 0x28
    CRYP_ContextSave->CRYP_K3LR = CRYP_KeyInitStruct->CRYP_Key3Left; 
 800128a:	698b      	ldr	r3, [r1, #24]
 800128c:	62c3      	str	r3, [r0, #44]	; 0x2c
    CRYP_ContextSave->CRYP_K3RR = CRYP_KeyInitStruct->CRYP_Key3Right; 
 800128e:	69cb      	ldr	r3, [r1, #28]
 8001290:	6303      	str	r3, [r0, #48]	; 0x30

   /* When needed, save the DMA status (pointers for IN and OUT messages, 
      number of remaining bytes, etc.) */
     
    status = SUCCESS;
 8001292:	4610      	mov	r0, r2
 8001294:	e000      	b.n	8001298 <CRYP_SaveContext+0x8c>
  }
  while ((timeout != MAX_TIMEOUT) && (bitstatus != CRYP_SR_IFEM));
     
  if ((CRYP->SR & ckeckmask) != CRYP_SR_IFEM)
  {
    status = ERROR;
 8001296:	2000      	movs	r0, #0
     
    status = SUCCESS;
  }

   return status;
}
 8001298:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
 800129a:	bf00      	nop
 800129c:	50060000 	.word	0x50060000

080012a0 <CRYP_RestoreContext>:
  */
void CRYP_RestoreContext(CRYP_Context* CRYP_ContextRestore)  
{

  /* Configure the processor with the saved configuration */
  CRYP->CR = CRYP_ContextRestore->CR_bits9to2;
 80012a0:	6802      	ldr	r2, [r0, #0]
 80012a2:	4b0f      	ldr	r3, [pc, #60]	; (80012e0 <CRYP_RestoreContext+0x40>)
 80012a4:	601a      	str	r2, [r3, #0]

  /* restore The key value */
  CRYP->K0LR = CRYP_ContextRestore->CRYP_K0LR; 
 80012a6:	6942      	ldr	r2, [r0, #20]
 80012a8:	621a      	str	r2, [r3, #32]
  CRYP->K0RR = CRYP_ContextRestore->CRYP_K0RR;
 80012aa:	6982      	ldr	r2, [r0, #24]
 80012ac:	625a      	str	r2, [r3, #36]	; 0x24
  CRYP->K1LR = CRYP_ContextRestore->CRYP_K1LR;
 80012ae:	69c2      	ldr	r2, [r0, #28]
 80012b0:	629a      	str	r2, [r3, #40]	; 0x28
  CRYP->K1RR = CRYP_ContextRestore->CRYP_K1RR;
 80012b2:	6a02      	ldr	r2, [r0, #32]
 80012b4:	62da      	str	r2, [r3, #44]	; 0x2c
  CRYP->K2LR = CRYP_ContextRestore->CRYP_K2LR;
 80012b6:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80012b8:	631a      	str	r2, [r3, #48]	; 0x30
  CRYP->K2RR = CRYP_ContextRestore->CRYP_K2RR;
 80012ba:	6a82      	ldr	r2, [r0, #40]	; 0x28
 80012bc:	635a      	str	r2, [r3, #52]	; 0x34
  CRYP->K3LR = CRYP_ContextRestore->CRYP_K3LR;
 80012be:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 80012c0:	639a      	str	r2, [r3, #56]	; 0x38
  CRYP->K3RR = CRYP_ContextRestore->CRYP_K3RR;
 80012c2:	6b02      	ldr	r2, [r0, #48]	; 0x30
 80012c4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* and the initialization vectors. */
  CRYP->IV0LR = CRYP_ContextRestore->CRYP_IV0LR;
 80012c6:	6842      	ldr	r2, [r0, #4]
 80012c8:	641a      	str	r2, [r3, #64]	; 0x40
  CRYP->IV0RR = CRYP_ContextRestore->CRYP_IV0RR;
 80012ca:	6882      	ldr	r2, [r0, #8]
 80012cc:	645a      	str	r2, [r3, #68]	; 0x44
  CRYP->IV1LR = CRYP_ContextRestore->CRYP_IV1LR;
 80012ce:	68c2      	ldr	r2, [r0, #12]
 80012d0:	649a      	str	r2, [r3, #72]	; 0x48
  CRYP->IV1RR = CRYP_ContextRestore->CRYP_IV1RR;
 80012d2:	6902      	ldr	r2, [r0, #16]
 80012d4:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the cryptographic processor */
  CRYP->CR |= CRYP_CR_CRYPEN;
 80012d6:	681a      	ldr	r2, [r3, #0]
 80012d8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80012dc:	601a      	str	r2, [r3, #0]
}
 80012de:	4770      	bx	lr
 80012e0:	50060000 	.word	0x50060000

080012e4 <CRYP_DMACmd>:
  * @param  NewState: new state of the selected CRYP DMA transfer request.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void CRYP_DMACmd(uint8_t CRYP_DMAReq, FunctionalState NewState)
{
 80012e4:	4b05      	ldr	r3, [pc, #20]	; (80012fc <CRYP_DMACmd+0x18>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected CRYP DMA request */
    CRYP->DMACR |= CRYP_DMAReq;
 80012e6:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_CRYP_DMAREQ(CRYP_DMAReq));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80012e8:	b109      	cbz	r1, 80012ee <CRYP_DMACmd+0xa>
  {
    /* Enable the selected CRYP DMA request */
    CRYP->DMACR |= CRYP_DMAReq;
 80012ea:	4310      	orrs	r0, r2
 80012ec:	e003      	b.n	80012f6 <CRYP_DMACmd+0x12>
  }
  else
  {
    /* Disable the selected CRYP DMA request */
    CRYP->DMACR &= (uint8_t)~CRYP_DMAReq;
 80012ee:	ea22 0000 	bic.w	r0, r2, r0
 80012f2:	f000 00ff 	and.w	r0, r0, #255	; 0xff
 80012f6:	6118      	str	r0, [r3, #16]
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	50060000 	.word	0x50060000

08001300 <CRYP_ITConfig>:
  * @param  NewState: new state of the specified CRYP interrupt.
  *           This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void CRYP_ITConfig(uint8_t CRYP_IT, FunctionalState NewState)
{
 8001300:	4b05      	ldr	r3, [pc, #20]	; (8001318 <CRYP_ITConfig+0x18>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected CRYP interrupt */
    CRYP->IMSCR |= CRYP_IT;
 8001302:	695a      	ldr	r2, [r3, #20]
{
  /* Check the parameters */
  assert_param(IS_CRYP_CONFIG_IT(CRYP_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001304:	b109      	cbz	r1, 800130a <CRYP_ITConfig+0xa>
  {
    /* Enable the selected CRYP interrupt */
    CRYP->IMSCR |= CRYP_IT;
 8001306:	4310      	orrs	r0, r2
 8001308:	e003      	b.n	8001312 <CRYP_ITConfig+0x12>
  }
  else
  {
    /* Disable the selected CRYP interrupt */
    CRYP->IMSCR &= (uint8_t)~CRYP_IT;
 800130a:	ea22 0000 	bic.w	r0, r2, r0
 800130e:	f000 00ff 	and.w	r0, r0, #255	; 0xff
 8001312:	6158      	str	r0, [r3, #20]
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	50060000 	.word	0x50060000

0800131c <CRYP_GetITStatus>:
  ITStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_CRYP_GET_IT(CRYP_IT));

  /* Check the status of the specified CRYP interrupt */
  if ((CRYP->MISR &  CRYP_IT) != (uint8_t)RESET)
 800131c:	4b03      	ldr	r3, [pc, #12]	; (800132c <CRYP_GetITStatus+0x10>)
 800131e:	69db      	ldr	r3, [r3, #28]
  {
    /* CRYP_IT is set */
    bitstatus = SET;
 8001320:	4218      	tst	r0, r3
    /* CRYP_IT is reset */
    bitstatus = RESET;
  }
  /* Return the CRYP_IT status */
  return bitstatus;
}
 8001322:	bf0c      	ite	eq
 8001324:	2000      	moveq	r0, #0
 8001326:	2001      	movne	r0, #1
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	50060000 	.word	0x50060000

08001330 <CRYP_GetFlagStatus>:
  *            @arg CRYP_FLAG_OUTRIS: Output FIFO raw interrupt flag.
  *            @arg CRYP_FLAG_INRIS: Input FIFO raw interrupt flag.
  * @retval The new state of CRYP_FLAG (SET or RESET).
  */
FlagStatus CRYP_GetFlagStatus(uint8_t CRYP_FLAG)
{
 8001330:	4b05      	ldr	r3, [pc, #20]	; (8001348 <CRYP_GetFlagStatus+0x18>)

  /* Check the parameters */
  assert_param(IS_CRYP_GET_FLAG(CRYP_FLAG));

  /* check if the FLAG is in RISR register */
  if ((CRYP_FLAG & FLAG_MASK) != 0x00) 
 8001332:	f010 0f20 	tst.w	r0, #32
  {
    tempreg = CRYP->RISR;
 8001336:	bf14      	ite	ne
 8001338:	699b      	ldrne	r3, [r3, #24]
  }
  else  /* The FLAG is in SR register */
  {
    tempreg = CRYP->SR;
 800133a:	685b      	ldreq	r3, [r3, #4]

  /* Check the status of the specified CRYP flag */
  if ((tempreg & CRYP_FLAG ) != (uint8_t)RESET)
  {
    /* CRYP_FLAG is set */
    bitstatus = SET;
 800133c:	4203      	tst	r3, r0
    bitstatus = RESET;
  }

  /* Return the CRYP_FLAG status */
  return  bitstatus;
}
 800133e:	bf0c      	ite	eq
 8001340:	2000      	moveq	r0, #0
 8001342:	2001      	movne	r0, #1
 8001344:	4770      	bx	lr
 8001346:	bf00      	nop
 8001348:	50060000 	.word	0x50060000

0800134c <CRYP_AES_ECB>:
  *          - SUCCESS: Operation done
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_AES_ECB(uint8_t Mode, uint8_t* Key, uint16_t Keysize,
                         uint8_t* Input, uint32_t Ilength, uint8_t* Output)
{
 800134c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001350:	b08d      	sub	sp, #52	; 0x34
 8001352:	4616      	mov	r6, r2
 8001354:	4604      	mov	r4, r0
  CRYP_InitTypeDef AES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
  __IO uint32_t counter = 0;
 8001356:	f04f 0a00 	mov.w	sl, #0
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 800135a:	a801      	add	r0, sp, #4
  *          - SUCCESS: Operation done
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_AES_ECB(uint8_t Mode, uint8_t* Key, uint16_t Keysize,
                         uint8_t* Input, uint32_t Ilength, uint8_t* Output)
{
 800135c:	460d      	mov	r5, r1
 800135e:	4699      	mov	r9, r3
 8001360:	f8dd b058 	ldr.w	fp, [sp, #88]	; 0x58
  CRYP_InitTypeDef AES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
  __IO uint32_t counter = 0;
 8001364:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
 8001368:	4698      	mov	r8, r3
  uint32_t outputaddr = (uint32_t)Output;
 800136a:	9f17      	ldr	r7, [sp, #92]	; 0x5c
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 800136c:	f7ff ff12 	bl	8001194 <CRYP_KeyStructInit>

  switch(Keysize)
 8001370:	2ec0      	cmp	r6, #192	; 0xc0
 8001372:	d011      	beq.n	8001398 <CRYP_AES_ECB+0x4c>
 8001374:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
 8001378:	d023      	beq.n	80013c2 <CRYP_AES_ECB+0x76>
 800137a:	2e80      	cmp	r6, #128	; 0x80
 800137c:	d13d      	bne.n	80013fa <CRYP_AES_ECB+0xae>
  {
    case 128:
    AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 800137e:	f8ad a02a 	strh.w	sl, [sp, #42]	; 0x2a
 */
__attribute__( ( always_inline ) ) static __INLINE uint32_t __REV(uint32_t value)
{
  uint32_t result;
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 8001382:	682b      	ldr	r3, [r5, #0]
 8001384:	ba1b      	rev	r3, r3
    AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 8001386:	9305      	str	r3, [sp, #20]
 8001388:	686b      	ldr	r3, [r5, #4]
 800138a:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 800138c:	9306      	str	r3, [sp, #24]
 800138e:	68ab      	ldr	r3, [r5, #8]
 8001390:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 8001392:	9307      	str	r3, [sp, #28]
 8001394:	68eb      	ldr	r3, [r5, #12]
 8001396:	e02e      	b.n	80013f6 <CRYP_AES_ECB+0xaa>
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
    break;
    case 192:
    AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 8001398:	f44f 7380 	mov.w	r3, #256	; 0x100
 800139c:	f8ad 302a 	strh.w	r3, [sp, #42]	; 0x2a
 80013a0:	682b      	ldr	r3, [r5, #0]
 80013a2:	ba1b      	rev	r3, r3
    AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 80013a4:	9303      	str	r3, [sp, #12]
 80013a6:	686b      	ldr	r3, [r5, #4]
 80013a8:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 80013aa:	9304      	str	r3, [sp, #16]
 80013ac:	68ab      	ldr	r3, [r5, #8]
 80013ae:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 80013b0:	9305      	str	r3, [sp, #20]
 80013b2:	68eb      	ldr	r3, [r5, #12]
 80013b4:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 80013b6:	9306      	str	r3, [sp, #24]
 80013b8:	692b      	ldr	r3, [r5, #16]
 80013ba:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 80013bc:	9307      	str	r3, [sp, #28]
 80013be:	696b      	ldr	r3, [r5, #20]
 80013c0:	e019      	b.n	80013f6 <CRYP_AES_ECB+0xaa>
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
    break;
    case 256:
    AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 80013c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80013c6:	f8ad 302a 	strh.w	r3, [sp, #42]	; 0x2a
 80013ca:	682b      	ldr	r3, [r5, #0]
 80013cc:	ba1b      	rev	r3, r3
    AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 80013ce:	9301      	str	r3, [sp, #4]
 80013d0:	686b      	ldr	r3, [r5, #4]
 80013d2:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 80013d4:	9302      	str	r3, [sp, #8]
 80013d6:	68ab      	ldr	r3, [r5, #8]
 80013d8:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 80013da:	9303      	str	r3, [sp, #12]
 80013dc:	68eb      	ldr	r3, [r5, #12]
 80013de:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 80013e0:	9304      	str	r3, [sp, #16]
 80013e2:	692b      	ldr	r3, [r5, #16]
 80013e4:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 80013e6:	9305      	str	r3, [sp, #20]
 80013e8:	696b      	ldr	r3, [r5, #20]
 80013ea:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 80013ec:	9306      	str	r3, [sp, #24]
 80013ee:	69ab      	ldr	r3, [r5, #24]
 80013f0:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 80013f2:	9307      	str	r3, [sp, #28]
 80013f4:	69eb      	ldr	r3, [r5, #28]
 80013f6:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 80013f8:	9308      	str	r3, [sp, #32]
    default:
    break;
  }

  /*------------------ AES Decryption ------------------*/
  if(Mode == MODE_DECRYPT) /* AES decryption */
 80013fa:	bb14      	cbnz	r4, 8001442 <CRYP_AES_ECB+0xf6>
  {
    /* Flush IN/OUT FIFOs */
    CRYP_FIFOFlush();
 80013fc:	f7ff fee6 	bl	80011cc <CRYP_FIFOFlush>

    /* Crypto Init for Key preparation for decryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 8001400:	2304      	movs	r3, #4
 8001402:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
    AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
    AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;
    CRYP_Init(&AES_CRYP_InitStructure);
 8001406:	a809      	add	r0, sp, #36	; 0x24
    /* Flush IN/OUT FIFOs */
    CRYP_FIFOFlush();

    /* Crypto Init for Key preparation for decryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
    AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
 8001408:	2338      	movs	r3, #56	; 0x38
 800140a:	f8ad 3026 	strh.w	r3, [sp, #38]	; 0x26
    AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;
 800140e:	f8ad 4028 	strh.w	r4, [sp, #40]	; 0x28
    CRYP_Init(&AES_CRYP_InitStructure);
 8001412:	f7ff fe76 	bl	8001102 <CRYP_Init>

    /* Key Initialisation */
    CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 8001416:	a801      	add	r0, sp, #4
 8001418:	f7ff fea8 	bl	800116c <CRYP_KeyInit>

    /* Enable Crypto processor */
    CRYP_Cmd(ENABLE);
 800141c:	2001      	movs	r0, #1
 800141e:	f7ff fedd 	bl	80011dc <CRYP_Cmd>

    /* wait until the Busy flag is RESET */
    do
    {
      busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 8001422:	2010      	movs	r0, #16
 8001424:	f7ff ff84 	bl	8001330 <CRYP_GetFlagStatus>
      counter++;
 8001428:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800142a:	3301      	adds	r3, #1
 800142c:	930b      	str	r3, [sp, #44]	; 0x2c
    }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 800142e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001430:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001434:	d002      	beq.n	800143c <CRYP_AES_ECB+0xf0>
 8001436:	2800      	cmp	r0, #0
 8001438:	d1f3      	bne.n	8001422 <CRYP_AES_ECB+0xd6>
 800143a:	e000      	b.n	800143e <CRYP_AES_ECB+0xf2>

    if (busystatus != RESET)
 800143c:	b948      	cbnz	r0, 8001452 <CRYP_AES_ECB+0x106>
       status = ERROR;
    }
    else
    {
      /* Crypto Init for decryption process */  
      AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 800143e:	2304      	movs	r3, #4
 8001440:	e003      	b.n	800144a <CRYP_AES_ECB+0xfe>
  }
  /*------------------ AES Encryption ------------------*/
  else /* AES encryption */
  {

    CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 8001442:	a801      	add	r0, sp, #4
 8001444:	f7ff fe92 	bl	800116c <CRYP_KeyInit>

    /* Crypto Init for Encryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
 8001448:	2300      	movs	r3, #0
 800144a:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
{
  CRYP_InitTypeDef AES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
 800144e:	2401      	movs	r4, #1
 8001450:	e000      	b.n	8001454 <CRYP_AES_ECB+0x108>
      counter++;
    }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));

    if (busystatus != RESET)
   {
       status = ERROR;
 8001452:	2400      	movs	r4, #0

    /* Crypto Init for Encryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
  }

  AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_ECB;
 8001454:	2320      	movs	r3, #32
  AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
  CRYP_Init(&AES_CRYP_InitStructure);
 8001456:	a809      	add	r0, sp, #36	; 0x24

    /* Crypto Init for Encryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
  }

  AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_ECB;
 8001458:	f8ad 3026 	strh.w	r3, [sp, #38]	; 0x26
  AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 800145c:	2380      	movs	r3, #128	; 0x80
 800145e:	f8ad 3028 	strh.w	r3, [sp, #40]	; 0x28
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 8001462:	2500      	movs	r5, #0
    AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
  }

  AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_ECB;
  AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
  CRYP_Init(&AES_CRYP_InitStructure);
 8001464:	f7ff fe4d 	bl	8001102 <CRYP_Init>

  /* Flush IN/OUT FIFOs */
  CRYP_FIFOFlush();
 8001468:	f7ff feb0 	bl	80011cc <CRYP_FIFOFlush>

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);
 800146c:	2001      	movs	r0, #1
 800146e:	f7ff feb5 	bl	80011dc <CRYP_Cmd>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
    inputaddr+=4;

    /* Wait until the complete message has been processed */
    counter = 0;
 8001472:	462e      	mov	r6, r5
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 8001474:	e031      	b.n	80014da <CRYP_AES_ECB+0x18e>
  {

    /* Write the Input block in the IN FIFO */
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 8001476:	f859 0005 	ldr.w	r0, [r9, r5]
 800147a:	f7ff febb 	bl	80011f4 <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 800147e:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8001482:	f7ff feb7 	bl	80011f4 <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 8001486:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800148a:	f7ff feb3 	bl	80011f4 <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 800148e:	f8d8 000c 	ldr.w	r0, [r8, #12]
 8001492:	f7ff feaf 	bl	80011f4 <CRYP_DataIn>
    inputaddr+=4;
 8001496:	f108 0810 	add.w	r8, r8, #16

    /* Wait until the complete message has been processed */
    counter = 0;
 800149a:	960b      	str	r6, [sp, #44]	; 0x2c
    do
    {
      busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 800149c:	2010      	movs	r0, #16
 800149e:	f7ff ff47 	bl	8001330 <CRYP_GetFlagStatus>
      counter++;
 80014a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80014a4:	3301      	adds	r3, #1
 80014a6:	930b      	str	r3, [sp, #44]	; 0x2c
    }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 80014a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80014aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014ae:	d002      	beq.n	80014b6 <CRYP_AES_ECB+0x16a>
 80014b0:	2800      	cmp	r0, #0
 80014b2:	d1f3      	bne.n	800149c <CRYP_AES_ECB+0x150>
 80014b4:	e000      	b.n	80014b8 <CRYP_AES_ECB+0x16c>

    if (busystatus != RESET)
 80014b6:	b970      	cbnz	r0, 80014d6 <CRYP_AES_ECB+0x18a>
    }
    else
    {

      /* Read the Output block from the Output FIFO */
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 80014b8:	f7ff fea2 	bl	8001200 <CRYP_DataOut>
 80014bc:	6038      	str	r0, [r7, #0]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 80014be:	f7ff fe9f 	bl	8001200 <CRYP_DataOut>
 80014c2:	6078      	str	r0, [r7, #4]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 80014c4:	f7ff fe9c 	bl	8001200 <CRYP_DataOut>
 80014c8:	60b8      	str	r0, [r7, #8]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut(); 
 80014ca:	f7ff fe99 	bl	8001200 <CRYP_DataOut>
      outputaddr+=4;
 80014ce:	2401      	movs	r4, #1
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut(); 
 80014d0:	60f8      	str	r0, [r7, #12]
      outputaddr+=4;
 80014d2:	3710      	adds	r7, #16
 80014d4:	e000      	b.n	80014d8 <CRYP_AES_ECB+0x18c>
      counter++;
    }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));

    if (busystatus != RESET)
   {
       status = ERROR;
 80014d6:	2400      	movs	r4, #0
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 80014d8:	3510      	adds	r5, #16
 80014da:	455d      	cmp	r5, fp
 80014dc:	d201      	bcs.n	80014e2 <CRYP_AES_ECB+0x196>
 80014de:	2c00      	cmp	r4, #0
 80014e0:	d1c9      	bne.n	8001476 <CRYP_AES_ECB+0x12a>
      outputaddr+=4;
    }
  }

  /* Disable Crypto */
  CRYP_Cmd(DISABLE);
 80014e2:	2000      	movs	r0, #0
 80014e4:	f7ff fe7a 	bl	80011dc <CRYP_Cmd>

  return status; 
}
 80014e8:	4620      	mov	r0, r4
 80014ea:	b00d      	add	sp, #52	; 0x34
 80014ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080014f0 <CRYP_AES_CBC>:
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_AES_CBC(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key,
                         uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
                         uint8_t *Output)
{
 80014f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80014f4:	b093      	sub	sp, #76	; 0x4c
 80014f6:	4699      	mov	r9, r3
 80014f8:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 80014fc:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;
 8001500:	9f1e      	ldr	r7, [sp, #120]	; 0x78
                         uint8_t *Output)
{
  CRYP_InitTypeDef AES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
 8001502:	2300      	movs	r3, #0
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_AES_CBC(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key,
                         uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
                         uint8_t *Output)
{
 8001504:	4604      	mov	r4, r0
  uint32_t outputaddr = (uint32_t)Output;
  uint32_t ivaddr     = (uint32_t)InitVectors;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 8001506:	a803      	add	r0, sp, #12
                         uint8_t *Output)
{
  CRYP_InitTypeDef AES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
 8001508:	9311      	str	r3, [sp, #68]	; 0x44
  uint32_t outputaddr = (uint32_t)Output;
  uint32_t ivaddr     = (uint32_t)InitVectors;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 800150a:	9301      	str	r3, [sp, #4]
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_AES_CBC(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key,
                         uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
                         uint8_t *Output)
{
 800150c:	460d      	mov	r5, r1
 800150e:	4616      	mov	r6, r2
  uint32_t outputaddr = (uint32_t)Output;
  uint32_t ivaddr     = (uint32_t)InitVectors;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 8001510:	f7ff fe40 	bl	8001194 <CRYP_KeyStructInit>

  switch(Keysize)
 8001514:	f1b9 0fc0 	cmp.w	r9, #192	; 0xc0
  CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
 8001518:	46d0      	mov	r8, sl
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);

  switch(Keysize)
 800151a:	9b01      	ldr	r3, [sp, #4]
 800151c:	d012      	beq.n	8001544 <CRYP_AES_CBC+0x54>
 800151e:	f5b9 7f80 	cmp.w	r9, #256	; 0x100
 8001522:	d024      	beq.n	800156e <CRYP_AES_CBC+0x7e>
 8001524:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
 8001528:	d13d      	bne.n	80015a6 <CRYP_AES_CBC+0xb6>
  {
    case 128:
    AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 800152a:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
 800152e:	6833      	ldr	r3, [r6, #0]
 8001530:	ba1b      	rev	r3, r3
    AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 8001532:	9307      	str	r3, [sp, #28]
 8001534:	6873      	ldr	r3, [r6, #4]
 8001536:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 8001538:	9308      	str	r3, [sp, #32]
 800153a:	68b3      	ldr	r3, [r6, #8]
 800153c:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 800153e:	9309      	str	r3, [sp, #36]	; 0x24
 8001540:	68f3      	ldr	r3, [r6, #12]
 8001542:	e02e      	b.n	80015a2 <CRYP_AES_CBC+0xb2>
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
    break;
    case 192:
    AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 8001544:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001548:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
 800154c:	6833      	ldr	r3, [r6, #0]
 800154e:	ba1b      	rev	r3, r3
    AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 8001550:	9305      	str	r3, [sp, #20]
 8001552:	6873      	ldr	r3, [r6, #4]
 8001554:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 8001556:	9306      	str	r3, [sp, #24]
 8001558:	68b3      	ldr	r3, [r6, #8]
 800155a:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 800155c:	9307      	str	r3, [sp, #28]
 800155e:	68f3      	ldr	r3, [r6, #12]
 8001560:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 8001562:	9308      	str	r3, [sp, #32]
 8001564:	6933      	ldr	r3, [r6, #16]
 8001566:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 8001568:	9309      	str	r3, [sp, #36]	; 0x24
 800156a:	6973      	ldr	r3, [r6, #20]
 800156c:	e019      	b.n	80015a2 <CRYP_AES_CBC+0xb2>
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
    break;
    case 256:
    AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 800156e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001572:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
 8001576:	6833      	ldr	r3, [r6, #0]
 8001578:	ba1b      	rev	r3, r3
    AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 800157a:	9303      	str	r3, [sp, #12]
 800157c:	6873      	ldr	r3, [r6, #4]
 800157e:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 8001580:	9304      	str	r3, [sp, #16]
 8001582:	68b3      	ldr	r3, [r6, #8]
 8001584:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 8001586:	9305      	str	r3, [sp, #20]
 8001588:	68f3      	ldr	r3, [r6, #12]
 800158a:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 800158c:	9306      	str	r3, [sp, #24]
 800158e:	6933      	ldr	r3, [r6, #16]
 8001590:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 8001592:	9307      	str	r3, [sp, #28]
 8001594:	6973      	ldr	r3, [r6, #20]
 8001596:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 8001598:	9308      	str	r3, [sp, #32]
 800159a:	69b3      	ldr	r3, [r6, #24]
 800159c:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 800159e:	9309      	str	r3, [sp, #36]	; 0x24
 80015a0:	69f3      	ldr	r3, [r6, #28]
 80015a2:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 80015a4:	930a      	str	r3, [sp, #40]	; 0x28
 80015a6:	682b      	ldr	r3, [r5, #0]
 80015a8:	ba1b      	rev	r3, r3
    default:
    break;
  }

  /* CRYP Initialization Vectors */
  AES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 80015aa:	930b      	str	r3, [sp, #44]	; 0x2c
 80015ac:	686b      	ldr	r3, [r5, #4]
 80015ae:	ba1b      	rev	r3, r3
  ivaddr+=4;
  AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 80015b0:	930c      	str	r3, [sp, #48]	; 0x30
 80015b2:	68ab      	ldr	r3, [r5, #8]
 80015b4:	ba1b      	rev	r3, r3
  ivaddr+=4;
  AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
 80015b6:	930d      	str	r3, [sp, #52]	; 0x34
 80015b8:	68eb      	ldr	r3, [r5, #12]
 80015ba:	ba1b      	rev	r3, r3
  ivaddr+=4;
  AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));
 80015bc:	930e      	str	r3, [sp, #56]	; 0x38


  /*------------------ AES Decryption ------------------*/
  if(Mode == MODE_DECRYPT) /* AES decryption */
 80015be:	bb14      	cbnz	r4, 8001606 <CRYP_AES_CBC+0x116>
  {
    /* Flush IN/OUT FIFOs */
    CRYP_FIFOFlush();
 80015c0:	f7ff fe04 	bl	80011cc <CRYP_FIFOFlush>

    /* Crypto Init for Key preparation for decryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 80015c4:	2304      	movs	r3, #4
 80015c6:	f8ad 303c 	strh.w	r3, [sp, #60]	; 0x3c
    AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
    AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;

    CRYP_Init(&AES_CRYP_InitStructure);
 80015ca:	a80f      	add	r0, sp, #60	; 0x3c
    /* Flush IN/OUT FIFOs */
    CRYP_FIFOFlush();

    /* Crypto Init for Key preparation for decryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
    AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
 80015cc:	2338      	movs	r3, #56	; 0x38
 80015ce:	f8ad 303e 	strh.w	r3, [sp, #62]	; 0x3e
    AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;
 80015d2:	f8ad 4040 	strh.w	r4, [sp, #64]	; 0x40

    CRYP_Init(&AES_CRYP_InitStructure);
 80015d6:	f7ff fd94 	bl	8001102 <CRYP_Init>

    /* Key Initialisation */
    CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 80015da:	a803      	add	r0, sp, #12
 80015dc:	f7ff fdc6 	bl	800116c <CRYP_KeyInit>

    /* Enable Crypto processor */
    CRYP_Cmd(ENABLE);
 80015e0:	2001      	movs	r0, #1
 80015e2:	f7ff fdfb 	bl	80011dc <CRYP_Cmd>

    /* wait until the Busy flag is RESET */
    do
    {
      busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 80015e6:	2010      	movs	r0, #16
 80015e8:	f7ff fea2 	bl	8001330 <CRYP_GetFlagStatus>
      counter++;
 80015ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80015ee:	3301      	adds	r3, #1
 80015f0:	9311      	str	r3, [sp, #68]	; 0x44
    }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 80015f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80015f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015f8:	d002      	beq.n	8001600 <CRYP_AES_CBC+0x110>
 80015fa:	2800      	cmp	r0, #0
 80015fc:	d1f3      	bne.n	80015e6 <CRYP_AES_CBC+0xf6>
 80015fe:	e000      	b.n	8001602 <CRYP_AES_CBC+0x112>

    if (busystatus != RESET)
 8001600:	b948      	cbnz	r0, 8001616 <CRYP_AES_CBC+0x126>
       status = ERROR;
    }
    else
    {
      /* Crypto Init for decryption process */  
      AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 8001602:	2304      	movs	r3, #4
 8001604:	e003      	b.n	800160e <CRYP_AES_CBC+0x11e>
    }
  }
  /*------------------ AES Encryption ------------------*/
  else /* AES encryption */
  {
    CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 8001606:	a803      	add	r0, sp, #12
 8001608:	f7ff fdb0 	bl	800116c <CRYP_KeyInit>

    /* Crypto Init for Encryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
 800160c:	2300      	movs	r3, #0
 800160e:	f8ad 303c 	strh.w	r3, [sp, #60]	; 0x3c
  CRYP_InitTypeDef AES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
 8001612:	2401      	movs	r4, #1
 8001614:	e000      	b.n	8001618 <CRYP_AES_CBC+0x128>
      counter++;
    }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));

    if (busystatus != RESET)
   {
       status = ERROR;
 8001616:	2400      	movs	r4, #0
    CRYP_KeyInit(&AES_CRYP_KeyInitStructure);

    /* Crypto Init for Encryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
  }
  AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CBC;
 8001618:	2328      	movs	r3, #40	; 0x28
 800161a:	f8ad 303e 	strh.w	r3, [sp, #62]	; 0x3e
  AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
  CRYP_Init(&AES_CRYP_InitStructure);
 800161e:	a80f      	add	r0, sp, #60	; 0x3c

    /* Crypto Init for Encryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
  }
  AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CBC;
  AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 8001620:	2380      	movs	r3, #128	; 0x80
 8001622:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
  CRYP_Init(&AES_CRYP_InitStructure);
 8001626:	f7ff fd6c 	bl	8001102 <CRYP_Init>

  /* CRYP Initialization Vectors */
  CRYP_IVInit(&AES_CRYP_IVInitStructure);
 800162a:	a80b      	add	r0, sp, #44	; 0x2c
 800162c:	f7ff fdbc 	bl	80011a8 <CRYP_IVInit>

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);


  for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 8001630:	2500      	movs	r5, #0

  /* CRYP Initialization Vectors */
  CRYP_IVInit(&AES_CRYP_IVInitStructure);

  /* Flush IN/OUT FIFOs */
  CRYP_FIFOFlush();
 8001632:	f7ff fdcb 	bl	80011cc <CRYP_FIFOFlush>

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);
 8001636:	2001      	movs	r0, #1
 8001638:	f7ff fdd0 	bl	80011dc <CRYP_Cmd>
    CRYP_DataIn(*(uint32_t*)(inputaddr));
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
    inputaddr+=4;
    /* Wait until the complete message has been processed */
    counter = 0;
 800163c:	462e      	mov	r6, r5

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);


  for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 800163e:	e031      	b.n	80016a4 <CRYP_AES_CBC+0x1b4>
  {

    /* Write the Input block in the IN FIFO */
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 8001640:	f85a 0005 	ldr.w	r0, [sl, r5]
 8001644:	f7ff fdd6 	bl	80011f4 <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 8001648:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800164c:	f7ff fdd2 	bl	80011f4 <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 8001650:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8001654:	f7ff fdce 	bl	80011f4 <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 8001658:	f8d8 000c 	ldr.w	r0, [r8, #12]
 800165c:	f7ff fdca 	bl	80011f4 <CRYP_DataIn>
    inputaddr+=4;
 8001660:	f108 0810 	add.w	r8, r8, #16
    /* Wait until the complete message has been processed */
    counter = 0;
 8001664:	9611      	str	r6, [sp, #68]	; 0x44
    do
    {
      busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 8001666:	2010      	movs	r0, #16
 8001668:	f7ff fe62 	bl	8001330 <CRYP_GetFlagStatus>
      counter++;
 800166c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800166e:	3301      	adds	r3, #1
 8001670:	9311      	str	r3, [sp, #68]	; 0x44
    }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 8001672:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8001674:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001678:	d002      	beq.n	8001680 <CRYP_AES_CBC+0x190>
 800167a:	2800      	cmp	r0, #0
 800167c:	d1f3      	bne.n	8001666 <CRYP_AES_CBC+0x176>
 800167e:	e000      	b.n	8001682 <CRYP_AES_CBC+0x192>

    if (busystatus != RESET)
 8001680:	b970      	cbnz	r0, 80016a0 <CRYP_AES_CBC+0x1b0>
    }
    else
    {

      /* Read the Output block from the Output FIFO */
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001682:	f7ff fdbd 	bl	8001200 <CRYP_DataOut>
 8001686:	6038      	str	r0, [r7, #0]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001688:	f7ff fdba 	bl	8001200 <CRYP_DataOut>
 800168c:	6078      	str	r0, [r7, #4]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 800168e:	f7ff fdb7 	bl	8001200 <CRYP_DataOut>
 8001692:	60b8      	str	r0, [r7, #8]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001694:	f7ff fdb4 	bl	8001200 <CRYP_DataOut>
      outputaddr+=4;
 8001698:	2401      	movs	r4, #1
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 800169a:	60f8      	str	r0, [r7, #12]
      outputaddr+=4;
 800169c:	3710      	adds	r7, #16
 800169e:	e000      	b.n	80016a2 <CRYP_AES_CBC+0x1b2>
      counter++;
    }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));

    if (busystatus != RESET)
   {
       status = ERROR;
 80016a0:	2400      	movs	r4, #0

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);


  for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 80016a2:	3510      	adds	r5, #16
 80016a4:	455d      	cmp	r5, fp
 80016a6:	d201      	bcs.n	80016ac <CRYP_AES_CBC+0x1bc>
 80016a8:	2c00      	cmp	r4, #0
 80016aa:	d1c9      	bne.n	8001640 <CRYP_AES_CBC+0x150>
      outputaddr+=4;
    }
  }

  /* Disable Crypto */
  CRYP_Cmd(DISABLE);
 80016ac:	2000      	movs	r0, #0
 80016ae:	f7ff fd95 	bl	80011dc <CRYP_Cmd>

  return status;
}
 80016b2:	4620      	mov	r0, r4
 80016b4:	b013      	add	sp, #76	; 0x4c
 80016b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080016ba <CRYP_AES_CTR>:
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_AES_CTR(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key, 
                         uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
                         uint8_t *Output)
{
 80016ba:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80016be:	b093      	sub	sp, #76	; 0x4c
 80016c0:	4699      	mov	r9, r3
 80016c2:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 80016c6:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;
 80016ca:	9f1e      	ldr	r7, [sp, #120]	; 0x78
                         uint8_t *Output)
{
  CRYP_InitTypeDef AES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
 80016cc:	2300      	movs	r3, #0
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_AES_CTR(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key, 
                         uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
                         uint8_t *Output)
{
 80016ce:	4604      	mov	r4, r0
  uint32_t outputaddr = (uint32_t)Output;
  uint32_t ivaddr     = (uint32_t)InitVectors;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 80016d0:	a803      	add	r0, sp, #12
                         uint8_t *Output)
{
  CRYP_InitTypeDef AES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
 80016d2:	9311      	str	r3, [sp, #68]	; 0x44
  uint32_t outputaddr = (uint32_t)Output;
  uint32_t ivaddr     = (uint32_t)InitVectors;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 80016d4:	9301      	str	r3, [sp, #4]
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_AES_CTR(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key, 
                         uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
                         uint8_t *Output)
{
 80016d6:	460d      	mov	r5, r1
 80016d8:	4616      	mov	r6, r2
  uint32_t outputaddr = (uint32_t)Output;
  uint32_t ivaddr     = (uint32_t)InitVectors;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 80016da:	f7ff fd5b 	bl	8001194 <CRYP_KeyStructInit>

  switch(Keysize)
 80016de:	f1b9 0fc0 	cmp.w	r9, #192	; 0xc0
  CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
 80016e2:	46d0      	mov	r8, sl
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);

  switch(Keysize)
 80016e4:	9b01      	ldr	r3, [sp, #4]
 80016e6:	d012      	beq.n	800170e <CRYP_AES_CTR+0x54>
 80016e8:	f5b9 7f80 	cmp.w	r9, #256	; 0x100
 80016ec:	d024      	beq.n	8001738 <CRYP_AES_CTR+0x7e>
 80016ee:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
 80016f2:	d13d      	bne.n	8001770 <CRYP_AES_CTR+0xb6>
  {
    case 128:
    AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 80016f4:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
 80016f8:	6833      	ldr	r3, [r6, #0]
 80016fa:	ba1b      	rev	r3, r3
    AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 80016fc:	9307      	str	r3, [sp, #28]
 80016fe:	6873      	ldr	r3, [r6, #4]
 8001700:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 8001702:	9308      	str	r3, [sp, #32]
 8001704:	68b3      	ldr	r3, [r6, #8]
 8001706:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 8001708:	9309      	str	r3, [sp, #36]	; 0x24
 800170a:	68f3      	ldr	r3, [r6, #12]
 800170c:	e02e      	b.n	800176c <CRYP_AES_CTR+0xb2>
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
    break;
    case 192:
    AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 800170e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001712:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
 8001716:	6833      	ldr	r3, [r6, #0]
 8001718:	ba1b      	rev	r3, r3
    AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 800171a:	9305      	str	r3, [sp, #20]
 800171c:	6873      	ldr	r3, [r6, #4]
 800171e:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 8001720:	9306      	str	r3, [sp, #24]
 8001722:	68b3      	ldr	r3, [r6, #8]
 8001724:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 8001726:	9307      	str	r3, [sp, #28]
 8001728:	68f3      	ldr	r3, [r6, #12]
 800172a:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 800172c:	9308      	str	r3, [sp, #32]
 800172e:	6933      	ldr	r3, [r6, #16]
 8001730:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 8001732:	9309      	str	r3, [sp, #36]	; 0x24
 8001734:	6973      	ldr	r3, [r6, #20]
 8001736:	e019      	b.n	800176c <CRYP_AES_CTR+0xb2>
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
    break;
    case 256:
    AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 8001738:	f44f 7300 	mov.w	r3, #512	; 0x200
 800173c:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
 8001740:	6833      	ldr	r3, [r6, #0]
 8001742:	ba1b      	rev	r3, r3
    AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 8001744:	9303      	str	r3, [sp, #12]
 8001746:	6873      	ldr	r3, [r6, #4]
 8001748:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 800174a:	9304      	str	r3, [sp, #16]
 800174c:	68b3      	ldr	r3, [r6, #8]
 800174e:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 8001750:	9305      	str	r3, [sp, #20]
 8001752:	68f3      	ldr	r3, [r6, #12]
 8001754:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 8001756:	9306      	str	r3, [sp, #24]
 8001758:	6933      	ldr	r3, [r6, #16]
 800175a:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 800175c:	9307      	str	r3, [sp, #28]
 800175e:	6973      	ldr	r3, [r6, #20]
 8001760:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 8001762:	9308      	str	r3, [sp, #32]
 8001764:	69b3      	ldr	r3, [r6, #24]
 8001766:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 8001768:	9309      	str	r3, [sp, #36]	; 0x24
 800176a:	69f3      	ldr	r3, [r6, #28]
 800176c:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 800176e:	930a      	str	r3, [sp, #40]	; 0x28
 8001770:	682b      	ldr	r3, [r5, #0]
 8001772:	ba1b      	rev	r3, r3
    break;
    default:
    break;
  }
  /* CRYP Initialization Vectors */
  AES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 8001774:	930b      	str	r3, [sp, #44]	; 0x2c
 8001776:	686b      	ldr	r3, [r5, #4]
 8001778:	ba1b      	rev	r3, r3
  ivaddr+=4;
  AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 800177a:	930c      	str	r3, [sp, #48]	; 0x30
 800177c:	68ab      	ldr	r3, [r5, #8]
 800177e:	ba1b      	rev	r3, r3
  ivaddr+=4;
  AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
 8001780:	930d      	str	r3, [sp, #52]	; 0x34
 8001782:	68eb      	ldr	r3, [r5, #12]
 8001784:	ba1b      	rev	r3, r3
  ivaddr+=4;
  AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));

  /* Key Initialisation */
  CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 8001786:	a803      	add	r0, sp, #12
  ivaddr+=4;
  AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
  ivaddr+=4;
  AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
  ivaddr+=4;
  AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));
 8001788:	930e      	str	r3, [sp, #56]	; 0x38

  /* Key Initialisation */
  CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 800178a:	f7ff fcef 	bl	800116c <CRYP_KeyInit>

  /*------------------ AES Decryption ------------------*/
  if(Mode == MODE_DECRYPT) /* AES decryption */
 800178e:	b90c      	cbnz	r4, 8001794 <CRYP_AES_CTR+0xda>
  {
    /* Crypto Init for decryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 8001790:	2304      	movs	r3, #4
 8001792:	e000      	b.n	8001796 <CRYP_AES_CTR+0xdc>
  }
  /*------------------ AES Encryption ------------------*/
  else /* AES encryption */
  {
    /* Crypto Init for Encryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
 8001794:	2300      	movs	r3, #0
 8001796:	f8ad 303c 	strh.w	r3, [sp, #60]	; 0x3c
  }
  AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CTR;
 800179a:	2330      	movs	r3, #48	; 0x30
 800179c:	f8ad 303e 	strh.w	r3, [sp, #62]	; 0x3e
  AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
  CRYP_Init(&AES_CRYP_InitStructure);
 80017a0:	a80f      	add	r0, sp, #60	; 0x3c
  {
    /* Crypto Init for Encryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
  }
  AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CTR;
  AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 80017a2:	2380      	movs	r3, #128	; 0x80
 80017a4:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
  CRYP_Init(&AES_CRYP_InitStructure);
 80017a8:	f7ff fcab 	bl	8001102 <CRYP_Init>

  /* CRYP Initialization Vectors */
  CRYP_IVInit(&AES_CRYP_IVInitStructure);
 80017ac:	a80b      	add	r0, sp, #44	; 0x2c
 80017ae:	f7ff fcfb 	bl	80011a8 <CRYP_IVInit>
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 80017b2:	2400      	movs	r4, #0

  /* CRYP Initialization Vectors */
  CRYP_IVInit(&AES_CRYP_IVInitStructure);

  /* Flush IN/OUT FIFOs */
  CRYP_FIFOFlush();
 80017b4:	f7ff fd0a 	bl	80011cc <CRYP_FIFOFlush>

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);
 80017b8:	2001      	movs	r0, #1
 80017ba:	f7ff fd0f 	bl	80011dc <CRYP_Cmd>
  CRYP_InitTypeDef AES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
 80017be:	2501      	movs	r5, #1
    CRYP_DataIn(*(uint32_t*)(inputaddr));
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
    inputaddr+=4;
    /* Wait until the complete message has been processed */
    counter = 0;
 80017c0:	4626      	mov	r6, r4
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 80017c2:	e031      	b.n	8001828 <CRYP_AES_CTR+0x16e>
  {

    /* Write the Input block in the IN FIFO */
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 80017c4:	f85a 0004 	ldr.w	r0, [sl, r4]
 80017c8:	f7ff fd14 	bl	80011f4 <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 80017cc:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80017d0:	f7ff fd10 	bl	80011f4 <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 80017d4:	f8d8 0008 	ldr.w	r0, [r8, #8]
 80017d8:	f7ff fd0c 	bl	80011f4 <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 80017dc:	f8d8 000c 	ldr.w	r0, [r8, #12]
 80017e0:	f7ff fd08 	bl	80011f4 <CRYP_DataIn>
    inputaddr+=4;
 80017e4:	f108 0810 	add.w	r8, r8, #16
    /* Wait until the complete message has been processed */
    counter = 0;
 80017e8:	9611      	str	r6, [sp, #68]	; 0x44
    do
    {
      busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 80017ea:	2010      	movs	r0, #16
 80017ec:	f7ff fda0 	bl	8001330 <CRYP_GetFlagStatus>
      counter++;
 80017f0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80017f2:	3301      	adds	r3, #1
 80017f4:	9311      	str	r3, [sp, #68]	; 0x44
    }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 80017f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80017f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017fc:	d002      	beq.n	8001804 <CRYP_AES_CTR+0x14a>
 80017fe:	2800      	cmp	r0, #0
 8001800:	d1f3      	bne.n	80017ea <CRYP_AES_CTR+0x130>
 8001802:	e000      	b.n	8001806 <CRYP_AES_CTR+0x14c>

    if (busystatus != RESET)
 8001804:	b970      	cbnz	r0, 8001824 <CRYP_AES_CTR+0x16a>
    }
    else
    {

      /* Read the Output block from the Output FIFO */
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001806:	f7ff fcfb 	bl	8001200 <CRYP_DataOut>
 800180a:	6038      	str	r0, [r7, #0]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 800180c:	f7ff fcf8 	bl	8001200 <CRYP_DataOut>
 8001810:	6078      	str	r0, [r7, #4]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001812:	f7ff fcf5 	bl	8001200 <CRYP_DataOut>
 8001816:	60b8      	str	r0, [r7, #8]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001818:	f7ff fcf2 	bl	8001200 <CRYP_DataOut>
      outputaddr+=4;
 800181c:	2501      	movs	r5, #1
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 800181e:	60f8      	str	r0, [r7, #12]
      outputaddr+=4;
 8001820:	3710      	adds	r7, #16
 8001822:	e000      	b.n	8001826 <CRYP_AES_CTR+0x16c>
      counter++;
    }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));

    if (busystatus != RESET)
   {
       status = ERROR;
 8001824:	2500      	movs	r5, #0
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 8001826:	3410      	adds	r4, #16
 8001828:	455c      	cmp	r4, fp
 800182a:	d201      	bcs.n	8001830 <CRYP_AES_CTR+0x176>
 800182c:	2d00      	cmp	r5, #0
 800182e:	d1c9      	bne.n	80017c4 <CRYP_AES_CTR+0x10a>
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
      outputaddr+=4;
    }
  }
  /* Disable Crypto */
  CRYP_Cmd(DISABLE);
 8001830:	2000      	movs	r0, #0
 8001832:	f7ff fcd3 	bl	80011dc <CRYP_Cmd>

  return status;
}
 8001836:	4628      	mov	r0, r5
 8001838:	b013      	add	sp, #76	; 0x4c
 800183a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800183e <CRYP_DES_ECB>:
  *          - SUCCESS: Operation done
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_DES_ECB(uint8_t Mode, uint8_t Key[8], uint8_t *Input, 
                         uint32_t Ilength, uint8_t *Output)
{
 800183e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001842:	b08c      	sub	sp, #48	; 0x30
 8001844:	4604      	mov	r4, r0
  CRYP_InitTypeDef DES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef DES_CRYP_KeyInitStructure;
  __IO uint32_t counter = 0;
 8001846:	f04f 0900 	mov.w	r9, #0
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&DES_CRYP_KeyInitStructure);
 800184a:	a801      	add	r0, sp, #4
  *          - SUCCESS: Operation done
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_DES_ECB(uint8_t Mode, uint8_t Key[8], uint8_t *Input, 
                         uint32_t Ilength, uint8_t *Output)
{
 800184c:	460d      	mov	r5, r1
 800184e:	4616      	mov	r6, r2
 8001850:	469a      	mov	sl, r3
  CRYP_InitTypeDef DES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef DES_CRYP_KeyInitStructure;
  __IO uint32_t counter = 0;
 8001852:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
 8001856:	4690      	mov	r8, r2
  uint32_t outputaddr = (uint32_t)Output;
 8001858:	9f14      	ldr	r7, [sp, #80]	; 0x50
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&DES_CRYP_KeyInitStructure);
 800185a:	f7ff fc9b 	bl	8001194 <CRYP_KeyStructInit>

  /* Crypto Init for Encryption process */
  if( Mode == MODE_ENCRYPT ) /* DES encryption */
 800185e:	2c01      	cmp	r4, #1
 8001860:	d102      	bne.n	8001868 <CRYP_DES_ECB+0x2a>
  {
     DES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
 8001862:	f8ad 9024 	strh.w	r9, [sp, #36]	; 0x24
 8001866:	e002      	b.n	800186e <CRYP_DES_ECB+0x30>
  }
  else/* if( Mode == MODE_DECRYPT )*/ /* DES decryption */
  {      
     DES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Decrypt;
 8001868:	2304      	movs	r3, #4
 800186a:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
  }

  DES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_DES_ECB;
 800186e:	2310      	movs	r3, #16
 8001870:	f8ad 3026 	strh.w	r3, [sp, #38]	; 0x26
  DES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
  CRYP_Init(&DES_CRYP_InitStructure);
 8001874:	a809      	add	r0, sp, #36	; 0x24
  {      
     DES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Decrypt;
  }

  DES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_DES_ECB;
  DES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 8001876:	2380      	movs	r3, #128	; 0x80
 8001878:	f8ad 3028 	strh.w	r3, [sp, #40]	; 0x28
  CRYP_Init(&DES_CRYP_InitStructure);
 800187c:	f7ff fc41 	bl	8001102 <CRYP_Init>
 8001880:	682b      	ldr	r3, [r5, #0]
 8001882:	ba1b      	rev	r3, r3

  /* Key Initialisation */
  DES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 8001884:	9303      	str	r3, [sp, #12]
 8001886:	686b      	ldr	r3, [r5, #4]
 8001888:	ba1b      	rev	r3, r3
  keyaddr+=4;
  DES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
  CRYP_KeyInit(& DES_CRYP_KeyInitStructure);
 800188a:	a801      	add	r0, sp, #4
  CRYP_Init(&DES_CRYP_InitStructure);

  /* Key Initialisation */
  DES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
  keyaddr+=4;
  DES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 800188c:	9304      	str	r3, [sp, #16]
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 800188e:	2400      	movs	r4, #0

  /* Key Initialisation */
  DES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
  keyaddr+=4;
  DES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
  CRYP_KeyInit(& DES_CRYP_KeyInitStructure);
 8001890:	f7ff fc6c 	bl	800116c <CRYP_KeyInit>

  /* Flush IN/OUT FIFO */
  CRYP_FIFOFlush();
 8001894:	f7ff fc9a 	bl	80011cc <CRYP_FIFOFlush>

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);
 8001898:	2001      	movs	r0, #1
 800189a:	f7ff fc9f 	bl	80011dc <CRYP_Cmd>
{
  CRYP_InitTypeDef DES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef DES_CRYP_KeyInitStructure;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
 800189e:	2501      	movs	r5, #1
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
    inputaddr+=4;

/* Wait until the complete message has been processed */
    counter = 0;
 80018a0:	46a1      	mov	r9, r4
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 80018a2:	e023      	b.n	80018ec <CRYP_DES_ECB+0xae>
  {

    /* Write the Input block in the Input FIFO */
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 80018a4:	5930      	ldr	r0, [r6, r4]
 80018a6:	f7ff fca5 	bl	80011f4 <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 80018aa:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80018ae:	f7ff fca1 	bl	80011f4 <CRYP_DataIn>
    inputaddr+=4;
 80018b2:	f108 0808 	add.w	r8, r8, #8

/* Wait until the complete message has been processed */
    counter = 0;
 80018b6:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
    do
    {
      busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 80018ba:	2010      	movs	r0, #16
 80018bc:	f7ff fd38 	bl	8001330 <CRYP_GetFlagStatus>
      counter++;
 80018c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80018c2:	3301      	adds	r3, #1
 80018c4:	930b      	str	r3, [sp, #44]	; 0x2c
    }while ((counter != DESBUSY_TIMEOUT) && (busystatus != RESET));
 80018c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80018c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018cc:	d002      	beq.n	80018d4 <CRYP_DES_ECB+0x96>
 80018ce:	2800      	cmp	r0, #0
 80018d0:	d1f3      	bne.n	80018ba <CRYP_DES_ECB+0x7c>
 80018d2:	e000      	b.n	80018d6 <CRYP_DES_ECB+0x98>

    if (busystatus != RESET)
 80018d4:	b940      	cbnz	r0, 80018e8 <CRYP_DES_ECB+0xaa>
    }
    else
    {

      /* Read the Output block from the Output FIFO */
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 80018d6:	f7ff fc93 	bl	8001200 <CRYP_DataOut>
 80018da:	6038      	str	r0, [r7, #0]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 80018dc:	f7ff fc90 	bl	8001200 <CRYP_DataOut>
      outputaddr+=4;
 80018e0:	2501      	movs	r5, #1
    {

      /* Read the Output block from the Output FIFO */
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 80018e2:	6078      	str	r0, [r7, #4]
      outputaddr+=4;
 80018e4:	3708      	adds	r7, #8
 80018e6:	e000      	b.n	80018ea <CRYP_DES_ECB+0xac>
      counter++;
    }while ((counter != DESBUSY_TIMEOUT) && (busystatus != RESET));

    if (busystatus != RESET)
   {
       status = ERROR;
 80018e8:	2500      	movs	r5, #0
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 80018ea:	3408      	adds	r4, #8
 80018ec:	4554      	cmp	r4, sl
 80018ee:	d201      	bcs.n	80018f4 <CRYP_DES_ECB+0xb6>
 80018f0:	2d00      	cmp	r5, #0
 80018f2:	d1d7      	bne.n	80018a4 <CRYP_DES_ECB+0x66>
      outputaddr+=4;
    }
  }

  /* Disable Crypto */
  CRYP_Cmd(DISABLE);
 80018f4:	2000      	movs	r0, #0
 80018f6:	f7ff fc71 	bl	80011dc <CRYP_Cmd>

  return status; 
}
 80018fa:	4628      	mov	r0, r5
 80018fc:	b00c      	add	sp, #48	; 0x30
 80018fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08001902 <CRYP_DES_CBC>:
  *          - SUCCESS: Operation done
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_DES_CBC(uint8_t Mode, uint8_t Key[8], uint8_t InitVectors[8],
                         uint8_t *Input, uint32_t Ilength, uint8_t *Output)
{
 8001902:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001906:	b091      	sub	sp, #68	; 0x44
 8001908:	4604      	mov	r4, r0
  CRYP_InitTypeDef DES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef DES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef DES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
 800190a:	f04f 0a00 	mov.w	sl, #0
  uint32_t outputaddr = (uint32_t)Output;
  uint32_t ivaddr     = (uint32_t)InitVectors;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&DES_CRYP_KeyInitStructure);
 800190e:	a801      	add	r0, sp, #4
  *          - SUCCESS: Operation done
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_DES_CBC(uint8_t Mode, uint8_t Key[8], uint8_t InitVectors[8],
                         uint8_t *Input, uint32_t Ilength, uint8_t *Output)
{
 8001910:	460d      	mov	r5, r1
 8001912:	4616      	mov	r6, r2
 8001914:	4699      	mov	r9, r3
 8001916:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
  CRYP_InitTypeDef DES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef DES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef DES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
 800191a:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
 800191e:	4698      	mov	r8, r3
  uint32_t outputaddr = (uint32_t)Output;
 8001920:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
  uint32_t ivaddr     = (uint32_t)InitVectors;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&DES_CRYP_KeyInitStructure);
 8001922:	f7ff fc37 	bl	8001194 <CRYP_KeyStructInit>

  /* Crypto Init for Encryption process */
  if(Mode == MODE_ENCRYPT) /* DES encryption */
 8001926:	2c01      	cmp	r4, #1
 8001928:	d102      	bne.n	8001930 <CRYP_DES_CBC+0x2e>
  {
     DES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
 800192a:	f8ad a034 	strh.w	sl, [sp, #52]	; 0x34
 800192e:	e002      	b.n	8001936 <CRYP_DES_CBC+0x34>
  }
  else /*if(Mode == MODE_DECRYPT)*/ /* DES decryption */
  {
     DES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Decrypt;
 8001930:	2304      	movs	r3, #4
 8001932:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
  }

  DES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_DES_CBC;
 8001936:	2318      	movs	r3, #24
 8001938:	f8ad 3036 	strh.w	r3, [sp, #54]	; 0x36
  DES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
  CRYP_Init(&DES_CRYP_InitStructure);
 800193c:	a80d      	add	r0, sp, #52	; 0x34
  {
     DES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Decrypt;
  }

  DES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_DES_CBC;
  DES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 800193e:	2380      	movs	r3, #128	; 0x80
 8001940:	f8ad 3038 	strh.w	r3, [sp, #56]	; 0x38
  CRYP_Init(&DES_CRYP_InitStructure);
 8001944:	f7ff fbdd 	bl	8001102 <CRYP_Init>
 8001948:	682b      	ldr	r3, [r5, #0]
 800194a:	ba1b      	rev	r3, r3

  /* Key Initialisation */
  DES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 800194c:	9303      	str	r3, [sp, #12]
 800194e:	686b      	ldr	r3, [r5, #4]
 8001950:	ba1b      	rev	r3, r3
  keyaddr+=4;
  DES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
  CRYP_KeyInit(& DES_CRYP_KeyInitStructure);
 8001952:	a801      	add	r0, sp, #4
  CRYP_Init(&DES_CRYP_InitStructure);

  /* Key Initialisation */
  DES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
  keyaddr+=4;
  DES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 8001954:	9304      	str	r3, [sp, #16]
  CRYP_KeyInit(& DES_CRYP_KeyInitStructure);
 8001956:	f7ff fc09 	bl	800116c <CRYP_KeyInit>
 800195a:	6833      	ldr	r3, [r6, #0]
 800195c:	ba1b      	rev	r3, r3

  /* Initialization Vectors */
  DES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 800195e:	9309      	str	r3, [sp, #36]	; 0x24
 8001960:	6873      	ldr	r3, [r6, #4]
 8001962:	ba1b      	rev	r3, r3
  ivaddr+=4;
  DES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
  CRYP_IVInit(&DES_CRYP_IVInitStructure);
 8001964:	a809      	add	r0, sp, #36	; 0x24
  CRYP_KeyInit(& DES_CRYP_KeyInitStructure);

  /* Initialization Vectors */
  DES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
  ivaddr+=4;
  DES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 8001966:	930a      	str	r3, [sp, #40]	; 0x28
  CRYP_FIFOFlush();
  
  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 8001968:	2400      	movs	r4, #0

  /* Initialization Vectors */
  DES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
  ivaddr+=4;
  DES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
  CRYP_IVInit(&DES_CRYP_IVInitStructure);
 800196a:	f7ff fc1d 	bl	80011a8 <CRYP_IVInit>

  /* Flush IN/OUT FIFO */
  CRYP_FIFOFlush();
 800196e:	f7ff fc2d 	bl	80011cc <CRYP_FIFOFlush>
  
  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);
 8001972:	2001      	movs	r0, #1
 8001974:	f7ff fc32 	bl	80011dc <CRYP_Cmd>
  CRYP_InitTypeDef DES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef DES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef DES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
 8001978:	2501      	movs	r5, #1
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
    inputaddr+=4;

    /* Wait until the complete message has been processed */
    counter = 0;
 800197a:	4626      	mov	r6, r4
  CRYP_FIFOFlush();
  
  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 800197c:	e023      	b.n	80019c6 <CRYP_DES_CBC+0xc4>
  {
    /* Write the Input block in the Input FIFO */
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 800197e:	f859 0004 	ldr.w	r0, [r9, r4]
 8001982:	f7ff fc37 	bl	80011f4 <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 8001986:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800198a:	f7ff fc33 	bl	80011f4 <CRYP_DataIn>
    inputaddr+=4;
 800198e:	f108 0808 	add.w	r8, r8, #8

    /* Wait until the complete message has been processed */
    counter = 0;
 8001992:	960f      	str	r6, [sp, #60]	; 0x3c
    do
    {
      busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 8001994:	2010      	movs	r0, #16
 8001996:	f7ff fccb 	bl	8001330 <CRYP_GetFlagStatus>
      counter++;
 800199a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800199c:	3301      	adds	r3, #1
 800199e:	930f      	str	r3, [sp, #60]	; 0x3c
    }while ((counter != DESBUSY_TIMEOUT) && (busystatus != RESET));
 80019a0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80019a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019a6:	d002      	beq.n	80019ae <CRYP_DES_CBC+0xac>
 80019a8:	2800      	cmp	r0, #0
 80019aa:	d1f3      	bne.n	8001994 <CRYP_DES_CBC+0x92>
 80019ac:	e000      	b.n	80019b0 <CRYP_DES_CBC+0xae>

    if (busystatus != RESET)
 80019ae:	b940      	cbnz	r0, 80019c2 <CRYP_DES_CBC+0xc0>
       status = ERROR;
    }
    else
    {
      /* Read the Output block from the Output FIFO */
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 80019b0:	f7ff fc26 	bl	8001200 <CRYP_DataOut>
 80019b4:	6038      	str	r0, [r7, #0]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 80019b6:	f7ff fc23 	bl	8001200 <CRYP_DataOut>
      outputaddr+=4;
 80019ba:	2501      	movs	r5, #1
    else
    {
      /* Read the Output block from the Output FIFO */
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 80019bc:	6078      	str	r0, [r7, #4]
      outputaddr+=4;
 80019be:	3708      	adds	r7, #8
 80019c0:	e000      	b.n	80019c4 <CRYP_DES_CBC+0xc2>
      counter++;
    }while ((counter != DESBUSY_TIMEOUT) && (busystatus != RESET));

    if (busystatus != RESET)
   {
       status = ERROR;
 80019c2:	2500      	movs	r5, #0
  CRYP_FIFOFlush();
  
  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 80019c4:	3408      	adds	r4, #8
 80019c6:	455c      	cmp	r4, fp
 80019c8:	d201      	bcs.n	80019ce <CRYP_DES_CBC+0xcc>
 80019ca:	2d00      	cmp	r5, #0
 80019cc:	d1d7      	bne.n	800197e <CRYP_DES_CBC+0x7c>
      outputaddr+=4;
    }
  }

  /* Disable Crypto */
  CRYP_Cmd(DISABLE);
 80019ce:	2000      	movs	r0, #0
 80019d0:	f7ff fc04 	bl	80011dc <CRYP_Cmd>

  return status; 
}
 80019d4:	4628      	mov	r0, r5
 80019d6:	b011      	add	sp, #68	; 0x44
 80019d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080019dc <CRYP_TDES_ECB>:
  *          - SUCCESS: Operation done
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_TDES_ECB(uint8_t Mode, uint8_t Key[24], uint8_t *Input, 
                          uint32_t Ilength, uint8_t *Output)
{
 80019dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80019e0:	b08c      	sub	sp, #48	; 0x30
 80019e2:	4604      	mov	r4, r0
  CRYP_InitTypeDef TDES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef TDES_CRYP_KeyInitStructure;
  __IO uint32_t counter = 0;
 80019e4:	f04f 0900 	mov.w	r9, #0
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&TDES_CRYP_KeyInitStructure);
 80019e8:	a801      	add	r0, sp, #4
  *          - SUCCESS: Operation done
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_TDES_ECB(uint8_t Mode, uint8_t Key[24], uint8_t *Input, 
                          uint32_t Ilength, uint8_t *Output)
{
 80019ea:	460d      	mov	r5, r1
 80019ec:	4616      	mov	r6, r2
 80019ee:	469a      	mov	sl, r3
  CRYP_InitTypeDef TDES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef TDES_CRYP_KeyInitStructure;
  __IO uint32_t counter = 0;
 80019f0:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
 80019f4:	4690      	mov	r8, r2
  uint32_t outputaddr = (uint32_t)Output;
 80019f6:	9f14      	ldr	r7, [sp, #80]	; 0x50
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&TDES_CRYP_KeyInitStructure);
 80019f8:	f7ff fbcc 	bl	8001194 <CRYP_KeyStructInit>

  /* Crypto Init for Encryption process */
  if(Mode == MODE_ENCRYPT) /* TDES encryption */
 80019fc:	2c01      	cmp	r4, #1
 80019fe:	d102      	bne.n	8001a06 <CRYP_TDES_ECB+0x2a>
  {
     TDES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
 8001a00:	f8ad 9024 	strh.w	r9, [sp, #36]	; 0x24
 8001a04:	e002      	b.n	8001a0c <CRYP_TDES_ECB+0x30>
  }
  else /*if(Mode == MODE_DECRYPT)*/ /* TDES decryption */
  {
     TDES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 8001a06:	2304      	movs	r3, #4
 8001a08:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
  }

  TDES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_TDES_ECB;
  TDES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 8001a0c:	2380      	movs	r3, #128	; 0x80
  CRYP_Init(&TDES_CRYP_InitStructure);
 8001a0e:	a809      	add	r0, sp, #36	; 0x24
  {
     TDES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
  }

  TDES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_TDES_ECB;
  TDES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 8001a10:	f8ad 3028 	strh.w	r3, [sp, #40]	; 0x28
  else /*if(Mode == MODE_DECRYPT)*/ /* TDES decryption */
  {
     TDES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
  }

  TDES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_TDES_ECB;
 8001a14:	f8ad 9026 	strh.w	r9, [sp, #38]	; 0x26
  TDES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
  CRYP_Init(&TDES_CRYP_InitStructure);
 8001a18:	f7ff fb73 	bl	8001102 <CRYP_Init>
 8001a1c:	682b      	ldr	r3, [r5, #0]
 8001a1e:	ba1b      	rev	r3, r3

  /* Key Initialisation */
  TDES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 8001a20:	9303      	str	r3, [sp, #12]
 8001a22:	686b      	ldr	r3, [r5, #4]
 8001a24:	ba1b      	rev	r3, r3
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 8001a26:	9304      	str	r3, [sp, #16]
 8001a28:	68ab      	ldr	r3, [r5, #8]
 8001a2a:	ba1b      	rev	r3, r3
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 8001a2c:	9305      	str	r3, [sp, #20]
 8001a2e:	68eb      	ldr	r3, [r5, #12]
 8001a30:	ba1b      	rev	r3, r3
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 8001a32:	9306      	str	r3, [sp, #24]
 8001a34:	692b      	ldr	r3, [r5, #16]
 8001a36:	ba1b      	rev	r3, r3
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 8001a38:	9307      	str	r3, [sp, #28]
 8001a3a:	696b      	ldr	r3, [r5, #20]
 8001a3c:	ba1b      	rev	r3, r3
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
  CRYP_KeyInit(& TDES_CRYP_KeyInitStructure);
 8001a3e:	a801      	add	r0, sp, #4
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 8001a40:	9308      	str	r3, [sp, #32]
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 8001a42:	2400      	movs	r4, #0
  TDES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
  CRYP_KeyInit(& TDES_CRYP_KeyInitStructure);
 8001a44:	f7ff fb92 	bl	800116c <CRYP_KeyInit>

  /* Flush IN/OUT FIFO */
  CRYP_FIFOFlush();
 8001a48:	f7ff fbc0 	bl	80011cc <CRYP_FIFOFlush>

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);
 8001a4c:	2001      	movs	r0, #1
 8001a4e:	f7ff fbc5 	bl	80011dc <CRYP_Cmd>
{
  CRYP_InitTypeDef TDES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef TDES_CRYP_KeyInitStructure;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
 8001a52:	2501      	movs	r5, #1
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
    inputaddr+=4;

    /* Wait until the complete message has been processed */
    counter = 0;
 8001a54:	46a1      	mov	r9, r4
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 8001a56:	e023      	b.n	8001aa0 <CRYP_TDES_ECB+0xc4>
  {
    /* Write the Input block in the Input FIFO */
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 8001a58:	5930      	ldr	r0, [r6, r4]
 8001a5a:	f7ff fbcb 	bl	80011f4 <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 8001a5e:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8001a62:	f7ff fbc7 	bl	80011f4 <CRYP_DataIn>
    inputaddr+=4;
 8001a66:	f108 0808 	add.w	r8, r8, #8

    /* Wait until the complete message has been processed */
    counter = 0;
 8001a6a:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
    do
    {
      busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 8001a6e:	2010      	movs	r0, #16
 8001a70:	f7ff fc5e 	bl	8001330 <CRYP_GetFlagStatus>
      counter++;
 8001a74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001a76:	3301      	adds	r3, #1
 8001a78:	930b      	str	r3, [sp, #44]	; 0x2c
    }while ((counter != TDESBUSY_TIMEOUT) && (busystatus != RESET));
 8001a7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001a7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a80:	d002      	beq.n	8001a88 <CRYP_TDES_ECB+0xac>
 8001a82:	2800      	cmp	r0, #0
 8001a84:	d1f3      	bne.n	8001a6e <CRYP_TDES_ECB+0x92>
 8001a86:	e000      	b.n	8001a8a <CRYP_TDES_ECB+0xae>

    if (busystatus != RESET)
 8001a88:	b940      	cbnz	r0, 8001a9c <CRYP_TDES_ECB+0xc0>
    }
    else
    {

      /* Read the Output block from the Output FIFO */
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001a8a:	f7ff fbb9 	bl	8001200 <CRYP_DataOut>
 8001a8e:	6038      	str	r0, [r7, #0]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001a90:	f7ff fbb6 	bl	8001200 <CRYP_DataOut>
      outputaddr+=4;
 8001a94:	2501      	movs	r5, #1
    {

      /* Read the Output block from the Output FIFO */
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001a96:	6078      	str	r0, [r7, #4]
      outputaddr+=4;
 8001a98:	3708      	adds	r7, #8
 8001a9a:	e000      	b.n	8001a9e <CRYP_TDES_ECB+0xc2>
      counter++;
    }while ((counter != TDESBUSY_TIMEOUT) && (busystatus != RESET));

    if (busystatus != RESET)
    {
       status = ERROR;
 8001a9c:	2500      	movs	r5, #0
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 8001a9e:	3408      	adds	r4, #8
 8001aa0:	4554      	cmp	r4, sl
 8001aa2:	d201      	bcs.n	8001aa8 <CRYP_TDES_ECB+0xcc>
 8001aa4:	2d00      	cmp	r5, #0
 8001aa6:	d1d7      	bne.n	8001a58 <CRYP_TDES_ECB+0x7c>
      outputaddr+=4;
    }
  }

  /* Disable Crypto */
  CRYP_Cmd(DISABLE);
 8001aa8:	2000      	movs	r0, #0
 8001aaa:	f7ff fb97 	bl	80011dc <CRYP_Cmd>

  return status; 
}
 8001aae:	4628      	mov	r0, r5
 8001ab0:	b00c      	add	sp, #48	; 0x30
 8001ab2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08001ab6 <CRYP_TDES_CBC>:
  *          - SUCCESS: Operation done
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_TDES_CBC(uint8_t Mode, uint8_t Key[24], uint8_t InitVectors[8],
                          uint8_t *Input, uint32_t Ilength, uint8_t *Output)
{
 8001ab6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001aba:	b091      	sub	sp, #68	; 0x44
 8001abc:	4604      	mov	r4, r0
  CRYP_InitTypeDef TDES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef TDES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef TDES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
 8001abe:	f04f 0a00 	mov.w	sl, #0
  uint32_t outputaddr = (uint32_t)Output;
  uint32_t ivaddr     = (uint32_t)InitVectors;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&TDES_CRYP_KeyInitStructure);
 8001ac2:	a801      	add	r0, sp, #4
  *          - SUCCESS: Operation done
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_TDES_CBC(uint8_t Mode, uint8_t Key[24], uint8_t InitVectors[8],
                          uint8_t *Input, uint32_t Ilength, uint8_t *Output)
{
 8001ac4:	460d      	mov	r5, r1
 8001ac6:	4616      	mov	r6, r2
 8001ac8:	4699      	mov	r9, r3
 8001aca:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
  CRYP_InitTypeDef TDES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef TDES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef TDES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
 8001ace:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
 8001ad2:	4698      	mov	r8, r3
  uint32_t outputaddr = (uint32_t)Output;
 8001ad4:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
  uint32_t ivaddr     = (uint32_t)InitVectors;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&TDES_CRYP_KeyInitStructure);
 8001ad6:	f7ff fb5d 	bl	8001194 <CRYP_KeyStructInit>

  /* Crypto Init for Encryption process */
  if(Mode == MODE_ENCRYPT) /* TDES encryption */
 8001ada:	2c01      	cmp	r4, #1
 8001adc:	d102      	bne.n	8001ae4 <CRYP_TDES_CBC+0x2e>
  {
    TDES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
 8001ade:	f8ad a034 	strh.w	sl, [sp, #52]	; 0x34
 8001ae2:	e002      	b.n	8001aea <CRYP_TDES_CBC+0x34>
  }
  else
  {
    TDES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 8001ae4:	2304      	movs	r3, #4
 8001ae6:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
  }
  TDES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_TDES_CBC;
 8001aea:	2308      	movs	r3, #8
 8001aec:	f8ad 3036 	strh.w	r3, [sp, #54]	; 0x36
  TDES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;

  CRYP_Init(&TDES_CRYP_InitStructure);
 8001af0:	a80d      	add	r0, sp, #52	; 0x34
  else
  {
    TDES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
  }
  TDES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_TDES_CBC;
  TDES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 8001af2:	2380      	movs	r3, #128	; 0x80
 8001af4:	f8ad 3038 	strh.w	r3, [sp, #56]	; 0x38

  CRYP_Init(&TDES_CRYP_InitStructure);
 8001af8:	f7ff fb03 	bl	8001102 <CRYP_Init>
 8001afc:	682b      	ldr	r3, [r5, #0]
 8001afe:	ba1b      	rev	r3, r3

  /* Key Initialisation */
  TDES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 8001b00:	9303      	str	r3, [sp, #12]
 8001b02:	686b      	ldr	r3, [r5, #4]
 8001b04:	ba1b      	rev	r3, r3
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 8001b06:	9304      	str	r3, [sp, #16]
 8001b08:	68ab      	ldr	r3, [r5, #8]
 8001b0a:	ba1b      	rev	r3, r3
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 8001b0c:	9305      	str	r3, [sp, #20]
 8001b0e:	68eb      	ldr	r3, [r5, #12]
 8001b10:	ba1b      	rev	r3, r3
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 8001b12:	9306      	str	r3, [sp, #24]
 8001b14:	692b      	ldr	r3, [r5, #16]
 8001b16:	ba1b      	rev	r3, r3
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 8001b18:	9307      	str	r3, [sp, #28]
 8001b1a:	696b      	ldr	r3, [r5, #20]
 8001b1c:	ba1b      	rev	r3, r3
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
  CRYP_KeyInit(& TDES_CRYP_KeyInitStructure);
 8001b1e:	a801      	add	r0, sp, #4
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 8001b20:	9308      	str	r3, [sp, #32]
  CRYP_KeyInit(& TDES_CRYP_KeyInitStructure);
 8001b22:	f7ff fb23 	bl	800116c <CRYP_KeyInit>
 8001b26:	6833      	ldr	r3, [r6, #0]
 8001b28:	ba1b      	rev	r3, r3

  /* Initialization Vectors */
  TDES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 8001b2a:	9309      	str	r3, [sp, #36]	; 0x24
 8001b2c:	6873      	ldr	r3, [r6, #4]
 8001b2e:	ba1b      	rev	r3, r3
  ivaddr+=4;
  TDES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
  CRYP_IVInit(&TDES_CRYP_IVInitStructure);
 8001b30:	a809      	add	r0, sp, #36	; 0x24
  CRYP_KeyInit(& TDES_CRYP_KeyInitStructure);

  /* Initialization Vectors */
  TDES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
  ivaddr+=4;
  TDES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 8001b32:	930a      	str	r3, [sp, #40]	; 0x28
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 8001b34:	2400      	movs	r4, #0

  /* Initialization Vectors */
  TDES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
  ivaddr+=4;
  TDES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
  CRYP_IVInit(&TDES_CRYP_IVInitStructure);
 8001b36:	f7ff fb37 	bl	80011a8 <CRYP_IVInit>

  /* Flush IN/OUT FIFO */
  CRYP_FIFOFlush();
 8001b3a:	f7ff fb47 	bl	80011cc <CRYP_FIFOFlush>

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);
 8001b3e:	2001      	movs	r0, #1
 8001b40:	f7ff fb4c 	bl	80011dc <CRYP_Cmd>
  CRYP_InitTypeDef TDES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef TDES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef TDES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
 8001b44:	2501      	movs	r5, #1
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
    inputaddr+=4;

    /* Wait until the complete message has been processed */
    counter = 0;
 8001b46:	4626      	mov	r6, r4
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 8001b48:	e023      	b.n	8001b92 <CRYP_TDES_CBC+0xdc>
  {
    /* Write the Input block in the Input FIFO */
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 8001b4a:	f859 0004 	ldr.w	r0, [r9, r4]
 8001b4e:	f7ff fb51 	bl	80011f4 <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 8001b52:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8001b56:	f7ff fb4d 	bl	80011f4 <CRYP_DataIn>
    inputaddr+=4;
 8001b5a:	f108 0808 	add.w	r8, r8, #8

    /* Wait until the complete message has been processed */
    counter = 0;
 8001b5e:	960f      	str	r6, [sp, #60]	; 0x3c
    do
    {
      busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 8001b60:	2010      	movs	r0, #16
 8001b62:	f7ff fbe5 	bl	8001330 <CRYP_GetFlagStatus>
      counter++;
 8001b66:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8001b68:	3301      	adds	r3, #1
 8001b6a:	930f      	str	r3, [sp, #60]	; 0x3c
    }while ((counter != TDESBUSY_TIMEOUT) && (busystatus != RESET));
 8001b6c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8001b6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b72:	d002      	beq.n	8001b7a <CRYP_TDES_CBC+0xc4>
 8001b74:	2800      	cmp	r0, #0
 8001b76:	d1f3      	bne.n	8001b60 <CRYP_TDES_CBC+0xaa>
 8001b78:	e000      	b.n	8001b7c <CRYP_TDES_CBC+0xc6>

    if (busystatus != RESET)
 8001b7a:	b940      	cbnz	r0, 8001b8e <CRYP_TDES_CBC+0xd8>
    }
    else
    {

      /* Read the Output block from the Output FIFO */
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001b7c:	f7ff fb40 	bl	8001200 <CRYP_DataOut>
 8001b80:	6038      	str	r0, [r7, #0]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001b82:	f7ff fb3d 	bl	8001200 <CRYP_DataOut>
      outputaddr+=4;
 8001b86:	2501      	movs	r5, #1
    {

      /* Read the Output block from the Output FIFO */
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001b88:	6078      	str	r0, [r7, #4]
      outputaddr+=4;
 8001b8a:	3708      	adds	r7, #8
 8001b8c:	e000      	b.n	8001b90 <CRYP_TDES_CBC+0xda>
      counter++;
    }while ((counter != TDESBUSY_TIMEOUT) && (busystatus != RESET));

    if (busystatus != RESET)
   {
       status = ERROR;
 8001b8e:	2500      	movs	r5, #0
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 8001b90:	3408      	adds	r4, #8
 8001b92:	455c      	cmp	r4, fp
 8001b94:	d201      	bcs.n	8001b9a <CRYP_TDES_CBC+0xe4>
 8001b96:	2d00      	cmp	r5, #0
 8001b98:	d1d7      	bne.n	8001b4a <CRYP_TDES_CBC+0x94>
      outputaddr+=4;
    }
  }

  /* Disable Crypto */
  CRYP_Cmd(DISABLE);
 8001b9a:	2000      	movs	r0, #0
 8001b9c:	f7ff fb1e 	bl	80011dc <CRYP_Cmd>

  return status; 
}
 8001ba0:	4628      	mov	r0, r5
 8001ba2:	b011      	add	sp, #68	; 0x44
 8001ba4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001ba8 <DAC_DeInit>:
  * @brief  Deinitializes the DAC peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void DAC_DeInit(void)
{
 8001ba8:	b508      	push	{r3, lr}
  /* Enable DAC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE);
 8001baa:	2101      	movs	r1, #1
 8001bac:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8001bb0:	f001 ffda 	bl	8003b68 <RCC_APB1PeriphResetCmd>
  /* Release DAC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE);
 8001bb4:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8001bb8:	2100      	movs	r1, #0
}
 8001bba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
void DAC_DeInit(void)
{
  /* Enable DAC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE);
  /* Release DAC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE);
 8001bbe:	f001 bfd3 	b.w	8003b68 <RCC_APB1PeriphResetCmd>

08001bc2 <DAC_Init>:
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));

/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
 8001bc2:	4b0a      	ldr	r3, [pc, #40]	; (8001bec <DAC_Init+0x2a>)
  * @param  DAC_InitStruct: pointer to a DAC_InitTypeDef structure that contains
  *         the configuration information for the  specified DAC channel.
  * @retval None
  */
void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)
{
 8001bc4:	b530      	push	{r4, r5, lr}

/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
 8001bc6:	f640 72fe 	movw	r2, #4094	; 0xffe
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));

/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
 8001bca:	681c      	ldr	r4, [r3, #0]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
 8001bcc:	4082      	lsls	r2, r0
 8001bce:	ea24 0202 	bic.w	r2, r4, r2
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 8001bd2:	e891 0030 	ldmia.w	r1, {r4, r5}
 8001bd6:	4325      	orrs	r5, r4
 8001bd8:	688c      	ldr	r4, [r1, #8]
 8001bda:	4325      	orrs	r5, r4
 8001bdc:	68cc      	ldr	r4, [r1, #12]
 8001bde:	ea45 0104 	orr.w	r1, r5, r4
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
             DAC_InitStruct->DAC_OutputBuffer);
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
 8001be2:	fa11 f000 	lsls.w	r0, r1, r0
 8001be6:	4310      	orrs	r0, r2
  /* Write to DAC CR */
  DAC->CR = tmpreg1;
 8001be8:	6018      	str	r0, [r3, #0]
}
 8001bea:	bd30      	pop	{r4, r5, pc}
 8001bec:	40007400 	.word	0x40007400

08001bf0 <DAC_StructInit>:
  */
void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct)
{
/*--------------- Reset DAC init structure parameters values -----------------*/
  /* Initialize the DAC_Trigger member */
  DAC_InitStruct->DAC_Trigger = DAC_Trigger_None;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	6003      	str	r3, [r0, #0]
  /* Initialize the DAC_WaveGeneration member */
  DAC_InitStruct->DAC_WaveGeneration = DAC_WaveGeneration_None;
 8001bf4:	6043      	str	r3, [r0, #4]
  /* Initialize the DAC_LFSRUnmask_TriangleAmplitude member */
  DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude = DAC_LFSRUnmask_Bit0;
 8001bf6:	6083      	str	r3, [r0, #8]
  /* Initialize the DAC_OutputBuffer member */
  DAC_InitStruct->DAC_OutputBuffer = DAC_OutputBuffer_Enable;
 8001bf8:	60c3      	str	r3, [r0, #12]
}
 8001bfa:	4770      	bx	lr

08001bfc <DAC_Cmd>:
  *          This parameter can be: ENABLE or DISABLE.
  * @note   When the DAC channel is enabled the trigger source can no more be modified.
  * @retval None
  */
void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 8001bfc:	4b06      	ldr	r3, [pc, #24]	; (8001c18 <DAC_Cmd+0x1c>)
 8001bfe:	2201      	movs	r2, #1
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001c00:	b119      	cbz	r1, 8001c0a <DAC_Cmd+0xe>
  {
    /* Enable the selected DAC channel */
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
 8001c02:	6819      	ldr	r1, [r3, #0]
 8001c04:	4082      	lsls	r2, r0
 8001c06:	430a      	orrs	r2, r1
 8001c08:	e003      	b.n	8001c12 <DAC_Cmd+0x16>
  }
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel));
 8001c0a:	6819      	ldr	r1, [r3, #0]
 8001c0c:	4082      	lsls	r2, r0
 8001c0e:	ea21 0202 	bic.w	r2, r1, r2
 8001c12:	601a      	str	r2, [r3, #0]
 8001c14:	4770      	bx	lr
 8001c16:	bf00      	nop
 8001c18:	40007400 	.word	0x40007400

08001c1c <DAC_SoftwareTriggerCmd>:
  * @param  NewState: new state of the selected DAC channel software trigger.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_SoftwareTriggerCmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 8001c1c:	4b06      	ldr	r3, [pc, #24]	; (8001c38 <DAC_SoftwareTriggerCmd+0x1c>)
 8001c1e:	0900      	lsrs	r0, r0, #4
 8001c20:	2201      	movs	r2, #1
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001c22:	b119      	cbz	r1, 8001c2c <DAC_SoftwareTriggerCmd+0x10>
  {
    /* Enable software trigger for the selected DAC channel */
    DAC->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1 << (DAC_Channel >> 4);
 8001c24:	6859      	ldr	r1, [r3, #4]
 8001c26:	4082      	lsls	r2, r0
 8001c28:	430a      	orrs	r2, r1
 8001c2a:	e003      	b.n	8001c34 <DAC_SoftwareTriggerCmd+0x18>
  }
  else
  {
    /* Disable software trigger for the selected DAC channel */
    DAC->SWTRIGR &= ~((uint32_t)DAC_SWTRIGR_SWTRIG1 << (DAC_Channel >> 4));
 8001c2c:	6859      	ldr	r1, [r3, #4]
 8001c2e:	4082      	lsls	r2, r0
 8001c30:	ea21 0202 	bic.w	r2, r1, r2
 8001c34:	605a      	str	r2, [r3, #4]
 8001c36:	4770      	bx	lr
 8001c38:	40007400 	.word	0x40007400

08001c3c <DAC_DualSoftwareTriggerCmd>:
  * @param  NewState: new state of the DAC channels software triggers.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_DualSoftwareTriggerCmd(FunctionalState NewState)
{
 8001c3c:	4b04      	ldr	r3, [pc, #16]	; (8001c50 <DAC_DualSoftwareTriggerCmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable software trigger for both DAC channels */
    DAC->SWTRIGR |= DUAL_SWTRIG_SET;
 8001c3e:	685a      	ldr	r2, [r3, #4]
void DAC_DualSoftwareTriggerCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001c40:	b110      	cbz	r0, 8001c48 <DAC_DualSoftwareTriggerCmd+0xc>
  {
    /* Enable software trigger for both DAC channels */
    DAC->SWTRIGR |= DUAL_SWTRIG_SET;
 8001c42:	f042 0203 	orr.w	r2, r2, #3
 8001c46:	e001      	b.n	8001c4c <DAC_DualSoftwareTriggerCmd+0x10>
  }
  else
  {
    /* Disable software trigger for both DAC channels */
    DAC->SWTRIGR &= DUAL_SWTRIG_RESET;
 8001c48:	f022 0203 	bic.w	r2, r2, #3
 8001c4c:	605a      	str	r2, [r3, #4]
 8001c4e:	4770      	bx	lr
 8001c50:	40007400 	.word	0x40007400

08001c54 <DAC_WaveGenerationCmd>:
  * @param  NewState: new state of the selected DAC channel wave generation.
  *          This parameter can be: ENABLE or DISABLE.  
  * @retval None
  */
void DAC_WaveGenerationCmd(uint32_t DAC_Channel, uint32_t DAC_Wave, FunctionalState NewState)
{
 8001c54:	4b05      	ldr	r3, [pc, #20]	; (8001c6c <DAC_WaveGenerationCmd+0x18>)
 8001c56:	4081      	lsls	r1, r0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_DAC_WAVE(DAC_Wave)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001c58:	b112      	cbz	r2, 8001c60 <DAC_WaveGenerationCmd+0xc>
  {
    /* Enable the selected wave generation for the selected DAC channel */
    DAC->CR |= DAC_Wave << DAC_Channel;
 8001c5a:	681a      	ldr	r2, [r3, #0]
 8001c5c:	4311      	orrs	r1, r2
 8001c5e:	e002      	b.n	8001c66 <DAC_WaveGenerationCmd+0x12>
  }
  else
  {
    /* Disable the selected wave generation for the selected DAC channel */
    DAC->CR &= ~(DAC_Wave << DAC_Channel);
 8001c60:	681a      	ldr	r2, [r3, #0]
 8001c62:	ea22 0101 	bic.w	r1, r2, r1
 8001c66:	6019      	str	r1, [r3, #0]
 8001c68:	4770      	bx	lr
 8001c6a:	bf00      	nop
 8001c6c:	40007400 	.word	0x40007400

08001c70 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 8001c70:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 8001c72:	2300      	movs	r3, #0
 8001c74:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 8001c76:	4b05      	ldr	r3, [pc, #20]	; (8001c8c <DAC_SetChannel1Data+0x1c>)
 8001c78:	9301      	str	r3, [sp, #4]
  tmp += DHR12R1_OFFSET + DAC_Align;
 8001c7a:	9b01      	ldr	r3, [sp, #4]
 8001c7c:	3308      	adds	r3, #8
 8001c7e:	181b      	adds	r3, r3, r0
 8001c80:	9301      	str	r3, [sp, #4]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8001c82:	9b01      	ldr	r3, [sp, #4]
 8001c84:	6019      	str	r1, [r3, #0]
}
 8001c86:	b002      	add	sp, #8
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	40007400 	.word	0x40007400

08001c90 <DAC_SetChannel2Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel2Data(uint32_t DAC_Align, uint16_t Data)
{
 8001c90:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 8001c92:	2300      	movs	r3, #0
 8001c94:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE;
 8001c96:	4b05      	ldr	r3, [pc, #20]	; (8001cac <DAC_SetChannel2Data+0x1c>)
 8001c98:	9301      	str	r3, [sp, #4]
  tmp += DHR12R2_OFFSET + DAC_Align;
 8001c9a:	9b01      	ldr	r3, [sp, #4]
 8001c9c:	3314      	adds	r3, #20
 8001c9e:	181b      	adds	r3, r3, r0
 8001ca0:	9301      	str	r3, [sp, #4]

  /* Set the DAC channel2 selected data holding register */
  *(__IO uint32_t *)tmp = Data;
 8001ca2:	9b01      	ldr	r3, [sp, #4]
 8001ca4:	6019      	str	r1, [r3, #0]
}
 8001ca6:	b002      	add	sp, #8
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	40007400 	.word	0x40007400

08001cb0 <DAC_SetDualChannelData>:
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data1));
  assert_param(IS_DAC_DATA(Data2));
  
  /* Calculate and set dual DAC data holding register value */
  if (DAC_Align == DAC_Align_8b_R)
 8001cb0:	2808      	cmp	r0, #8
  {
    data = ((uint32_t)Data2 << 16) | Data1;
  }
  
  tmp = (uint32_t)DAC_BASE;
  tmp += DHR12RD_OFFSET + DAC_Align;
 8001cb2:	4b04      	ldr	r3, [pc, #16]	; (8001cc4 <DAC_SetDualChannelData+0x14>)
  assert_param(IS_DAC_DATA(Data2));
  
  /* Calculate and set dual DAC data holding register value */
  if (DAC_Align == DAC_Align_8b_R)
  {
    data = ((uint32_t)Data2 << 8) | Data1; 
 8001cb4:	bf0c      	ite	eq
 8001cb6:	ea42 2101 	orreq.w	r1, r2, r1, lsl #8
  }
  else
  {
    data = ((uint32_t)Data2 << 16) | Data1;
 8001cba:	ea42 4101 	orrne.w	r1, r2, r1, lsl #16
  
  tmp = (uint32_t)DAC_BASE;
  tmp += DHR12RD_OFFSET + DAC_Align;

  /* Set the dual DAC selected data holding register */
  *(__IO uint32_t *)tmp = data;
 8001cbe:	50c1      	str	r1, [r0, r3]
}
 8001cc0:	4770      	bx	lr
 8001cc2:	bf00      	nop
 8001cc4:	40007420 	.word	0x40007420

08001cc8 <DAC_GetDataOutputValue>:
  *            @arg DAC_Channel_1: DAC Channel1 selected
  *            @arg DAC_Channel_2: DAC Channel2 selected
  * @retval The selected DAC channel data output value.
  */
uint16_t DAC_GetDataOutputValue(uint32_t DAC_Channel)
{
 8001cc8:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  
  tmp = (uint32_t) DAC_BASE ;
 8001cce:	4b06      	ldr	r3, [pc, #24]	; (8001ce8 <DAC_GetDataOutputValue+0x20>)
 8001cd0:	9301      	str	r3, [sp, #4]
  tmp += DOR_OFFSET + ((uint32_t)DAC_Channel >> 2);
 8001cd2:	9b01      	ldr	r3, [sp, #4]
 8001cd4:	332c      	adds	r3, #44	; 0x2c
 8001cd6:	eb03 0390 	add.w	r3, r3, r0, lsr #2
 8001cda:	9301      	str	r3, [sp, #4]
  
  /* Returns the DAC channel data output register value */
  return (uint16_t) (*(__IO uint32_t*) tmp);
 8001cdc:	9b01      	ldr	r3, [sp, #4]
 8001cde:	6818      	ldr	r0, [r3, #0]
}
 8001ce0:	b280      	uxth	r0, r0
 8001ce2:	b002      	add	sp, #8
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	40007400 	.word	0x40007400

08001cec <DAC_DMACmd>:
  * @note   The DAC channel2 is mapped on DMA1 Stream 6 channel7 which must be
  *          already configured.    
  * @retval None
  */
void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 8001cec:	4b06      	ldr	r3, [pc, #24]	; (8001d08 <DAC_DMACmd+0x1c>)
 8001cee:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001cf2:	b119      	cbz	r1, 8001cfc <DAC_DMACmd+0x10>
  {
    /* Enable the selected DAC channel DMA request */
    DAC->CR |= (DAC_CR_DMAEN1 << DAC_Channel);
 8001cf4:	6819      	ldr	r1, [r3, #0]
 8001cf6:	4082      	lsls	r2, r0
 8001cf8:	430a      	orrs	r2, r1
 8001cfa:	e003      	b.n	8001d04 <DAC_DMACmd+0x18>
  }
  else
  {
    /* Disable the selected DAC channel DMA request */
    DAC->CR &= (~(DAC_CR_DMAEN1 << DAC_Channel));
 8001cfc:	6819      	ldr	r1, [r3, #0]
 8001cfe:	4082      	lsls	r2, r0
 8001d00:	ea21 0202 	bic.w	r2, r1, r2
 8001d04:	601a      	str	r2, [r3, #0]
 8001d06:	4770      	bx	lr
 8001d08:	40007400 	.word	0x40007400

08001d0c <DAC_ITConfig>:
  * @param  NewState: new state of the specified DAC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */ 
void DAC_ITConfig(uint32_t DAC_Channel, uint32_t DAC_IT, FunctionalState NewState)  
{
 8001d0c:	4b05      	ldr	r3, [pc, #20]	; (8001d24 <DAC_ITConfig+0x18>)
 8001d0e:	4081      	lsls	r1, r0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_DAC_IT(DAC_IT)); 

  if (NewState != DISABLE)
 8001d10:	b112      	cbz	r2, 8001d18 <DAC_ITConfig+0xc>
  {
    /* Enable the selected DAC interrupts */
    DAC->CR |=  (DAC_IT << DAC_Channel);
 8001d12:	681a      	ldr	r2, [r3, #0]
 8001d14:	4311      	orrs	r1, r2
 8001d16:	e002      	b.n	8001d1e <DAC_ITConfig+0x12>
  }
  else
  {
    /* Disable the selected DAC interrupts */
    DAC->CR &= (~(uint32_t)(DAC_IT << DAC_Channel));
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	ea22 0101 	bic.w	r1, r2, r1
 8001d1e:	6019      	str	r1, [r3, #0]
 8001d20:	4770      	bx	lr
 8001d22:	bf00      	nop
 8001d24:	40007400 	.word	0x40007400

08001d28 <DAC_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_DAC_FLAG(DAC_FLAG));

  /* Check the status of the specified DAC flag */
  if ((DAC->SR & (DAC_FLAG << DAC_Channel)) != (uint8_t)RESET)
 8001d28:	4b03      	ldr	r3, [pc, #12]	; (8001d38 <DAC_GetFlagStatus+0x10>)
 8001d2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d2c:	4081      	lsls	r1, r0
  {
    /* DAC_FLAG is set */
    bitstatus = SET;
 8001d2e:	4219      	tst	r1, r3
    /* DAC_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the DAC_FLAG status */
  return  bitstatus;
}
 8001d30:	bf0c      	ite	eq
 8001d32:	2000      	moveq	r0, #0
 8001d34:	2001      	movne	r0, #1
 8001d36:	4770      	bx	lr
 8001d38:	40007400 	.word	0x40007400

08001d3c <DAC_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_DAC_FLAG(DAC_FLAG));

  /* Clear the selected DAC flags */
  DAC->SR = (DAC_FLAG << DAC_Channel);
 8001d3c:	4b01      	ldr	r3, [pc, #4]	; (8001d44 <DAC_ClearFlag+0x8>)
 8001d3e:	4081      	lsls	r1, r0
 8001d40:	6359      	str	r1, [r3, #52]	; 0x34
}
 8001d42:	4770      	bx	lr
 8001d44:	40007400 	.word	0x40007400

08001d48 <DAC_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_DAC_IT(DAC_IT));

  /* Get the DAC_IT enable bit status */
  enablestatus = (DAC->CR & (DAC_IT << DAC_Channel)) ;
 8001d48:	4b05      	ldr	r3, [pc, #20]	; (8001d60 <DAC_GetITStatus+0x18>)
 8001d4a:	4081      	lsls	r1, r0
 8001d4c:	681a      	ldr	r2, [r3, #0]
  
  /* Check the status of the specified DAC interrupt */
  if (((DAC->SR & (DAC_IT << DAC_Channel)) != (uint32_t)RESET) && enablestatus)
 8001d4e:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001d50:	4008      	ands	r0, r1
 8001d52:	d003      	beq.n	8001d5c <DAC_GetITStatus+0x14>
  {
    /* DAC_IT is set */
    bitstatus = SET;
 8001d54:	4211      	tst	r1, r2
 8001d56:	bf0c      	ite	eq
 8001d58:	2000      	moveq	r0, #0
 8001d5a:	2001      	movne	r0, #1
    /* DAC_IT is reset */
    bitstatus = RESET;
  }
  /* Return the DAC_IT status */
  return  bitstatus;
}
 8001d5c:	4770      	bx	lr
 8001d5e:	bf00      	nop
 8001d60:	40007400 	.word	0x40007400

08001d64 <DAC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_DAC_IT(DAC_IT)); 

  /* Clear the selected DAC interrupt pending bits */
  DAC->SR = (DAC_IT << DAC_Channel);
 8001d64:	4b01      	ldr	r3, [pc, #4]	; (8001d6c <DAC_ClearITPendingBit+0x8>)
 8001d66:	4081      	lsls	r1, r0
 8001d68:	6359      	str	r1, [r3, #52]	; 0x34
}
 8001d6a:	4770      	bx	lr
 8001d6c:	40007400 	.word	0x40007400

08001d70 <DBGMCU_GetREVID>:
  * @param  None
  * @retval Device revision identifier
  */
uint32_t DBGMCU_GetREVID(void)
{
   return(DBGMCU->IDCODE >> 16);
 8001d70:	4b01      	ldr	r3, [pc, #4]	; (8001d78 <DBGMCU_GetREVID+0x8>)
 8001d72:	6818      	ldr	r0, [r3, #0]
}
 8001d74:	0c00      	lsrs	r0, r0, #16
 8001d76:	4770      	bx	lr
 8001d78:	e0042000 	.word	0xe0042000

08001d7c <DBGMCU_GetDEVID>:
  * @param  None
  * @retval Device identifier
  */
uint32_t DBGMCU_GetDEVID(void)
{
   return(DBGMCU->IDCODE & IDCODE_DEVID_MASK);
 8001d7c:	4b02      	ldr	r3, [pc, #8]	; (8001d88 <DBGMCU_GetDEVID+0xc>)
 8001d7e:	6818      	ldr	r0, [r3, #0]
 8001d80:	0500      	lsls	r0, r0, #20
}
 8001d82:	0d00      	lsrs	r0, r0, #20
 8001d84:	4770      	bx	lr
 8001d86:	bf00      	nop
 8001d88:	e0042000 	.word	0xe0042000

08001d8c <DBGMCU_Config>:
  * @param  NewState: new state of the specified low power mode in Debug mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DBGMCU_Config(uint32_t DBGMCU_Periph, FunctionalState NewState)
{
 8001d8c:	4b04      	ldr	r3, [pc, #16]	; (8001da0 <DBGMCU_Config+0x14>)
  /* Check the parameters */
  assert_param(IS_DBGMCU_PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    DBGMCU->CR |= DBGMCU_Periph;
 8001d8e:	685a      	ldr	r2, [r3, #4]
void DBGMCU_Config(uint32_t DBGMCU_Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_DBGMCU_PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001d90:	b109      	cbz	r1, 8001d96 <DBGMCU_Config+0xa>
  {
    DBGMCU->CR |= DBGMCU_Periph;
 8001d92:	4310      	orrs	r0, r2
 8001d94:	e001      	b.n	8001d9a <DBGMCU_Config+0xe>
  }
  else
  {
    DBGMCU->CR &= ~DBGMCU_Periph;
 8001d96:	ea22 0000 	bic.w	r0, r2, r0
 8001d9a:	6058      	str	r0, [r3, #4]
 8001d9c:	4770      	bx	lr
 8001d9e:	bf00      	nop
 8001da0:	e0042000 	.word	0xe0042000

08001da4 <DBGMCU_APB1PeriphConfig>:
  *     @arg DBGMCU_CAN1_STOP: Debug CAN2 stopped when Core is halted        
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DBGMCU_APB1PeriphConfig(uint32_t DBGMCU_Periph, FunctionalState NewState)
{
 8001da4:	4b04      	ldr	r3, [pc, #16]	; (8001db8 <DBGMCU_APB1PeriphConfig+0x14>)
  assert_param(IS_DBGMCU_APB1PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    DBGMCU->APB1FZ |= DBGMCU_Periph;
 8001da6:	689a      	ldr	r2, [r3, #8]
{
  /* Check the parameters */
  assert_param(IS_DBGMCU_APB1PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001da8:	b109      	cbz	r1, 8001dae <DBGMCU_APB1PeriphConfig+0xa>
  {
    DBGMCU->APB1FZ |= DBGMCU_Periph;
 8001daa:	4310      	orrs	r0, r2
 8001dac:	e001      	b.n	8001db2 <DBGMCU_APB1PeriphConfig+0xe>
  }
  else
  {
    DBGMCU->APB1FZ &= ~DBGMCU_Periph;
 8001dae:	ea22 0000 	bic.w	r0, r2, r0
 8001db2:	6098      	str	r0, [r3, #8]
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop
 8001db8:	e0042000 	.word	0xe0042000

08001dbc <DBGMCU_APB2PeriphConfig>:
  * @param  NewState: new state of the specified peripheral in Debug mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DBGMCU_APB2PeriphConfig(uint32_t DBGMCU_Periph, FunctionalState NewState)
{
 8001dbc:	4b04      	ldr	r3, [pc, #16]	; (8001dd0 <DBGMCU_APB2PeriphConfig+0x14>)
  assert_param(IS_DBGMCU_APB2PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    DBGMCU->APB2FZ |= DBGMCU_Periph;
 8001dbe:	68da      	ldr	r2, [r3, #12]
{
  /* Check the parameters */
  assert_param(IS_DBGMCU_APB2PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001dc0:	b109      	cbz	r1, 8001dc6 <DBGMCU_APB2PeriphConfig+0xa>
  {
    DBGMCU->APB2FZ |= DBGMCU_Periph;
 8001dc2:	4310      	orrs	r0, r2
 8001dc4:	e001      	b.n	8001dca <DBGMCU_APB2PeriphConfig+0xe>
  }
  else
  {
    DBGMCU->APB2FZ &= ~DBGMCU_Periph;
 8001dc6:	ea22 0000 	bic.w	r0, r2, r0
 8001dca:	60d8      	str	r0, [r3, #12]
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	e0042000 	.word	0xe0042000

08001dd4 <DCMI_DeInit>:
  * @param  None
  * @retval None
  */
void DCMI_DeInit(void)
{
  DCMI->CR = 0x0;
 8001dd4:	4b05      	ldr	r3, [pc, #20]	; (8001dec <DCMI_DeInit+0x18>)
 8001dd6:	2200      	movs	r2, #0
  DCMI->IER = 0x0;
  DCMI->ICR = 0x1F;
 8001dd8:	211f      	movs	r1, #31
  * @param  None
  * @retval None
  */
void DCMI_DeInit(void)
{
  DCMI->CR = 0x0;
 8001dda:	601a      	str	r2, [r3, #0]
  DCMI->IER = 0x0;
 8001ddc:	60da      	str	r2, [r3, #12]
  DCMI->ICR = 0x1F;
 8001dde:	6159      	str	r1, [r3, #20]
  DCMI->ESCR = 0x0;
 8001de0:	619a      	str	r2, [r3, #24]
  DCMI->ESUR = 0x0;
 8001de2:	61da      	str	r2, [r3, #28]
  DCMI->CWSTRTR = 0x0;
 8001de4:	621a      	str	r2, [r3, #32]
  DCMI->CWSIZER = 0x0;
 8001de6:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	50050000 	.word	0x50050000

08001df0 <DCMI_Init>:
  assert_param(IS_DCMI_CAPTURE_RATE(DCMI_InitStruct->DCMI_CaptureRate));
  assert_param(IS_DCMI_EXTENDED_DATA(DCMI_InitStruct->DCMI_ExtendedDataMode));

  /* The DCMI configuration registers should be programmed correctly before 
  enabling the CR_ENABLE Bit and the CR_CAPTURE Bit */
  DCMI->CR &= ~(DCMI_CR_ENABLE | DCMI_CR_CAPTURE);
 8001df0:	4b0e      	ldr	r3, [pc, #56]	; (8001e2c <DCMI_Init+0x3c>)
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001df8:	f022 0201 	bic.w	r2, r2, #1
  * @param  DCMI_InitStruct: pointer to a DCMI_InitTypeDef structure that contains 
  *         the configuration information for the DCMI.
  * @retval None
  */
void DCMI_Init(DCMI_InitTypeDef* DCMI_InitStruct)
{
 8001dfc:	b510      	push	{r4, lr}
  temp |= ((uint32_t)DCMI_InitStruct->DCMI_CaptureMode |
                     DCMI_InitStruct->DCMI_SynchroMode |
                     DCMI_InitStruct->DCMI_PCKPolarity |
                     DCMI_InitStruct->DCMI_VSPolarity |
                     DCMI_InitStruct->DCMI_HSPolarity |
                     DCMI_InitStruct->DCMI_CaptureRate |
 8001dfe:	8844      	ldrh	r4, [r0, #2]
  assert_param(IS_DCMI_CAPTURE_RATE(DCMI_InitStruct->DCMI_CaptureRate));
  assert_param(IS_DCMI_EXTENDED_DATA(DCMI_InitStruct->DCMI_ExtendedDataMode));

  /* The DCMI configuration registers should be programmed correctly before 
  enabling the CR_ENABLE Bit and the CR_CAPTURE Bit */
  DCMI->CR &= ~(DCMI_CR_ENABLE | DCMI_CR_CAPTURE);
 8001e00:	601a      	str	r2, [r3, #0]
  temp |= ((uint32_t)DCMI_InitStruct->DCMI_CaptureMode |
                     DCMI_InitStruct->DCMI_SynchroMode |
                     DCMI_InitStruct->DCMI_PCKPolarity |
                     DCMI_InitStruct->DCMI_VSPolarity |
                     DCMI_InitStruct->DCMI_HSPolarity |
                     DCMI_InitStruct->DCMI_CaptureRate |
 8001e02:	8802      	ldrh	r2, [r0, #0]
  /* The DCMI configuration registers should be programmed correctly before 
  enabling the CR_ENABLE Bit and the CR_CAPTURE Bit */
  DCMI->CR &= ~(DCMI_CR_ENABLE | DCMI_CR_CAPTURE);
   
  /* Reset the old DCMI configuration */
  temp = DCMI->CR;
 8001e04:	6819      	ldr	r1, [r3, #0]
  temp |= ((uint32_t)DCMI_InitStruct->DCMI_CaptureMode |
                     DCMI_InitStruct->DCMI_SynchroMode |
                     DCMI_InitStruct->DCMI_PCKPolarity |
                     DCMI_InitStruct->DCMI_VSPolarity |
                     DCMI_InitStruct->DCMI_HSPolarity |
                     DCMI_InitStruct->DCMI_CaptureRate |
 8001e06:	4322      	orrs	r2, r4
 8001e08:	8884      	ldrh	r4, [r0, #4]
 8001e0a:	4322      	orrs	r2, r4
 8001e0c:	88c4      	ldrh	r4, [r0, #6]
 8001e0e:	4322      	orrs	r2, r4
 8001e10:	8904      	ldrh	r4, [r0, #8]
 8001e12:	4322      	orrs	r2, r4
 8001e14:	8944      	ldrh	r4, [r0, #10]
 8001e16:	8980      	ldrh	r0, [r0, #12]
 8001e18:	4322      	orrs	r2, r4
  DCMI->CR &= ~(DCMI_CR_ENABLE | DCMI_CR_CAPTURE);
   
  /* Reset the old DCMI configuration */
  temp = DCMI->CR;
  
  temp &= ~((uint32_t)DCMI_CR_CM     | DCMI_CR_ESS   | DCMI_CR_PCKPOL |
 8001e1a:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  temp |= ((uint32_t)DCMI_InitStruct->DCMI_CaptureMode |
                     DCMI_InitStruct->DCMI_SynchroMode |
                     DCMI_InitStruct->DCMI_PCKPolarity |
                     DCMI_InitStruct->DCMI_VSPolarity |
                     DCMI_InitStruct->DCMI_HSPolarity |
                     DCMI_InitStruct->DCMI_CaptureRate |
 8001e1e:	4302      	orrs	r2, r0
  DCMI->CR &= ~(DCMI_CR_ENABLE | DCMI_CR_CAPTURE);
   
  /* Reset the old DCMI configuration */
  temp = DCMI->CR;
  
  temp &= ~((uint32_t)DCMI_CR_CM     | DCMI_CR_ESS   | DCMI_CR_PCKPOL |
 8001e20:	f021 0102 	bic.w	r1, r1, #2
  temp |= ((uint32_t)DCMI_InitStruct->DCMI_CaptureMode |
                     DCMI_InitStruct->DCMI_SynchroMode |
                     DCMI_InitStruct->DCMI_PCKPolarity |
                     DCMI_InitStruct->DCMI_VSPolarity |
                     DCMI_InitStruct->DCMI_HSPolarity |
                     DCMI_InitStruct->DCMI_CaptureRate |
 8001e24:	b292      	uxth	r2, r2
  temp &= ~((uint32_t)DCMI_CR_CM     | DCMI_CR_ESS   | DCMI_CR_PCKPOL |
                      DCMI_CR_HSPOL  | DCMI_CR_VSPOL | DCMI_CR_FCRC_0 | 
                      DCMI_CR_FCRC_1 | DCMI_CR_EDM_0 | DCMI_CR_EDM_1); 
                  
  /* Sets the new configuration of the DCMI peripheral */
  temp |= ((uint32_t)DCMI_InitStruct->DCMI_CaptureMode |
 8001e26:	430a      	orrs	r2, r1
                     DCMI_InitStruct->DCMI_VSPolarity |
                     DCMI_InitStruct->DCMI_HSPolarity |
                     DCMI_InitStruct->DCMI_CaptureRate |
                     DCMI_InitStruct->DCMI_ExtendedDataMode);

  DCMI->CR = temp;                              
 8001e28:	601a      	str	r2, [r3, #0]
}
 8001e2a:	bd10      	pop	{r4, pc}
 8001e2c:	50050000 	.word	0x50050000

08001e30 <DCMI_StructInit>:
  * @retval None
  */
void DCMI_StructInit(DCMI_InitTypeDef* DCMI_InitStruct)
{
  /* Set the default configuration */
  DCMI_InitStruct->DCMI_CaptureMode = DCMI_CaptureMode_Continuous;
 8001e30:	2300      	movs	r3, #0
 8001e32:	8003      	strh	r3, [r0, #0]
  DCMI_InitStruct->DCMI_SynchroMode = DCMI_SynchroMode_Hardware;
 8001e34:	8043      	strh	r3, [r0, #2]
  DCMI_InitStruct->DCMI_PCKPolarity = DCMI_PCKPolarity_Falling;
 8001e36:	8083      	strh	r3, [r0, #4]
  DCMI_InitStruct->DCMI_VSPolarity = DCMI_VSPolarity_Low;
 8001e38:	80c3      	strh	r3, [r0, #6]
  DCMI_InitStruct->DCMI_HSPolarity = DCMI_HSPolarity_Low;
 8001e3a:	8103      	strh	r3, [r0, #8]
  DCMI_InitStruct->DCMI_CaptureRate = DCMI_CaptureRate_All_Frame;
 8001e3c:	8143      	strh	r3, [r0, #10]
  DCMI_InitStruct->DCMI_ExtendedDataMode = DCMI_ExtendedDataMode_8b;
 8001e3e:	8183      	strh	r3, [r0, #12]
}
 8001e40:	4770      	bx	lr

08001e42 <DCMI_CROPConfig>:
  * @retval None
  */
void DCMI_CROPConfig(DCMI_CROPInitTypeDef* DCMI_CROPInitStruct)
{  
  /* Sets the CROP window coordinates */
  DCMI->CWSTRTR = (uint32_t)((uint32_t)DCMI_CROPInitStruct->DCMI_HorizontalOffsetCount |
 8001e42:	8843      	ldrh	r3, [r0, #2]
                  ((uint32_t)DCMI_CROPInitStruct->DCMI_VerticalStartLine << 16));
 8001e44:	8802      	ldrh	r2, [r0, #0]

  /* Sets the CROP window size */
  DCMI->CWSIZER = (uint32_t)(DCMI_CROPInitStruct->DCMI_CaptureCount |
                  ((uint32_t)DCMI_CROPInitStruct->DCMI_VerticalLineCount << 16));
 8001e46:	8881      	ldrh	r1, [r0, #4]
  * @retval None
  */
void DCMI_CROPConfig(DCMI_CROPInitTypeDef* DCMI_CROPInitStruct)
{  
  /* Sets the CROP window coordinates */
  DCMI->CWSTRTR = (uint32_t)((uint32_t)DCMI_CROPInitStruct->DCMI_HorizontalOffsetCount |
 8001e48:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 8001e4c:	4b03      	ldr	r3, [pc, #12]	; (8001e5c <DCMI_CROPConfig+0x1a>)
 8001e4e:	621a      	str	r2, [r3, #32]
                  ((uint32_t)DCMI_CROPInitStruct->DCMI_VerticalStartLine << 16));

  /* Sets the CROP window size */
  DCMI->CWSIZER = (uint32_t)(DCMI_CROPInitStruct->DCMI_CaptureCount |
 8001e50:	88c2      	ldrh	r2, [r0, #6]
 8001e52:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001e56:	625a      	str	r2, [r3, #36]	; 0x24
                  ((uint32_t)DCMI_CROPInitStruct->DCMI_VerticalLineCount << 16));
}
 8001e58:	4770      	bx	lr
 8001e5a:	bf00      	nop
 8001e5c:	50050000 	.word	0x50050000

08001e60 <DCMI_CROPCmd>:
  * @param  NewState: new state of the DCMI Crop feature. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DCMI_CROPCmd(FunctionalState NewState)
{
 8001e60:	4b04      	ldr	r3, [pc, #16]	; (8001e74 <DCMI_CROPCmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the DCMI Crop feature */
    DCMI->CR |= (uint32_t)DCMI_CR_CROP;
 8001e62:	681a      	ldr	r2, [r3, #0]
void DCMI_CROPCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8001e64:	b110      	cbz	r0, 8001e6c <DCMI_CROPCmd+0xc>
  {
    /* Enable the DCMI Crop feature */
    DCMI->CR |= (uint32_t)DCMI_CR_CROP;
 8001e66:	f042 0204 	orr.w	r2, r2, #4
 8001e6a:	e001      	b.n	8001e70 <DCMI_CROPCmd+0x10>
  }
  else
  {
    /* Disable the DCMI Crop feature */
    DCMI->CR &= ~(uint32_t)DCMI_CR_CROP;
 8001e6c:	f022 0204 	bic.w	r2, r2, #4
 8001e70:	601a      	str	r2, [r3, #0]
 8001e72:	4770      	bx	lr
 8001e74:	50050000 	.word	0x50050000

08001e78 <DCMI_SetEmbeddedSynchroCodes>:
  */
void DCMI_SetEmbeddedSynchroCodes(DCMI_CodesInitTypeDef* DCMI_CodesInitStruct)
{
  DCMI->ESCR = (uint32_t)(DCMI_CodesInitStruct->DCMI_FrameStartCode |
                          ((uint32_t)DCMI_CodesInitStruct->DCMI_LineStartCode << 8)|
                          ((uint32_t)DCMI_CodesInitStruct->DCMI_LineEndCode << 16)|
 8001e78:	7882      	ldrb	r2, [r0, #2]
  * @retval None
  */
void DCMI_SetEmbeddedSynchroCodes(DCMI_CodesInitTypeDef* DCMI_CodesInitStruct)
{
  DCMI->ESCR = (uint32_t)(DCMI_CodesInitStruct->DCMI_FrameStartCode |
                          ((uint32_t)DCMI_CodesInitStruct->DCMI_LineStartCode << 8)|
 8001e7a:	7843      	ldrb	r3, [r0, #1]
                          ((uint32_t)DCMI_CodesInitStruct->DCMI_LineEndCode << 16)|
 8001e7c:	0412      	lsls	r2, r2, #16
  *         contains the embedded synchronization codes for the DCMI peripheral.
  * @retval None
  */
void DCMI_SetEmbeddedSynchroCodes(DCMI_CodesInitTypeDef* DCMI_CodesInitStruct)
{
  DCMI->ESCR = (uint32_t)(DCMI_CodesInitStruct->DCMI_FrameStartCode |
 8001e7e:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8001e82:	7803      	ldrb	r3, [r0, #0]
                          ((uint32_t)DCMI_CodesInitStruct->DCMI_LineStartCode << 8)|
 8001e84:	431a      	orrs	r2, r3
                          ((uint32_t)DCMI_CodesInitStruct->DCMI_LineEndCode << 16)|
                          ((uint32_t)DCMI_CodesInitStruct->DCMI_FrameEndCode << 24));
 8001e86:	78c3      	ldrb	r3, [r0, #3]
  *         contains the embedded synchronization codes for the DCMI peripheral.
  * @retval None
  */
void DCMI_SetEmbeddedSynchroCodes(DCMI_CodesInitTypeDef* DCMI_CodesInitStruct)
{
  DCMI->ESCR = (uint32_t)(DCMI_CodesInitStruct->DCMI_FrameStartCode |
 8001e88:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
 8001e8c:	4b01      	ldr	r3, [pc, #4]	; (8001e94 <DCMI_SetEmbeddedSynchroCodes+0x1c>)
 8001e8e:	619a      	str	r2, [r3, #24]
                          ((uint32_t)DCMI_CodesInitStruct->DCMI_LineStartCode << 8)|
                          ((uint32_t)DCMI_CodesInitStruct->DCMI_LineEndCode << 16)|
                          ((uint32_t)DCMI_CodesInitStruct->DCMI_FrameEndCode << 24));
}
 8001e90:	4770      	bx	lr
 8001e92:	bf00      	nop
 8001e94:	50050000 	.word	0x50050000

08001e98 <DCMI_JPEGCmd>:
  * @param  NewState: new state of the DCMI JPEG format. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DCMI_JPEGCmd(FunctionalState NewState)
{
 8001e98:	4b04      	ldr	r3, [pc, #16]	; (8001eac <DCMI_JPEGCmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
 
  if (NewState != DISABLE)
  {
    /* Enable the DCMI JPEG format */
    DCMI->CR |= (uint32_t)DCMI_CR_JPEG;
 8001e9a:	681a      	ldr	r2, [r3, #0]
void DCMI_JPEGCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
 
  if (NewState != DISABLE)
 8001e9c:	b110      	cbz	r0, 8001ea4 <DCMI_JPEGCmd+0xc>
  {
    /* Enable the DCMI JPEG format */
    DCMI->CR |= (uint32_t)DCMI_CR_JPEG;
 8001e9e:	f042 0208 	orr.w	r2, r2, #8
 8001ea2:	e001      	b.n	8001ea8 <DCMI_JPEGCmd+0x10>
  }
  else
  {
    /* Disable the DCMI JPEG format */
    DCMI->CR &= ~(uint32_t)DCMI_CR_JPEG;
 8001ea4:	f022 0208 	bic.w	r2, r2, #8
 8001ea8:	601a      	str	r2, [r3, #0]
 8001eaa:	4770      	bx	lr
 8001eac:	50050000 	.word	0x50050000

08001eb0 <DCMI_Cmd>:
  * @param  NewState: new state of the DCMI interface. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DCMI_Cmd(FunctionalState NewState)
{
 8001eb0:	4b04      	ldr	r3, [pc, #16]	; (8001ec4 <DCMI_Cmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the DCMI by setting ENABLE bit */
    DCMI->CR |= (uint32_t)DCMI_CR_ENABLE;
 8001eb2:	681a      	ldr	r2, [r3, #0]
void DCMI_Cmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001eb4:	b110      	cbz	r0, 8001ebc <DCMI_Cmd+0xc>
  {
    /* Enable the DCMI by setting ENABLE bit */
    DCMI->CR |= (uint32_t)DCMI_CR_ENABLE;
 8001eb6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001eba:	e001      	b.n	8001ec0 <DCMI_Cmd+0x10>
  }
  else
  {
    /* Disable the DCMI by clearing ENABLE bit */
    DCMI->CR &= ~(uint32_t)DCMI_CR_ENABLE;
 8001ebc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001ec0:	601a      	str	r2, [r3, #0]
 8001ec2:	4770      	bx	lr
 8001ec4:	50050000 	.word	0x50050000

08001ec8 <DCMI_CaptureCmd>:
  * @param  NewState: new state of the DCMI capture. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DCMI_CaptureCmd(FunctionalState NewState)
{
 8001ec8:	4b04      	ldr	r3, [pc, #16]	; (8001edc <DCMI_CaptureCmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the DCMI Capture */
    DCMI->CR |= (uint32_t)DCMI_CR_CAPTURE;
 8001eca:	681a      	ldr	r2, [r3, #0]
void DCMI_CaptureCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8001ecc:	b110      	cbz	r0, 8001ed4 <DCMI_CaptureCmd+0xc>
  {
    /* Enable the DCMI Capture */
    DCMI->CR |= (uint32_t)DCMI_CR_CAPTURE;
 8001ece:	f042 0201 	orr.w	r2, r2, #1
 8001ed2:	e001      	b.n	8001ed8 <DCMI_CaptureCmd+0x10>
  }
  else
  {
    /* Disable the DCMI Capture */
    DCMI->CR &= ~(uint32_t)DCMI_CR_CAPTURE;
 8001ed4:	f022 0201 	bic.w	r2, r2, #1
 8001ed8:	601a      	str	r2, [r3, #0]
 8001eda:	4770      	bx	lr
 8001edc:	50050000 	.word	0x50050000

08001ee0 <DCMI_ReadData>:
  * @param  None 
  * @retval Data register value
  */
uint32_t DCMI_ReadData(void)
{
  return DCMI->DR;
 8001ee0:	4b01      	ldr	r3, [pc, #4]	; (8001ee8 <DCMI_ReadData+0x8>)
 8001ee2:	6a98      	ldr	r0, [r3, #40]	; 0x28
}
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	50050000 	.word	0x50050000

08001eec <DCMI_ITConfig>:
  * @param  NewState: new state of the specified DCMI interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DCMI_ITConfig(uint16_t DCMI_IT, FunctionalState NewState)
{
 8001eec:	4b04      	ldr	r3, [pc, #16]	; (8001f00 <DCMI_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    DCMI->IER |= DCMI_IT;
 8001eee:	68da      	ldr	r2, [r3, #12]
{
  /* Check the parameters */
  assert_param(IS_DCMI_CONFIG_IT(DCMI_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001ef0:	b109      	cbz	r1, 8001ef6 <DCMI_ITConfig+0xa>
  {
    /* Enable the Interrupt sources */
    DCMI->IER |= DCMI_IT;
 8001ef2:	4310      	orrs	r0, r2
 8001ef4:	e002      	b.n	8001efc <DCMI_ITConfig+0x10>
  }
  else
  {
    /* Disable the Interrupt sources */
    DCMI->IER &= (uint16_t)(~DCMI_IT);
 8001ef6:	43c0      	mvns	r0, r0
 8001ef8:	b280      	uxth	r0, r0
 8001efa:	4010      	ands	r0, r2
 8001efc:	60d8      	str	r0, [r3, #12]
 8001efe:	4770      	bx	lr
 8001f00:	50050000 	.word	0x50050000

08001f04 <DCMI_GetFlagStatus>:
  assert_param(IS_DCMI_GET_FLAG(DCMI_FLAG));
  
  /* Get the DCMI register index */
  dcmireg = (((uint16_t)DCMI_FLAG) >> 12);
  
  if (dcmireg == 0x00) /* The FLAG is in RISR register */
 8001f04:	0b02      	lsrs	r2, r0, #12
 8001f06:	4b06      	ldr	r3, [pc, #24]	; (8001f20 <DCMI_GetFlagStatus+0x1c>)
 8001f08:	d101      	bne.n	8001f0e <DCMI_GetFlagStatus+0xa>
  {
    tempreg= DCMI->RISR;
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	e003      	b.n	8001f16 <DCMI_GetFlagStatus+0x12>
  }
  else if (dcmireg == 0x02) /* The FLAG is in SR register */
 8001f0e:	2a02      	cmp	r2, #2
  {
    tempreg = DCMI->SR;
 8001f10:	bf0c      	ite	eq
 8001f12:	685b      	ldreq	r3, [r3, #4]
  }
  else /* The FLAG is in MISR register */
  {
    tempreg = DCMI->MISR;
 8001f14:	691b      	ldrne	r3, [r3, #16]
  }
  
  if ((tempreg & DCMI_FLAG) != (uint16_t)RESET )
  {
    bitstatus = SET;
 8001f16:	4203      	tst	r3, r0
  {
    bitstatus = RESET;
  }
  /* Return the DCMI_FLAG status */
  return  bitstatus;
}
 8001f18:	bf0c      	ite	eq
 8001f1a:	2000      	moveq	r0, #0
 8001f1c:	2001      	movne	r0, #1
 8001f1e:	4770      	bx	lr
 8001f20:	50050000 	.word	0x50050000

08001f24 <DCMI_ClearFlag>:
  assert_param(IS_DCMI_CLEAR_FLAG(DCMI_FLAG));
  
  /* Clear the flag by writing in the ICR register 1 in the corresponding 
  Flag position*/
  
  DCMI->ICR = DCMI_FLAG;
 8001f24:	4b01      	ldr	r3, [pc, #4]	; (8001f2c <DCMI_ClearFlag+0x8>)
 8001f26:	6158      	str	r0, [r3, #20]
}
 8001f28:	4770      	bx	lr
 8001f2a:	bf00      	nop
 8001f2c:	50050000 	.word	0x50050000

08001f30 <DCMI_GetITStatus>:
  uint32_t itstatus = 0;
  
  /* Check the parameters */
  assert_param(IS_DCMI_GET_IT(DCMI_IT));
  
  itstatus = DCMI->MISR & DCMI_IT; /* Only masked interrupts are checked */
 8001f30:	4b03      	ldr	r3, [pc, #12]	; (8001f40 <DCMI_GetITStatus+0x10>)
 8001f32:	691b      	ldr	r3, [r3, #16]
  
  if ((itstatus != (uint16_t)RESET))
  {
    bitstatus = SET;
 8001f34:	4218      	tst	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8001f36:	bf0c      	ite	eq
 8001f38:	2000      	moveq	r0, #0
 8001f3a:	2001      	movne	r0, #1
 8001f3c:	4770      	bx	lr
 8001f3e:	bf00      	nop
 8001f40:	50050000 	.word	0x50050000

08001f44 <DCMI_ClearITPendingBit>:
void DCMI_ClearITPendingBit(uint16_t DCMI_IT)
{
  /* Clear the interrupt pending Bit by writing in the ICR register 1 in the 
  corresponding pending Bit position*/
  
  DCMI->ICR = DCMI_IT;
 8001f44:	4b01      	ldr	r3, [pc, #4]	; (8001f4c <DCMI_ClearITPendingBit+0x8>)
 8001f46:	6158      	str	r0, [r3, #20]
}
 8001f48:	4770      	bx	lr
 8001f4a:	bf00      	nop
 8001f4c:	50050000 	.word	0x50050000

08001f50 <DMA_DeInit>:
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Disable the selected DMAy Streamx */
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 8001f50:	6803      	ldr	r3, [r0, #0]
 8001f52:	f023 0301 	bic.w	r3, r3, #1
 8001f56:	6003      	str	r3, [r0, #0]

  /* Reset DMAy Streamx control register */
  DMAy_Streamx->CR  = 0;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	6003      	str	r3, [r0, #0]
  
  /* Reset DMAy Streamx Number of Data to Transfer register */
  DMAy_Streamx->NDTR = 0;
 8001f5c:	6043      	str	r3, [r0, #4]
  
  /* Reset DMAy Streamx peripheral address register */
  DMAy_Streamx->PAR  = 0;
 8001f5e:	6083      	str	r3, [r0, #8]
  
  /* Reset DMAy Streamx memory 0 address register */
  DMAy_Streamx->M0AR = 0;
 8001f60:	60c3      	str	r3, [r0, #12]

  /* Reset DMAy Streamx memory 1 address register */
  DMAy_Streamx->M1AR = 0;
 8001f62:	6103      	str	r3, [r0, #16]

  /* Reset DMAy Streamx FIFO control register */
  DMAy_Streamx->FCR = (uint32_t)0x00000021; 
 8001f64:	2321      	movs	r3, #33	; 0x21
 8001f66:	6143      	str	r3, [r0, #20]

  /* Reset interrupt pending bits for the selected stream */
  if (DMAy_Streamx == DMA1_Stream0)
 8001f68:	4b2c      	ldr	r3, [pc, #176]	; (800201c <DMA_DeInit+0xcc>)
 8001f6a:	4298      	cmp	r0, r3
 8001f6c:	d01c      	beq.n	8001fa8 <DMA_DeInit+0x58>
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream1)
 8001f6e:	4b2c      	ldr	r3, [pc, #176]	; (8002020 <DMA_DeInit+0xd0>)
 8001f70:	4298      	cmp	r0, r3
 8001f72:	d020      	beq.n	8001fb6 <DMA_DeInit+0x66>
  {
    /* Reset interrupt pending bits for DMA1 Stream1 */
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream2)
 8001f74:	4b2b      	ldr	r3, [pc, #172]	; (8002024 <DMA_DeInit+0xd4>)
 8001f76:	4298      	cmp	r0, r3
 8001f78:	d025      	beq.n	8001fc6 <DMA_DeInit+0x76>
  {
    /* Reset interrupt pending bits for DMA1 Stream2 */
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream3)
 8001f7a:	4b2b      	ldr	r3, [pc, #172]	; (8002028 <DMA_DeInit+0xd8>)
 8001f7c:	4298      	cmp	r0, r3
 8001f7e:	d02a      	beq.n	8001fd6 <DMA_DeInit+0x86>
  {
    /* Reset interrupt pending bits for DMA1 Stream3 */
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream4)
 8001f80:	4b2a      	ldr	r3, [pc, #168]	; (800202c <DMA_DeInit+0xdc>)
 8001f82:	4298      	cmp	r0, r3
 8001f84:	d02f      	beq.n	8001fe6 <DMA_DeInit+0x96>
  {
    /* Reset interrupt pending bits for DMA1 Stream4 */
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream5)
 8001f86:	4b2a      	ldr	r3, [pc, #168]	; (8002030 <DMA_DeInit+0xe0>)
 8001f88:	4298      	cmp	r0, r3
 8001f8a:	d033      	beq.n	8001ff4 <DMA_DeInit+0xa4>
  {
    /* Reset interrupt pending bits for DMA1 Stream5 */
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream6)
 8001f8c:	4b29      	ldr	r3, [pc, #164]	; (8002034 <DMA_DeInit+0xe4>)
 8001f8e:	4298      	cmp	r0, r3
 8001f90:	d037      	beq.n	8002002 <DMA_DeInit+0xb2>
  {
    /* Reset interrupt pending bits for DMA1 Stream6 */
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream7)
 8001f92:	4b29      	ldr	r3, [pc, #164]	; (8002038 <DMA_DeInit+0xe8>)
 8001f94:	4298      	cmp	r0, r3
 8001f96:	d104      	bne.n	8001fa2 <DMA_DeInit+0x52>
  {
    /* Reset interrupt pending bits for DMA1 Stream7 */
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
 8001f98:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8001f9c:	f843 2cac 	str.w	r2, [r3, #-172]
 8001fa0:	4770      	bx	lr
  }
  else if (DMAy_Streamx == DMA2_Stream0)
 8001fa2:	4b26      	ldr	r3, [pc, #152]	; (800203c <DMA_DeInit+0xec>)
 8001fa4:	4298      	cmp	r0, r3
 8001fa6:	d103      	bne.n	8001fb0 <DMA_DeInit+0x60>
  {
    /* Reset interrupt pending bits for DMA2 Stream0 */
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
 8001fa8:	223d      	movs	r2, #61	; 0x3d
 8001faa:	f843 2c08 	str.w	r2, [r3, #-8]
 8001fae:	4770      	bx	lr
  }
  else if (DMAy_Streamx == DMA2_Stream1)
 8001fb0:	4b23      	ldr	r3, [pc, #140]	; (8002040 <DMA_DeInit+0xf0>)
 8001fb2:	4298      	cmp	r0, r3
 8001fb4:	d104      	bne.n	8001fc0 <DMA_DeInit+0x70>
  {
    /* Reset interrupt pending bits for DMA2 Stream1 */
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
 8001fb6:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 8001fba:	f843 2c20 	str.w	r2, [r3, #-32]
 8001fbe:	4770      	bx	lr
  }
  else if (DMAy_Streamx == DMA2_Stream2)
 8001fc0:	4b20      	ldr	r3, [pc, #128]	; (8002044 <DMA_DeInit+0xf4>)
 8001fc2:	4298      	cmp	r0, r3
 8001fc4:	d104      	bne.n	8001fd0 <DMA_DeInit+0x80>
  {
    /* Reset interrupt pending bits for DMA2 Stream2 */
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
 8001fc6:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8001fca:	f843 2c38 	str.w	r2, [r3, #-56]
 8001fce:	4770      	bx	lr
  }
  else if (DMAy_Streamx == DMA2_Stream3)
 8001fd0:	4b1d      	ldr	r3, [pc, #116]	; (8002048 <DMA_DeInit+0xf8>)
 8001fd2:	4298      	cmp	r0, r3
 8001fd4:	d104      	bne.n	8001fe0 <DMA_DeInit+0x90>
  {
    /* Reset interrupt pending bits for DMA2 Stream3 */
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
 8001fd6:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 8001fda:	f843 2c50 	str.w	r2, [r3, #-80]
 8001fde:	4770      	bx	lr
  }
  else if (DMAy_Streamx == DMA2_Stream4)
 8001fe0:	4b1a      	ldr	r3, [pc, #104]	; (800204c <DMA_DeInit+0xfc>)
 8001fe2:	4298      	cmp	r0, r3
 8001fe4:	d103      	bne.n	8001fee <DMA_DeInit+0x9e>
  {
    /* Reset interrupt pending bits for DMA2 Stream4 */
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
 8001fe6:	4a1a      	ldr	r2, [pc, #104]	; (8002050 <DMA_DeInit+0x100>)
 8001fe8:	f843 2c64 	str.w	r2, [r3, #-100]
 8001fec:	4770      	bx	lr
  }
  else if (DMAy_Streamx == DMA2_Stream5)
 8001fee:	4b19      	ldr	r3, [pc, #100]	; (8002054 <DMA_DeInit+0x104>)
 8001ff0:	4298      	cmp	r0, r3
 8001ff2:	d103      	bne.n	8001ffc <DMA_DeInit+0xac>
  {
    /* Reset interrupt pending bits for DMA2 Stream5 */
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
 8001ff4:	4a18      	ldr	r2, [pc, #96]	; (8002058 <DMA_DeInit+0x108>)
 8001ff6:	f843 2c7c 	str.w	r2, [r3, #-124]
 8001ffa:	4770      	bx	lr
  }
  else if (DMAy_Streamx == DMA2_Stream6)
 8001ffc:	4b17      	ldr	r3, [pc, #92]	; (800205c <DMA_DeInit+0x10c>)
 8001ffe:	4298      	cmp	r0, r3
 8002000:	d103      	bne.n	800200a <DMA_DeInit+0xba>
  {
    /* Reset interrupt pending bits for DMA2 Stream6 */
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
 8002002:	4a17      	ldr	r2, [pc, #92]	; (8002060 <DMA_DeInit+0x110>)
 8002004:	f843 2c94 	str.w	r2, [r3, #-148]
 8002008:	4770      	bx	lr
  }
  else 
  {
    if (DMAy_Streamx == DMA2_Stream7)
 800200a:	4b16      	ldr	r3, [pc, #88]	; (8002064 <DMA_DeInit+0x114>)
 800200c:	4298      	cmp	r0, r3
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
 800200e:	bf04      	itt	eq
 8002010:	f04f 523d 	moveq.w	r2, #792723456	; 0x2f400000
 8002014:	f843 2cac 	streq.w	r2, [r3, #-172]
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	40026010 	.word	0x40026010
 8002020:	40026028 	.word	0x40026028
 8002024:	40026040 	.word	0x40026040
 8002028:	40026058 	.word	0x40026058
 800202c:	40026070 	.word	0x40026070
 8002030:	40026088 	.word	0x40026088
 8002034:	400260a0 	.word	0x400260a0
 8002038:	400260b8 	.word	0x400260b8
 800203c:	40026410 	.word	0x40026410
 8002040:	40026428 	.word	0x40026428
 8002044:	40026440 	.word	0x40026440
 8002048:	40026458 	.word	0x40026458
 800204c:	40026470 	.word	0x40026470
 8002050:	2000003d 	.word	0x2000003d
 8002054:	40026488 	.word	0x40026488
 8002058:	20000f40 	.word	0x20000f40
 800205c:	400264a0 	.word	0x400264a0
 8002060:	203d0000 	.word	0x203d0000
 8002064:	400264b8 	.word	0x400264b8

08002068 <DMA_Init>:
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8002068:	6802      	ldr	r2, [r0, #0]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800206a:	4b13      	ldr	r3, [pc, #76]	; (80020b8 <DMA_Init+0x50>)
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 800206c:	b510      	push	{r4, lr}
  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800206e:	4013      	ands	r3, r2
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8002070:	68cc      	ldr	r4, [r1, #12]
 8002072:	680a      	ldr	r2, [r1, #0]
 8002074:	4322      	orrs	r2, r4
 8002076:	694c      	ldr	r4, [r1, #20]
 8002078:	4322      	orrs	r2, r4
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800207a:	698c      	ldr	r4, [r1, #24]
 800207c:	4322      	orrs	r2, r4
 800207e:	69cc      	ldr	r4, [r1, #28]
 8002080:	4322      	orrs	r2, r4
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8002082:	6a0c      	ldr	r4, [r1, #32]
 8002084:	4322      	orrs	r2, r4
 8002086:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8002088:	4322      	orrs	r2, r4
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800208a:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 800208c:	4322      	orrs	r2, r4
 800208e:	6b4c      	ldr	r4, [r1, #52]	; 0x34
 8002090:	4322      	orrs	r2, r4
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8002092:	6b8c      	ldr	r4, [r1, #56]	; 0x38
 8002094:	4322      	orrs	r2, r4
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8002096:	4313      	orrs	r3, r2
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8002098:	6003      	str	r3, [r0, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 800209a:	6942      	ldr	r2, [r0, #20]
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 800209c:	6b0c      	ldr	r4, [r1, #48]	; 0x30
 800209e:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80020a0:	f022 0207 	bic.w	r2, r2, #7

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 80020a4:	4323      	orrs	r3, r4
 80020a6:	4313      	orrs	r3, r2

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 80020a8:	6143      	str	r3, [r0, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 80020aa:	690b      	ldr	r3, [r1, #16]
 80020ac:	6043      	str	r3, [r0, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 80020ae:	684b      	ldr	r3, [r1, #4]
 80020b0:	6083      	str	r3, [r0, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 80020b2:	688b      	ldr	r3, [r1, #8]
 80020b4:	60c3      	str	r3, [r0, #12]
}
 80020b6:	bd10      	pop	{r4, pc}
 80020b8:	f01c803f 	.word	0xf01c803f

080020bc <DMA_StructInit>:
  */
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
  /*-------------- Reset DMA init structure parameters values ----------------*/
  /* Initialize the DMA_Channel member */
  DMA_InitStruct->DMA_Channel = 0;
 80020bc:	2300      	movs	r3, #0
 80020be:	6003      	str	r3, [r0, #0]

  /* Initialize the DMA_PeripheralBaseAddr member */
  DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 80020c0:	6043      	str	r3, [r0, #4]

  /* Initialize the DMA_Memory0BaseAddr member */
  DMA_InitStruct->DMA_Memory0BaseAddr = 0;
 80020c2:	6083      	str	r3, [r0, #8]

  /* Initialize the DMA_DIR member */
  DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralToMemory;
 80020c4:	60c3      	str	r3, [r0, #12]

  /* Initialize the DMA_BufferSize member */
  DMA_InitStruct->DMA_BufferSize = 0;
 80020c6:	6103      	str	r3, [r0, #16]

  /* Initialize the DMA_PeripheralInc member */
  DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 80020c8:	6143      	str	r3, [r0, #20]

  /* Initialize the DMA_MemoryInc member */
  DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 80020ca:	6183      	str	r3, [r0, #24]

  /* Initialize the DMA_PeripheralDataSize member */
  DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 80020cc:	61c3      	str	r3, [r0, #28]

  /* Initialize the DMA_MemoryDataSize member */
  DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 80020ce:	6203      	str	r3, [r0, #32]

  /* Initialize the DMA_Mode member */
  DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 80020d0:	6243      	str	r3, [r0, #36]	; 0x24

  /* Initialize the DMA_Priority member */
  DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 80020d2:	6283      	str	r3, [r0, #40]	; 0x28

  /* Initialize the DMA_FIFOMode member */
  DMA_InitStruct->DMA_FIFOMode = DMA_FIFOMode_Disable;
 80020d4:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Initialize the DMA_FIFOThreshold member */
  DMA_InitStruct->DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
 80020d6:	6303      	str	r3, [r0, #48]	; 0x30

  /* Initialize the DMA_MemoryBurst member */
  DMA_InitStruct->DMA_MemoryBurst = DMA_MemoryBurst_Single;
 80020d8:	6343      	str	r3, [r0, #52]	; 0x34

  /* Initialize the DMA_PeripheralBurst member */
  DMA_InitStruct->DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 80020da:	6383      	str	r3, [r0, #56]	; 0x38
}
 80020dc:	4770      	bx	lr

080020de <DMA_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 80020de:	6803      	ldr	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80020e0:	b111      	cbz	r1, 80020e8 <DMA_Cmd+0xa>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 80020e2:	f043 0301 	orr.w	r3, r3, #1
 80020e6:	e001      	b.n	80020ec <DMA_Cmd+0xe>
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 80020e8:	f023 0301 	bic.w	r3, r3, #1
 80020ec:	6003      	str	r3, [r0, #0]
 80020ee:	4770      	bx	lr

080020f0 <DMA_PeriphIncOffsetSizeConfig>:

  /* Check the needed Peripheral increment offset */
  if(DMA_Pincos != DMA_PINCOS_Psize)
  {
    /* Configure DMA_SxCR_PINCOS bit with the input parameter */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_PINCOS;     
 80020f0:	6803      	ldr	r3, [r0, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_PINCOS_SIZE(DMA_Pincos));

  /* Check the needed Peripheral increment offset */
  if(DMA_Pincos != DMA_PINCOS_Psize)
 80020f2:	b111      	cbz	r1, 80020fa <DMA_PeriphIncOffsetSizeConfig+0xa>
  {
    /* Configure DMA_SxCR_PINCOS bit with the input parameter */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_PINCOS;     
 80020f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80020f8:	e001      	b.n	80020fe <DMA_PeriphIncOffsetSizeConfig+0xe>
  }
  else
  {
    /* Clear the PINCOS bit: Peripheral address incremented according to PSIZE */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_PINCOS;    
 80020fa:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80020fe:	6003      	str	r3, [r0, #0]
 8002100:	4770      	bx	lr

08002102 <DMA_FlowControllerConfig>:

  /* Check the needed flow controller  */
  if(DMA_FlowCtrl != DMA_FlowCtrl_Memory)
  {
    /* Configure DMA_SxCR_PFCTRL bit with the input parameter */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_PFCTRL;   
 8002102:	6803      	ldr	r3, [r0, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_FLOW_CTRL(DMA_FlowCtrl));

  /* Check the needed flow controller  */
  if(DMA_FlowCtrl != DMA_FlowCtrl_Memory)
 8002104:	b111      	cbz	r1, 800210c <DMA_FlowControllerConfig+0xa>
  {
    /* Configure DMA_SxCR_PFCTRL bit with the input parameter */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_PFCTRL;   
 8002106:	f043 0320 	orr.w	r3, r3, #32
 800210a:	e001      	b.n	8002110 <DMA_FlowControllerConfig+0xe>
  }
  else
  {
    /* Clear the PFCTRL bit: Memory is the flow controller */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_PFCTRL;    
 800210c:	f023 0320 	bic.w	r3, r3, #32
 8002110:	6003      	str	r3, [r0, #0]
 8002112:	4770      	bx	lr

08002114 <DMA_SetCurrDataCounter>:
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Write the number of data units to be transferred */
  DMAy_Streamx->NDTR = (uint16_t)Counter;
 8002114:	6041      	str	r1, [r0, #4]
}
 8002116:	4770      	bx	lr

08002118 <DMA_GetCurrDataCounter>:
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Return the number of remaining data units for DMAy Streamx */
  return ((uint16_t)(DMAy_Streamx->NDTR));
 8002118:	6840      	ldr	r0, [r0, #4]
}
 800211a:	b280      	uxth	r0, r0
 800211c:	4770      	bx	lr

0800211e <DMA_DoubleBufferModeConfig>:
  assert_param(IS_DMA_CURRENT_MEM(DMA_CurrentMemory));

  if (DMA_CurrentMemory != DMA_Memory_0)
  {
    /* Set Memory 1 as current memory address */
    DMAy_Streamx->CR |= (uint32_t)(DMA_SxCR_CT);    
 800211e:	6803      	ldr	r3, [r0, #0]
{  
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CURRENT_MEM(DMA_CurrentMemory));

  if (DMA_CurrentMemory != DMA_Memory_0)
 8002120:	b112      	cbz	r2, 8002128 <DMA_DoubleBufferModeConfig+0xa>
  {
    /* Set Memory 1 as current memory address */
    DMAy_Streamx->CR |= (uint32_t)(DMA_SxCR_CT);    
 8002122:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002126:	e001      	b.n	800212c <DMA_DoubleBufferModeConfig+0xe>
  }
  else
  {
    /* Set Memory 0 as current memory address */
    DMAy_Streamx->CR &= ~(uint32_t)(DMA_SxCR_CT);    
 8002128:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800212c:	6003      	str	r3, [r0, #0]
  }

  /* Write to DMAy Streamx M1AR */
  DMAy_Streamx->M1AR = Memory1BaseAddr;
 800212e:	6101      	str	r1, [r0, #16]
}
 8002130:	4770      	bx	lr

08002132 <DMA_DoubleBufferModeCmd>:

  /* Configure the Double Buffer mode */
  if (NewState != DISABLE)
  {
    /* Enable the Double buffer mode */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_DBM;
 8002132:	6803      	ldr	r3, [r0, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Configure the Double Buffer mode */
  if (NewState != DISABLE)
 8002134:	b111      	cbz	r1, 800213c <DMA_DoubleBufferModeCmd+0xa>
  {
    /* Enable the Double buffer mode */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_DBM;
 8002136:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800213a:	e001      	b.n	8002140 <DMA_DoubleBufferModeCmd+0xe>
  }
  else
  {
    /* Disable the Double buffer mode */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_DBM;
 800213c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002140:	6003      	str	r3, [r0, #0]
 8002142:	4770      	bx	lr

08002144 <DMA_MemoryTargetConfig>:
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CURRENT_MEM(DMA_MemoryTarget));
    
  /* Check the Memory target to be configured */
  if (DMA_MemoryTarget != DMA_Memory_0)
 8002144:	b10a      	cbz	r2, 800214a <DMA_MemoryTargetConfig+0x6>
  {
    /* Write to DMAy Streamx M1AR */
    DMAy_Streamx->M1AR = MemoryBaseAddr;    
 8002146:	6101      	str	r1, [r0, #16]
 8002148:	4770      	bx	lr
  }  
  else
  {
    /* Write to DMAy Streamx M0AR */
    DMAy_Streamx->M0AR = MemoryBaseAddr;  
 800214a:	60c1      	str	r1, [r0, #12]
 800214c:	4770      	bx	lr

0800214e <DMA_GetCurrentMemoryTarget>:
  
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Get the current memory target */
  if ((DMAy_Streamx->CR & DMA_SxCR_CT) != 0)
 800214e:	6800      	ldr	r0, [r0, #0]
  {
    /* Current memory buffer used is Memory 0 */
    tmp = 0;    
  }
  return tmp;
}
 8002150:	f3c0 40c0 	ubfx	r0, r0, #19, #1
 8002154:	4770      	bx	lr

08002156 <DMA_GetCmdStatus>:
  FunctionalState state = DISABLE;

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 8002156:	6800      	ldr	r0, [r0, #0]
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
  }
  return state;
}
 8002158:	f000 0001 	and.w	r0, r0, #1
 800215c:	4770      	bx	lr

0800215e <DMA_GetFIFOStatus>:
 
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  
  /* Get the FIFO level bits */
  tmpreg = (uint32_t)((DMAy_Streamx->FCR & DMA_SxFCR_FS));
 800215e:	6940      	ldr	r0, [r0, #20]
  
  return tmpreg;
}
 8002160:	f000 0038 	and.w	r0, r0, #56	; 0x38
 8002164:	4770      	bx	lr

08002166 <DMA_GetFlagStatus>:

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8002166:	4a0a      	ldr	r2, [pc, #40]	; (8002190 <DMA_GetFlagStatus+0x2a>)
 8002168:	4b0a      	ldr	r3, [pc, #40]	; (8002194 <DMA_GetFlagStatus+0x2e>)
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 800216a:	b510      	push	{r4, lr}

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800216c:	4c0a      	ldr	r4, [pc, #40]	; (8002198 <DMA_GetFlagStatus+0x32>)
 800216e:	42a0      	cmp	r0, r4
 8002170:	bf88      	it	hi
 8002172:	4613      	movhi	r3, r2
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8002174:	008a      	lsls	r2, r1, #2
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 8002176:	bf4c      	ite	mi
 8002178:	685b      	ldrmi	r3, [r3, #4]
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 800217a:	681b      	ldrpl	r3, [r3, #0]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 800217c:	f021 21f0 	bic.w	r1, r1, #4026593280	; 0xf000f000
 8002180:	f021 1182 	bic.w	r1, r1, #8519810	; 0x820082

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 8002184:	4219      	tst	r1, r3
    bitstatus = RESET;
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
}
 8002186:	bf0c      	ite	eq
 8002188:	2000      	moveq	r0, #0
 800218a:	2001      	movne	r0, #1
 800218c:	bd10      	pop	{r4, pc}
 800218e:	bf00      	nop
 8002190:	40026400 	.word	0x40026400
 8002194:	40026000 	.word	0x40026000
 8002198:	4002640f 	.word	0x4002640f

0800219c <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 800219c:	b510      	push	{r4, lr}

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 800219e:	4b08      	ldr	r3, [pc, #32]	; (80021c0 <DMA_ClearFlag+0x24>)
 80021a0:	4a08      	ldr	r2, [pc, #32]	; (80021c4 <DMA_ClearFlag+0x28>)
 80021a2:	4c09      	ldr	r4, [pc, #36]	; (80021c8 <DMA_ClearFlag+0x2c>)
 80021a4:	42a0      	cmp	r0, r4
 80021a6:	bf88      	it	hi
 80021a8:	4613      	movhi	r3, r2
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 80021aa:	f011 5f00 	tst.w	r1, #536870912	; 0x20000000
 80021ae:	f021 21f0 	bic.w	r1, r1, #4026593280	; 0xf000f000
 80021b2:	f021 1182 	bic.w	r1, r1, #8519810	; 0x820082
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80021b6:	bf14      	ite	ne
 80021b8:	60d9      	strne	r1, [r3, #12]
  }
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 80021ba:	6099      	streq	r1, [r3, #8]
 80021bc:	bd10      	pop	{r4, pc}
 80021be:	bf00      	nop
 80021c0:	40026000 	.word	0x40026000
 80021c4:	40026400 	.word	0x40026400
 80021c8:	4002640f 	.word	0x4002640f

080021cc <DMA_ITConfig>:
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
 80021cc:	060b      	lsls	r3, r1, #24
 80021ce:	d507      	bpl.n	80021e0 <DMA_ITConfig+0x14>
  {
    if (NewState != DISABLE)
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 80021d0:	6943      	ldr	r3, [r0, #20]
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
  {
    if (NewState != DISABLE)
 80021d2:	b112      	cbz	r2, 80021da <DMA_ITConfig+0xe>
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 80021d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021d8:	e001      	b.n	80021de <DMA_ITConfig+0x12>
    }    
    else 
    {
      /* Disable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 80021da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80021de:	6143      	str	r3, [r0, #20]
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 80021e0:	2980      	cmp	r1, #128	; 0x80
 80021e2:	d009      	beq.n	80021f8 <DMA_ITConfig+0x2c>
 80021e4:	f001 011e 	and.w	r1, r1, #30
  {
    if (NewState != DISABLE)
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 80021e8:	6803      	ldr	r3, [r0, #0]
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
  {
    if (NewState != DISABLE)
 80021ea:	b112      	cbz	r2, 80021f2 <DMA_ITConfig+0x26>
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 80021ec:	4319      	orrs	r1, r3
 80021ee:	6001      	str	r1, [r0, #0]
 80021f0:	4770      	bx	lr
    }
    else
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 80021f2:	ea23 0101 	bic.w	r1, r3, r1
 80021f6:	6001      	str	r1, [r0, #0]
 80021f8:	4770      	bx	lr

080021fa <DMA_GetITStatus>:
 
  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 80021fa:	4b12      	ldr	r3, [pc, #72]	; (8002244 <DMA_GetITStatus+0x4a>)
 80021fc:	4a12      	ldr	r2, [pc, #72]	; (8002248 <DMA_GetITStatus+0x4e>)
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_IT (SET or RESET).
  */
ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 80021fe:	b510      	push	{r4, lr}
 
  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8002200:	4c12      	ldr	r4, [pc, #72]	; (800224c <DMA_GetITStatus+0x52>)
 8002202:	42a0      	cmp	r0, r4
 8002204:	bf8c      	ite	hi
 8002206:	4614      	movhi	r4, r2
 8002208:	461c      	movls	r4, r3
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
  }

  /* Check if the interrupt enable bit is in the CR or FCR register */
  if ((DMA_IT & TRANSFER_IT_MASK) != (uint32_t)RESET)
 800220a:	f021 23f0 	bic.w	r3, r1, #4026593280	; 0xf000f000
 800220e:	f023 13c3 	bic.w	r3, r3, #12779715	; 0xc300c3
 8002212:	b12b      	cbz	r3, 8002220 <DMA_GetITStatus+0x26>
  {
    /* Get the interrupt enable position mask in CR register */
    tmpreg = (uint32_t)((DMA_IT >> 11) & TRANSFER_IT_ENABLE_MASK);   
    
    /* Check the enable bit in CR register */
    enablestatus = (uint32_t)(DMAy_Streamx->CR & tmpreg);
 8002214:	6802      	ldr	r2, [r0, #0]

  /* Check if the interrupt enable bit is in the CR or FCR register */
  if ((DMA_IT & TRANSFER_IT_MASK) != (uint32_t)RESET)
  {
    /* Get the interrupt enable position mask in CR register */
    tmpreg = (uint32_t)((DMA_IT >> 11) & TRANSFER_IT_ENABLE_MASK);   
 8002216:	f002 021e 	and.w	r2, r2, #30
    
    /* Check the enable bit in CR register */
    enablestatus = (uint32_t)(DMAy_Streamx->CR & tmpreg);
 800221a:	ea02 22d1 	and.w	r2, r2, r1, lsr #11
 800221e:	e002      	b.n	8002226 <DMA_GetITStatus+0x2c>
  }
  else 
  {
    /* Check the enable bit in FCR register */
    enablestatus = (uint32_t)(DMAy_Streamx->FCR & DMA_IT_FE); 
 8002220:	6942      	ldr	r2, [r0, #20]
 8002222:	f002 0280 	and.w	r2, r2, #128	; 0x80
  }
 
  /* Check if the interrupt pending flag is in LISR or HISR */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 8002226:	0088      	lsls	r0, r1, #2
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR ;
 8002228:	bf4c      	ite	mi
 800222a:	6863      	ldrmi	r3, [r4, #4]
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR ;
 800222c:	6823      	ldrpl	r3, [r4, #0]
  } 

  /* mask all reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 800222e:	f021 21f0 	bic.w	r1, r1, #4026593280	; 0xf000f000
 8002232:	f021 1082 	bic.w	r0, r1, #8519810	; 0x820082

  /* Check the status of the specified DMA interrupt */
  if (((tmpreg & DMA_IT) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8002236:	4018      	ands	r0, r3
 8002238:	d002      	beq.n	8002240 <DMA_GetITStatus+0x46>
  {
    /* DMA_IT is set */
    bitstatus = SET;
 800223a:	1c10      	adds	r0, r2, #0
 800223c:	bf18      	it	ne
 800223e:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the DMA_IT status */
  return  bitstatus;
}
 8002240:	bd10      	pop	{r4, pc}
 8002242:	bf00      	nop
 8002244:	40026000 	.word	0x40026000
 8002248:	40026400 	.word	0x40026400
 800224c:	4002640f 	.word	0x4002640f

08002250 <DMA_ClearITPendingBit>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 8002250:	b510      	push	{r4, lr}

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8002252:	4b08      	ldr	r3, [pc, #32]	; (8002274 <DMA_ClearITPendingBit+0x24>)
 8002254:	4a08      	ldr	r2, [pc, #32]	; (8002278 <DMA_ClearITPendingBit+0x28>)
 8002256:	4c09      	ldr	r4, [pc, #36]	; (800227c <DMA_ClearITPendingBit+0x2c>)
 8002258:	42a0      	cmp	r0, r4
 800225a:	bf88      	it	hi
 800225c:	4613      	movhi	r3, r2
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 800225e:	f011 5f00 	tst.w	r1, #536870912	; 0x20000000
 8002262:	f021 21f0 	bic.w	r1, r1, #4026593280	; 0xf000f000
 8002266:	f021 1182 	bic.w	r1, r1, #8519810	; 0x820082
  {
    /* Set DMAy HIFCR register clear interrupt bits */
    DMAy->HIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 800226a:	bf14      	ite	ne
 800226c:	60d9      	strne	r1, [r3, #12]
  }
  else 
  {
    /* Set DMAy LIFCR register clear interrupt bits */
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 800226e:	6099      	streq	r1, [r3, #8]
 8002270:	bd10      	pop	{r4, pc}
 8002272:	bf00      	nop
 8002274:	40026000 	.word	0x40026000
 8002278:	40026400 	.word	0x40026400
 800227c:	4002640f 	.word	0x4002640f

08002280 <EXTI_DeInit>:
  * @param  None
  * @retval None
  */
void EXTI_DeInit(void)
{
  EXTI->IMR = 0x00000000;
 8002280:	4b04      	ldr	r3, [pc, #16]	; (8002294 <EXTI_DeInit+0x14>)
 8002282:	2200      	movs	r2, #0
 8002284:	601a      	str	r2, [r3, #0]
  EXTI->EMR = 0x00000000;
 8002286:	605a      	str	r2, [r3, #4]
  EXTI->RTSR = 0x00000000;
 8002288:	609a      	str	r2, [r3, #8]
  EXTI->FTSR = 0x00000000;
 800228a:	60da      	str	r2, [r3, #12]
  EXTI->PR = 0x007FFFFF;
 800228c:	4a02      	ldr	r2, [pc, #8]	; (8002298 <EXTI_DeInit+0x18>)
 800228e:	615a      	str	r2, [r3, #20]
}
 8002290:	4770      	bx	lr
 8002292:	bf00      	nop
 8002294:	40013c00 	.word	0x40013c00
 8002298:	007fffff 	.word	0x007fffff

0800229c <EXTI_Init>:
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 800229c:	7983      	ldrb	r3, [r0, #6]
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 800229e:	b510      	push	{r4, lr}
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d029      	beq.n	80022f8 <EXTI_Init+0x5c>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 80022a4:	4b1a      	ldr	r3, [pc, #104]	; (8002310 <EXTI_Init+0x74>)
 80022a6:	6801      	ldr	r1, [r0, #0]
 80022a8:	681c      	ldr	r4, [r3, #0]
 80022aa:	43ca      	mvns	r2, r1
 80022ac:	4014      	ands	r4, r2
 80022ae:	601c      	str	r4, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 80022b0:	685c      	ldr	r4, [r3, #4]
 80022b2:	4022      	ands	r2, r4
 80022b4:	605a      	str	r2, [r3, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 80022b6:	7902      	ldrb	r2, [r0, #4]
 80022b8:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80022bc:	f502 329e 	add.w	r2, r2, #80896	; 0x13c00

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 80022c0:	6814      	ldr	r4, [r2, #0]
 80022c2:	4321      	orrs	r1, r4
 80022c4:	6011      	str	r1, [r2, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 80022c6:	6802      	ldr	r2, [r0, #0]
 80022c8:	689c      	ldr	r4, [r3, #8]
 80022ca:	43d1      	mvns	r1, r2
 80022cc:	400c      	ands	r4, r1
 80022ce:	609c      	str	r4, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 80022d0:	68dc      	ldr	r4, [r3, #12]
 80022d2:	4021      	ands	r1, r4
 80022d4:	60d9      	str	r1, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 80022d6:	7941      	ldrb	r1, [r0, #5]
 80022d8:	2910      	cmp	r1, #16
 80022da:	d106      	bne.n	80022ea <EXTI_Init+0x4e>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 80022dc:	6899      	ldr	r1, [r3, #8]
 80022de:	4311      	orrs	r1, r2
 80022e0:	6099      	str	r1, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 80022e2:	68d9      	ldr	r1, [r3, #12]
 80022e4:	430a      	orrs	r2, r1
 80022e6:	60da      	str	r2, [r3, #12]
 80022e8:	bd10      	pop	{r4, pc}
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
      tmp += EXTI_InitStruct->EXTI_Trigger;
 80022ea:	f101 4380 	add.w	r3, r1, #1073741824	; 0x40000000
 80022ee:	f503 339e 	add.w	r3, r3, #80896	; 0x13c00

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 80022f2:	6819      	ldr	r1, [r3, #0]
 80022f4:	430a      	orrs	r2, r1
 80022f6:	e008      	b.n	800230a <EXTI_Init+0x6e>
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
 80022f8:	7903      	ldrb	r3, [r0, #4]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 80022fa:	6801      	ldr	r1, [r0, #0]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
 80022fc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002300:	f503 339e 	add.w	r3, r3, #80896	; 0x13c00

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	ea22 0201 	bic.w	r2, r2, r1
 800230a:	601a      	str	r2, [r3, #0]
 800230c:	bd10      	pop	{r4, pc}
 800230e:	bf00      	nop
 8002310:	40013c00 	.word	0x40013c00

08002314 <EXTI_StructInit>:
  *         be initialized.
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
 8002314:	2300      	movs	r3, #0
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
 8002316:	220c      	movs	r2, #12
  *         be initialized.
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
 8002318:	6003      	str	r3, [r0, #0]
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 800231a:	7103      	strb	r3, [r0, #4]
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
 800231c:	7142      	strb	r2, [r0, #5]
  EXTI_InitStruct->EXTI_LineCmd = DISABLE;
 800231e:	7183      	strb	r3, [r0, #6]
}
 8002320:	4770      	bx	lr

08002322 <EXTI_GenerateSWInterrupt>:
void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->SWIER |= EXTI_Line;
 8002322:	4b02      	ldr	r3, [pc, #8]	; (800232c <EXTI_GenerateSWInterrupt+0xa>)
 8002324:	691a      	ldr	r2, [r3, #16]
 8002326:	4302      	orrs	r2, r0
 8002328:	611a      	str	r2, [r3, #16]
}
 800232a:	4770      	bx	lr
 800232c:	40013c00 	.word	0x40013c00

08002330 <EXTI_GetFlagStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 8002330:	4b03      	ldr	r3, [pc, #12]	; (8002340 <EXTI_GetFlagStatus+0x10>)
 8002332:	695b      	ldr	r3, [r3, #20]
  {
    bitstatus = SET;
 8002334:	4218      	tst	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8002336:	bf0c      	ite	eq
 8002338:	2000      	moveq	r0, #0
 800233a:	2001      	movne	r0, #1
 800233c:	4770      	bx	lr
 800233e:	bf00      	nop
 8002340:	40013c00 	.word	0x40013c00

08002344 <EXTI_ClearFlag>:
void EXTI_ClearFlag(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8002344:	4b01      	ldr	r3, [pc, #4]	; (800234c <EXTI_ClearFlag+0x8>)
 8002346:	6158      	str	r0, [r3, #20]
}
 8002348:	4770      	bx	lr
 800234a:	bf00      	nop
 800234c:	40013c00 	.word	0x40013c00

08002350 <EXTI_GetITStatus>:
  ITStatus bitstatus = RESET;
  uint32_t enablestatus = 0;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 8002350:	4b05      	ldr	r3, [pc, #20]	; (8002368 <EXTI_GetITStatus+0x18>)
 8002352:	681a      	ldr	r2, [r3, #0]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8002354:	695b      	ldr	r3, [r3, #20]
 8002356:	4003      	ands	r3, r0
 8002358:	d004      	beq.n	8002364 <EXTI_GetITStatus+0x14>
  {
    bitstatus = SET;
 800235a:	4210      	tst	r0, r2
 800235c:	bf0c      	ite	eq
 800235e:	2000      	moveq	r0, #0
 8002360:	2001      	movne	r0, #1
 8002362:	4770      	bx	lr
  }
  else
  {
    bitstatus = RESET;
 8002364:	4618      	mov	r0, r3
  }
  return bitstatus;
}
 8002366:	4770      	bx	lr
 8002368:	40013c00 	.word	0x40013c00

0800236c <EXTI_ClearITPendingBit>:
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 800236c:	4b01      	ldr	r3, [pc, #4]	; (8002374 <EXTI_ClearITPendingBit+0x8>)
 800236e:	6158      	str	r0, [r3, #20]
}
 8002370:	4770      	bx	lr
 8002372:	bf00      	nop
 8002374:	40013c00 	.word	0x40013c00

08002378 <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Perform Byte access to FLASH_ACR[8:0] to set the Latency value */
  *(__IO uint8_t *)ACR_BYTE0_ADDRESS = (uint8_t)FLASH_Latency;
 8002378:	4b01      	ldr	r3, [pc, #4]	; (8002380 <FLASH_SetLatency+0x8>)
 800237a:	b2c0      	uxtb	r0, r0
 800237c:	7018      	strb	r0, [r3, #0]
}
 800237e:	4770      	bx	lr
 8002380:	40023c00 	.word	0x40023c00

08002384 <FLASH_PrefetchBufferCmd>:
  * @param  NewState: new state of the Prefetch Buffer.
  *          This parameter  can be: ENABLE or DISABLE.
  * @retval None
  */
void FLASH_PrefetchBufferCmd(FunctionalState NewState)
{
 8002384:	4b04      	ldr	r3, [pc, #16]	; (8002398 <FLASH_PrefetchBufferCmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  /* Enable or disable the Prefetch Buffer */
  if(NewState != DISABLE)
  {
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 8002386:	681a      	ldr	r2, [r3, #0]
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  /* Enable or disable the Prefetch Buffer */
  if(NewState != DISABLE)
 8002388:	b110      	cbz	r0, 8002390 <FLASH_PrefetchBufferCmd+0xc>
  {
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 800238a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800238e:	e001      	b.n	8002394 <FLASH_PrefetchBufferCmd+0x10>
  }
  else
  {
    FLASH->ACR &= (~FLASH_ACR_PRFTEN);
 8002390:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002394:	601a      	str	r2, [r3, #0]
 8002396:	4770      	bx	lr
 8002398:	40023c00 	.word	0x40023c00

0800239c <FLASH_InstructionCacheCmd>:
  * @param  NewState: new state of the Instruction Cache.
  *          This parameter  can be: ENABLE or DISABLE.
  * @retval None
  */
void FLASH_InstructionCacheCmd(FunctionalState NewState)
{
 800239c:	4b04      	ldr	r3, [pc, #16]	; (80023b0 <FLASH_InstructionCacheCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if(NewState != DISABLE)
  {
    FLASH->ACR |= FLASH_ACR_ICEN;
 800239e:	681a      	ldr	r2, [r3, #0]
void FLASH_InstructionCacheCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if(NewState != DISABLE)
 80023a0:	b110      	cbz	r0, 80023a8 <FLASH_InstructionCacheCmd+0xc>
  {
    FLASH->ACR |= FLASH_ACR_ICEN;
 80023a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023a6:	e001      	b.n	80023ac <FLASH_InstructionCacheCmd+0x10>
  }
  else
  {
    FLASH->ACR &= (~FLASH_ACR_ICEN);
 80023a8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80023ac:	601a      	str	r2, [r3, #0]
 80023ae:	4770      	bx	lr
 80023b0:	40023c00 	.word	0x40023c00

080023b4 <FLASH_DataCacheCmd>:
  * @param  NewState: new state of the Data Cache.
  *          This parameter  can be: ENABLE or DISABLE.
  * @retval None
  */
void FLASH_DataCacheCmd(FunctionalState NewState)
{
 80023b4:	4b04      	ldr	r3, [pc, #16]	; (80023c8 <FLASH_DataCacheCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if(NewState != DISABLE)
  {
    FLASH->ACR |= FLASH_ACR_DCEN;
 80023b6:	681a      	ldr	r2, [r3, #0]
void FLASH_DataCacheCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if(NewState != DISABLE)
 80023b8:	b110      	cbz	r0, 80023c0 <FLASH_DataCacheCmd+0xc>
  {
    FLASH->ACR |= FLASH_ACR_DCEN;
 80023ba:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80023be:	e001      	b.n	80023c4 <FLASH_DataCacheCmd+0x10>
  }
  else
  {
    FLASH->ACR &= (~FLASH_ACR_DCEN);
 80023c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80023c4:	601a      	str	r2, [r3, #0]
 80023c6:	4770      	bx	lr
 80023c8:	40023c00 	.word	0x40023c00

080023cc <FLASH_InstructionCacheReset>:
  * @param  None
  * @retval None
  */
void FLASH_InstructionCacheReset(void)
{
  FLASH->ACR |= FLASH_ACR_ICRST;
 80023cc:	4b02      	ldr	r3, [pc, #8]	; (80023d8 <FLASH_InstructionCacheReset+0xc>)
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80023d4:	601a      	str	r2, [r3, #0]
}
 80023d6:	4770      	bx	lr
 80023d8:	40023c00 	.word	0x40023c00

080023dc <FLASH_DataCacheReset>:
  * @param  None
  * @retval None
  */
void FLASH_DataCacheReset(void)
{
  FLASH->ACR |= FLASH_ACR_DCRST;
 80023dc:	4b02      	ldr	r3, [pc, #8]	; (80023e8 <FLASH_DataCacheReset+0xc>)
 80023de:	681a      	ldr	r2, [r3, #0]
 80023e0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80023e4:	601a      	str	r2, [r3, #0]
}
 80023e6:	4770      	bx	lr
 80023e8:	40023c00 	.word	0x40023c00

080023ec <FLASH_Unlock>:
  * @param  None
  * @retval None
  */
void FLASH_Unlock(void)
{
  if((FLASH->CR & FLASH_CR_LOCK) != RESET)
 80023ec:	4b04      	ldr	r3, [pc, #16]	; (8002400 <FLASH_Unlock+0x14>)
 80023ee:	691a      	ldr	r2, [r3, #16]
 80023f0:	2a00      	cmp	r2, #0
 80023f2:	da04      	bge.n	80023fe <FLASH_Unlock+0x12>
  {
    /* Authorize the FLASH Registers access */
    FLASH->KEYR = FLASH_KEY1;
 80023f4:	4a03      	ldr	r2, [pc, #12]	; (8002404 <FLASH_Unlock+0x18>)
 80023f6:	605a      	str	r2, [r3, #4]
    FLASH->KEYR = FLASH_KEY2;
 80023f8:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 80023fc:	605a      	str	r2, [r3, #4]
 80023fe:	4770      	bx	lr
 8002400:	40023c00 	.word	0x40023c00
 8002404:	45670123 	.word	0x45670123

08002408 <FLASH_Lock>:
  * @retval None
  */
void FLASH_Lock(void)
{
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8002408:	4b02      	ldr	r3, [pc, #8]	; (8002414 <FLASH_Lock+0xc>)
 800240a:	691a      	ldr	r2, [r3, #16]
 800240c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002410:	611a      	str	r2, [r3, #16]
}
 8002412:	4770      	bx	lr
 8002414:	40023c00 	.word	0x40023c00

08002418 <FLASH_OB_Unlock>:
  * @param  None
  * @retval None
  */
void FLASH_OB_Unlock(void)
{
  if((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != RESET)
 8002418:	4b04      	ldr	r3, [pc, #16]	; (800242c <FLASH_OB_Unlock+0x14>)
 800241a:	695a      	ldr	r2, [r3, #20]
 800241c:	07d2      	lsls	r2, r2, #31
 800241e:	d504      	bpl.n	800242a <FLASH_OB_Unlock+0x12>
  {
    /* Authorizes the Option Byte register programming */
    FLASH->OPTKEYR = FLASH_OPT_KEY1;
 8002420:	4a03      	ldr	r2, [pc, #12]	; (8002430 <FLASH_OB_Unlock+0x18>)
 8002422:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_OPT_KEY2;
 8002424:	f102 3244 	add.w	r2, r2, #1145324612	; 0x44444444
 8002428:	609a      	str	r2, [r3, #8]
 800242a:	4770      	bx	lr
 800242c:	40023c00 	.word	0x40023c00
 8002430:	08192a3b 	.word	0x08192a3b

08002434 <FLASH_OB_Lock>:
  * @retval None
  */
void FLASH_OB_Lock(void)
{
  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8002434:	4b02      	ldr	r3, [pc, #8]	; (8002440 <FLASH_OB_Lock+0xc>)
 8002436:	695a      	ldr	r2, [r3, #20]
 8002438:	f042 0201 	orr.w	r2, r2, #1
 800243c:	615a      	str	r2, [r3, #20]
}
 800243e:	4770      	bx	lr
 8002440:	40023c00 	.word	0x40023c00

08002444 <FLASH_OB_BORConfig>:
{
  /* Check the parameters */
  assert_param(IS_OB_BOR(OB_BOR));

  /* Set the BOR Level */
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS &= (~FLASH_OPTCR_BOR_LEV);
 8002444:	4b04      	ldr	r3, [pc, #16]	; (8002458 <FLASH_OB_BORConfig+0x14>)
 8002446:	781a      	ldrb	r2, [r3, #0]
 8002448:	f002 02f3 	and.w	r2, r2, #243	; 0xf3
 800244c:	701a      	strb	r2, [r3, #0]
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= OB_BOR;
 800244e:	781a      	ldrb	r2, [r3, #0]
 8002450:	4302      	orrs	r2, r0
 8002452:	701a      	strb	r2, [r3, #0]

}
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop
 8002458:	40023c14 	.word	0x40023c14

0800245c <FLASH_OB_GetUser>:
  *         and RST_STDBY(Bit2).
  */
uint8_t FLASH_OB_GetUser(void)
{
  /* Return the User Option Byte */
  return (uint8_t)(FLASH->OPTCR >> 5);
 800245c:	4b02      	ldr	r3, [pc, #8]	; (8002468 <FLASH_OB_GetUser+0xc>)
 800245e:	6958      	ldr	r0, [r3, #20]
}
 8002460:	f3c0 1047 	ubfx	r0, r0, #5, #8
 8002464:	4770      	bx	lr
 8002466:	bf00      	nop
 8002468:	40023c00 	.word	0x40023c00

0800246c <FLASH_OB_GetWRP>:
  * @retval The FLASH Write Protection  Option Bytes value
  */
uint16_t FLASH_OB_GetWRP(void)
{
  /* Return the FLASH write protection Register value */
  return (*(__IO uint16_t *)(OPTCR_BYTE2_ADDRESS));
 800246c:	4b01      	ldr	r3, [pc, #4]	; (8002474 <FLASH_OB_GetWRP+0x8>)
 800246e:	8818      	ldrh	r0, [r3, #0]
}
 8002470:	b280      	uxth	r0, r0
 8002472:	4770      	bx	lr
 8002474:	40023c16 	.word	0x40023c16

08002478 <FLASH_OB_GetRDP>:
  */
FlagStatus FLASH_OB_GetRDP(void)
{
  FlagStatus readstatus = RESET;

  if ((*(__IO uint8_t*)(OPTCR_BYTE1_ADDRESS) != (uint8_t)OB_RDP_Level_0))
 8002478:	4b02      	ldr	r3, [pc, #8]	; (8002484 <FLASH_OB_GetRDP+0xc>)
 800247a:	7818      	ldrb	r0, [r3, #0]
  else
  {
    readstatus = RESET;
  }
  return readstatus;
}
 800247c:	38aa      	subs	r0, #170	; 0xaa
 800247e:	bf18      	it	ne
 8002480:	2001      	movne	r0, #1
 8002482:	4770      	bx	lr
 8002484:	40023c15 	.word	0x40023c15

08002488 <FLASH_OB_GetBOR>:
  *           - OB_BOR_OFF   : Supply voltage ranges from 1.62 to 2.1 V  
  */
uint8_t FLASH_OB_GetBOR(void)
{
  /* Return the FLASH BOR level */
  return (uint8_t)(*(__IO uint8_t *)(OPTCR_BYTE0_ADDRESS) & (uint8_t)0x0C);
 8002488:	4b02      	ldr	r3, [pc, #8]	; (8002494 <FLASH_OB_GetBOR+0xc>)
 800248a:	7818      	ldrb	r0, [r3, #0]
}
 800248c:	f000 000c 	and.w	r0, r0, #12
 8002490:	4770      	bx	lr
 8002492:	bf00      	nop
 8002494:	40023c14 	.word	0x40023c14

08002498 <FLASH_ITConfig>:
  *            @arg FLASH_IT_ERR: FLASH Error Interrupt
  *            @arg FLASH_IT_EOP: FLASH end of operation Interrupt
  * @retval None 
  */
void FLASH_ITConfig(uint32_t FLASH_IT, FunctionalState NewState)
{
 8002498:	4b04      	ldr	r3, [pc, #16]	; (80024ac <FLASH_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 800249a:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
 800249c:	b109      	cbz	r1, 80024a2 <FLASH_ITConfig+0xa>
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 800249e:	4310      	orrs	r0, r2
 80024a0:	e001      	b.n	80024a6 <FLASH_ITConfig+0xe>
  }
  else
  {
    /* Disable the interrupt sources */
    FLASH->CR &= ~(uint32_t)FLASH_IT;
 80024a2:	ea22 0000 	bic.w	r0, r2, r0
 80024a6:	6118      	str	r0, [r3, #16]
 80024a8:	4770      	bx	lr
 80024aa:	bf00      	nop
 80024ac:	40023c00 	.word	0x40023c00

080024b0 <FLASH_GetFlagStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG));

  if((FLASH->SR & FLASH_FLAG) != (uint32_t)RESET)
 80024b0:	4b03      	ldr	r3, [pc, #12]	; (80024c0 <FLASH_GetFlagStatus+0x10>)
 80024b2:	68db      	ldr	r3, [r3, #12]
  {
    bitstatus = SET;
 80024b4:	4218      	tst	r0, r3
  {
    bitstatus = RESET;
  }
  /* Return the new state of FLASH_FLAG (SET or RESET) */
  return bitstatus; 
}
 80024b6:	bf0c      	ite	eq
 80024b8:	2000      	moveq	r0, #0
 80024ba:	2001      	movne	r0, #1
 80024bc:	4770      	bx	lr
 80024be:	bf00      	nop
 80024c0:	40023c00 	.word	0x40023c00

080024c4 <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG));
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 80024c4:	4b01      	ldr	r3, [pc, #4]	; (80024cc <FLASH_ClearFlag+0x8>)
 80024c6:	60d8      	str	r0, [r3, #12]
}
 80024c8:	4770      	bx	lr
 80024ca:	bf00      	nop
 80024cc:	40023c00 	.word	0x40023c00

080024d0 <FLASH_GetStatus>:
  */
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 80024d0:	4b0b      	ldr	r3, [pc, #44]	; (8002500 <FLASH_GetStatus+0x30>)
 80024d2:	68da      	ldr	r2, [r3, #12]
 80024d4:	03d0      	lsls	r0, r2, #15
 80024d6:	d40d      	bmi.n	80024f4 <FLASH_GetStatus+0x24>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_WRPERR) != (uint32_t)0x00)
 80024d8:	68da      	ldr	r2, [r3, #12]
 80024da:	06d1      	lsls	r1, r2, #27
 80024dc:	d40c      	bmi.n	80024f8 <FLASH_GetStatus+0x28>
    { 
      flashstatus = FLASH_ERROR_WRP;
    }
    else 
    {
      if((FLASH->SR & (uint32_t)0xEF) != (uint32_t)0x00)
 80024de:	68da      	ldr	r2, [r3, #12]
 80024e0:	f012 0fef 	tst.w	r2, #239	; 0xef
 80024e4:	d10a      	bne.n	80024fc <FLASH_GetStatus+0x2c>
      {
        flashstatus = FLASH_ERROR_PROGRAM; 
      }
      else
      {
        if((FLASH->SR & FLASH_FLAG_OPERR) != (uint32_t)0x00)
 80024e6:	68db      	ldr	r3, [r3, #12]
 80024e8:	f013 0f02 	tst.w	r3, #2
        {
          flashstatus = FLASH_ERROR_OPERATION;
 80024ec:	bf0c      	ite	eq
 80024ee:	2008      	moveq	r0, #8
 80024f0:	2007      	movne	r0, #7
 80024f2:	4770      	bx	lr
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
  {
    flashstatus = FLASH_BUSY;
 80024f4:	2001      	movs	r0, #1
 80024f6:	4770      	bx	lr
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_WRPERR) != (uint32_t)0x00)
    { 
      flashstatus = FLASH_ERROR_WRP;
 80024f8:	2005      	movs	r0, #5
 80024fa:	4770      	bx	lr
    }
    else 
    {
      if((FLASH->SR & (uint32_t)0xEF) != (uint32_t)0x00)
      {
        flashstatus = FLASH_ERROR_PROGRAM; 
 80024fc:	2006      	movs	r0, #6
      }
    }
  }
  /* Return the FLASH Status */
  return flashstatus;
}
 80024fe:	4770      	bx	lr
 8002500:	40023c00 	.word	0x40023c00

08002504 <FLASH_WaitForLastOperation>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
  *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
  */
FLASH_Status FLASH_WaitForLastOperation(void)
{ 
 8002504:	b507      	push	{r0, r1, r2, lr}
  __IO FLASH_Status status = FLASH_COMPLETE;
 8002506:	2308      	movs	r3, #8
 8002508:	f88d 3007 	strb.w	r3, [sp, #7]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while(status == FLASH_BUSY)
  {
    status = FLASH_GetStatus();
 800250c:	f7ff ffe0 	bl	80024d0 <FLASH_GetStatus>
 8002510:	f88d 0007 	strb.w	r0, [sp, #7]
  status = FLASH_GetStatus();

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while(status == FLASH_BUSY)
 8002514:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8002518:	2b01      	cmp	r3, #1
 800251a:	d0f7      	beq.n	800250c <FLASH_WaitForLastOperation+0x8>
  {
    status = FLASH_GetStatus();
  }
  /* Return the operation status */
  return status;
 800251c:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8002520:	bd0e      	pop	{r1, r2, r3, pc}

08002522 <FLASH_OB_Launch>:
FLASH_Status FLASH_OB_Launch(void)
{
  FLASH_Status status = FLASH_COMPLETE;

  /* Set the OPTSTRT bit in OPTCR register */
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= FLASH_OPTCR_OPTSTRT;
 8002522:	4b03      	ldr	r3, [pc, #12]	; (8002530 <FLASH_OB_Launch+0xe>)
 8002524:	781a      	ldrb	r2, [r3, #0]
 8002526:	f042 0202 	orr.w	r2, r2, #2
 800252a:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation();
 800252c:	e7ea      	b.n	8002504 <FLASH_WaitForLastOperation>
 800252e:	bf00      	nop
 8002530:	40023c14 	.word	0x40023c14

08002534 <FLASH_OB_UserConfig>:
  *            @arg OB_STDBY_NoRST: No reset generated when entering in STANDBY
  *            @arg OB_STDBY_RST: Reset generated when entering in STANDBY
  * @retval None
  */
void FLASH_OB_UserConfig(uint8_t OB_IWDG, uint8_t OB_STOP, uint8_t OB_STDBY)
{
 8002534:	b570      	push	{r4, r5, r6, lr}
 8002536:	4604      	mov	r4, r0
 8002538:	460d      	mov	r5, r1
 800253a:	4616      	mov	r6, r2
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation();
 800253c:	f7ff ffe2 	bl	8002504 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8002540:	2808      	cmp	r0, #8
 8002542:	d107      	bne.n	8002554 <FLASH_OB_UserConfig+0x20>
  { 
    /* Mask OPTLOCK, OPTSTRT and BOR_LEV bits */
    optiontmp =  (uint8_t)((*(__IO uint8_t *)OPTCR_BYTE0_ADDRESS) & (uint8_t)0x0F); 
 8002544:	4b04      	ldr	r3, [pc, #16]	; (8002558 <FLASH_OB_UserConfig+0x24>)
 8002546:	781a      	ldrb	r2, [r3, #0]
 8002548:	f002 020f 	and.w	r2, r2, #15

    /* Update User Option Byte */
    *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS = OB_IWDG | (uint8_t)(OB_STDBY | (uint8_t)(OB_STOP | ((uint8_t)optiontmp))); 
 800254c:	4314      	orrs	r4, r2
 800254e:	4325      	orrs	r5, r4
 8002550:	432e      	orrs	r6, r5
 8002552:	701e      	strb	r6, [r3, #0]
 8002554:	bd70      	pop	{r4, r5, r6, pc}
 8002556:	bf00      	nop
 8002558:	40023c14 	.word	0x40023c14

0800255c <FLASH_OB_RDPConfig>:
  * !!!Warning!!! When enabling OB_RDP level 2 it's no more possible to go back to level 1 or 0
  *    
  * @retval None
  */
void FLASH_OB_RDPConfig(uint8_t OB_RDP)
{
 800255c:	b510      	push	{r4, lr}
 800255e:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_RDP(OB_RDP));

  status = FLASH_WaitForLastOperation();
 8002560:	f7ff ffd0 	bl	8002504 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 8002564:	2808      	cmp	r0, #8
  {
    *(__IO uint8_t*)OPTCR_BYTE1_ADDRESS = OB_RDP;
 8002566:	bf04      	itt	eq
 8002568:	4b01      	ldreq	r3, [pc, #4]	; (8002570 <FLASH_OB_RDPConfig+0x14>)
 800256a:	701c      	strbeq	r4, [r3, #0]
 800256c:	bd10      	pop	{r4, pc}
 800256e:	bf00      	nop
 8002570:	40023c15 	.word	0x40023c15

08002574 <FLASH_OB_WRPConfig>:
  * @param  Newstate: new state of the Write Protection.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None  
  */
void FLASH_OB_WRPConfig(uint32_t OB_WRP, FunctionalState NewState)
{ 
 8002574:	b538      	push	{r3, r4, r5, lr}
 8002576:	4604      	mov	r4, r0
 8002578:	460d      	mov	r5, r1
  
  /* Check the parameters */
  assert_param(IS_OB_WRP(OB_WRP));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  status = FLASH_WaitForLastOperation();
 800257a:	f7ff ffc3 	bl	8002504 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 800257e:	2808      	cmp	r0, #8
 8002580:	d10a      	bne.n	8002598 <FLASH_OB_WRPConfig+0x24>
 8002582:	4b06      	ldr	r3, [pc, #24]	; (800259c <FLASH_OB_WRPConfig+0x28>)
  { 
    if(NewState != DISABLE)
    {
      *(__IO uint16_t*)OPTCR_BYTE2_ADDRESS &= (~OB_WRP);
 8002584:	881a      	ldrh	r2, [r3, #0]
    
  status = FLASH_WaitForLastOperation();

  if(status == FLASH_COMPLETE)
  { 
    if(NewState != DISABLE)
 8002586:	b125      	cbz	r5, 8002592 <FLASH_OB_WRPConfig+0x1e>
    {
      *(__IO uint16_t*)OPTCR_BYTE2_ADDRESS &= (~OB_WRP);
 8002588:	b292      	uxth	r2, r2
 800258a:	ea22 0404 	bic.w	r4, r2, r4
 800258e:	801c      	strh	r4, [r3, #0]
 8002590:	bd38      	pop	{r3, r4, r5, pc}
    }
    else
    {
      *(__IO uint16_t*)OPTCR_BYTE2_ADDRESS |= (uint16_t)OB_WRP;
 8002592:	4314      	orrs	r4, r2
 8002594:	b2a4      	uxth	r4, r4
 8002596:	801c      	strh	r4, [r3, #0]
 8002598:	bd38      	pop	{r3, r4, r5, pc}
 800259a:	bf00      	nop
 800259c:	40023c16 	.word	0x40023c16

080025a0 <FLASH_ProgramByte>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
  *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
  */
FLASH_Status FLASH_ProgramByte(uint32_t Address, uint8_t Data)
{
 80025a0:	b570      	push	{r4, r5, r6, lr}
 80025a2:	4604      	mov	r4, r0
 80025a4:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation();
 80025a6:	f7ff ffad 	bl	8002504 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80025aa:	2808      	cmp	r0, #8
 80025ac:	d111      	bne.n	80025d2 <FLASH_ProgramByte+0x32>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR &= CR_PSIZE_MASK;
 80025ae:	4d09      	ldr	r5, [pc, #36]	; (80025d4 <FLASH_ProgramByte+0x34>)
 80025b0:	692b      	ldr	r3, [r5, #16]
 80025b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025b6:	612b      	str	r3, [r5, #16]
    FLASH->CR |= FLASH_PSIZE_BYTE;
 80025b8:	692b      	ldr	r3, [r5, #16]
 80025ba:	612b      	str	r3, [r5, #16]
    FLASH->CR |= FLASH_CR_PG;
 80025bc:	692b      	ldr	r3, [r5, #16]
 80025be:	f043 0301 	orr.w	r3, r3, #1
 80025c2:	612b      	str	r3, [r5, #16]
  
    *(__IO uint8_t*)Address = Data;
 80025c4:	7026      	strb	r6, [r4, #0]
        
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation();
 80025c6:	f7ff ff9d 	bl	8002504 <FLASH_WaitForLastOperation>

    /* if the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 80025ca:	692b      	ldr	r3, [r5, #16]
 80025cc:	f023 0301 	bic.w	r3, r3, #1
 80025d0:	612b      	str	r3, [r5, #16]
  } 

  /* Return the Program Status */
  return status;
}
 80025d2:	bd70      	pop	{r4, r5, r6, pc}
 80025d4:	40023c00 	.word	0x40023c00

080025d8 <FLASH_ProgramHalfWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
  *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
  */
FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)
{
 80025d8:	b570      	push	{r4, r5, r6, lr}
 80025da:	4604      	mov	r4, r0
 80025dc:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation();
 80025de:	f7ff ff91 	bl	8002504 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80025e2:	2808      	cmp	r0, #8
 80025e4:	d113      	bne.n	800260e <FLASH_ProgramHalfWord+0x36>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR &= CR_PSIZE_MASK;
 80025e6:	4d0a      	ldr	r5, [pc, #40]	; (8002610 <FLASH_ProgramHalfWord+0x38>)
 80025e8:	692b      	ldr	r3, [r5, #16]
 80025ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025ee:	612b      	str	r3, [r5, #16]
    FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80025f0:	692b      	ldr	r3, [r5, #16]
 80025f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025f6:	612b      	str	r3, [r5, #16]
    FLASH->CR |= FLASH_CR_PG;
 80025f8:	692b      	ldr	r3, [r5, #16]
 80025fa:	f043 0301 	orr.w	r3, r3, #1
 80025fe:	612b      	str	r3, [r5, #16]
  
    *(__IO uint16_t*)Address = Data;
 8002600:	8026      	strh	r6, [r4, #0]
        
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation();
 8002602:	f7ff ff7f 	bl	8002504 <FLASH_WaitForLastOperation>

    /* if the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8002606:	692b      	ldr	r3, [r5, #16]
 8002608:	f023 0301 	bic.w	r3, r3, #1
 800260c:	612b      	str	r3, [r5, #16]
  } 
  /* Return the Program Status */
  return status;
}
 800260e:	bd70      	pop	{r4, r5, r6, pc}
 8002610:	40023c00 	.word	0x40023c00

08002614 <FLASH_ProgramWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
  *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
  */
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
{
 8002614:	b570      	push	{r4, r5, r6, lr}
 8002616:	4604      	mov	r4, r0
 8002618:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation();
 800261a:	f7ff ff73 	bl	8002504 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 800261e:	2808      	cmp	r0, #8
 8002620:	d113      	bne.n	800264a <FLASH_ProgramWord+0x36>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR &= CR_PSIZE_MASK;
 8002622:	4d0a      	ldr	r5, [pc, #40]	; (800264c <FLASH_ProgramWord+0x38>)
 8002624:	692b      	ldr	r3, [r5, #16]
 8002626:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800262a:	612b      	str	r3, [r5, #16]
    FLASH->CR |= FLASH_PSIZE_WORD;
 800262c:	692b      	ldr	r3, [r5, #16]
 800262e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002632:	612b      	str	r3, [r5, #16]
    FLASH->CR |= FLASH_CR_PG;
 8002634:	692b      	ldr	r3, [r5, #16]
 8002636:	f043 0301 	orr.w	r3, r3, #1
 800263a:	612b      	str	r3, [r5, #16]
  
    *(__IO uint32_t*)Address = Data;
 800263c:	6026      	str	r6, [r4, #0]
        
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation();
 800263e:	f7ff ff61 	bl	8002504 <FLASH_WaitForLastOperation>

    /* if the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8002642:	692b      	ldr	r3, [r5, #16]
 8002644:	f023 0301 	bic.w	r3, r3, #1
 8002648:	612b      	str	r3, [r5, #16]
  } 
  /* Return the Program Status */
  return status;
}
 800264a:	bd70      	pop	{r4, r5, r6, pc}
 800264c:	40023c00 	.word	0x40023c00

08002650 <FLASH_ProgramDoubleWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
  *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
  */
FLASH_Status FLASH_ProgramDoubleWord(uint32_t Address, uint64_t Data)
{
 8002650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002652:	4606      	mov	r6, r0
 8002654:	4614      	mov	r4, r2
 8002656:	461d      	mov	r5, r3

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation();
 8002658:	f7ff ff54 	bl	8002504 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 800265c:	2808      	cmp	r0, #8
 800265e:	d114      	bne.n	800268a <FLASH_ProgramDoubleWord+0x3a>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR &= CR_PSIZE_MASK;
 8002660:	4f0a      	ldr	r7, [pc, #40]	; (800268c <FLASH_ProgramDoubleWord+0x3c>)
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002668:	613b      	str	r3, [r7, #16]
    FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8002670:	613b      	str	r3, [r7, #16]
    FLASH->CR |= FLASH_CR_PG;
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	f043 0301 	orr.w	r3, r3, #1
 8002678:	613b      	str	r3, [r7, #16]
  
    *(__IO uint64_t*)Address = Data;
 800267a:	e9c6 4500 	strd	r4, r5, [r6]
        
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation();
 800267e:	f7ff ff41 	bl	8002504 <FLASH_WaitForLastOperation>

    /* if the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	f023 0301 	bic.w	r3, r3, #1
 8002688:	613b      	str	r3, [r7, #16]
  } 
  /* Return the Program Status */
  return status;
}
 800268a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800268c:	40023c00 	.word	0x40023c00

08002690 <FLASH_EraseAllSectors>:
  *       
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
  *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
  */
FLASH_Status FLASH_EraseAllSectors(uint8_t VoltageRange)
{
 8002690:	b510      	push	{r4, lr}
 8002692:	4604      	mov	r4, r0
  uint32_t tmp_psize = 0x0;
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation();
 8002694:	f7ff ff36 	bl	8002504 <FLASH_WaitForLastOperation>
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == VoltageRange_1)
 8002698:	b144      	cbz	r4, 80026ac <FLASH_EraseAllSectors+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
  }
  else if(VoltageRange == VoltageRange_2)
 800269a:	2c01      	cmp	r4, #1
 800269c:	d008      	beq.n	80026b0 <FLASH_EraseAllSectors+0x20>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
  }
  else if(VoltageRange == VoltageRange_3)
  {
    tmp_psize = FLASH_PSIZE_WORD;
 800269e:	2c02      	cmp	r4, #2
 80026a0:	bf14      	ite	ne
 80026a2:	f44f 7340 	movne.w	r3, #768	; 0x300
 80026a6:	f44f 7300 	moveq.w	r3, #512	; 0x200
 80026aa:	e003      	b.n	80026b4 <FLASH_EraseAllSectors+0x24>
  status = FLASH_WaitForLastOperation();
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == VoltageRange_1)
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 80026ac:	4623      	mov	r3, r4
 80026ae:	e001      	b.n	80026b4 <FLASH_EraseAllSectors+0x24>
  }
  else if(VoltageRange == VoltageRange_2)
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80026b0:	f44f 7380 	mov.w	r3, #256	; 0x100
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
  }  
  if(status == FLASH_COMPLETE)
 80026b4:	2808      	cmp	r0, #8
 80026b6:	d115      	bne.n	80026e4 <FLASH_EraseAllSectors+0x54>
  {
    /* if the previous operation is completed, proceed to erase all sectors */
     FLASH->CR &= CR_PSIZE_MASK;
 80026b8:	4c0b      	ldr	r4, [pc, #44]	; (80026e8 <FLASH_EraseAllSectors+0x58>)
 80026ba:	6922      	ldr	r2, [r4, #16]
 80026bc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80026c0:	6122      	str	r2, [r4, #16]
     FLASH->CR |= tmp_psize;
 80026c2:	6922      	ldr	r2, [r4, #16]
 80026c4:	4313      	orrs	r3, r2
 80026c6:	6123      	str	r3, [r4, #16]
     FLASH->CR |= FLASH_CR_MER;
 80026c8:	6923      	ldr	r3, [r4, #16]
 80026ca:	f043 0304 	orr.w	r3, r3, #4
 80026ce:	6123      	str	r3, [r4, #16]
     FLASH->CR |= FLASH_CR_STRT;
 80026d0:	6923      	ldr	r3, [r4, #16]
 80026d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026d6:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation();
 80026d8:	f7ff ff14 	bl	8002504 <FLASH_WaitForLastOperation>

    /* if the erase operation is completed, disable the MER Bit */
    FLASH->CR &= (~FLASH_CR_MER);
 80026dc:	6923      	ldr	r3, [r4, #16]
 80026de:	f023 0304 	bic.w	r3, r3, #4
 80026e2:	6123      	str	r3, [r4, #16]

  }   
  /* Return the Erase Status */
  return status;
}
 80026e4:	bd10      	pop	{r4, pc}
 80026e6:	bf00      	nop
 80026e8:	40023c00 	.word	0x40023c00

080026ec <FLASH_EraseSector>:
  *       
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
  *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
  */
FLASH_Status FLASH_EraseSector(uint32_t FLASH_Sector, uint8_t VoltageRange)
{
 80026ec:	b570      	push	{r4, r5, r6, lr}
 80026ee:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(FLASH_Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == VoltageRange_1)
 80026f0:	b141      	cbz	r1, 8002704 <FLASH_EraseSector+0x18>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
  }
  else if(VoltageRange == VoltageRange_2)
 80026f2:	2901      	cmp	r1, #1
 80026f4:	d008      	beq.n	8002708 <FLASH_EraseSector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
  }
  else if(VoltageRange == VoltageRange_3)
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80026f6:	2902      	cmp	r1, #2
 80026f8:	bf14      	ite	ne
 80026fa:	f44f 7640 	movne.w	r6, #768	; 0x300
 80026fe:	f44f 7600 	moveq.w	r6, #512	; 0x200
 8002702:	e003      	b.n	800270c <FLASH_EraseSector+0x20>
  assert_param(IS_FLASH_SECTOR(FLASH_Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == VoltageRange_1)
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8002704:	460e      	mov	r6, r1
 8002706:	e001      	b.n	800270c <FLASH_EraseSector+0x20>
  }
  else if(VoltageRange == VoltageRange_2)
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8002708:	f44f 7680 	mov.w	r6, #256	; 0x100
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
  }
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation();
 800270c:	f7ff fefa 	bl	8002504 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8002710:	2808      	cmp	r0, #8
 8002712:	d11e      	bne.n	8002752 <FLASH_EraseSector+0x66>
  { 
    /* if the previous operation is completed, proceed to erase the sector */
    FLASH->CR &= CR_PSIZE_MASK;
 8002714:	4d0f      	ldr	r5, [pc, #60]	; (8002754 <FLASH_EraseSector+0x68>)
 8002716:	692b      	ldr	r3, [r5, #16]
 8002718:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800271c:	612b      	str	r3, [r5, #16]
    FLASH->CR |= tmp_psize;
 800271e:	692b      	ldr	r3, [r5, #16]
 8002720:	431e      	orrs	r6, r3
 8002722:	612e      	str	r6, [r5, #16]
    FLASH->CR &= SECTOR_MASK;
 8002724:	692b      	ldr	r3, [r5, #16]
 8002726:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800272a:	612b      	str	r3, [r5, #16]
    FLASH->CR |= FLASH_CR_SER | FLASH_Sector;
 800272c:	692b      	ldr	r3, [r5, #16]
 800272e:	f043 0302 	orr.w	r3, r3, #2
 8002732:	431c      	orrs	r4, r3
 8002734:	612c      	str	r4, [r5, #16]
    FLASH->CR |= FLASH_CR_STRT;
 8002736:	692b      	ldr	r3, [r5, #16]
 8002738:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800273c:	612b      	str	r3, [r5, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation();
 800273e:	f7ff fee1 	bl	8002504 <FLASH_WaitForLastOperation>
    
    /* if the erase operation is completed, disable the SER Bit */
    FLASH->CR &= (~FLASH_CR_SER);
 8002742:	692b      	ldr	r3, [r5, #16]
 8002744:	f023 0302 	bic.w	r3, r3, #2
 8002748:	612b      	str	r3, [r5, #16]
    FLASH->CR &= SECTOR_MASK; 
 800274a:	692b      	ldr	r3, [r5, #16]
 800274c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002750:	612b      	str	r3, [r5, #16]
  }
  /* Return the Erase Status */
  return status;
}
 8002752:	bd70      	pop	{r4, r5, r6, pc}
 8002754:	40023c00 	.word	0x40023c00

08002758 <FSMC_NORSRAMDeInit>:
  *            @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
  *            @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
  * @retval None
  */
void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank)
{
 8002758:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
  /* Check the parameter */
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  
  /* FSMC_Bank1_NORSRAM1 */
  if(FSMC_Bank == FSMC_Bank1_NORSRAM1)
 800275c:	b918      	cbnz	r0, 8002766 <FSMC_NORSRAMDeInit+0xe>
  {
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030DB;    
 800275e:	f243 02db 	movw	r2, #12507	; 0x30db
 8002762:	601a      	str	r2, [r3, #0]
 8002764:	e003      	b.n	800276e <FSMC_NORSRAMDeInit+0x16>
  }
  /* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */
  else
  {   
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030D2; 
 8002766:	f243 02d2 	movw	r2, #12498	; 0x30d2
 800276a:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
  }
  FSMC_Bank1->BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;
 800276e:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8002772:	1c41      	adds	r1, r0, #1
 8002774:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
 8002778:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  FSMC_Bank1E->BWTR[FSMC_Bank] = 0x0FFFFFFF;  
 800277c:	f502 7282 	add.w	r2, r2, #260	; 0x104
 8002780:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
 8002784:	4770      	bx	lr

08002786 <FSMC_NORSRAMInit>:
  *         that contains the configuration information for the FSMC NOR/SRAM 
  *         specified Banks.                       
  * @retval None
  */
void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{ 
 8002786:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 8002788:	6884      	ldr	r4, [r0, #8]
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 800278a:	6845      	ldr	r5, [r0, #4]
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 800278c:	68c3      	ldr	r3, [r0, #12]
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 800278e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision));
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 8002790:	6802      	ldr	r2, [r0, #0]
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 8002792:	4325      	orrs	r5, r4
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 8002794:	431d      	orrs	r5, r3
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 8002796:	6903      	ldr	r3, [r0, #16]
 8002798:	431d      	orrs	r5, r3
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 800279a:	6943      	ldr	r3, [r0, #20]
 800279c:	431d      	orrs	r5, r3
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
 800279e:	6983      	ldr	r3, [r0, #24]
 80027a0:	431d      	orrs	r5, r3
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 80027a2:	69c3      	ldr	r3, [r0, #28]
 80027a4:	431d      	orrs	r5, r3
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 80027a6:	6a03      	ldr	r3, [r0, #32]
 80027a8:	431d      	orrs	r5, r3
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 80027aa:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80027ac:	431d      	orrs	r5, r3
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 80027ae:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80027b0:	431d      	orrs	r5, r3
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 80027b2:	6b03      	ldr	r3, [r0, #48]	; 0x30
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
 80027b4:	430d      	orrs	r5, r1
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 80027b6:	431d      	orrs	r5, r3
  assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision));
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 80027b8:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
            FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
 80027bc:	2c08      	cmp	r4, #8
  assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision));
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 80027be:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
            FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
 80027c2:	d105      	bne.n	80027d0 <FSMC_NORSRAMInit+0x4a>
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_SET;
 80027c4:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 80027c8:	f044 0440 	orr.w	r4, r4, #64	; 0x40
 80027cc:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 80027d0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80027d2:	699e      	ldr	r6, [r3, #24]
 80027d4:	681d      	ldr	r5, [r3, #0]
 80027d6:	4335      	orrs	r5, r6
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 80027d8:	685e      	ldr	r6, [r3, #4]
 80027da:	ea45 1506 	orr.w	r5, r5, r6, lsl #4
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 80027de:	689e      	ldr	r6, [r3, #8]
 80027e0:	ea45 2506 	orr.w	r5, r5, r6, lsl #8
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
 80027e4:	68de      	ldr	r6, [r3, #12]
 80027e6:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 80027ea:	691e      	ldr	r6, [r3, #16]
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 80027ec:	695b      	ldr	r3, [r3, #20]
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 80027ee:	ea45 5506 	orr.w	r5, r5, r6, lsl #20
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_SET;
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 80027f2:	1c54      	adds	r4, r2, #1
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 80027f4:	ea45 6503 	orr.w	r5, r5, r3, lsl #24
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_SET;
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 80027f8:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
             FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
            
    
  /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
  if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
 80027fc:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_SET;
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 8002800:	f843 5024 	str.w	r5, [r3, r4, lsl #2]
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
             FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
            
    
  /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
  if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
 8002804:	d110      	bne.n	8002828 <FSMC_NORSRAMInit+0xa2>
    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 8002806:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002808:	6998      	ldr	r0, [r3, #24]
 800280a:	6819      	ldr	r1, [r3, #0]
 800280c:	4301      	orrs	r1, r0
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 800280e:	6858      	ldr	r0, [r3, #4]
 8002810:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 8002814:	6898      	ldr	r0, [r3, #8]
 8002816:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 800281a:	6918      	ldr	r0, [r3, #16]
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 800281c:	695b      	ldr	r3, [r3, #20]
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 800281e:	ea41 5100 	orr.w	r1, r1, r0, lsl #20
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 8002822:	ea41 6103 	orr.w	r1, r1, r3, lsl #24
 8002826:	e001      	b.n	800282c <FSMC_NORSRAMInit+0xa6>
               FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
  }
  else
  {
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
 8002828:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800282c:	4b01      	ldr	r3, [pc, #4]	; (8002834 <FSMC_NORSRAMInit+0xae>)
 800282e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8002832:	bd70      	pop	{r4, r5, r6, pc}
 8002834:	a0000104 	.word	0xa0000104

08002838 <FSMC_NORSRAMStructInit>:
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
  FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
 8002838:	2202      	movs	r2, #2
 800283a:	6042      	str	r2, [r0, #4]
  FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
 800283c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002840:	6242      	str	r2, [r0, #36]	; 0x24
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 8002842:	6b41      	ldr	r1, [r0, #52]	; 0x34
  FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
 8002844:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  * @param  FSMC_NORSRAMInitStruct: pointer to a FSMC_NORSRAMInitTypeDef structure 
  *         which will be initialized.
  * @retval None
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
 8002848:	b510      	push	{r4, lr}
  FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
 800284a:	6282      	str	r2, [r0, #40]	; 0x28
  * @retval None
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
 800284c:	2300      	movs	r3, #0
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 800284e:	220f      	movs	r2, #15
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 8002850:	24ff      	movs	r4, #255	; 0xff
  * @retval None
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
 8002852:	6003      	str	r3, [r0, #0]
  FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
  FSMC_NORSRAMInitStruct->FSMC_MemoryType = FSMC_MemoryType_SRAM;
 8002854:	6083      	str	r3, [r0, #8]
  FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 8002856:	60c3      	str	r3, [r0, #12]
  FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
 8002858:	6103      	str	r3, [r0, #16]
  FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
 800285a:	6143      	str	r3, [r0, #20]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
 800285c:	6183      	str	r3, [r0, #24]
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
 800285e:	61c3      	str	r3, [r0, #28]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
 8002860:	6203      	str	r3, [r0, #32]
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
 8002862:	62c3      	str	r3, [r0, #44]	; 0x2c
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
 8002864:	6303      	str	r3, [r0, #48]	; 0x30
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 8002866:	600a      	str	r2, [r1, #0]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 8002868:	604a      	str	r2, [r1, #4]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 800286a:	608c      	str	r4, [r1, #8]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 800286c:	60ca      	str	r2, [r1, #12]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
 800286e:	610a      	str	r2, [r1, #16]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
 8002870:	614a      	str	r2, [r1, #20]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A; 
 8002872:	618b      	str	r3, [r1, #24]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 8002874:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8002876:	600a      	str	r2, [r1, #0]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 8002878:	604a      	str	r2, [r1, #4]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 800287a:	608c      	str	r4, [r1, #8]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 800287c:	60ca      	str	r2, [r1, #12]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision = 0xF;
 800287e:	610a      	str	r2, [r1, #16]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency = 0xF;
 8002880:	614a      	str	r2, [r1, #20]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A;
 8002882:	618b      	str	r3, [r1, #24]
}
 8002884:	bd10      	pop	{r4, pc}

08002886 <FSMC_NORSRAMCmd>:
  *            @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
  * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
 8002886:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800288a:	b121      	cbz	r1, 8002896 <FSMC_NORSRAMCmd+0x10>
  {
    /* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */
    FSMC_Bank1->BTCR[FSMC_Bank] |= BCR_MBKEN_SET;
 800288c:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
 8002890:	f042 0201 	orr.w	r2, r2, #1
 8002894:	e003      	b.n	800289e <FSMC_NORSRAMCmd+0x18>
  }
  else
  {
    /* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */
    FSMC_Bank1->BTCR[FSMC_Bank] &= BCR_MBKEN_RESET;
 8002896:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
 800289a:	4a02      	ldr	r2, [pc, #8]	; (80028a4 <FSMC_NORSRAMCmd+0x1e>)
 800289c:	400a      	ands	r2, r1
 800289e:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
 80028a2:	4770      	bx	lr
 80028a4:	000ffffe 	.word	0x000ffffe

080028a8 <FSMC_NANDDeInit>:
void FSMC_NANDDeInit(uint32_t FSMC_Bank)
{
  /* Check the parameter */
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 80028a8:	2810      	cmp	r0, #16
  {
    /* Set the FSMC_Bank2 registers to their reset values */
    FSMC_Bank2->PCR2 = 0x00000018;
 80028aa:	bf0c      	ite	eq
 80028ac:	4b06      	ldreq	r3, [pc, #24]	; (80028c8 <FSMC_NANDDeInit+0x20>)
  }
  /* FSMC_Bank3_NAND */  
  else
  {
    /* Set the FSMC_Bank3 registers to their reset values */
    FSMC_Bank3->PCR3 = 0x00000018;
 80028ae:	4b07      	ldrne	r3, [pc, #28]	; (80028cc <FSMC_NANDDeInit+0x24>)
 80028b0:	f04f 0240 	mov.w	r2, #64	; 0x40
 80028b4:	f04f 0118 	mov.w	r1, #24
 80028b8:	6019      	str	r1, [r3, #0]
    FSMC_Bank3->SR3 = 0x00000040;
 80028ba:	605a      	str	r2, [r3, #4]
    FSMC_Bank3->PMEM3 = 0xFCFCFCFC;
 80028bc:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 80028c0:	609a      	str	r2, [r3, #8]
    FSMC_Bank3->PATT3 = 0xFCFCFCFC; 
 80028c2:	60da      	str	r2, [r3, #12]
 80028c4:	4770      	bx	lr
 80028c6:	bf00      	nop
 80028c8:	a0000060 	.word	0xa0000060
 80028cc:	a0000080 	.word	0xa0000080

080028d0 <FSMC_NANDInit>:
  * @param  FSMC_NANDInitStruct : pointer to a FSMC_NANDInitTypeDef structure that
  *         contains the configuration information for the FSMC NAND specified Banks.                       
  * @retval None
  */
void FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{
 80028d0:	b530      	push	{r4, r5, lr}
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MEMORYTYPE_NAND |
 80028d2:	6883      	ldr	r3, [r0, #8]
 80028d4:	6844      	ldr	r4, [r0, #4]
 80028d6:	431c      	orrs	r4, r3
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
 80028d8:	68c3      	ldr	r3, [r0, #12]
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MEMORYTYPE_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
 80028da:	f044 0408 	orr.w	r4, r4, #8
            FSMC_NANDInitStruct->FSMC_ECC |
 80028de:	431c      	orrs	r4, r3
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
 80028e0:	6903      	ldr	r3, [r0, #16]
 80028e2:	431c      	orrs	r4, r3
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
 80028e4:	6943      	ldr	r3, [r0, #20]
 80028e6:	ea44 2443 	orr.w	r4, r4, r3, lsl #9
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
 80028ea:	6983      	ldr	r3, [r0, #24]
  assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 80028ec:	ea44 3443 	orr.w	r4, r4, r3, lsl #13
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 80028f0:	69c3      	ldr	r3, [r0, #28]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80028f2:	6899      	ldr	r1, [r3, #8]
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 80028f4:	685a      	ldr	r2, [r3, #4]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80028f6:	0409      	lsls	r1, r1, #16
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 80028f8:	ea41 2102 	orr.w	r1, r1, r2, lsl #8
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 80028fc:	681a      	ldr	r2, [r3, #0]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
 80028fe:	68db      	ldr	r3, [r3, #12]
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8002900:	4311      	orrs	r1, r2
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8002902:	ea41 6103 	orr.w	r1, r1, r3, lsl #24
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8002906:	6a03      	ldr	r3, [r0, #32]
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8002908:	689a      	ldr	r2, [r3, #8]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 800290a:	685d      	ldr	r5, [r3, #4]
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 800290c:	0412      	lsls	r2, r2, #16
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 800290e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8002912:	681d      	ldr	r5, [r3, #0]
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
 8002914:	68db      	ldr	r3, [r3, #12]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8002916:	432a      	orrs	r2, r5
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8002918:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
  
  if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
 800291c:	6803      	ldr	r3, [r0, #0]
 800291e:	2b10      	cmp	r3, #16
  {
    /* FSMC_Bank2_NAND registers configuration */
    FSMC_Bank2->PCR2 = tmppcr;
 8002920:	bf0c      	ite	eq
 8002922:	4b03      	ldreq	r3, [pc, #12]	; (8002930 <FSMC_NANDInit+0x60>)
    FSMC_Bank2->PATT2 = tmppatt;
  }
  else
  {
    /* FSMC_Bank3_NAND registers configuration */
    FSMC_Bank3->PCR3 = tmppcr;
 8002924:	4b03      	ldrne	r3, [pc, #12]	; (8002934 <FSMC_NANDInit+0x64>)
 8002926:	601c      	str	r4, [r3, #0]
    FSMC_Bank3->PMEM3 = tmppmem;
 8002928:	6099      	str	r1, [r3, #8]
    FSMC_Bank3->PATT3 = tmppatt;
 800292a:	60da      	str	r2, [r3, #12]
 800292c:	bd30      	pop	{r4, r5, pc}
 800292e:	bf00      	nop
 8002930:	a0000060 	.word	0xa0000060
 8002934:	a0000080 	.word	0xa0000080

08002938 <FSMC_NANDStructInit>:
  * @retval None
  */
void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{ 
  /* Reset NAND Init structure parameters values */
  FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
 8002938:	2310      	movs	r3, #16
 800293a:	6003      	str	r3, [r0, #0]
  FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
  FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
  FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
  FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
  FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 800293c:	69c2      	ldr	r2, [r0, #28]
  */
void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{ 
  /* Reset NAND Init structure parameters values */
  FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
  FSMC_NANDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 800293e:	2300      	movs	r3, #0
 8002940:	6043      	str	r3, [r0, #4]
  FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 8002942:	6083      	str	r3, [r0, #8]
  FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
 8002944:	60c3      	str	r3, [r0, #12]
  FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
 8002946:	6103      	str	r3, [r0, #16]
  FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
 8002948:	6143      	str	r3, [r0, #20]
  FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
 800294a:	6183      	str	r3, [r0, #24]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 800294c:	23fc      	movs	r3, #252	; 0xfc
 800294e:	6013      	str	r3, [r2, #0]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8002950:	6053      	str	r3, [r2, #4]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8002952:	6093      	str	r3, [r2, #8]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 8002954:	60d3      	str	r3, [r2, #12]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8002956:	6a02      	ldr	r2, [r0, #32]
 8002958:	6013      	str	r3, [r2, #0]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 800295a:	6053      	str	r3, [r2, #4]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 800295c:	6093      	str	r3, [r2, #8]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	  
 800295e:	60d3      	str	r3, [r2, #12]
}
 8002960:	4770      	bx	lr

08002962 <FSMC_NANDCmd>:
void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002962:	b141      	cbz	r1, 8002976 <FSMC_NANDCmd+0x14>
  {
    /* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8002964:	2810      	cmp	r0, #16
    {
      FSMC_Bank2->PCR2 |= PCR_PBKEN_SET;
 8002966:	bf0c      	ite	eq
 8002968:	4b07      	ldreq	r3, [pc, #28]	; (8002988 <FSMC_NANDCmd+0x26>)
    }
    else
    {
      FSMC_Bank3->PCR3 |= PCR_PBKEN_SET;
 800296a:	4b08      	ldrne	r3, [pc, #32]	; (800298c <FSMC_NANDCmd+0x2a>)
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	f042 0204 	orr.w	r2, r2, #4
 8002972:	601a      	str	r2, [r3, #0]
 8002974:	4770      	bx	lr
    }
  }
  else
  {
    /* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8002976:	2810      	cmp	r0, #16
    {
      FSMC_Bank2->PCR2 &= PCR_PBKEN_RESET;
 8002978:	bf0c      	ite	eq
 800297a:	4a03      	ldreq	r2, [pc, #12]	; (8002988 <FSMC_NANDCmd+0x26>)
    }
    else
    {
      FSMC_Bank3->PCR3 &= PCR_PBKEN_RESET;
 800297c:	4a03      	ldrne	r2, [pc, #12]	; (800298c <FSMC_NANDCmd+0x2a>)
 800297e:	4b04      	ldr	r3, [pc, #16]	; (8002990 <FSMC_NANDCmd+0x2e>)
 8002980:	6811      	ldr	r1, [r2, #0]
 8002982:	400b      	ands	r3, r1
 8002984:	6013      	str	r3, [r2, #0]
 8002986:	4770      	bx	lr
 8002988:	a0000060 	.word	0xa0000060
 800298c:	a0000080 	.word	0xa0000080
 8002990:	000ffffb 	.word	0x000ffffb

08002994 <FSMC_NANDECCCmd>:
void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002994:	b141      	cbz	r1, 80029a8 <FSMC_NANDECCCmd+0x14>
  {
    /* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8002996:	2810      	cmp	r0, #16
    {
      FSMC_Bank2->PCR2 |= PCR_ECCEN_SET;
 8002998:	bf0c      	ite	eq
 800299a:	4b08      	ldreq	r3, [pc, #32]	; (80029bc <FSMC_NANDECCCmd+0x28>)
    }
    else
    {
      FSMC_Bank3->PCR3 |= PCR_ECCEN_SET;
 800299c:	4b08      	ldrne	r3, [pc, #32]	; (80029c0 <FSMC_NANDECCCmd+0x2c>)
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80029a4:	601a      	str	r2, [r3, #0]
 80029a6:	4770      	bx	lr
    }
  }
  else
  {
    /* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 80029a8:	2810      	cmp	r0, #16
    {
      FSMC_Bank2->PCR2 &= PCR_ECCEN_RESET;
 80029aa:	bf0c      	ite	eq
 80029ac:	4a03      	ldreq	r2, [pc, #12]	; (80029bc <FSMC_NANDECCCmd+0x28>)
    }
    else
    {
      FSMC_Bank3->PCR3 &= PCR_ECCEN_RESET;
 80029ae:	4a04      	ldrne	r2, [pc, #16]	; (80029c0 <FSMC_NANDECCCmd+0x2c>)
 80029b0:	4b04      	ldr	r3, [pc, #16]	; (80029c4 <FSMC_NANDECCCmd+0x30>)
 80029b2:	6811      	ldr	r1, [r2, #0]
 80029b4:	400b      	ands	r3, r1
 80029b6:	6013      	str	r3, [r2, #0]
 80029b8:	4770      	bx	lr
 80029ba:	bf00      	nop
 80029bc:	a0000060 	.word	0xa0000060
 80029c0:	a0000080 	.word	0xa0000080
 80029c4:	000fffbf 	.word	0x000fffbf

080029c8 <FSMC_GetECC>:
  */
uint32_t FSMC_GetECC(uint32_t FSMC_Bank)
{
  uint32_t eccval = 0x00000000;
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 80029c8:	2810      	cmp	r0, #16
 80029ca:	d102      	bne.n	80029d2 <FSMC_GetECC+0xa>
  {
    /* Get the ECCR2 register value */
    eccval = FSMC_Bank2->ECCR2;
 80029cc:	4b02      	ldr	r3, [pc, #8]	; (80029d8 <FSMC_GetECC+0x10>)
 80029ce:	6958      	ldr	r0, [r3, #20]
 80029d0:	4770      	bx	lr
  }
  else
  {
    /* Get the ECCR3 register value */
    eccval = FSMC_Bank3->ECCR3;
 80029d2:	4b02      	ldr	r3, [pc, #8]	; (80029dc <FSMC_GetECC+0x14>)
 80029d4:	6958      	ldr	r0, [r3, #20]
  }
  /* Return the error correction code value */
  return(eccval);
}
 80029d6:	4770      	bx	lr
 80029d8:	a0000060 	.word	0xa0000060
 80029dc:	a0000080 	.word	0xa0000080

080029e0 <FSMC_PCCARDDeInit>:
  * @retval None
  */
void FSMC_PCCARDDeInit(void)
{
  /* Set the FSMC_Bank4 registers to their reset values */
  FSMC_Bank4->PCR4 = 0x00000018; 
 80029e0:	4b05      	ldr	r3, [pc, #20]	; (80029f8 <FSMC_PCCARDDeInit+0x18>)
 80029e2:	2218      	movs	r2, #24
 80029e4:	601a      	str	r2, [r3, #0]
  FSMC_Bank4->SR4 = 0x00000000;	
 80029e6:	2200      	movs	r2, #0
 80029e8:	605a      	str	r2, [r3, #4]
  FSMC_Bank4->PMEM4 = 0xFCFCFCFC;
 80029ea:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 80029ee:	609a      	str	r2, [r3, #8]
  FSMC_Bank4->PATT4 = 0xFCFCFCFC;
 80029f0:	60da      	str	r2, [r3, #12]
  FSMC_Bank4->PIO4 = 0xFCFCFCFC;
 80029f2:	611a      	str	r2, [r3, #16]
}
 80029f4:	4770      	bx	lr
 80029f6:	bf00      	nop
 80029f8:	a00000a0 	.word	0xa00000a0

080029fc <FSMC_PCCARDInit>:
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
                     FSMC_MemoryDataWidth_16b |  
 80029fc:	6802      	ldr	r2, [r0, #0]
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 80029fe:	6843      	ldr	r3, [r0, #4]
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
                     FSMC_MemoryDataWidth_16b |  
 8002a00:	f042 0210 	orr.w	r2, r2, #16
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 8002a04:	ea42 2243 	orr.w	r2, r2, r3, lsl #9
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
 8002a08:	6883      	ldr	r3, [r0, #8]
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 8002a0a:	ea42 3243 	orr.w	r2, r2, r3, lsl #13
  assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 8002a0e:	4b14      	ldr	r3, [pc, #80]	; (8002a60 <FSMC_PCCARDInit+0x64>)
  * @param  FSMC_PCCARDInitStruct : pointer to a FSMC_PCCARDInitTypeDef structure
  *         that contains the configuration information for the FSMC PCCARD Bank.                       
  * @retval None
  */
void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
{
 8002a10:	b510      	push	{r4, lr}
  assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 8002a12:	601a      	str	r2, [r3, #0]
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8002a14:	68c2      	ldr	r2, [r0, #12]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8002a16:	6891      	ldr	r1, [r2, #8]
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8002a18:	6854      	ldr	r4, [r2, #4]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8002a1a:	0409      	lsls	r1, r1, #16
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8002a1c:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8002a20:	6814      	ldr	r4, [r2, #0]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
 8002a22:	68d2      	ldr	r2, [r2, #12]
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8002a24:	4321      	orrs	r1, r4
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8002a26:	ea41 6202 	orr.w	r2, r1, r2, lsl #24
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8002a2a:	609a      	str	r2, [r3, #8]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8002a2c:	6902      	ldr	r2, [r0, #16]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8002a2e:	6891      	ldr	r1, [r2, #8]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8002a30:	6854      	ldr	r4, [r2, #4]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8002a32:	0409      	lsls	r1, r1, #16
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8002a34:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8002a38:	6814      	ldr	r4, [r2, #0]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
 8002a3a:	68d2      	ldr	r2, [r2, #12]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8002a3c:	4321      	orrs	r1, r4
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8002a3e:	ea41 6202 	orr.w	r2, r1, r2, lsl #24
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8002a42:	60da      	str	r2, [r3, #12]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 8002a44:	6942      	ldr	r2, [r0, #20]
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8002a46:	6891      	ldr	r1, [r2, #8]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8002a48:	6850      	ldr	r0, [r2, #4]
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8002a4a:	0409      	lsls	r1, r1, #16
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 8002a4c:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8002a50:	6810      	ldr	r0, [r2, #0]
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24);             
 8002a52:	68d2      	ldr	r2, [r2, #12]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8002a54:	4301      	orrs	r1, r0
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8002a56:	ea41 6202 	orr.w	r2, r1, r2, lsl #24
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 8002a5a:	611a      	str	r2, [r3, #16]
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24);             
}
 8002a5c:	bd10      	pop	{r4, pc}
 8002a5e:	bf00      	nop
 8002a60:	a00000a0 	.word	0xa00000a0

08002a64 <FSMC_PCCARDStructInit>:
{
  /* Reset PCCARD Init structure parameters values */
  FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
  FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
  FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8002a64:	68c2      	ldr	r2, [r0, #12]
  * @retval None
  */
void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
{
  /* Reset PCCARD Init structure parameters values */
  FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 8002a66:	2300      	movs	r3, #0
 8002a68:	6003      	str	r3, [r0, #0]
  FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
 8002a6a:	6043      	str	r3, [r0, #4]
  FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
 8002a6c:	6083      	str	r3, [r0, #8]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8002a6e:	23fc      	movs	r3, #252	; 0xfc
 8002a70:	6013      	str	r3, [r2, #0]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8002a72:	6053      	str	r3, [r2, #4]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8002a74:	6093      	str	r3, [r2, #8]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 8002a76:	60d3      	str	r3, [r2, #12]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8002a78:	6902      	ldr	r2, [r0, #16]
 8002a7a:	6013      	str	r3, [r2, #0]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8002a7c:	6053      	str	r3, [r2, #4]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8002a7e:	6093      	str	r3, [r2, #8]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	
 8002a80:	60d3      	str	r3, [r2, #12]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8002a82:	6942      	ldr	r2, [r0, #20]
 8002a84:	6013      	str	r3, [r2, #0]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8002a86:	6053      	str	r3, [r2, #4]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8002a88:	6093      	str	r3, [r2, #8]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 8002a8a:	60d3      	str	r3, [r2, #12]
}
 8002a8c:	4770      	bx	lr

08002a8e <FSMC_PCCARDCmd>:
  * @param  NewState: new state of the PCCARD Memory Bank.  
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void FSMC_PCCARDCmd(FunctionalState NewState)
{
 8002a8e:	4b05      	ldr	r3, [pc, #20]	; (8002aa4 <FSMC_PCCARDCmd+0x16>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002a90:	b118      	cbz	r0, 8002a9a <FSMC_PCCARDCmd+0xc>
  {
    /* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */
    FSMC_Bank4->PCR4 |= PCR_PBKEN_SET;
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	f042 0204 	orr.w	r2, r2, #4
 8002a98:	e002      	b.n	8002aa0 <FSMC_PCCARDCmd+0x12>
  }
  else
  {
    /* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */
    FSMC_Bank4->PCR4 &= PCR_PBKEN_RESET;
 8002a9a:	6819      	ldr	r1, [r3, #0]
 8002a9c:	4a02      	ldr	r2, [pc, #8]	; (8002aa8 <FSMC_PCCARDCmd+0x1a>)
 8002a9e:	400a      	ands	r2, r1
 8002aa0:	601a      	str	r2, [r3, #0]
 8002aa2:	4770      	bx	lr
 8002aa4:	a00000a0 	.word	0xa00000a0
 8002aa8:	000ffffb 	.word	0x000ffffb

08002aac <FSMC_ITConfig>:
{
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_IT(FSMC_IT));	
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002aac:	b162      	cbz	r2, 8002ac8 <FSMC_ITConfig+0x1c>
  {
    /* Enable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8002aae:	2810      	cmp	r0, #16
 8002ab0:	d101      	bne.n	8002ab6 <FSMC_ITConfig+0xa>
    {
      FSMC_Bank2->SR2 |= FSMC_IT;
 8002ab2:	4b0e      	ldr	r3, [pc, #56]	; (8002aec <FSMC_ITConfig+0x40>)
 8002ab4:	e003      	b.n	8002abe <FSMC_ITConfig+0x12>
    }
    /* Enable the selected FSMC_Bank3 interrupts */
    else if (FSMC_Bank == FSMC_Bank3_NAND)
 8002ab6:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 8002aba:	d103      	bne.n	8002ac4 <FSMC_ITConfig+0x18>
    {
      FSMC_Bank3->SR3 |= FSMC_IT;
 8002abc:	4b0c      	ldr	r3, [pc, #48]	; (8002af0 <FSMC_ITConfig+0x44>)
 8002abe:	685a      	ldr	r2, [r3, #4]
 8002ac0:	4311      	orrs	r1, r2
 8002ac2:	e011      	b.n	8002ae8 <FSMC_ITConfig+0x3c>
    }
    /* Enable the selected FSMC_Bank4 interrupts */
    else
    {
      FSMC_Bank4->SR4 |= FSMC_IT;    
 8002ac4:	4b0b      	ldr	r3, [pc, #44]	; (8002af4 <FSMC_ITConfig+0x48>)
 8002ac6:	e7fa      	b.n	8002abe <FSMC_ITConfig+0x12>
    }
  }
  else
  {
    /* Disable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8002ac8:	2810      	cmp	r0, #16
 8002aca:	d104      	bne.n	8002ad6 <FSMC_ITConfig+0x2a>
    {
      
      FSMC_Bank2->SR2 &= (uint32_t)~FSMC_IT;
 8002acc:	4b07      	ldr	r3, [pc, #28]	; (8002aec <FSMC_ITConfig+0x40>)
 8002ace:	685a      	ldr	r2, [r3, #4]
 8002ad0:	ea22 0101 	bic.w	r1, r2, r1
 8002ad4:	e008      	b.n	8002ae8 <FSMC_ITConfig+0x3c>
    }
    /* Disable the selected FSMC_Bank3 interrupts */
    else if (FSMC_Bank == FSMC_Bank3_NAND)
 8002ad6:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
    {
      FSMC_Bank3->SR3 &= (uint32_t)~FSMC_IT;
 8002ada:	bf0c      	ite	eq
 8002adc:	4b04      	ldreq	r3, [pc, #16]	; (8002af0 <FSMC_ITConfig+0x44>)
    }
    /* Disable the selected FSMC_Bank4 interrupts */
    else
    {
      FSMC_Bank4->SR4 &= (uint32_t)~FSMC_IT;    
 8002ade:	4b05      	ldrne	r3, [pc, #20]	; (8002af4 <FSMC_ITConfig+0x48>)
 8002ae0:	685a      	ldr	r2, [r3, #4]
 8002ae2:	ea6f 0101 	mvn.w	r1, r1
 8002ae6:	4011      	ands	r1, r2
 8002ae8:	6059      	str	r1, [r3, #4]
 8002aea:	4770      	bx	lr
 8002aec:	a0000060 	.word	0xa0000060
 8002af0:	a0000080 	.word	0xa0000080
 8002af4:	a00000a0 	.word	0xa00000a0

08002af8 <FSMC_GetFlagStatus>:
  
  /* Check the parameters */
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_FLAG(FSMC_FLAG));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8002af8:	2810      	cmp	r0, #16
 8002afa:	d101      	bne.n	8002b00 <FSMC_GetFlagStatus+0x8>
  {
    tmpsr = FSMC_Bank2->SR2;
 8002afc:	4b06      	ldr	r3, [pc, #24]	; (8002b18 <FSMC_GetFlagStatus+0x20>)
 8002afe:	e004      	b.n	8002b0a <FSMC_GetFlagStatus+0x12>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 8002b00:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  {
    tmpsr = FSMC_Bank3->SR3;
 8002b04:	bf0c      	ite	eq
 8002b06:	4b05      	ldreq	r3, [pc, #20]	; (8002b1c <FSMC_GetFlagStatus+0x24>)
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    tmpsr = FSMC_Bank4->SR4;
 8002b08:	4b05      	ldrne	r3, [pc, #20]	; (8002b20 <FSMC_GetFlagStatus+0x28>)
 8002b0a:	685b      	ldr	r3, [r3, #4]
  } 
  
  /* Get the flag status */
  if ((tmpsr & FSMC_FLAG) != (uint16_t)RESET )
  {
    bitstatus = SET;
 8002b0c:	420b      	tst	r3, r1
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 8002b0e:	bf0c      	ite	eq
 8002b10:	2000      	moveq	r0, #0
 8002b12:	2001      	movne	r0, #1
 8002b14:	4770      	bx	lr
 8002b16:	bf00      	nop
 8002b18:	a0000060 	.word	0xa0000060
 8002b1c:	a0000080 	.word	0xa0000080
 8002b20:	a00000a0 	.word	0xa00000a0

08002b24 <FSMC_ClearFlag>:
{
 /* Check the parameters */
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_CLEAR_FLAG(FSMC_FLAG)) ;
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8002b24:	2810      	cmp	r0, #16
 8002b26:	d104      	bne.n	8002b32 <FSMC_ClearFlag+0xe>
  {
    FSMC_Bank2->SR2 &= ~FSMC_FLAG; 
 8002b28:	4b07      	ldr	r3, [pc, #28]	; (8002b48 <FSMC_ClearFlag+0x24>)
 8002b2a:	685a      	ldr	r2, [r3, #4]
 8002b2c:	ea22 0101 	bic.w	r1, r2, r1
 8002b30:	e008      	b.n	8002b44 <FSMC_ClearFlag+0x20>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 8002b32:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  {
    FSMC_Bank3->SR3 &= ~FSMC_FLAG;
 8002b36:	bf0c      	ite	eq
 8002b38:	4b04      	ldreq	r3, [pc, #16]	; (8002b4c <FSMC_ClearFlag+0x28>)
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    FSMC_Bank4->SR4 &= ~FSMC_FLAG;
 8002b3a:	4b05      	ldrne	r3, [pc, #20]	; (8002b50 <FSMC_ClearFlag+0x2c>)
 8002b3c:	685a      	ldr	r2, [r3, #4]
 8002b3e:	ea6f 0101 	mvn.w	r1, r1
 8002b42:	4011      	ands	r1, r2
 8002b44:	6059      	str	r1, [r3, #4]
 8002b46:	4770      	bx	lr
 8002b48:	a0000060 	.word	0xa0000060
 8002b4c:	a0000080 	.word	0xa0000080
 8002b50:	a00000a0 	.word	0xa00000a0

08002b54 <FSMC_GetITStatus>:
  
  /* Check the parameters */
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_IT(FSMC_IT));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8002b54:	2810      	cmp	r0, #16
 8002b56:	d101      	bne.n	8002b5c <FSMC_GetITStatus+0x8>
  {
    tmpsr = FSMC_Bank2->SR2;
 8002b58:	4b08      	ldr	r3, [pc, #32]	; (8002b7c <FSMC_GetITStatus+0x28>)
 8002b5a:	e004      	b.n	8002b66 <FSMC_GetITStatus+0x12>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 8002b5c:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  {
    tmpsr = FSMC_Bank3->SR3;
 8002b60:	bf0c      	ite	eq
 8002b62:	4b07      	ldreq	r3, [pc, #28]	; (8002b80 <FSMC_GetITStatus+0x2c>)
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    tmpsr = FSMC_Bank4->SR4;
 8002b64:	4b07      	ldrne	r3, [pc, #28]	; (8002b84 <FSMC_GetITStatus+0x30>)
 8002b66:	685b      	ldr	r3, [r3, #4]
  } 
  
  itstatus = tmpsr & FSMC_IT;
  
  itenable = tmpsr & (FSMC_IT >> 3);
  if ((itstatus != (uint32_t)RESET)  && (itenable != (uint32_t)RESET))
 8002b68:	ea13 0001 	ands.w	r0, r3, r1
 8002b6c:	d004      	beq.n	8002b78 <FSMC_GetITStatus+0x24>
  {
    bitstatus = SET;
 8002b6e:	ea13 01d1 	ands.w	r1, r3, r1, lsr #3
 8002b72:	bf0c      	ite	eq
 8002b74:	2000      	moveq	r0, #0
 8002b76:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus; 
}
 8002b78:	4770      	bx	lr
 8002b7a:	bf00      	nop
 8002b7c:	a0000060 	.word	0xa0000060
 8002b80:	a0000080 	.word	0xa0000080
 8002b84:	a00000a0 	.word	0xa00000a0

08002b88 <FSMC_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_IT(FSMC_IT));
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8002b88:	2810      	cmp	r0, #16
 8002b8a:	d104      	bne.n	8002b96 <FSMC_ClearITPendingBit+0xe>
  {
    FSMC_Bank2->SR2 &= ~(FSMC_IT >> 3); 
 8002b8c:	4b08      	ldr	r3, [pc, #32]	; (8002bb0 <FSMC_ClearITPendingBit+0x28>)
 8002b8e:	685a      	ldr	r2, [r3, #4]
 8002b90:	ea22 01d1 	bic.w	r1, r2, r1, lsr #3
 8002b94:	e009      	b.n	8002baa <FSMC_ClearITPendingBit+0x22>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 8002b96:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  {
    FSMC_Bank3->SR3 &= ~(FSMC_IT >> 3);
 8002b9a:	bf0c      	ite	eq
 8002b9c:	4b05      	ldreq	r3, [pc, #20]	; (8002bb4 <FSMC_ClearITPendingBit+0x2c>)
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    FSMC_Bank4->SR4 &= ~(FSMC_IT >> 3);
 8002b9e:	4b06      	ldrne	r3, [pc, #24]	; (8002bb8 <FSMC_ClearITPendingBit+0x30>)
 8002ba0:	685a      	ldr	r2, [r3, #4]
 8002ba2:	ea4f 01d1 	mov.w	r1, r1, lsr #3
 8002ba6:	ea22 0101 	bic.w	r1, r2, r1
 8002baa:	6059      	str	r1, [r3, #4]
 8002bac:	4770      	bx	lr
 8002bae:	bf00      	nop
 8002bb0:	a0000060 	.word	0xa0000060
 8002bb4:	a0000080 	.word	0xa0000080
 8002bb8:	a00000a0 	.word	0xa00000a0

08002bbc <GPIO_DeInit>:
  * @note   By default, The GPIO pins are configured in input floating mode (except JTAG pins).
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral.
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8002bbc:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
 8002bbe:	4b2c      	ldr	r3, [pc, #176]	; (8002c70 <GPIO_DeInit+0xb4>)
 8002bc0:	4298      	cmp	r0, r3
 8002bc2:	d105      	bne.n	8002bd0 <GPIO_DeInit+0x14>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8002bc4:	2001      	movs	r0, #1
 8002bc6:	4601      	mov	r1, r0
 8002bc8:	f000 ffaa 	bl	8003b20 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
 8002bcc:	2001      	movs	r0, #1
 8002bce:	e048      	b.n	8002c62 <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOB)
 8002bd0:	4b28      	ldr	r3, [pc, #160]	; (8002c74 <GPIO_DeInit+0xb8>)
 8002bd2:	4298      	cmp	r0, r3
 8002bd4:	d105      	bne.n	8002be2 <GPIO_DeInit+0x26>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8002bd6:	2002      	movs	r0, #2
 8002bd8:	2101      	movs	r1, #1
 8002bda:	f000 ffa1 	bl	8003b20 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 8002bde:	2002      	movs	r0, #2
 8002be0:	e03f      	b.n	8002c62 <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOC)
 8002be2:	4b25      	ldr	r3, [pc, #148]	; (8002c78 <GPIO_DeInit+0xbc>)
 8002be4:	4298      	cmp	r0, r3
 8002be6:	d105      	bne.n	8002bf4 <GPIO_DeInit+0x38>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8002be8:	2004      	movs	r0, #4
 8002bea:	2101      	movs	r1, #1
 8002bec:	f000 ff98 	bl	8003b20 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
 8002bf0:	2004      	movs	r0, #4
 8002bf2:	e036      	b.n	8002c62 <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOD)
 8002bf4:	4b21      	ldr	r3, [pc, #132]	; (8002c7c <GPIO_DeInit+0xc0>)
 8002bf6:	4298      	cmp	r0, r3
 8002bf8:	d105      	bne.n	8002c06 <GPIO_DeInit+0x4a>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8002bfa:	2008      	movs	r0, #8
 8002bfc:	2101      	movs	r1, #1
 8002bfe:	f000 ff8f 	bl	8003b20 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
 8002c02:	2008      	movs	r0, #8
 8002c04:	e02d      	b.n	8002c62 <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOE)
 8002c06:	4b1e      	ldr	r3, [pc, #120]	; (8002c80 <GPIO_DeInit+0xc4>)
 8002c08:	4298      	cmp	r0, r3
 8002c0a:	d105      	bne.n	8002c18 <GPIO_DeInit+0x5c>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8002c0c:	2010      	movs	r0, #16
 8002c0e:	2101      	movs	r1, #1
 8002c10:	f000 ff86 	bl	8003b20 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
 8002c14:	2010      	movs	r0, #16
 8002c16:	e024      	b.n	8002c62 <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOF)
 8002c18:	4b1a      	ldr	r3, [pc, #104]	; (8002c84 <GPIO_DeInit+0xc8>)
 8002c1a:	4298      	cmp	r0, r3
 8002c1c:	d105      	bne.n	8002c2a <GPIO_DeInit+0x6e>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 8002c1e:	2020      	movs	r0, #32
 8002c20:	2101      	movs	r1, #1
 8002c22:	f000 ff7d 	bl	8003b20 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
 8002c26:	2020      	movs	r0, #32
 8002c28:	e01b      	b.n	8002c62 <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOG)
 8002c2a:	4b17      	ldr	r3, [pc, #92]	; (8002c88 <GPIO_DeInit+0xcc>)
 8002c2c:	4298      	cmp	r0, r3
 8002c2e:	d105      	bne.n	8002c3c <GPIO_DeInit+0x80>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
 8002c30:	2040      	movs	r0, #64	; 0x40
 8002c32:	2101      	movs	r1, #1
 8002c34:	f000 ff74 	bl	8003b20 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
 8002c38:	2040      	movs	r0, #64	; 0x40
 8002c3a:	e012      	b.n	8002c62 <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOH)
 8002c3c:	4b13      	ldr	r3, [pc, #76]	; (8002c8c <GPIO_DeInit+0xd0>)
 8002c3e:	4298      	cmp	r0, r3
 8002c40:	d105      	bne.n	8002c4e <GPIO_DeInit+0x92>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
 8002c42:	2080      	movs	r0, #128	; 0x80
 8002c44:	2101      	movs	r1, #1
 8002c46:	f000 ff6b 	bl	8003b20 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
 8002c4a:	2080      	movs	r0, #128	; 0x80
 8002c4c:	e009      	b.n	8002c62 <GPIO_DeInit+0xa6>
  }
  else
  {
    if (GPIOx == GPIOI)
 8002c4e:	4b10      	ldr	r3, [pc, #64]	; (8002c90 <GPIO_DeInit+0xd4>)
 8002c50:	4298      	cmp	r0, r3
 8002c52:	d10b      	bne.n	8002c6c <GPIO_DeInit+0xb0>
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
 8002c54:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002c58:	2101      	movs	r1, #1
 8002c5a:	f000 ff61 	bl	8003b20 <RCC_AHB1PeriphResetCmd>
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 8002c5e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002c62:	2100      	movs	r1, #0
    }
  }
}
 8002c64:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {
    if (GPIOx == GPIOI)
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 8002c68:	f000 bf5a 	b.w	8003b20 <RCC_AHB1PeriphResetCmd>
 8002c6c:	bd08      	pop	{r3, pc}
 8002c6e:	bf00      	nop
 8002c70:	40020000 	.word	0x40020000
 8002c74:	40020400 	.word	0x40020400
 8002c78:	40020800 	.word	0x40020800
 8002c7c:	40020c00 	.word	0x40020c00
 8002c80:	40021000 	.word	0x40021000
 8002c84:	40021400 	.word	0x40021400
 8002c88:	40021800 	.word	0x40021800
 8002c8c:	40021c00 	.word	0x40021c00
 8002c90:	40022000 	.word	0x40022000

08002c94 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8002c94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	f8d1 8000 	ldr.w	r8, [r1]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8002c9e:	461a      	mov	r2, r3
  {
    pos = ((uint32_t)0x01) << pinpos;
 8002ca0:	f04f 0c01 	mov.w	ip, #1
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8002ca4:	2703      	movs	r7, #3

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
  {
    pos = ((uint32_t)0x01) << pinpos;
 8002ca6:	fa0c f402 	lsl.w	r4, ip, r2
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8002caa:	ea04 0508 	and.w	r5, r4, r8

    if (currentpin == pos)
 8002cae:	42a5      	cmp	r5, r4
 8002cb0:	d12e      	bne.n	8002d10 <GPIO_Init+0x7c>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8002cb2:	6806      	ldr	r6, [r0, #0]
 8002cb4:	fa17 f403 	lsls.w	r4, r7, r3
 8002cb8:	43e4      	mvns	r4, r4
 8002cba:	4026      	ands	r6, r4
 8002cbc:	6006      	str	r6, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8002cbe:	790e      	ldrb	r6, [r1, #4]
 8002cc0:	f8d0 9000 	ldr.w	r9, [r0]
 8002cc4:	fa06 fa03 	lsl.w	sl, r6, r3

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8002cc8:	3e01      	subs	r6, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8002cca:	ea4a 0909 	orr.w	r9, sl, r9

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8002cce:	2e01      	cmp	r6, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8002cd0:	f8c0 9000 	str.w	r9, [r0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8002cd4:	d814      	bhi.n	8002d00 <GPIO_Init+0x6c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8002cd6:	6886      	ldr	r6, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8002cd8:	f891 9005 	ldrb.w	r9, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8002cdc:	4026      	ands	r6, r4
 8002cde:	6086      	str	r6, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8002ce0:	6886      	ldr	r6, [r0, #8]
 8002ce2:	fa09 f903 	lsl.w	r9, r9, r3
 8002ce6:	ea49 0606 	orr.w	r6, r9, r6
 8002cea:	6086      	str	r6, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8002cec:	6846      	ldr	r6, [r0, #4]
 8002cee:	ea26 0505 	bic.w	r5, r6, r5
 8002cf2:	6045      	str	r5, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8002cf4:	798d      	ldrb	r5, [r1, #6]
 8002cf6:	6846      	ldr	r6, [r0, #4]
 8002cf8:	4095      	lsls	r5, r2
 8002cfa:	b2ad      	uxth	r5, r5
 8002cfc:	4335      	orrs	r5, r6
 8002cfe:	6045      	str	r5, [r0, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8002d00:	68c5      	ldr	r5, [r0, #12]
 8002d02:	402c      	ands	r4, r5
 8002d04:	60c4      	str	r4, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8002d06:	79cc      	ldrb	r4, [r1, #7]
 8002d08:	68c5      	ldr	r5, [r0, #12]
 8002d0a:	409c      	lsls	r4, r3
 8002d0c:	432c      	orrs	r4, r5
 8002d0e:	60c4      	str	r4, [r0, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8002d10:	3201      	adds	r2, #1
 8002d12:	3302      	adds	r3, #2
 8002d14:	2a10      	cmp	r2, #16
 8002d16:	d1c6      	bne.n	8002ca6 <GPIO_Init+0x12>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8002d18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08002d1c <GPIO_StructInit>:
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8002d1c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002d20:	6003      	str	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8002d22:	2300      	movs	r3, #0
 8002d24:	7103      	strb	r3, [r0, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8002d26:	7143      	strb	r3, [r0, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8002d28:	7183      	strb	r3, [r0, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002d2a:	71c3      	strb	r3, [r0, #7]
}
 8002d2c:	4770      	bx	lr

08002d2e <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be locked.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002d2e:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0x00010000;
 8002d30:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002d34:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  tmp |= GPIO_Pin;
 8002d36:	9b01      	ldr	r3, [sp, #4]
 8002d38:	430b      	orrs	r3, r1
 8002d3a:	9301      	str	r3, [sp, #4]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8002d3c:	9b01      	ldr	r3, [sp, #4]
 8002d3e:	61c3      	str	r3, [r0, #28]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 8002d40:	61c1      	str	r1, [r0, #28]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8002d42:	9b01      	ldr	r3, [sp, #4]
 8002d44:	61c3      	str	r3, [r0, #28]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8002d46:	69c3      	ldr	r3, [r0, #28]
 8002d48:	9301      	str	r3, [sp, #4]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8002d4a:	69c3      	ldr	r3, [r0, #28]
 8002d4c:	9301      	str	r3, [sp, #4]
}
 8002d4e:	b002      	add	sp, #8
 8002d50:	4770      	bx	lr

08002d52 <GPIO_ReadInputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8002d52:	6903      	ldr	r3, [r0, #16]
  {
    bitstatus = (uint8_t)Bit_SET;
 8002d54:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 8002d56:	bf0c      	ite	eq
 8002d58:	2000      	moveq	r0, #0
 8002d5a:	2001      	movne	r0, #1
 8002d5c:	4770      	bx	lr

08002d5e <GPIO_ReadInputData>:
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
 8002d5e:	6900      	ldr	r0, [r0, #16]
}
 8002d60:	b280      	uxth	r0, r0
 8002d62:	4770      	bx	lr

08002d64 <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8002d64:	6943      	ldr	r3, [r0, #20]
  {
    bitstatus = (uint8_t)Bit_SET;
 8002d66:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 8002d68:	bf0c      	ite	eq
 8002d6a:	2000      	moveq	r0, #0
 8002d6c:	2001      	movne	r0, #1
 8002d6e:	4770      	bx	lr

08002d70 <GPIO_ReadOutputData>:
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->ODR);
 8002d70:	6940      	ldr	r0, [r0, #20]
}
 8002d72:	b280      	uxth	r0, r0
 8002d74:	4770      	bx	lr

08002d76 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8002d76:	8301      	strh	r1, [r0, #24]
}
 8002d78:	4770      	bx	lr

08002d7a <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8002d7a:	8341      	strh	r1, [r0, #26]
}
 8002d7c:	4770      	bx	lr

08002d7e <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8002d7e:	b10a      	cbz	r2, 8002d84 <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRRL = GPIO_Pin;
 8002d80:	8301      	strh	r1, [r0, #24]
 8002d82:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 8002d84:	8341      	strh	r1, [r0, #26]
 8002d86:	4770      	bx	lr

08002d88 <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
 8002d88:	6141      	str	r1, [r0, #20]
}
 8002d8a:	4770      	bx	lr

08002d8c <GPIO_ToggleBits>:
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 8002d8c:	6943      	ldr	r3, [r0, #20]
 8002d8e:	404b      	eors	r3, r1
 8002d90:	6143      	str	r3, [r0, #20]
}
 8002d92:	4770      	bx	lr

08002d94 <GPIO_PinAFConfig>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8002d94:	f001 0307 	and.w	r3, r1, #7
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8002d98:	08c9      	lsrs	r1, r1, #3
 8002d9a:	3108      	adds	r1, #8
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8002d9c:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8002d9e:	009b      	lsls	r3, r3, #2
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8002da0:	f850 5021 	ldr.w	r5, [r0, r1, lsl #2]
 8002da4:	240f      	movs	r4, #15
 8002da6:	409c      	lsls	r4, r3
 8002da8:	ea25 0404 	bic.w	r4, r5, r4
 8002dac:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8002db0:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8002db4:	fa12 f303 	lsls.w	r3, r2, r3
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8002db8:	431c      	orrs	r4, r3
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8002dba:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
}
 8002dbe:	bd30      	pop	{r4, r5, pc}

08002dc0 <HASH_DeInit>:
  * @brief  Deinitializes the HASH peripheral registers to their default reset values
  * @param  None
  * @retval None
  */
void HASH_DeInit(void)
{
 8002dc0:	b508      	push	{r3, lr}
  /* Enable HASH reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_HASH, ENABLE);
 8002dc2:	2020      	movs	r0, #32
 8002dc4:	2101      	movs	r1, #1
 8002dc6:	f000 feb7 	bl	8003b38 <RCC_AHB2PeriphResetCmd>
  /* Release HASH from reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_HASH, DISABLE);
 8002dca:	2020      	movs	r0, #32
 8002dcc:	2100      	movs	r1, #0
}
 8002dce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
void HASH_DeInit(void)
{
  /* Enable HASH reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_HASH, ENABLE);
  /* Release HASH from reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_HASH, DISABLE);
 8002dd2:	f000 beb1 	b.w	8003b38 <RCC_AHB2PeriphResetCmd>

08002dd6 <HASH_Init>:
  assert_param(IS_HASH_ALGOSELECTION(HASH_InitStruct->HASH_AlgoSelection));
  assert_param(IS_HASH_DATATYPE(HASH_InitStruct->HASH_DataType));
  assert_param(IS_HASH_ALGOMODE(HASH_InitStruct->HASH_AlgoMode));
  
  /* Configure the Algorithm used, algorithm mode and the datatype */
  HASH->CR &= ~ (HASH_CR_ALGO | HASH_CR_DATATYPE | HASH_CR_MODE);
 8002dd6:	4b0e      	ldr	r3, [pc, #56]	; (8002e10 <HASH_Init+0x3a>)
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  * @note   The field HASH_HMACKeyType in HASH_InitTypeDef must be filled only 
  *          if the algorithm mode is HMAC.       
  * @retval None
  */
void HASH_Init(HASH_InitTypeDef* HASH_InitStruct)
{
 8002dde:	b510      	push	{r4, lr}
  assert_param(IS_HASH_ALGOSELECTION(HASH_InitStruct->HASH_AlgoSelection));
  assert_param(IS_HASH_DATATYPE(HASH_InitStruct->HASH_DataType));
  assert_param(IS_HASH_ALGOMODE(HASH_InitStruct->HASH_AlgoMode));
  
  /* Configure the Algorithm used, algorithm mode and the datatype */
  HASH->CR &= ~ (HASH_CR_ALGO | HASH_CR_DATATYPE | HASH_CR_MODE);
 8002de0:	601a      	str	r2, [r3, #0]
  HASH->CR |= (HASH_InitStruct->HASH_AlgoSelection | \
 8002de2:	e890 0006 	ldmia.w	r0, {r1, r2}
 8002de6:	681c      	ldr	r4, [r3, #0]
 8002de8:	4321      	orrs	r1, r4
               HASH_InitStruct->HASH_DataType | \
 8002dea:	6884      	ldr	r4, [r0, #8]
 8002dec:	4321      	orrs	r1, r4
  assert_param(IS_HASH_DATATYPE(HASH_InitStruct->HASH_DataType));
  assert_param(IS_HASH_ALGOMODE(HASH_InitStruct->HASH_AlgoMode));
  
  /* Configure the Algorithm used, algorithm mode and the datatype */
  HASH->CR &= ~ (HASH_CR_ALGO | HASH_CR_DATATYPE | HASH_CR_MODE);
  HASH->CR |= (HASH_InitStruct->HASH_AlgoSelection | \
 8002dee:	4311      	orrs	r1, r2
               HASH_InitStruct->HASH_DataType | \
               HASH_InitStruct->HASH_AlgoMode);
  
  /* if algorithm mode is HMAC, set the Key */  
  if(HASH_InitStruct->HASH_AlgoMode == HASH_AlgoMode_HMAC) 
 8002df0:	2a40      	cmp	r2, #64	; 0x40
  assert_param(IS_HASH_DATATYPE(HASH_InitStruct->HASH_DataType));
  assert_param(IS_HASH_ALGOMODE(HASH_InitStruct->HASH_AlgoMode));
  
  /* Configure the Algorithm used, algorithm mode and the datatype */
  HASH->CR &= ~ (HASH_CR_ALGO | HASH_CR_DATATYPE | HASH_CR_MODE);
  HASH->CR |= (HASH_InitStruct->HASH_AlgoSelection | \
 8002df2:	6019      	str	r1, [r3, #0]
               HASH_InitStruct->HASH_DataType | \
               HASH_InitStruct->HASH_AlgoMode);
  
  /* if algorithm mode is HMAC, set the Key */  
  if(HASH_InitStruct->HASH_AlgoMode == HASH_AlgoMode_HMAC) 
 8002df4:	d107      	bne.n	8002e06 <HASH_Init+0x30>
  {
    assert_param(IS_HASH_HMAC_KEYTYPE(HASH_InitStruct->HASH_HMACKeyType));
    HASH->CR &= ~HASH_CR_LKEY;
 8002df6:	681a      	ldr	r2, [r3, #0]
 8002df8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002dfc:	601a      	str	r2, [r3, #0]
    HASH->CR |= HASH_InitStruct->HASH_HMACKeyType;
 8002dfe:	6819      	ldr	r1, [r3, #0]
 8002e00:	68c2      	ldr	r2, [r0, #12]
 8002e02:	430a      	orrs	r2, r1
 8002e04:	601a      	str	r2, [r3, #0]
  }

  /* Reset the HASH processor core, so that the HASH will be ready to compute 
     the message digest of a new message */
  HASH->CR |= HASH_CR_INIT;  
 8002e06:	681a      	ldr	r2, [r3, #0]
 8002e08:	f042 0204 	orr.w	r2, r2, #4
 8002e0c:	601a      	str	r2, [r3, #0]
}
 8002e0e:	bd10      	pop	{r4, pc}
 8002e10:	50060400 	.word	0x50060400

08002e14 <HASH_StructInit>:
  * @retval None
  */
void HASH_StructInit(HASH_InitTypeDef* HASH_InitStruct)
{
  /* Initialize the HASH_AlgoSelection member */
  HASH_InitStruct->HASH_AlgoSelection = HASH_AlgoSelection_SHA1;
 8002e14:	2300      	movs	r3, #0
 8002e16:	6003      	str	r3, [r0, #0]

  /* Initialize the HASH_AlgoMode member */
  HASH_InitStruct->HASH_AlgoMode = HASH_AlgoMode_HASH;
 8002e18:	6043      	str	r3, [r0, #4]

  /* Initialize the HASH_DataType member */
  HASH_InitStruct->HASH_DataType = HASH_DataType_32b;
 8002e1a:	6083      	str	r3, [r0, #8]

  /* Initialize the HASH_HMACKeyType member */
  HASH_InitStruct->HASH_HMACKeyType = HASH_HMACKeyType_ShortKey;
 8002e1c:	60c3      	str	r3, [r0, #12]
}
 8002e1e:	4770      	bx	lr

08002e20 <HASH_Reset>:
  * @retval None
  */
void HASH_Reset(void)
{
  /* Reset the HASH processor core */
  HASH->CR |= HASH_CR_INIT;
 8002e20:	4b02      	ldr	r3, [pc, #8]	; (8002e2c <HASH_Reset+0xc>)
 8002e22:	681a      	ldr	r2, [r3, #0]
 8002e24:	f042 0204 	orr.w	r2, r2, #4
 8002e28:	601a      	str	r2, [r3, #0]
}
 8002e2a:	4770      	bx	lr
 8002e2c:	50060400 	.word	0x50060400

08002e30 <HASH_SetLastWordValidBitsNbr>:
{
  /* Check the parameters */
  assert_param(IS_HASH_VALIDBITSNUMBER(ValidNumber));
  
  /* Configure the Number of valid bits in last word of the message */
  HASH->STR &= ~(HASH_STR_NBW);
 8002e30:	4b04      	ldr	r3, [pc, #16]	; (8002e44 <HASH_SetLastWordValidBitsNbr+0x14>)
 8002e32:	689a      	ldr	r2, [r3, #8]
 8002e34:	f022 021f 	bic.w	r2, r2, #31
 8002e38:	609a      	str	r2, [r3, #8]
  HASH->STR |= ValidNumber;
 8002e3a:	689a      	ldr	r2, [r3, #8]
 8002e3c:	4302      	orrs	r2, r0
 8002e3e:	609a      	str	r2, [r3, #8]
}
 8002e40:	4770      	bx	lr
 8002e42:	bf00      	nop
 8002e44:	50060400 	.word	0x50060400

08002e48 <HASH_DataIn>:
  * @retval None
  */
void HASH_DataIn(uint32_t Data)
{
  /* Write in the DIN register a new data */
  HASH->DIN = Data;
 8002e48:	4b01      	ldr	r3, [pc, #4]	; (8002e50 <HASH_DataIn+0x8>)
 8002e4a:	6058      	str	r0, [r3, #4]
}
 8002e4c:	4770      	bx	lr
 8002e4e:	bf00      	nop
 8002e50:	50060400 	.word	0x50060400

08002e54 <HASH_GetInFIFOWordsNbr>:
  * @retval The value of words already pushed into the IN FIFO.
  */
uint8_t HASH_GetInFIFOWordsNbr(void)
{
  /* Return the value of NBW bits */
  return ((HASH->CR & HASH_CR_NBW) >> 8);
 8002e54:	4b02      	ldr	r3, [pc, #8]	; (8002e60 <HASH_GetInFIFOWordsNbr+0xc>)
 8002e56:	6818      	ldr	r0, [r3, #0]
}
 8002e58:	f3c0 2003 	ubfx	r0, r0, #8, #4
 8002e5c:	4770      	bx	lr
 8002e5e:	bf00      	nop
 8002e60:	50060400 	.word	0x50060400

08002e64 <HASH_GetDigest>:
  * @retval None
  */
void HASH_GetDigest(HASH_MsgDigest* HASH_MessageDigest)
{
  /* Get the data field */
  HASH_MessageDigest->Data[0] = HASH->HR[0];
 8002e64:	4b05      	ldr	r3, [pc, #20]	; (8002e7c <HASH_GetDigest+0x18>)
 8002e66:	68da      	ldr	r2, [r3, #12]
 8002e68:	6002      	str	r2, [r0, #0]
  HASH_MessageDigest->Data[1] = HASH->HR[1];
 8002e6a:	691a      	ldr	r2, [r3, #16]
 8002e6c:	6042      	str	r2, [r0, #4]
  HASH_MessageDigest->Data[2] = HASH->HR[2];
 8002e6e:	695a      	ldr	r2, [r3, #20]
 8002e70:	6082      	str	r2, [r0, #8]
  HASH_MessageDigest->Data[3] = HASH->HR[3];
 8002e72:	699a      	ldr	r2, [r3, #24]
 8002e74:	60c2      	str	r2, [r0, #12]
  HASH_MessageDigest->Data[4] = HASH->HR[4];
 8002e76:	69db      	ldr	r3, [r3, #28]
 8002e78:	6103      	str	r3, [r0, #16]
}
 8002e7a:	4770      	bx	lr
 8002e7c:	50060400 	.word	0x50060400

08002e80 <HASH_StartDigest>:
  * @retval None
  */
void HASH_StartDigest(void)
{
  /* Start the Digest calculation */
  HASH->STR |= HASH_STR_DCAL;
 8002e80:	4b02      	ldr	r3, [pc, #8]	; (8002e8c <HASH_StartDigest+0xc>)
 8002e82:	689a      	ldr	r2, [r3, #8]
 8002e84:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e88:	609a      	str	r2, [r3, #8]
}
 8002e8a:	4770      	bx	lr
 8002e8c:	50060400 	.word	0x50060400

08002e90 <HASH_SaveContext>:
void HASH_SaveContext(HASH_Context* HASH_ContextSave)
{
  uint8_t i = 0;
  
  /* save context registers */
  HASH_ContextSave->HASH_IMR = HASH->IMR;  
 8002e90:	4b08      	ldr	r3, [pc, #32]	; (8002eb4 <HASH_SaveContext+0x24>)
 8002e92:	6a1a      	ldr	r2, [r3, #32]
 8002e94:	6002      	str	r2, [r0, #0]
  HASH_ContextSave->HASH_STR = HASH->STR;      
 8002e96:	689a      	ldr	r2, [r3, #8]
 8002e98:	6042      	str	r2, [r0, #4]
  HASH_ContextSave->HASH_CR  = HASH->CR;     
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	6082      	str	r2, [r0, #8]
 8002e9e:	2200      	movs	r2, #0
  for(i=0; i<=50;i++)
  {
     HASH_ContextSave->HASH_CSR[i] = HASH->CSR[i];
 8002ea0:	f102 013e 	add.w	r1, r2, #62	; 0x3e
 8002ea4:	3201      	adds	r2, #1
 8002ea6:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8002eaa:	60c1      	str	r1, [r0, #12]
 8002eac:	3004      	adds	r0, #4
  
  /* save context registers */
  HASH_ContextSave->HASH_IMR = HASH->IMR;  
  HASH_ContextSave->HASH_STR = HASH->STR;      
  HASH_ContextSave->HASH_CR  = HASH->CR;     
  for(i=0; i<=50;i++)
 8002eae:	2a33      	cmp	r2, #51	; 0x33
 8002eb0:	d1f6      	bne.n	8002ea0 <HASH_SaveContext+0x10>
  {
     HASH_ContextSave->HASH_CSR[i] = HASH->CSR[i];
  }   
}
 8002eb2:	4770      	bx	lr
 8002eb4:	50060400 	.word	0x50060400

08002eb8 <HASH_RestoreContext>:
void HASH_RestoreContext(HASH_Context* HASH_ContextRestore)  
{
  uint8_t i = 0;
  
  /* restore context registers */
  HASH->IMR = HASH_ContextRestore->HASH_IMR;   
 8002eb8:	6802      	ldr	r2, [r0, #0]
 8002eba:	4b0b      	ldr	r3, [pc, #44]	; (8002ee8 <HASH_RestoreContext+0x30>)
  * @param  HASH_ContextRestore: pointer to a HASH_Context structure that contains
  *         the repository for saved context.
  * @retval None
  */
void HASH_RestoreContext(HASH_Context* HASH_ContextRestore)  
{
 8002ebc:	b510      	push	{r4, lr}
  uint8_t i = 0;
  
  /* restore context registers */
  HASH->IMR = HASH_ContextRestore->HASH_IMR;   
 8002ebe:	621a      	str	r2, [r3, #32]
  HASH->STR = HASH_ContextRestore->HASH_STR;     
 8002ec0:	6842      	ldr	r2, [r0, #4]
 8002ec2:	609a      	str	r2, [r3, #8]
  HASH->CR = HASH_ContextRestore->HASH_CR;
 8002ec4:	6882      	ldr	r2, [r0, #8]
 8002ec6:	601a      	str	r2, [r3, #0]
  
  /* Initialize the hash processor */
  HASH->CR |= HASH_CR_INIT; 
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	f042 0204 	orr.w	r2, r2, #4
 8002ece:	601a      	str	r2, [r3, #0]
 8002ed0:	2200      	movs	r2, #0
  
   /* continue restoring context registers */     
  for(i=0; i<=50;i++)
  {
     HASH->CSR[i] = HASH_ContextRestore->HASH_CSR[i];
 8002ed2:	68c4      	ldr	r4, [r0, #12]
 8002ed4:	f102 013e 	add.w	r1, r2, #62	; 0x3e
 8002ed8:	3201      	adds	r2, #1
 8002eda:	3004      	adds	r0, #4
  
  /* Initialize the hash processor */
  HASH->CR |= HASH_CR_INIT; 
  
   /* continue restoring context registers */     
  for(i=0; i<=50;i++)
 8002edc:	2a33      	cmp	r2, #51	; 0x33
  {
     HASH->CSR[i] = HASH_ContextRestore->HASH_CSR[i];
 8002ede:	f843 4021 	str.w	r4, [r3, r1, lsl #2]
  
  /* Initialize the hash processor */
  HASH->CR |= HASH_CR_INIT; 
  
   /* continue restoring context registers */     
  for(i=0; i<=50;i++)
 8002ee2:	d1f6      	bne.n	8002ed2 <HASH_RestoreContext+0x1a>
  {
     HASH->CSR[i] = HASH_ContextRestore->HASH_CSR[i];
  }   
}
 8002ee4:	bd10      	pop	{r4, pc}
 8002ee6:	bf00      	nop
 8002ee8:	50060400 	.word	0x50060400

08002eec <HASH_DMACmd>:
  * @param  NewState: new state of the selected HASH DMA transfer request.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void HASH_DMACmd(FunctionalState NewState)
{
 8002eec:	4b04      	ldr	r3, [pc, #16]	; (8002f00 <HASH_DMACmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the HASH DMA request */
    HASH->CR |= HASH_CR_DMAE;
 8002eee:	681a      	ldr	r2, [r3, #0]
void HASH_DMACmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002ef0:	b110      	cbz	r0, 8002ef8 <HASH_DMACmd+0xc>
  {
    /* Enable the HASH DMA request */
    HASH->CR |= HASH_CR_DMAE;
 8002ef2:	f042 0208 	orr.w	r2, r2, #8
 8002ef6:	e001      	b.n	8002efc <HASH_DMACmd+0x10>
  }
  else
  {
    /* Disable the HASH DMA request */
    HASH->CR &= ~HASH_CR_DMAE;
 8002ef8:	f022 0208 	bic.w	r2, r2, #8
 8002efc:	601a      	str	r2, [r3, #0]
 8002efe:	4770      	bx	lr
 8002f00:	50060400 	.word	0x50060400

08002f04 <HASH_ITConfig>:
  * @param  NewState: new state of the specified HASH interrupt.
  *           This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void HASH_ITConfig(uint8_t HASH_IT, FunctionalState NewState)
{
 8002f04:	4b05      	ldr	r3, [pc, #20]	; (8002f1c <HASH_ITConfig+0x18>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected HASH interrupt */
    HASH->IMR |= HASH_IT;
 8002f06:	6a1a      	ldr	r2, [r3, #32]
{
  /* Check the parameters */
  assert_param(IS_HASH_IT(HASH_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002f08:	b109      	cbz	r1, 8002f0e <HASH_ITConfig+0xa>
  {
    /* Enable the selected HASH interrupt */
    HASH->IMR |= HASH_IT;
 8002f0a:	4310      	orrs	r0, r2
 8002f0c:	e003      	b.n	8002f16 <HASH_ITConfig+0x12>
  }
  else
  {
    /* Disable the selected HASH interrupt */
    HASH->IMR &= (uint8_t) ~HASH_IT;
 8002f0e:	ea22 0000 	bic.w	r0, r2, r0
 8002f12:	f000 00ff 	and.w	r0, r0, #255	; 0xff
 8002f16:	6218      	str	r0, [r3, #32]
 8002f18:	4770      	bx	lr
 8002f1a:	bf00      	nop
 8002f1c:	50060400 	.word	0x50060400

08002f20 <HASH_GetFlagStatus>:
  *            @arg HASH_FLAG_DMAS: DMAS Status flag
  *            @arg HASH_FLAG_DINNE: Data Input register (DIN) not empty status flag
  * @retval The new state of HASH_FLAG (SET or RESET)
  */
FlagStatus HASH_GetFlagStatus(uint16_t HASH_FLAG)
{
 8002f20:	4b05      	ldr	r3, [pc, #20]	; (8002f38 <HASH_GetFlagStatus+0x18>)

  /* Check the parameters */
  assert_param(IS_HASH_GET_FLAG(HASH_FLAG));

  /* check if the FLAG is in CR register */
  if ((HASH_FLAG & HASH_FLAG_DINNE) != (uint16_t)RESET ) 
 8002f22:	f410 5f80 	tst.w	r0, #4096	; 0x1000
  {
    tempreg = HASH->CR;
 8002f26:	bf14      	ite	ne
 8002f28:	681b      	ldrne	r3, [r3, #0]
  }
  else /* The FLAG is in SR register */
  {
    tempreg = HASH->SR;
 8002f2a:	6a5b      	ldreq	r3, [r3, #36]	; 0x24

  /* Check the status of the specified HASH flag */
  if ((tempreg & HASH_FLAG) != (uint16_t)RESET)
  {
    /* HASH is set */
    bitstatus = SET;
 8002f2c:	4203      	tst	r3, r0
    bitstatus = RESET;
  }

  /* Return the HASH_FLAG status */
  return  bitstatus;
}
 8002f2e:	bf0c      	ite	eq
 8002f30:	2000      	moveq	r0, #0
 8002f32:	2001      	movne	r0, #1
 8002f34:	4770      	bx	lr
 8002f36:	bf00      	nop
 8002f38:	50060400 	.word	0x50060400

08002f3c <HASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_HASH_CLEAR_FLAG(HASH_FLAG));
  
  /* Clear the selected HASH flags */
  HASH->SR = ~(uint32_t)HASH_FLAG;
 8002f3c:	4b01      	ldr	r3, [pc, #4]	; (8002f44 <HASH_ClearFlag+0x8>)
 8002f3e:	43c0      	mvns	r0, r0
 8002f40:	6258      	str	r0, [r3, #36]	; 0x24
}
 8002f42:	4770      	bx	lr
 8002f44:	50060400 	.word	0x50060400

08002f48 <HASH_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_HASH_GET_IT(HASH_IT));  


  /* Check the status of the specified HASH interrupt */
  tmpreg =  HASH->SR;
 8002f48:	4b04      	ldr	r3, [pc, #16]	; (8002f5c <HASH_GetITStatus+0x14>)
 8002f4a:	6a5a      	ldr	r2, [r3, #36]	; 0x24

  if (((HASH->IMR & tmpreg) & HASH_IT) != RESET)
 8002f4c:	6a1b      	ldr	r3, [r3, #32]
 8002f4e:	4013      	ands	r3, r2
  {
    /* HASH_IT is set */
    bitstatus = SET;
 8002f50:	4203      	tst	r3, r0
    /* HASH_IT is reset */
    bitstatus = RESET;
  }
  /* Return the HASH_IT status */
  return bitstatus;
}
 8002f52:	bf0c      	ite	eq
 8002f54:	2000      	moveq	r0, #0
 8002f56:	2001      	movne	r0, #1
 8002f58:	4770      	bx	lr
 8002f5a:	bf00      	nop
 8002f5c:	50060400 	.word	0x50060400

08002f60 <HASH_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_HASH_IT(HASH_IT));

  /* Clear the selected HASH interrupt pending bit */
  HASH->SR = (uint8_t)~HASH_IT;
 8002f60:	43c0      	mvns	r0, r0
 8002f62:	4b02      	ldr	r3, [pc, #8]	; (8002f6c <HASH_ClearITPendingBit+0xc>)
 8002f64:	b2c0      	uxtb	r0, r0
 8002f66:	6258      	str	r0, [r3, #36]	; 0x24
}
 8002f68:	4770      	bx	lr
 8002f6a:	bf00      	nop
 8002f6c:	50060400 	.word	0x50060400

08002f70 <HASH_MD5>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HASH_MD5(uint8_t *Input, uint32_t Ilen, uint8_t Output[16])
{
 8002f70:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;


  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 8002f72:	f001 0303 	and.w	r3, r1, #3
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HASH_MD5(uint8_t *Input, uint32_t Ilen, uint8_t Output[16])
{
 8002f76:	b08d      	sub	sp, #52	; 0x34
  HASH_InitTypeDef MD5_HASH_InitStructure;
  HASH_MsgDigest MD5_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
 8002f78:	2700      	movs	r7, #0
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;


  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 8002f7a:	00db      	lsls	r3, r3, #3
  */
ErrorStatus HASH_MD5(uint8_t *Input, uint32_t Ilen, uint8_t Output[16])
{
  HASH_InitTypeDef MD5_HASH_InitStructure;
  HASH_MsgDigest MD5_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
 8002f7c:	f8ad 702e 	strh.w	r7, [sp, #46]	; 0x2e
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HASH_MD5(uint8_t *Input, uint32_t Ilen, uint8_t Output[16])
{
 8002f80:	4604      	mov	r4, r0
 8002f82:	460d      	mov	r5, r1
 8002f84:	4616      	mov	r6, r2
  HASH_InitTypeDef MD5_HASH_InitStructure;
  HASH_MsgDigest MD5_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
  uint32_t i = 0;
  __IO uint32_t counter = 0;
 8002f86:	970a      	str	r7, [sp, #40]	; 0x28
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;


  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 8002f88:	f8ad 302e 	strh.w	r3, [sp, #46]	; 0x2e

  /* HASH peripheral initialization */
  HASH_DeInit();
 8002f8c:	f7ff ff18 	bl	8002dc0 <HASH_DeInit>

  /* HASH Configuration */
  MD5_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_MD5;
 8002f90:	2380      	movs	r3, #128	; 0x80
 8002f92:	9306      	str	r3, [sp, #24]
  MD5_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HASH;
  MD5_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
  HASH_Init(&MD5_HASH_InitStructure);
 8002f94:	a806      	add	r0, sp, #24
  HASH_DeInit();

  /* HASH Configuration */
  MD5_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_MD5;
  MD5_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HASH;
  MD5_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 8002f96:	2320      	movs	r3, #32
  /* HASH peripheral initialization */
  HASH_DeInit();

  /* HASH Configuration */
  MD5_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_MD5;
  MD5_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HASH;
 8002f98:	9707      	str	r7, [sp, #28]
  MD5_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 8002f9a:	9308      	str	r3, [sp, #32]
  HASH_Init(&MD5_HASH_InitStructure);
 8002f9c:	f7ff ff1b 	bl	8002dd6 <HASH_Init>

  /* Configure the number of valid bits in last word of the data */
  HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);
 8002fa0:	f8bd 002e 	ldrh.w	r0, [sp, #46]	; 0x2e
 8002fa4:	b280      	uxth	r0, r0
 8002fa6:	f7ff ff43 	bl	8002e30 <HASH_SetLastWordValidBitsNbr>

  /* Write the Input block in the IN FIFO */
  for(i=0; i<Ilen; i+=4)
 8002faa:	e003      	b.n	8002fb4 <HASH_MD5+0x44>
  {
    HASH_DataIn(*(uint32_t*)inputaddr);
 8002fac:	59e0      	ldr	r0, [r4, r7]
 8002fae:	f7ff ff4b 	bl	8002e48 <HASH_DataIn>

  /* Configure the number of valid bits in last word of the data */
  HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);

  /* Write the Input block in the IN FIFO */
  for(i=0; i<Ilen; i+=4)
 8002fb2:	3704      	adds	r7, #4
 8002fb4:	42af      	cmp	r7, r5
 8002fb6:	d3f9      	bcc.n	8002fac <HASH_MD5+0x3c>
    HASH_DataIn(*(uint32_t*)inputaddr);
    inputaddr+=4;
  }

  /* Start the HASH processor */
  HASH_StartDigest();
 8002fb8:	f7ff ff62 	bl	8002e80 <HASH_StartDigest>

  /* wait until the Busy flag is RESET */
  do
  {
    busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 8002fbc:	2008      	movs	r0, #8
 8002fbe:	f7ff ffaf 	bl	8002f20 <HASH_GetFlagStatus>
    counter++;
 8002fc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002fc4:	3301      	adds	r3, #1
 8002fc6:	930a      	str	r3, [sp, #40]	; 0x28
  }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 8002fc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002fca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fce:	d002      	beq.n	8002fd6 <HASH_MD5+0x66>
 8002fd0:	2800      	cmp	r0, #0
 8002fd2:	d1f3      	bne.n	8002fbc <HASH_MD5+0x4c>
 8002fd4:	e000      	b.n	8002fd8 <HASH_MD5+0x68>

  if (busystatus != RESET)
 8002fd6:	b980      	cbnz	r0, 8002ffa <HASH_MD5+0x8a>
     status = ERROR;
  }
  else
  {
    /* Read the message digest */
    HASH_GetDigest(&MD5_MessageDigest);
 8002fd8:	a801      	add	r0, sp, #4
 8002fda:	f7ff ff43 	bl	8002e64 <HASH_GetDigest>
 8002fde:	9b01      	ldr	r3, [sp, #4]
 8002fe0:	ba1b      	rev	r3, r3
    *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[0]);
 8002fe2:	6033      	str	r3, [r6, #0]
 8002fe4:	9b02      	ldr	r3, [sp, #8]
 8002fe6:	ba1b      	rev	r3, r3
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[1]);
 8002fe8:	6073      	str	r3, [r6, #4]
 8002fea:	9b03      	ldr	r3, [sp, #12]
 8002fec:	ba1b      	rev	r3, r3
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[2]);
 8002fee:	60b3      	str	r3, [r6, #8]
 8002ff0:	9b04      	ldr	r3, [sp, #16]
 8002ff2:	ba1b      	rev	r3, r3
  HASH_MsgDigest MD5_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
  uint32_t i = 0;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
 8002ff4:	2001      	movs	r0, #1
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[1]);
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[2]);
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[3]);
 8002ff6:	60f3      	str	r3, [r6, #12]
 8002ff8:	e000      	b.n	8002ffc <HASH_MD5+0x8c>
    counter++;
  }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));

  if (busystatus != RESET)
  {
     status = ERROR;
 8002ffa:	2000      	movs	r0, #0
    *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[2]);
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[3]);
  }
  return status; 
}
 8002ffc:	b00d      	add	sp, #52	; 0x34
 8002ffe:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003000 <HMAC_MD5>:
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HMAC_MD5(uint8_t *Key, uint32_t Keylen, uint8_t *Input, 
                     uint32_t Ilen, uint8_t Output[16])
{
 8003000:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003004:	4699      	mov	r9, r3
 8003006:	b08d      	sub	sp, #52	; 0x34
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;

  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 8003008:	f003 0303 	and.w	r3, r3, #3
ErrorStatus HMAC_MD5(uint8_t *Key, uint32_t Keylen, uint8_t *Input, 
                     uint32_t Ilen, uint8_t Output[16])
{
  HASH_InitTypeDef MD5_HASH_InitStructure;
  HASH_MsgDigest MD5_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
 800300c:	f04f 0800 	mov.w	r8, #0
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;

  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 8003010:	00db      	lsls	r3, r3, #3
ErrorStatus HMAC_MD5(uint8_t *Key, uint32_t Keylen, uint8_t *Input, 
                     uint32_t Ilen, uint8_t Output[16])
{
  HASH_InitTypeDef MD5_HASH_InitStructure;
  HASH_MsgDigest MD5_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
 8003012:	f8ad 802c 	strh.w	r8, [sp, #44]	; 0x2c
  __IO uint16_t nbvalidbitskey = 0;
 8003016:	f8ad 802e 	strh.w	r8, [sp, #46]	; 0x2e
  uint32_t i = 0;
  __IO uint32_t counter = 0;
 800301a:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;

  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 800301e:	f8ad 302c 	strh.w	r3, [sp, #44]	; 0x2c

  /* Number of valid bits in last word of the Key */
  nbvalidbitskey = 8 * (Keylen % 4);
 8003022:	f001 0303 	and.w	r3, r1, #3
 8003026:	00db      	lsls	r3, r3, #3
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HMAC_MD5(uint8_t *Key, uint32_t Keylen, uint8_t *Input, 
                     uint32_t Ilen, uint8_t Output[16])
{
 8003028:	460d      	mov	r5, r1
 800302a:	4616      	mov	r6, r2
 800302c:	4604      	mov	r4, r0

  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);

  /* Number of valid bits in last word of the Key */
  nbvalidbitskey = 8 * (Keylen % 4);
 800302e:	f8ad 302e 	strh.w	r3, [sp, #46]	; 0x2e
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HMAC_MD5(uint8_t *Key, uint32_t Keylen, uint8_t *Input, 
                     uint32_t Ilen, uint8_t Output[16])
{
 8003032:	9f14      	ldr	r7, [sp, #80]	; 0x50

  /* Number of valid bits in last word of the Key */
  nbvalidbitskey = 8 * (Keylen % 4);
   
  /* HASH peripheral initialization */
  HASH_DeInit();
 8003034:	f7ff fec4 	bl	8002dc0 <HASH_DeInit>

  /* HASH Configuration */
  MD5_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_MD5;
 8003038:	2380      	movs	r3, #128	; 0x80
 800303a:	9306      	str	r3, [sp, #24]
  MD5_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HMAC;
 800303c:	2340      	movs	r3, #64	; 0x40
 800303e:	9307      	str	r3, [sp, #28]
  MD5_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 8003040:	2320      	movs	r3, #32
  if(Keylen > 64)
 8003042:	2d40      	cmp	r5, #64	; 0x40
  HASH_DeInit();

  /* HASH Configuration */
  MD5_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_MD5;
  MD5_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HMAC;
  MD5_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 8003044:	9308      	str	r3, [sp, #32]
  else
  {
    /* HMAC short Key */
    MD5_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_ShortKey;
  }
  HASH_Init(&MD5_HASH_InitStructure);
 8003046:	a806      	add	r0, sp, #24
  MD5_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HMAC;
  MD5_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
  if(Keylen > 64)
  {
    /* HMAC long Key */
    MD5_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_LongKey;
 8003048:	bf8a      	itet	hi
 800304a:	f44f 3380 	movhi.w	r3, #65536	; 0x10000
  }
  else
  {
    /* HMAC short Key */
    MD5_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_ShortKey;
 800304e:	f8cd 8024 	strls.w	r8, [sp, #36]	; 0x24
  MD5_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HMAC;
  MD5_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
  if(Keylen > 64)
  {
    /* HMAC long Key */
    MD5_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_LongKey;
 8003052:	9309      	strhi	r3, [sp, #36]	; 0x24
  else
  {
    /* HMAC short Key */
    MD5_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_ShortKey;
  }
  HASH_Init(&MD5_HASH_InitStructure);
 8003054:	f7ff febf 	bl	8002dd6 <HASH_Init>

  /* Configure the number of valid bits in last word of the Key */
  HASH_SetLastWordValidBitsNbr(nbvalidbitskey);
 8003058:	f8bd 002e 	ldrh.w	r0, [sp, #46]	; 0x2e
 800305c:	b280      	uxth	r0, r0
 800305e:	f7ff fee7 	bl	8002e30 <HASH_SetLastWordValidBitsNbr>

  /* Write the Key */
  for(i=0; i<Keylen; i+=4)
 8003062:	f04f 0800 	mov.w	r8, #0
 8003066:	e005      	b.n	8003074 <HMAC_MD5+0x74>
  {
    HASH_DataIn(*(uint32_t*)keyaddr);
 8003068:	f854 0008 	ldr.w	r0, [r4, r8]
 800306c:	f7ff feec 	bl	8002e48 <HASH_DataIn>

  /* Configure the number of valid bits in last word of the Key */
  HASH_SetLastWordValidBitsNbr(nbvalidbitskey);

  /* Write the Key */
  for(i=0; i<Keylen; i+=4)
 8003070:	f108 0804 	add.w	r8, r8, #4
 8003074:	45a8      	cmp	r8, r5
 8003076:	d3f7      	bcc.n	8003068 <HMAC_MD5+0x68>
    HASH_DataIn(*(uint32_t*)keyaddr);
    keyaddr+=4;
  }
  
  /* Start the HASH processor */
  HASH_StartDigest();
 8003078:	f7ff ff02 	bl	8002e80 <HASH_StartDigest>

  /* wait until the Busy flag is RESET */
  do
  {
    busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 800307c:	2008      	movs	r0, #8
 800307e:	f7ff ff4f 	bl	8002f20 <HASH_GetFlagStatus>
    counter++;
 8003082:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003084:	3301      	adds	r3, #1
 8003086:	930a      	str	r3, [sp, #40]	; 0x28
  }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 8003088:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800308a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800308e:	d002      	beq.n	8003096 <HMAC_MD5+0x96>
 8003090:	2800      	cmp	r0, #0
 8003092:	d1f3      	bne.n	800307c <HMAC_MD5+0x7c>
 8003094:	e001      	b.n	800309a <HMAC_MD5+0x9a>

  if (busystatus != RESET)
 8003096:	2800      	cmp	r0, #0
 8003098:	d152      	bne.n	8003140 <HMAC_MD5+0x140>
     status = ERROR;
  }
  else
  {
    /* Configure the number of valid bits in last word of the Input data */
    HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);
 800309a:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
 800309e:	b280      	uxth	r0, r0
 80030a0:	f7ff fec6 	bl	8002e30 <HASH_SetLastWordValidBitsNbr>

    /* Write the Input block in the IN FIFO */
    for(i=0; i<Ilen; i+=4)
 80030a4:	f04f 0800 	mov.w	r8, #0
 80030a8:	e005      	b.n	80030b6 <HMAC_MD5+0xb6>
    {
      HASH_DataIn(*(uint32_t*)inputaddr);
 80030aa:	f856 0008 	ldr.w	r0, [r6, r8]
 80030ae:	f7ff fecb 	bl	8002e48 <HASH_DataIn>
  {
    /* Configure the number of valid bits in last word of the Input data */
    HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);

    /* Write the Input block in the IN FIFO */
    for(i=0; i<Ilen; i+=4)
 80030b2:	f108 0804 	add.w	r8, r8, #4
 80030b6:	45c8      	cmp	r8, r9
 80030b8:	d3f7      	bcc.n	80030aa <HMAC_MD5+0xaa>
      HASH_DataIn(*(uint32_t*)inputaddr);
      inputaddr+=4;
    }

    /* Start the HASH processor */
    HASH_StartDigest();
 80030ba:	f7ff fee1 	bl	8002e80 <HASH_StartDigest>

    /* wait until the Busy flag is RESET */
    counter =0;
 80030be:	2300      	movs	r3, #0
 80030c0:	930a      	str	r3, [sp, #40]	; 0x28
    do
    {
       busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 80030c2:	2008      	movs	r0, #8
 80030c4:	f7ff ff2c 	bl	8002f20 <HASH_GetFlagStatus>
       counter++;
 80030c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80030ca:	3301      	adds	r3, #1
 80030cc:	930a      	str	r3, [sp, #40]	; 0x28
    }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 80030ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80030d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030d4:	d002      	beq.n	80030dc <HMAC_MD5+0xdc>
 80030d6:	2800      	cmp	r0, #0
 80030d8:	d1f3      	bne.n	80030c2 <HMAC_MD5+0xc2>
 80030da:	e001      	b.n	80030e0 <HMAC_MD5+0xe0>

    if (busystatus != RESET)
 80030dc:	2800      	cmp	r0, #0
 80030de:	d12f      	bne.n	8003140 <HMAC_MD5+0x140>
      status = ERROR;
    }
    else
    {  
      /* Configure the number of valid bits in last word of the Key */
      HASH_SetLastWordValidBitsNbr(nbvalidbitskey);
 80030e0:	f8bd 002e 	ldrh.w	r0, [sp, #46]	; 0x2e
 80030e4:	b280      	uxth	r0, r0
 80030e6:	f7ff fea3 	bl	8002e30 <HASH_SetLastWordValidBitsNbr>

      /* Write the Key */
      keyaddr = (uint32_t)Key;
      for(i=0; i<Keylen; i+=4)
 80030ea:	2600      	movs	r6, #0
 80030ec:	e003      	b.n	80030f6 <HMAC_MD5+0xf6>
      {
        HASH_DataIn(*(uint32_t*)keyaddr);
 80030ee:	59a0      	ldr	r0, [r4, r6]
 80030f0:	f7ff feaa 	bl	8002e48 <HASH_DataIn>
      /* Configure the number of valid bits in last word of the Key */
      HASH_SetLastWordValidBitsNbr(nbvalidbitskey);

      /* Write the Key */
      keyaddr = (uint32_t)Key;
      for(i=0; i<Keylen; i+=4)
 80030f4:	3604      	adds	r6, #4
 80030f6:	42ae      	cmp	r6, r5
 80030f8:	d3f9      	bcc.n	80030ee <HMAC_MD5+0xee>
        HASH_DataIn(*(uint32_t*)keyaddr);
        keyaddr+=4;
      }
  
       /* Start the HASH processor */
       HASH_StartDigest();
 80030fa:	f7ff fec1 	bl	8002e80 <HASH_StartDigest>

       /* wait until the Busy flag is RESET */
       counter =0;
 80030fe:	2300      	movs	r3, #0
 8003100:	930a      	str	r3, [sp, #40]	; 0x28
       do
       {
          busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 8003102:	2008      	movs	r0, #8
 8003104:	f7ff ff0c 	bl	8002f20 <HASH_GetFlagStatus>
          counter++;
 8003108:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800310a:	3301      	adds	r3, #1
 800310c:	930a      	str	r3, [sp, #40]	; 0x28
      }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 800310e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003110:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003114:	d002      	beq.n	800311c <HMAC_MD5+0x11c>
 8003116:	2800      	cmp	r0, #0
 8003118:	d1f3      	bne.n	8003102 <HMAC_MD5+0x102>
 800311a:	e000      	b.n	800311e <HMAC_MD5+0x11e>

      if (busystatus != RESET)
 800311c:	b980      	cbnz	r0, 8003140 <HMAC_MD5+0x140>
         status = ERROR;
      }
      else
      {
         /* Read the message digest */
         HASH_GetDigest(&MD5_MessageDigest);
 800311e:	a801      	add	r0, sp, #4
 8003120:	f7ff fea0 	bl	8002e64 <HASH_GetDigest>
 8003124:	9b01      	ldr	r3, [sp, #4]
 8003126:	ba1b      	rev	r3, r3
         *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[0]);
 8003128:	603b      	str	r3, [r7, #0]
 800312a:	9b02      	ldr	r3, [sp, #8]
 800312c:	ba1b      	rev	r3, r3
         outputaddr+=4;
         *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[1]);
 800312e:	607b      	str	r3, [r7, #4]
 8003130:	9b03      	ldr	r3, [sp, #12]
 8003132:	ba1b      	rev	r3, r3
         outputaddr+=4;
         *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[2]);
 8003134:	60bb      	str	r3, [r7, #8]
 8003136:	9b04      	ldr	r3, [sp, #16]
 8003138:	ba1b      	rev	r3, r3
  __IO uint16_t nbvalidbitsdata = 0;
  __IO uint16_t nbvalidbitskey = 0;
  uint32_t i = 0;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
 800313a:	2001      	movs	r0, #1
         outputaddr+=4;
         *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[1]);
         outputaddr+=4;
         *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[2]);
         outputaddr+=4;
         *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[3]);
 800313c:	60fb      	str	r3, [r7, #12]
 800313e:	e000      	b.n	8003142 <HMAC_MD5+0x142>
          counter++;
      }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));

      if (busystatus != RESET)
      {
         status = ERROR;
 8003140:	2000      	movs	r0, #0
         *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[3]);
      }
    }
  }
  return status;  
}
 8003142:	b00d      	add	sp, #52	; 0x34
 8003144:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08003148 <HASH_SHA1>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HASH_SHA1(uint8_t *Input, uint32_t Ilen, uint8_t Output[20])
{
 8003148:	b5f0      	push	{r4, r5, r6, r7, lr}
  ErrorStatus status = SUCCESS;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;

  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 800314a:	f001 0303 	and.w	r3, r1, #3
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HASH_SHA1(uint8_t *Input, uint32_t Ilen, uint8_t Output[20])
{
 800314e:	b08d      	sub	sp, #52	; 0x34
  HASH_InitTypeDef SHA1_HASH_InitStructure;
  HASH_MsgDigest SHA1_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
 8003150:	2700      	movs	r7, #0
  ErrorStatus status = SUCCESS;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;

  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 8003152:	00db      	lsls	r3, r3, #3
  */
ErrorStatus HASH_SHA1(uint8_t *Input, uint32_t Ilen, uint8_t Output[20])
{
  HASH_InitTypeDef SHA1_HASH_InitStructure;
  HASH_MsgDigest SHA1_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
 8003154:	f8ad 702e 	strh.w	r7, [sp, #46]	; 0x2e
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HASH_SHA1(uint8_t *Input, uint32_t Ilen, uint8_t Output[20])
{
 8003158:	4604      	mov	r4, r0
 800315a:	460d      	mov	r5, r1
 800315c:	4616      	mov	r6, r2
  HASH_InitTypeDef SHA1_HASH_InitStructure;
  HASH_MsgDigest SHA1_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
  uint32_t i = 0;
  __IO uint32_t counter = 0;
 800315e:	970a      	str	r7, [sp, #40]	; 0x28
  ErrorStatus status = SUCCESS;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;

  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 8003160:	f8ad 302e 	strh.w	r3, [sp, #46]	; 0x2e

  /* HASH peripheral initialization */
  HASH_DeInit();
 8003164:	f7ff fe2c 	bl	8002dc0 <HASH_DeInit>

  /* HASH Configuration */
  SHA1_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_SHA1;
  SHA1_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HASH;
  SHA1_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 8003168:	2320      	movs	r3, #32
  HASH_Init(&SHA1_HASH_InitStructure);
 800316a:	a806      	add	r0, sp, #24

  /* HASH peripheral initialization */
  HASH_DeInit();

  /* HASH Configuration */
  SHA1_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_SHA1;
 800316c:	9706      	str	r7, [sp, #24]
  SHA1_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HASH;
 800316e:	9707      	str	r7, [sp, #28]
  SHA1_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 8003170:	9308      	str	r3, [sp, #32]
  HASH_Init(&SHA1_HASH_InitStructure);
 8003172:	f7ff fe30 	bl	8002dd6 <HASH_Init>

  /* Configure the number of valid bits in last word of the data */
  HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);
 8003176:	f8bd 002e 	ldrh.w	r0, [sp, #46]	; 0x2e
 800317a:	b280      	uxth	r0, r0
 800317c:	f7ff fe58 	bl	8002e30 <HASH_SetLastWordValidBitsNbr>

  /* Write the Input block in the IN FIFO */
  for(i=0; i<Ilen; i+=4)
 8003180:	e003      	b.n	800318a <HASH_SHA1+0x42>
  {
    HASH_DataIn(*(uint32_t*)inputaddr);
 8003182:	59e0      	ldr	r0, [r4, r7]
 8003184:	f7ff fe60 	bl	8002e48 <HASH_DataIn>

  /* Configure the number of valid bits in last word of the data */
  HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);

  /* Write the Input block in the IN FIFO */
  for(i=0; i<Ilen; i+=4)
 8003188:	3704      	adds	r7, #4
 800318a:	42af      	cmp	r7, r5
 800318c:	d3f9      	bcc.n	8003182 <HASH_SHA1+0x3a>
    HASH_DataIn(*(uint32_t*)inputaddr);
    inputaddr+=4;
  }

  /* Start the HASH processor */
  HASH_StartDigest();
 800318e:	f7ff fe77 	bl	8002e80 <HASH_StartDigest>

  /* wait until the Busy flag is RESET */
  do
  {
    busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 8003192:	2008      	movs	r0, #8
 8003194:	f7ff fec4 	bl	8002f20 <HASH_GetFlagStatus>
    counter++;
 8003198:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800319a:	3301      	adds	r3, #1
 800319c:	930a      	str	r3, [sp, #40]	; 0x28
  }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 800319e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80031a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031a4:	d002      	beq.n	80031ac <HASH_SHA1+0x64>
 80031a6:	2800      	cmp	r0, #0
 80031a8:	d1f3      	bne.n	8003192 <HASH_SHA1+0x4a>
 80031aa:	e000      	b.n	80031ae <HASH_SHA1+0x66>

  if (busystatus != RESET)
 80031ac:	b998      	cbnz	r0, 80031d6 <HASH_SHA1+0x8e>
     status = ERROR;
  }
  else
  {
    /* Read the message digest */
    HASH_GetDigest(&SHA1_MessageDigest);
 80031ae:	a801      	add	r0, sp, #4
 80031b0:	f7ff fe58 	bl	8002e64 <HASH_GetDigest>
 80031b4:	9b01      	ldr	r3, [sp, #4]
 80031b6:	ba1b      	rev	r3, r3
    *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[0]);
 80031b8:	6033      	str	r3, [r6, #0]
 80031ba:	9b02      	ldr	r3, [sp, #8]
 80031bc:	ba1b      	rev	r3, r3
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[1]);
 80031be:	6073      	str	r3, [r6, #4]
 80031c0:	9b03      	ldr	r3, [sp, #12]
 80031c2:	ba1b      	rev	r3, r3
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[2]);
 80031c4:	60b3      	str	r3, [r6, #8]
 80031c6:	9b04      	ldr	r3, [sp, #16]
 80031c8:	ba1b      	rev	r3, r3
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[3]);
 80031ca:	60f3      	str	r3, [r6, #12]
 80031cc:	9b05      	ldr	r3, [sp, #20]
 80031ce:	ba1b      	rev	r3, r3
  HASH_MsgDigest SHA1_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
  uint32_t i = 0;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
 80031d0:	2001      	movs	r0, #1
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[2]);
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[3]);
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[4]);
 80031d2:	6133      	str	r3, [r6, #16]
 80031d4:	e000      	b.n	80031d8 <HASH_SHA1+0x90>
    counter++;
  }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));

  if (busystatus != RESET)
  {
     status = ERROR;
 80031d6:	2000      	movs	r0, #0
    *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[3]);
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[4]);
  }
  return status;
}
 80031d8:	b00d      	add	sp, #52	; 0x34
 80031da:	bdf0      	pop	{r4, r5, r6, r7, pc}

080031dc <HMAC_SHA1>:
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HMAC_SHA1(uint8_t *Key, uint32_t Keylen, uint8_t *Input,
                      uint32_t Ilen, uint8_t Output[20])
{
 80031dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80031e0:	4699      	mov	r9, r3
 80031e2:	b08d      	sub	sp, #52	; 0x34
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;

  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 80031e4:	f003 0303 	and.w	r3, r3, #3
ErrorStatus HMAC_SHA1(uint8_t *Key, uint32_t Keylen, uint8_t *Input,
                      uint32_t Ilen, uint8_t Output[20])
{
  HASH_InitTypeDef SHA1_HASH_InitStructure;
  HASH_MsgDigest SHA1_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
 80031e8:	f04f 0800 	mov.w	r8, #0
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;

  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 80031ec:	00db      	lsls	r3, r3, #3
ErrorStatus HMAC_SHA1(uint8_t *Key, uint32_t Keylen, uint8_t *Input,
                      uint32_t Ilen, uint8_t Output[20])
{
  HASH_InitTypeDef SHA1_HASH_InitStructure;
  HASH_MsgDigest SHA1_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
 80031ee:	f8ad 802c 	strh.w	r8, [sp, #44]	; 0x2c
  __IO uint16_t nbvalidbitskey = 0;
 80031f2:	f8ad 802e 	strh.w	r8, [sp, #46]	; 0x2e
  uint32_t i = 0;
  __IO uint32_t counter = 0;
 80031f6:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;

  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 80031fa:	f8ad 302c 	strh.w	r3, [sp, #44]	; 0x2c

  /* Number of valid bits in last word of the Key */
  nbvalidbitskey = 8 * (Keylen % 4);
 80031fe:	f001 0303 	and.w	r3, r1, #3
 8003202:	00db      	lsls	r3, r3, #3
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HMAC_SHA1(uint8_t *Key, uint32_t Keylen, uint8_t *Input,
                      uint32_t Ilen, uint8_t Output[20])
{
 8003204:	460d      	mov	r5, r1
 8003206:	4616      	mov	r6, r2
 8003208:	4604      	mov	r4, r0

  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);

  /* Number of valid bits in last word of the Key */
  nbvalidbitskey = 8 * (Keylen % 4);
 800320a:	f8ad 302e 	strh.w	r3, [sp, #46]	; 0x2e
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HMAC_SHA1(uint8_t *Key, uint32_t Keylen, uint8_t *Input,
                      uint32_t Ilen, uint8_t Output[20])
{
 800320e:	9f14      	ldr	r7, [sp, #80]	; 0x50

  /* Number of valid bits in last word of the Key */
  nbvalidbitskey = 8 * (Keylen % 4);

  /* HASH peripheral initialization */
  HASH_DeInit();
 8003210:	f7ff fdd6 	bl	8002dc0 <HASH_DeInit>

  /* HASH Configuration */
  SHA1_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_SHA1;
  SHA1_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HMAC;
 8003214:	2340      	movs	r3, #64	; 0x40
 8003216:	9307      	str	r3, [sp, #28]
  SHA1_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 8003218:	2320      	movs	r3, #32
  if(Keylen > 64)
 800321a:	2d40      	cmp	r5, #64	; 0x40
  HASH_DeInit();

  /* HASH Configuration */
  SHA1_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_SHA1;
  SHA1_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HMAC;
  SHA1_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 800321c:	9308      	str	r3, [sp, #32]
  else
  {
    /* HMAC short Key */
    SHA1_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_ShortKey;
  }
  HASH_Init(&SHA1_HASH_InitStructure);
 800321e:	a806      	add	r0, sp, #24
  SHA1_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HMAC;
  SHA1_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
  if(Keylen > 64)
  {
    /* HMAC long Key */
    SHA1_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_LongKey;
 8003220:	bf8c      	ite	hi
 8003222:	f44f 3380 	movhi.w	r3, #65536	; 0x10000
  }
  else
  {
    /* HMAC short Key */
    SHA1_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_ShortKey;
 8003226:	f8cd 8024 	strls.w	r8, [sp, #36]	; 0x24

  /* HASH peripheral initialization */
  HASH_DeInit();

  /* HASH Configuration */
  SHA1_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_SHA1;
 800322a:	f8cd 8018 	str.w	r8, [sp, #24]
  SHA1_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HMAC;
  SHA1_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
  if(Keylen > 64)
  {
    /* HMAC long Key */
    SHA1_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_LongKey;
 800322e:	bf88      	it	hi
 8003230:	9309      	strhi	r3, [sp, #36]	; 0x24
  else
  {
    /* HMAC short Key */
    SHA1_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_ShortKey;
  }
  HASH_Init(&SHA1_HASH_InitStructure);
 8003232:	f7ff fdd0 	bl	8002dd6 <HASH_Init>

  /* Configure the number of valid bits in last word of the Key */
  HASH_SetLastWordValidBitsNbr(nbvalidbitskey);
 8003236:	f8bd 002e 	ldrh.w	r0, [sp, #46]	; 0x2e
 800323a:	b280      	uxth	r0, r0
 800323c:	f7ff fdf8 	bl	8002e30 <HASH_SetLastWordValidBitsNbr>

  /* Write the Key */
  for(i=0; i<Keylen; i+=4)
 8003240:	f04f 0800 	mov.w	r8, #0
 8003244:	e005      	b.n	8003252 <HMAC_SHA1+0x76>
  {
    HASH_DataIn(*(uint32_t*)keyaddr);
 8003246:	f854 0008 	ldr.w	r0, [r4, r8]
 800324a:	f7ff fdfd 	bl	8002e48 <HASH_DataIn>

  /* Configure the number of valid bits in last word of the Key */
  HASH_SetLastWordValidBitsNbr(nbvalidbitskey);

  /* Write the Key */
  for(i=0; i<Keylen; i+=4)
 800324e:	f108 0804 	add.w	r8, r8, #4
 8003252:	45a8      	cmp	r8, r5
 8003254:	d3f7      	bcc.n	8003246 <HMAC_SHA1+0x6a>
    HASH_DataIn(*(uint32_t*)keyaddr);
    keyaddr+=4;
  }

  /* Start the HASH processor */
  HASH_StartDigest();
 8003256:	f7ff fe13 	bl	8002e80 <HASH_StartDigest>

  /* wait until the Busy flag is RESET */
  do
  {
    busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 800325a:	2008      	movs	r0, #8
 800325c:	f7ff fe60 	bl	8002f20 <HASH_GetFlagStatus>
    counter++;
 8003260:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003262:	3301      	adds	r3, #1
 8003264:	930a      	str	r3, [sp, #40]	; 0x28
  }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 8003266:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003268:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800326c:	d002      	beq.n	8003274 <HMAC_SHA1+0x98>
 800326e:	2800      	cmp	r0, #0
 8003270:	d1f3      	bne.n	800325a <HMAC_SHA1+0x7e>
 8003272:	e001      	b.n	8003278 <HMAC_SHA1+0x9c>

  if (busystatus != RESET)
 8003274:	2800      	cmp	r0, #0
 8003276:	d155      	bne.n	8003324 <HMAC_SHA1+0x148>
     status = ERROR;
  }
  else
  {
    /* Configure the number of valid bits in last word of the Input data */
    HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);
 8003278:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
 800327c:	b280      	uxth	r0, r0
 800327e:	f7ff fdd7 	bl	8002e30 <HASH_SetLastWordValidBitsNbr>

    /* Write the Input block in the IN FIFO */
    for(i=0; i<Ilen; i+=4)
 8003282:	f04f 0800 	mov.w	r8, #0
 8003286:	e005      	b.n	8003294 <HMAC_SHA1+0xb8>
    {
      HASH_DataIn(*(uint32_t*)inputaddr);
 8003288:	f856 0008 	ldr.w	r0, [r6, r8]
 800328c:	f7ff fddc 	bl	8002e48 <HASH_DataIn>
  {
    /* Configure the number of valid bits in last word of the Input data */
    HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);

    /* Write the Input block in the IN FIFO */
    for(i=0; i<Ilen; i+=4)
 8003290:	f108 0804 	add.w	r8, r8, #4
 8003294:	45c8      	cmp	r8, r9
 8003296:	d3f7      	bcc.n	8003288 <HMAC_SHA1+0xac>
      HASH_DataIn(*(uint32_t*)inputaddr);
      inputaddr+=4;
    }

    /* Start the HASH processor */
    HASH_StartDigest();
 8003298:	f7ff fdf2 	bl	8002e80 <HASH_StartDigest>


    /* wait until the Busy flag is RESET */
    counter =0;
 800329c:	2300      	movs	r3, #0
 800329e:	930a      	str	r3, [sp, #40]	; 0x28
    do
    {
      busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 80032a0:	2008      	movs	r0, #8
 80032a2:	f7ff fe3d 	bl	8002f20 <HASH_GetFlagStatus>
      counter++;
 80032a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80032a8:	3301      	adds	r3, #1
 80032aa:	930a      	str	r3, [sp, #40]	; 0x28
    }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 80032ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80032ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032b2:	d002      	beq.n	80032ba <HMAC_SHA1+0xde>
 80032b4:	2800      	cmp	r0, #0
 80032b6:	d1f3      	bne.n	80032a0 <HMAC_SHA1+0xc4>
 80032b8:	e001      	b.n	80032be <HMAC_SHA1+0xe2>

    if (busystatus != RESET)
 80032ba:	2800      	cmp	r0, #0
 80032bc:	d132      	bne.n	8003324 <HMAC_SHA1+0x148>
      status = ERROR;
    }
    else
    {  
      /* Configure the number of valid bits in last word of the Key */
      HASH_SetLastWordValidBitsNbr(nbvalidbitskey);
 80032be:	f8bd 002e 	ldrh.w	r0, [sp, #46]	; 0x2e
 80032c2:	b280      	uxth	r0, r0
 80032c4:	f7ff fdb4 	bl	8002e30 <HASH_SetLastWordValidBitsNbr>

      /* Write the Key */
      keyaddr = (uint32_t)Key;
      for(i=0; i<Keylen; i+=4)
 80032c8:	2600      	movs	r6, #0
 80032ca:	e003      	b.n	80032d4 <HMAC_SHA1+0xf8>
      {
        HASH_DataIn(*(uint32_t*)keyaddr);
 80032cc:	59a0      	ldr	r0, [r4, r6]
 80032ce:	f7ff fdbb 	bl	8002e48 <HASH_DataIn>
      /* Configure the number of valid bits in last word of the Key */
      HASH_SetLastWordValidBitsNbr(nbvalidbitskey);

      /* Write the Key */
      keyaddr = (uint32_t)Key;
      for(i=0; i<Keylen; i+=4)
 80032d2:	3604      	adds	r6, #4
 80032d4:	42ae      	cmp	r6, r5
 80032d6:	d3f9      	bcc.n	80032cc <HMAC_SHA1+0xf0>
        HASH_DataIn(*(uint32_t*)keyaddr);
        keyaddr+=4;
      }

      /* Start the HASH processor */
      HASH_StartDigest();
 80032d8:	f7ff fdd2 	bl	8002e80 <HASH_StartDigest>

      /* wait until the Busy flag is RESET */
      counter =0;
 80032dc:	2300      	movs	r3, #0
 80032de:	930a      	str	r3, [sp, #40]	; 0x28
      do
      {
        busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 80032e0:	2008      	movs	r0, #8
 80032e2:	f7ff fe1d 	bl	8002f20 <HASH_GetFlagStatus>
        counter++;
 80032e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80032e8:	3301      	adds	r3, #1
 80032ea:	930a      	str	r3, [sp, #40]	; 0x28
      }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 80032ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80032ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032f2:	d002      	beq.n	80032fa <HMAC_SHA1+0x11e>
 80032f4:	2800      	cmp	r0, #0
 80032f6:	d1f3      	bne.n	80032e0 <HMAC_SHA1+0x104>
 80032f8:	e000      	b.n	80032fc <HMAC_SHA1+0x120>

      if (busystatus != RESET)
 80032fa:	b998      	cbnz	r0, 8003324 <HMAC_SHA1+0x148>
        status = ERROR;
      }
      else
      {
        /* Read the message digest */
        HASH_GetDigest(&SHA1_MessageDigest);
 80032fc:	a801      	add	r0, sp, #4
 80032fe:	f7ff fdb1 	bl	8002e64 <HASH_GetDigest>
 8003302:	9b01      	ldr	r3, [sp, #4]
 8003304:	ba1b      	rev	r3, r3
        *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[0]);
 8003306:	603b      	str	r3, [r7, #0]
 8003308:	9b02      	ldr	r3, [sp, #8]
 800330a:	ba1b      	rev	r3, r3
        outputaddr+=4;
        *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[1]);
 800330c:	607b      	str	r3, [r7, #4]
 800330e:	9b03      	ldr	r3, [sp, #12]
 8003310:	ba1b      	rev	r3, r3
        outputaddr+=4;
        *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[2]);
 8003312:	60bb      	str	r3, [r7, #8]
 8003314:	9b04      	ldr	r3, [sp, #16]
 8003316:	ba1b      	rev	r3, r3
        outputaddr+=4;
        *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[3]);
 8003318:	60fb      	str	r3, [r7, #12]
 800331a:	9b05      	ldr	r3, [sp, #20]
 800331c:	ba1b      	rev	r3, r3
  __IO uint16_t nbvalidbitsdata = 0;
  __IO uint16_t nbvalidbitskey = 0;
  uint32_t i = 0;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
 800331e:	2001      	movs	r0, #1
        outputaddr+=4;
        *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[2]);
        outputaddr+=4;
        *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[3]);
        outputaddr+=4;
        *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[4]);
 8003320:	613b      	str	r3, [r7, #16]
 8003322:	e000      	b.n	8003326 <HMAC_SHA1+0x14a>
        counter++;
      }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));

      if (busystatus != RESET)
      {
        status = ERROR;
 8003324:	2000      	movs	r0, #0
        *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[4]);
      }
    }  
  }
  return status;  
}
 8003326:	b00d      	add	sp, #52	; 0x34
 8003328:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800332c <I2C_DeInit>:
  * @brief  Deinitialize the I2Cx peripheral registers to their default reset values.
  * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
  * @retval None
  */
void I2C_DeInit(I2C_TypeDef* I2Cx)
{
 800332c:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  if (I2Cx == I2C1)
 800332e:	4b13      	ldr	r3, [pc, #76]	; (800337c <I2C_DeInit+0x50>)
 8003330:	4298      	cmp	r0, r3
 8003332:	d107      	bne.n	8003344 <I2C_DeInit+0x18>
  {
    /* Enable I2C1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 8003334:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003338:	2101      	movs	r1, #1
 800333a:	f000 fc15 	bl	8003b68 <RCC_APB1PeriphResetCmd>
    /* Release I2C1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);    
 800333e:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003342:	e014      	b.n	800336e <I2C_DeInit+0x42>
  }
  else if (I2Cx == I2C2)
 8003344:	4b0e      	ldr	r3, [pc, #56]	; (8003380 <I2C_DeInit+0x54>)
 8003346:	4298      	cmp	r0, r3
 8003348:	d107      	bne.n	800335a <I2C_DeInit+0x2e>
  {
    /* Enable I2C2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
 800334a:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 800334e:	2101      	movs	r1, #1
 8003350:	f000 fc0a 	bl	8003b68 <RCC_APB1PeriphResetCmd>
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);      
 8003354:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8003358:	e009      	b.n	800336e <I2C_DeInit+0x42>
  }
  else 
  {
    if (I2Cx == I2C3)
 800335a:	4b0a      	ldr	r3, [pc, #40]	; (8003384 <I2C_DeInit+0x58>)
 800335c:	4298      	cmp	r0, r3
 800335e:	d10b      	bne.n	8003378 <I2C_DeInit+0x4c>
    {
      /* Enable I2C3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, ENABLE);
 8003360:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8003364:	2101      	movs	r1, #1
 8003366:	f000 fbff 	bl	8003b68 <RCC_APB1PeriphResetCmd>
      /* Release I2C3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, DISABLE);     
 800336a:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 800336e:	2100      	movs	r1, #0
    }
  }
}
 8003370:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    if (I2Cx == I2C3)
    {
      /* Enable I2C3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, ENABLE);
      /* Release I2C3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, DISABLE);     
 8003374:	f000 bbf8 	b.w	8003b68 <RCC_APB1PeriphResetCmd>
 8003378:	bd08      	pop	{r3, pc}
 800337a:	bf00      	nop
 800337c:	40005400 	.word	0x40005400
 8003380:	40005800 	.word	0x40005800
 8003384:	40005c00 	.word	0x40005c00

08003388 <I2C_Init>:
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that contains 
  *         the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 8003388:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800338a:	4604      	mov	r4, r0
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 800338c:	8886      	ldrh	r6, [r0, #4]
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 800338e:	4668      	mov	r0, sp
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that contains 
  *         the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 8003390:	460d      	mov	r5, r1
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 8003392:	f000 fb19 	bl	80039c8 <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
 8003396:	9902      	ldr	r1, [sp, #8]
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8003398:	482c      	ldr	r0, [pc, #176]	; (800344c <I2C_Init+0xc4>)
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 800339a:	682b      	ldr	r3, [r5, #0]

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
 800339c:	f026 063f 	bic.w	r6, r6, #63	; 0x3f
 80033a0:	0436      	lsls	r6, r6, #16
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
  pclk1 = rcc_clocks.PCLK1_Frequency;
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 80033a2:	fbb1 f0f0 	udiv	r0, r1, r0

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
 80033a6:	0c36      	lsrs	r6, r6, #16
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
  pclk1 = rcc_clocks.PCLK1_Frequency;
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 80033a8:	b280      	uxth	r0, r0
  tmpreg |= freqrange;
 80033aa:	4306      	orrs	r6, r0
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 80033ac:	80a6      	strh	r6, [r4, #4]

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 80033ae:	8822      	ldrh	r2, [r4, #0]
 80033b0:	f022 0201 	bic.w	r2, r2, #1
 80033b4:	0412      	lsls	r2, r2, #16
 80033b6:	0c12      	lsrs	r2, r2, #16
 80033b8:	8022      	strh	r2, [r4, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 80033ba:	4a25      	ldr	r2, [pc, #148]	; (8003450 <I2C_Init+0xc8>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d80a      	bhi.n	80033d6 <I2C_Init+0x4e>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 80033c0:	005b      	lsls	r3, r3, #1
 80033c2:	fbb1 f3f3 	udiv	r3, r1, r3
      result = 0x04;  
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 80033c6:	3001      	adds	r0, #1

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 80033c8:	b29b      	uxth	r3, r3
      result = 0x04;  
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 80033ca:	b280      	uxth	r0, r0
 80033cc:	8420      	strh	r0, [r4, #32]
    {
      /* Set minimum allowed value */
      result = 0x04;  
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
 80033ce:	2b03      	cmp	r3, #3
 80033d0:	bf98      	it	ls
 80033d2:	2304      	movls	r3, #4
 80033d4:	e021      	b.n	800341a <I2C_Init+0x92>
  /* Configure speed in fast mode */
  /* To use the I2C at 400 KHz (in fast mode), the PCLK1 frequency (I2C peripheral
     input clock) must be a multiple of 10 MHz */
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 80033d6:	88ee      	ldrh	r6, [r5, #6]
 80033d8:	f64b 72ff 	movw	r2, #49151	; 0xbfff
 80033dc:	4296      	cmp	r6, r2
 80033de:	d105      	bne.n	80033ec <I2C_Init+0x64>
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 80033e0:	2203      	movs	r2, #3
 80033e2:	4353      	muls	r3, r2
 80033e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80033e8:	b29b      	uxth	r3, r3
 80033ea:	e006      	b.n	80033fa <I2C_Init+0x72>
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 80033ec:	2219      	movs	r2, #25
 80033ee:	4353      	muls	r3, r2
 80033f0:	fbb1 f3f3 	udiv	r3, r1, r3
 80033f4:	b29b      	uxth	r3, r3
      /* Set DUTY bit */
      result |= I2C_DutyCycle_16_9;
 80033f6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    }

    /* Test if CCR value is under 0x1*/
    if ((result & I2C_CCR_CCR) == 0)
 80033fa:	051a      	lsls	r2, r3, #20
      result |= (uint16_t)0x0001;  
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | I2C_CCR_FS);
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 80033fc:	f44f 7296 	mov.w	r2, #300	; 0x12c

    /* Test if CCR value is under 0x1*/
    if ((result & I2C_CCR_CCR) == 0)
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
 8003400:	bf08      	it	eq
 8003402:	f043 0301 	orreq.w	r3, r3, #1
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | I2C_CCR_FS);
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 8003406:	4350      	muls	r0, r2
 8003408:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800340c:	fb90 f0f2 	sdiv	r0, r0, r2
 8003410:	3001      	adds	r0, #1
 8003412:	b280      	uxth	r0, r0
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | I2C_CCR_FS);
 8003414:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 8003418:	8420      	strh	r0, [r4, #32]
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
 800341a:	83a3      	strh	r3, [r4, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= I2C_CR1_PE;
 800341c:	8823      	ldrh	r3, [r4, #0]
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_MASK;
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 800341e:	8969      	ldrh	r1, [r5, #10]
 8003420:	88aa      	ldrh	r2, [r5, #4]
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= I2C_CR1_PE;
 8003422:	b29b      	uxth	r3, r3
 8003424:	f043 0301 	orr.w	r3, r3, #1
 8003428:	8023      	strh	r3, [r4, #0]

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
 800342a:	8823      	ldrh	r3, [r4, #0]
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_MASK;
 800342c:	f423 6381 	bic.w	r3, r3, #1032	; 0x408
 8003430:	f023 0302 	bic.w	r3, r3, #2
 8003434:	041b      	lsls	r3, r3, #16
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8003436:	430a      	orrs	r2, r1

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_MASK;
 8003438:	0c1b      	lsrs	r3, r3, #16
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 800343a:	4313      	orrs	r3, r2
 800343c:	b29b      	uxth	r3, r3
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 800343e:	8023      	strh	r3, [r4, #0]

/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 8003440:	892a      	ldrh	r2, [r5, #8]
 8003442:	89ab      	ldrh	r3, [r5, #12]
 8003444:	4313      	orrs	r3, r2
 8003446:	b29b      	uxth	r3, r3
 8003448:	8123      	strh	r3, [r4, #8]
}
 800344a:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
 800344c:	000f4240 	.word	0x000f4240
 8003450:	000186a0 	.word	0x000186a0

08003454 <I2C_StructInit>:
  */
void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct)
{
/*---------------- Reset I2C init structure parameters values ----------------*/
  /* initialize the I2C_ClockSpeed member */
  I2C_InitStruct->I2C_ClockSpeed = 5000;
 8003454:	f241 3388 	movw	r3, #5000	; 0x1388
 8003458:	6003      	str	r3, [r0, #0]
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
 800345a:	2300      	movs	r3, #0
 800345c:	8083      	strh	r3, [r0, #4]
  /* Initialize the I2C_DutyCycle member */
  I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
 800345e:	f64b 72ff 	movw	r2, #49151	; 0xbfff
  /* Initialize the I2C_OwnAddress1 member */
  I2C_InitStruct->I2C_OwnAddress1 = 0;
 8003462:	8103      	strh	r3, [r0, #8]
  /* Initialize the I2C_Ack member */
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
 8003464:	8143      	strh	r3, [r0, #10]
  /* Initialize the I2C_AcknowledgedAddress member */
  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 8003466:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  /* initialize the I2C_ClockSpeed member */
  I2C_InitStruct->I2C_ClockSpeed = 5000;
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
  /* Initialize the I2C_DutyCycle member */
  I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
 800346a:	80c2      	strh	r2, [r0, #6]
  /* Initialize the I2C_OwnAddress1 member */
  I2C_InitStruct->I2C_OwnAddress1 = 0;
  /* Initialize the I2C_Ack member */
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
  /* Initialize the I2C_AcknowledgedAddress member */
  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 800346c:	8183      	strh	r3, [r0, #12]
}
 800346e:	4770      	bx	lr

08003470 <I2C_Cmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= I2C_CR1_PE;
 8003470:	8803      	ldrh	r3, [r0, #0]
void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003472:	b119      	cbz	r1, 800347c <I2C_Cmd+0xc>
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= I2C_CR1_PE;
 8003474:	b29b      	uxth	r3, r3
 8003476:	f043 0301 	orr.w	r3, r3, #1
 800347a:	e003      	b.n	8003484 <I2C_Cmd+0x14>
  }
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 800347c:	f023 0301 	bic.w	r3, r3, #1
 8003480:	041b      	lsls	r3, r3, #16
 8003482:	0c1b      	lsrs	r3, r3, #16
 8003484:	8003      	strh	r3, [r0, #0]
 8003486:	4770      	bx	lr

08003488 <I2C_GenerateSTART>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a START condition */
    I2Cx->CR1 |= I2C_CR1_START;
 8003488:	8803      	ldrh	r3, [r0, #0]
void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800348a:	b119      	cbz	r1, 8003494 <I2C_GenerateSTART+0xc>
  {
    /* Generate a START condition */
    I2Cx->CR1 |= I2C_CR1_START;
 800348c:	b29b      	uxth	r3, r3
 800348e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003492:	e003      	b.n	800349c <I2C_GenerateSTART+0x14>
  }
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_START);
 8003494:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003498:	041b      	lsls	r3, r3, #16
 800349a:	0c1b      	lsrs	r3, r3, #16
 800349c:	8003      	strh	r3, [r0, #0]
 800349e:	4770      	bx	lr

080034a0 <I2C_GenerateSTOP>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= I2C_CR1_STOP;
 80034a0:	8803      	ldrh	r3, [r0, #0]
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80034a2:	b119      	cbz	r1, 80034ac <I2C_GenerateSTOP+0xc>
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= I2C_CR1_STOP;
 80034a4:	b29b      	uxth	r3, r3
 80034a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80034aa:	e003      	b.n	80034b4 <I2C_GenerateSTOP+0x14>
  }
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_STOP);
 80034ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80034b0:	041b      	lsls	r3, r3, #16
 80034b2:	0c1b      	lsrs	r3, r3, #16
 80034b4:	8003      	strh	r3, [r0, #0]
 80034b6:	4770      	bx	lr

080034b8 <I2C_Send7bitAddress>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
 80034b8:	b112      	cbz	r2, 80034c0 <I2C_Send7bitAddress+0x8>
  {
    /* Set the address bit0 for read */
    Address |= I2C_OAR1_ADD0;
 80034ba:	f041 0101 	orr.w	r1, r1, #1
 80034be:	e001      	b.n	80034c4 <I2C_Send7bitAddress+0xc>
  }
  else
  {
    /* Reset the address bit0 for write */
    Address &= (uint8_t)~((uint8_t)I2C_OAR1_ADD0);
 80034c0:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
  }
  /* Send the address */
  I2Cx->DR = Address;
 80034c4:	8201      	strh	r1, [r0, #16]
}
 80034c6:	4770      	bx	lr

080034c8 <I2C_AcknowledgeConfig>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= I2C_CR1_ACK;
 80034c8:	8803      	ldrh	r3, [r0, #0]
void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80034ca:	b119      	cbz	r1, 80034d4 <I2C_AcknowledgeConfig+0xc>
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= I2C_CR1_ACK;
 80034cc:	b29b      	uxth	r3, r3
 80034ce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80034d2:	e003      	b.n	80034dc <I2C_AcknowledgeConfig+0x14>
  }
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ACK);
 80034d4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80034d8:	041b      	lsls	r3, r3, #16
 80034da:	0c1b      	lsrs	r3, r3, #16
 80034dc:	8003      	strh	r3, [r0, #0]
 80034de:	4770      	bx	lr

080034e0 <I2C_OwnAddress2Config>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Get the old register value */
  tmpreg = I2Cx->OAR2;
 80034e0:	8983      	ldrh	r3, [r0, #12]
 80034e2:	b29b      	uxth	r3, r3

  /* Reset I2Cx Own address2 bit [7:1] */
  tmpreg &= (uint16_t)~((uint16_t)I2C_OAR2_ADD2);

  /* Set I2Cx Own address2 */
  tmpreg |= (uint16_t)((uint16_t)Address & (uint16_t)0x00FE);
 80034e4:	f001 01fe 	and.w	r1, r1, #254	; 0xfe

  /* Get the old register value */
  tmpreg = I2Cx->OAR2;

  /* Reset I2Cx Own address2 bit [7:1] */
  tmpreg &= (uint16_t)~((uint16_t)I2C_OAR2_ADD2);
 80034e8:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe

  /* Set I2Cx Own address2 */
  tmpreg |= (uint16_t)((uint16_t)Address & (uint16_t)0x00FE);
 80034ec:	430b      	orrs	r3, r1

  /* Store the new register value */
  I2Cx->OAR2 = tmpreg;
 80034ee:	8183      	strh	r3, [r0, #12]
}
 80034f0:	4770      	bx	lr

080034f2 <I2C_DualAddressCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable dual addressing mode */
    I2Cx->OAR2 |= I2C_OAR2_ENDUAL;
 80034f2:	8983      	ldrh	r3, [r0, #12]
void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80034f4:	b119      	cbz	r1, 80034fe <I2C_DualAddressCmd+0xc>
  {
    /* Enable dual addressing mode */
    I2Cx->OAR2 |= I2C_OAR2_ENDUAL;
 80034f6:	b29b      	uxth	r3, r3
 80034f8:	f043 0301 	orr.w	r3, r3, #1
 80034fc:	e003      	b.n	8003506 <I2C_DualAddressCmd+0x14>
  }
  else
  {
    /* Disable dual addressing mode */
    I2Cx->OAR2 &= (uint16_t)~((uint16_t)I2C_OAR2_ENDUAL);
 80034fe:	f023 0301 	bic.w	r3, r3, #1
 8003502:	041b      	lsls	r3, r3, #16
 8003504:	0c1b      	lsrs	r3, r3, #16
 8003506:	8183      	strh	r3, [r0, #12]
 8003508:	4770      	bx	lr

0800350a <I2C_GeneralCallCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable generall call */
    I2Cx->CR1 |= I2C_CR1_ENGC;
 800350a:	8803      	ldrh	r3, [r0, #0]
void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800350c:	b119      	cbz	r1, 8003516 <I2C_GeneralCallCmd+0xc>
  {
    /* Enable generall call */
    I2Cx->CR1 |= I2C_CR1_ENGC;
 800350e:	b29b      	uxth	r3, r3
 8003510:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003514:	e003      	b.n	800351e <I2C_GeneralCallCmd+0x14>
  }
  else
  {
    /* Disable generall call */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ENGC);
 8003516:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800351a:	041b      	lsls	r3, r3, #16
 800351c:	0c1b      	lsrs	r3, r3, #16
 800351e:	8003      	strh	r3, [r0, #0]
 8003520:	4770      	bx	lr

08003522 <I2C_SoftwareResetCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Peripheral under reset */
    I2Cx->CR1 |= I2C_CR1_SWRST;
 8003522:	8803      	ldrh	r3, [r0, #0]
void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003524:	b129      	cbz	r1, 8003532 <I2C_SoftwareResetCmd+0x10>
  {
    /* Peripheral under reset */
    I2Cx->CR1 |= I2C_CR1_SWRST;
 8003526:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800352a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800352e:	b29b      	uxth	r3, r3
 8003530:	e001      	b.n	8003536 <I2C_SoftwareResetCmd+0x14>
  }
  else
  {
    /* Peripheral not under reset */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_SWRST);
 8003532:	045b      	lsls	r3, r3, #17
 8003534:	0c5b      	lsrs	r3, r3, #17
 8003536:	8003      	strh	r3, [r0, #0]
 8003538:	4770      	bx	lr

0800353a <I2C_StretchClockCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState == DISABLE)
  {
    /* Enable the selected I2C Clock stretching */
    I2Cx->CR1 |= I2C_CR1_NOSTRETCH;
 800353a:	8803      	ldrh	r3, [r0, #0]
void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState == DISABLE)
 800353c:	b919      	cbnz	r1, 8003546 <I2C_StretchClockCmd+0xc>
  {
    /* Enable the selected I2C Clock stretching */
    I2Cx->CR1 |= I2C_CR1_NOSTRETCH;
 800353e:	b29b      	uxth	r3, r3
 8003540:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003544:	e003      	b.n	800354e <I2C_StretchClockCmd+0x14>
  }
  else
  {
    /* Disable the selected I2C Clock stretching */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_NOSTRETCH);
 8003546:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800354a:	041b      	lsls	r3, r3, #16
 800354c:	0c1b      	lsrs	r3, r3, #16
 800354e:	8003      	strh	r3, [r0, #0]
 8003550:	4770      	bx	lr

08003552 <I2C_FastModeDutyCycleConfig>:
void I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DutyCycle)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle));
  if (I2C_DutyCycle != I2C_DutyCycle_16_9)
 8003552:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
  {
    /* I2C fast mode Tlow/Thigh=2 */
    I2Cx->CCR &= I2C_DutyCycle_2;
 8003556:	8b83      	ldrh	r3, [r0, #28]
void I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DutyCycle)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle));
  if (I2C_DutyCycle != I2C_DutyCycle_16_9)
 8003558:	d004      	beq.n	8003564 <I2C_FastModeDutyCycleConfig+0x12>
  {
    /* I2C fast mode Tlow/Thigh=2 */
    I2Cx->CCR &= I2C_DutyCycle_2;
 800355a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800355e:	041b      	lsls	r3, r3, #16
 8003560:	0c1b      	lsrs	r3, r3, #16
 8003562:	e002      	b.n	800356a <I2C_FastModeDutyCycleConfig+0x18>
  }
  else
  {
    /* I2C fast mode Tlow/Thigh=16/9 */
    I2Cx->CCR |= I2C_DutyCycle_16_9;
 8003564:	b29b      	uxth	r3, r3
 8003566:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800356a:	8383      	strh	r3, [r0, #28]
 800356c:	4770      	bx	lr

0800356e <I2C_NACKPositionConfig>:
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_NACK_POSITION(I2C_NACKPosition));
  
  /* Check the input parameter */
  if (I2C_NACKPosition == I2C_NACKPosition_Next)
 800356e:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
  {
    /* Next byte in shift register is the last received byte */
    I2Cx->CR1 |= I2C_NACKPosition_Next;
 8003572:	8803      	ldrh	r3, [r0, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_NACK_POSITION(I2C_NACKPosition));
  
  /* Check the input parameter */
  if (I2C_NACKPosition == I2C_NACKPosition_Next)
 8003574:	d103      	bne.n	800357e <I2C_NACKPositionConfig+0x10>
  {
    /* Next byte in shift register is the last received byte */
    I2Cx->CR1 |= I2C_NACKPosition_Next;
 8003576:	b29b      	uxth	r3, r3
 8003578:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800357c:	e003      	b.n	8003586 <I2C_NACKPositionConfig+0x18>
  }
  else
  {
    /* Current byte in shift register is the last received byte */
    I2Cx->CR1 &= I2C_NACKPosition_Current;
 800357e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003582:	041b      	lsls	r3, r3, #16
 8003584:	0c1b      	lsrs	r3, r3, #16
 8003586:	8003      	strh	r3, [r0, #0]
 8003588:	4770      	bx	lr

0800358a <I2C_SMBusAlertConfig>:
void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
 800358a:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
  {
    /* Drive the SMBusAlert pin Low */
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
 800358e:	8803      	ldrh	r3, [r0, #0]
void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
 8003590:	d103      	bne.n	800359a <I2C_SMBusAlertConfig+0x10>
  {
    /* Drive the SMBusAlert pin Low */
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
 8003592:	b29b      	uxth	r3, r3
 8003594:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003598:	e003      	b.n	80035a2 <I2C_SMBusAlertConfig+0x18>
  }
  else
  {
    /* Drive the SMBusAlert pin High  */
    I2Cx->CR1 &= I2C_SMBusAlert_High;
 800359a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800359e:	041b      	lsls	r3, r3, #16
 80035a0:	0c1b      	lsrs	r3, r3, #16
 80035a2:	8003      	strh	r3, [r0, #0]
 80035a4:	4770      	bx	lr

080035a6 <I2C_ARPCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C ARP */
    I2Cx->CR1 |= I2C_CR1_ENARP;
 80035a6:	8803      	ldrh	r3, [r0, #0]
void I2C_ARPCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80035a8:	b119      	cbz	r1, 80035b2 <I2C_ARPCmd+0xc>
  {
    /* Enable the selected I2C ARP */
    I2Cx->CR1 |= I2C_CR1_ENARP;
 80035aa:	b29b      	uxth	r3, r3
 80035ac:	f043 0310 	orr.w	r3, r3, #16
 80035b0:	e003      	b.n	80035ba <I2C_ARPCmd+0x14>
  }
  else
  {
    /* Disable the selected I2C ARP */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ENARP);
 80035b2:	f023 0310 	bic.w	r3, r3, #16
 80035b6:	041b      	lsls	r3, r3, #16
 80035b8:	0c1b      	lsrs	r3, r3, #16
 80035ba:	8003      	strh	r3, [r0, #0]
 80035bc:	4770      	bx	lr

080035be <I2C_SendData>:
void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Write in the DR register the data to be sent */
  I2Cx->DR = Data;
 80035be:	8201      	strh	r1, [r0, #16]
}
 80035c0:	4770      	bx	lr

080035c2 <I2C_ReceiveData>:
uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the data in the DR register */
  return (uint8_t)I2Cx->DR;
 80035c2:	8a00      	ldrh	r0, [r0, #16]
}
 80035c4:	b2c0      	uxtb	r0, r0
 80035c6:	4770      	bx	lr

080035c8 <I2C_TransmitPEC>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C PEC transmission */
    I2Cx->CR1 |= I2C_CR1_PEC;
 80035c8:	8803      	ldrh	r3, [r0, #0]
void I2C_TransmitPEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80035ca:	b119      	cbz	r1, 80035d4 <I2C_TransmitPEC+0xc>
  {
    /* Enable the selected I2C PEC transmission */
    I2Cx->CR1 |= I2C_CR1_PEC;
 80035cc:	b29b      	uxth	r3, r3
 80035ce:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80035d2:	e003      	b.n	80035dc <I2C_TransmitPEC+0x14>
  }
  else
  {
    /* Disable the selected I2C PEC transmission */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PEC);
 80035d4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80035d8:	041b      	lsls	r3, r3, #16
 80035da:	0c1b      	lsrs	r3, r3, #16
 80035dc:	8003      	strh	r3, [r0, #0]
 80035de:	4770      	bx	lr

080035e0 <I2C_PECPositionConfig>:
void I2C_PECPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_PECPosition)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
 80035e0:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
  {
    /* Next byte in shift register is PEC */
    I2Cx->CR1 |= I2C_PECPosition_Next;
 80035e4:	8803      	ldrh	r3, [r0, #0]
void I2C_PECPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_PECPosition)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
 80035e6:	d103      	bne.n	80035f0 <I2C_PECPositionConfig+0x10>
  {
    /* Next byte in shift register is PEC */
    I2Cx->CR1 |= I2C_PECPosition_Next;
 80035e8:	b29b      	uxth	r3, r3
 80035ea:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80035ee:	e003      	b.n	80035f8 <I2C_PECPositionConfig+0x18>
  }
  else
  {
    /* Current byte in shift register is PEC */
    I2Cx->CR1 &= I2C_PECPosition_Current;
 80035f0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80035f4:	041b      	lsls	r3, r3, #16
 80035f6:	0c1b      	lsrs	r3, r3, #16
 80035f8:	8003      	strh	r3, [r0, #0]
 80035fa:	4770      	bx	lr

080035fc <I2C_CalculatePEC>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C PEC calculation */
    I2Cx->CR1 |= I2C_CR1_ENPEC;
 80035fc:	8803      	ldrh	r3, [r0, #0]
void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80035fe:	b119      	cbz	r1, 8003608 <I2C_CalculatePEC+0xc>
  {
    /* Enable the selected I2C PEC calculation */
    I2Cx->CR1 |= I2C_CR1_ENPEC;
 8003600:	b29b      	uxth	r3, r3
 8003602:	f043 0320 	orr.w	r3, r3, #32
 8003606:	e003      	b.n	8003610 <I2C_CalculatePEC+0x14>
  }
  else
  {
    /* Disable the selected I2C PEC calculation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ENPEC);
 8003608:	f023 0320 	bic.w	r3, r3, #32
 800360c:	041b      	lsls	r3, r3, #16
 800360e:	0c1b      	lsrs	r3, r3, #16
 8003610:	8003      	strh	r3, [r0, #0]
 8003612:	4770      	bx	lr

08003614 <I2C_GetPEC>:
uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the selected I2C PEC value */
  return ((I2Cx->SR2) >> 8);
 8003614:	8b00      	ldrh	r0, [r0, #24]
}
 8003616:	f3c0 2007 	ubfx	r0, r0, #8, #8
 800361a:	4770      	bx	lr

0800361c <I2C_DMACmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C DMA requests */
    I2Cx->CR2 |= I2C_CR2_DMAEN;
 800361c:	8883      	ldrh	r3, [r0, #4]
void I2C_DMACmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800361e:	b119      	cbz	r1, 8003628 <I2C_DMACmd+0xc>
  {
    /* Enable the selected I2C DMA requests */
    I2Cx->CR2 |= I2C_CR2_DMAEN;
 8003620:	b29b      	uxth	r3, r3
 8003622:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003626:	e003      	b.n	8003630 <I2C_DMACmd+0x14>
  }
  else
  {
    /* Disable the selected I2C DMA requests */
    I2Cx->CR2 &= (uint16_t)~((uint16_t)I2C_CR2_DMAEN);
 8003628:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800362c:	041b      	lsls	r3, r3, #16
 800362e:	0c1b      	lsrs	r3, r3, #16
 8003630:	8083      	strh	r3, [r0, #4]
 8003632:	4770      	bx	lr

08003634 <I2C_DMALastTransferCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Next DMA transfer is the last transfer */
    I2Cx->CR2 |= I2C_CR2_LAST;
 8003634:	8883      	ldrh	r3, [r0, #4]
void I2C_DMALastTransferCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003636:	b119      	cbz	r1, 8003640 <I2C_DMALastTransferCmd+0xc>
  {
    /* Next DMA transfer is the last transfer */
    I2Cx->CR2 |= I2C_CR2_LAST;
 8003638:	b29b      	uxth	r3, r3
 800363a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800363e:	e003      	b.n	8003648 <I2C_DMALastTransferCmd+0x14>
  }
  else
  {
    /* Next DMA transfer is not the last transfer */
    I2Cx->CR2 &= (uint16_t)~((uint16_t)I2C_CR2_LAST);
 8003640:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003644:	041b      	lsls	r3, r3, #16
 8003646:	0c1b      	lsrs	r3, r3, #16
 8003648:	8083      	strh	r3, [r0, #4]
 800364a:	4770      	bx	lr

0800364c <I2C_ReadRegister>:
  *            @arg I2C_Register_CCR:   CCR register.
  *            @arg I2C_Register_TRISE: TRISE register.
  * @retval The value of the read register.
  */
uint16_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register)
{
 800364c:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 800364e:	2300      	movs	r3, #0
 8003650:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_REGISTER(I2C_Register));

  tmp = (uint32_t) I2Cx;
 8003652:	9001      	str	r0, [sp, #4]
  tmp += I2C_Register;
 8003654:	9b01      	ldr	r3, [sp, #4]
 8003656:	18cb      	adds	r3, r1, r3
 8003658:	9301      	str	r3, [sp, #4]

  /* Return the selected register value */
  return (*(__IO uint16_t *) tmp);
 800365a:	9b01      	ldr	r3, [sp, #4]
 800365c:	8818      	ldrh	r0, [r3, #0]
}
 800365e:	b280      	uxth	r0, r0
 8003660:	b002      	add	sp, #8
 8003662:	4770      	bx	lr

08003664 <I2C_ITConfig>:
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR2 |= I2C_IT;
 8003664:	8883      	ldrh	r3, [r0, #4]
 8003666:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
 8003668:	b10a      	cbz	r2, 800366e <I2C_ITConfig+0xa>
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR2 |= I2C_IT;
 800366a:	4319      	orrs	r1, r3
 800366c:	e001      	b.n	8003672 <I2C_ITConfig+0xe>
  }
  else
  {
    /* Disable the selected I2C interrupts */
    I2Cx->CR2 &= (uint16_t)~I2C_IT;
 800366e:	ea23 0101 	bic.w	r1, r3, r1
 8003672:	8081      	strh	r1, [r0, #4]
 8003674:	4770      	bx	lr

08003676 <I2C_CheckEvent>:
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8003676:	8a83      	ldrh	r3, [r0, #20]
  flag2 = I2Cx->SR2;
 8003678:	8b00      	ldrh	r0, [r0, #24]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 800367a:	b29b      	uxth	r3, r3
  flag2 = I2Cx->SR2;
  flag2 = flag2 << 16;

  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_MASK;
 800367c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8003680:	4008      	ands	r0, r1

  /* Check whether the last event contains the I2C_EVENT */
  if ((lastevent & I2C_EVENT) == I2C_EVENT)
 8003682:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    /* ERROR: last event is different from I2C_EVENT */
    status = ERROR;
  }
  /* Return status */
  return status;
}
 8003686:	1a43      	subs	r3, r0, r1
 8003688:	4258      	negs	r0, r3
 800368a:	eb40 0003 	adc.w	r0, r0, r3
 800368e:	4770      	bx	lr

08003690 <I2C_GetLastEvent>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8003690:	8a83      	ldrh	r3, [r0, #20]
  flag2 = I2Cx->SR2;
 8003692:	8b00      	ldrh	r0, [r0, #24]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8003694:	b29b      	uxth	r3, r3
  flag2 = I2Cx->SR2;
  flag2 = flag2 << 16;

  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_MASK;
 8003696:	ea43 4000 	orr.w	r0, r3, r0, lsl #16

  /* Return status */
  return lastevent;
}
 800369a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800369e:	4770      	bx	lr

080036a0 <I2C_GetFlagStatus>:
  *                                Address matched flag (Slave mode)"ENDAD"
  *            @arg I2C_FLAG_SB: Start bit flag (Master mode)
  * @retval The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
 80036a0:	b082      	sub	sp, #8
  FlagStatus bitstatus = RESET;
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 80036a2:	2300      	movs	r3, #0
 80036a4:	9300      	str	r3, [sp, #0]
 80036a6:	9301      	str	r3, [sp, #4]

  /* Get the I2Cx peripheral base address */
  i2cxbase = (uint32_t)I2Cx;
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 80036a8:	0f0b      	lsrs	r3, r1, #28
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));

  /* Get the I2Cx peripheral base address */
  i2cxbase = (uint32_t)I2Cx;
 80036aa:	9001      	str	r0, [sp, #4]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 80036ac:	9300      	str	r3, [sp, #0]
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_MASK;
  
  if(i2creg != 0)
 80036ae:	9b00      	ldr	r3, [sp, #0]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_MASK;
 80036b0:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  
  if(i2creg != 0)
 80036b4:	b113      	cbz	r3, 80036bc <I2C_GetFlagStatus+0x1c>
  {
    /* Get the I2Cx SR1 register address */
    i2cxbase += 0x14;
 80036b6:	9b01      	ldr	r3, [sp, #4]
 80036b8:	3314      	adds	r3, #20
 80036ba:	e002      	b.n	80036c2 <I2C_GetFlagStatus+0x22>
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 80036bc:	9b01      	ldr	r3, [sp, #4]
    i2cxbase += 0x14;
  }
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
 80036be:	0c09      	lsrs	r1, r1, #16
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 80036c0:	3318      	adds	r3, #24
 80036c2:	9301      	str	r3, [sp, #4]
  }
  
  if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 80036c4:	9b01      	ldr	r3, [sp, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
  {
    /* I2C_FLAG is set */
    bitstatus = SET;
 80036c8:	4219      	tst	r1, r3
    bitstatus = RESET;
  }
  
  /* Return the I2C_FLAG status */
  return  bitstatus;
}
 80036ca:	bf0c      	ite	eq
 80036cc:	2000      	moveq	r0, #0
 80036ce:	2001      	movne	r0, #1
 80036d0:	b002      	add	sp, #8
 80036d2:	4770      	bx	lr

080036d4 <I2C_ClearFlag>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_CLEAR_FLAG(I2C_FLAG));
  /* Get the I2C flag position */
  flagpos = I2C_FLAG & FLAG_MASK;
  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
 80036d4:	43c9      	mvns	r1, r1
 80036d6:	b289      	uxth	r1, r1
 80036d8:	8281      	strh	r1, [r0, #20]
}
 80036da:	4770      	bx	lr

080036dc <I2C_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));

  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_MASK) >> 16) & (I2Cx->CR2)) ;
 80036dc:	8883      	ldrh	r3, [r0, #4]
  
  /* Get bit[23:0] of the flag */
  I2C_IT &= FLAG_MASK;

  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
 80036de:	8a80      	ldrh	r0, [r0, #20]
 80036e0:	b280      	uxth	r0, r0
 80036e2:	4008      	ands	r0, r1
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));

  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_MASK) >> 16) & (I2Cx->CR2)) ;
 80036e4:	b29b      	uxth	r3, r3
  
  /* Get bit[23:0] of the flag */
  I2C_IT &= FLAG_MASK;

  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
 80036e6:	d006      	beq.n	80036f6 <I2C_GetITStatus+0x1a>
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));

  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_MASK) >> 16) & (I2Cx->CR2)) ;
 80036e8:	f001 61e0 	and.w	r1, r1, #117440512	; 0x7000000
  *            @arg I2C_IT_ADDR: Address sent flag (Master mode) "ADSL"
  *                              Address matched flag (Slave mode)"ENDAD"
  *            @arg I2C_IT_SB: Start bit flag (Master mode)
  * @retval The new state of I2C_IT (SET or RESET).
  */
ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT)
 80036ec:	ea13 4111 	ands.w	r1, r3, r1, lsr #16

  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
  {
    /* I2C_IT is set */
    bitstatus = SET;
 80036f0:	bf0c      	ite	eq
 80036f2:	2000      	moveq	r0, #0
 80036f4:	2001      	movne	r0, #1
    /* I2C_IT is reset */
    bitstatus = RESET;
  }
  /* Return the I2C_IT status */
  return  bitstatus;
}
 80036f6:	4770      	bx	lr

080036f8 <I2C_ClearITPendingBit>:

  /* Get the I2C flag position */
  flagpos = I2C_IT & FLAG_MASK;

  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
 80036f8:	43c9      	mvns	r1, r1
 80036fa:	b289      	uxth	r1, r1
 80036fc:	8281      	strh	r1, [r0, #20]
}
 80036fe:	4770      	bx	lr

08003700 <IWDG_WriteAccessCmd>:
  */
void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess)
{
  /* Check the parameters */
  assert_param(IS_IWDG_WRITE_ACCESS(IWDG_WriteAccess));
  IWDG->KR = IWDG_WriteAccess;
 8003700:	4b01      	ldr	r3, [pc, #4]	; (8003708 <IWDG_WriteAccessCmd+0x8>)
 8003702:	6018      	str	r0, [r3, #0]
}
 8003704:	4770      	bx	lr
 8003706:	bf00      	nop
 8003708:	40003000 	.word	0x40003000

0800370c <IWDG_SetPrescaler>:
  */
void IWDG_SetPrescaler(uint8_t IWDG_Prescaler)
{
  /* Check the parameters */
  assert_param(IS_IWDG_PRESCALER(IWDG_Prescaler));
  IWDG->PR = IWDG_Prescaler;
 800370c:	4b01      	ldr	r3, [pc, #4]	; (8003714 <IWDG_SetPrescaler+0x8>)
 800370e:	6058      	str	r0, [r3, #4]
}
 8003710:	4770      	bx	lr
 8003712:	bf00      	nop
 8003714:	40003000 	.word	0x40003000

08003718 <IWDG_SetReload>:
  */
void IWDG_SetReload(uint16_t Reload)
{
  /* Check the parameters */
  assert_param(IS_IWDG_RELOAD(Reload));
  IWDG->RLR = Reload;
 8003718:	4b01      	ldr	r3, [pc, #4]	; (8003720 <IWDG_SetReload+0x8>)
 800371a:	6098      	str	r0, [r3, #8]
}
 800371c:	4770      	bx	lr
 800371e:	bf00      	nop
 8003720:	40003000 	.word	0x40003000

08003724 <IWDG_ReloadCounter>:
  * @param  None
  * @retval None
  */
void IWDG_ReloadCounter(void)
{
  IWDG->KR = KR_KEY_RELOAD;
 8003724:	4b02      	ldr	r3, [pc, #8]	; (8003730 <IWDG_ReloadCounter+0xc>)
 8003726:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800372a:	601a      	str	r2, [r3, #0]
}
 800372c:	4770      	bx	lr
 800372e:	bf00      	nop
 8003730:	40003000 	.word	0x40003000

08003734 <IWDG_Enable>:
  * @param  None
  * @retval None
  */
void IWDG_Enable(void)
{
  IWDG->KR = KR_KEY_ENABLE;
 8003734:	4b02      	ldr	r3, [pc, #8]	; (8003740 <IWDG_Enable+0xc>)
 8003736:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 800373a:	601a      	str	r2, [r3, #0]
}
 800373c:	4770      	bx	lr
 800373e:	bf00      	nop
 8003740:	40003000 	.word	0x40003000

08003744 <IWDG_GetFlagStatus>:
FlagStatus IWDG_GetFlagStatus(uint16_t IWDG_FLAG)
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_IWDG_FLAG(IWDG_FLAG));
  if ((IWDG->SR & IWDG_FLAG) != (uint32_t)RESET)
 8003744:	4b03      	ldr	r3, [pc, #12]	; (8003754 <IWDG_GetFlagStatus+0x10>)
 8003746:	68db      	ldr	r3, [r3, #12]
  {
    bitstatus = SET;
 8003748:	4218      	tst	r0, r3
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 800374a:	bf0c      	ite	eq
 800374c:	2000      	moveq	r0, #0
 800374e:	2001      	movne	r0, #1
 8003750:	4770      	bx	lr
 8003752:	bf00      	nop
 8003754:	40003000 	.word	0x40003000

08003758 <PWR_DeInit>:
  * @brief  Deinitializes the PWR peripheral registers to their default reset values.     
  * @param  None
  * @retval None
  */
void PWR_DeInit(void)
{
 8003758:	b508      	push	{r3, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 800375a:	2101      	movs	r1, #1
 800375c:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8003760:	f000 fa02 	bl	8003b68 <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 8003764:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8003768:	2100      	movs	r1, #0
}
 800376a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval None
  */
void PWR_DeInit(void)
{
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 800376e:	f000 b9fb 	b.w	8003b68 <RCC_APB1PeriphResetCmd>

08003772 <PWR_BackupAccessCmd>:
void PWR_BackupAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
 8003772:	4b01      	ldr	r3, [pc, #4]	; (8003778 <PWR_BackupAccessCmd+0x6>)
 8003774:	6018      	str	r0, [r3, #0]
}
 8003776:	4770      	bx	lr
 8003778:	420e0020 	.word	0x420e0020

0800377c <PWR_PVDLevelConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));
  
  tmpreg = PWR->CR;
 800377c:	4b03      	ldr	r3, [pc, #12]	; (800378c <PWR_PVDLevelConfig+0x10>)
 800377e:	681a      	ldr	r2, [r3, #0]
  
  /* Clear PLS[7:5] bits */
  tmpreg &= CR_PLS_MASK;
 8003780:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
  
  /* Set PLS[7:5] bits according to PWR_PVDLevel value */
  tmpreg |= PWR_PVDLevel;
 8003784:	4302      	orrs	r2, r0
  
  /* Store the new value */
  PWR->CR = tmpreg;
 8003786:	601a      	str	r2, [r3, #0]
}
 8003788:	4770      	bx	lr
 800378a:	bf00      	nop
 800378c:	40007000 	.word	0x40007000

08003790 <PWR_PVDCmd>:
void PWR_PVDCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)NewState;
 8003790:	4b01      	ldr	r3, [pc, #4]	; (8003798 <PWR_PVDCmd+0x8>)
 8003792:	6018      	str	r0, [r3, #0]
}
 8003794:	4770      	bx	lr
 8003796:	bf00      	nop
 8003798:	420e0010 	.word	0x420e0010

0800379c <PWR_WakeUpPinCmd>:
void PWR_WakeUpPinCmd(FunctionalState NewState)
{
  /* Check the parameters */  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_EWUP_BB = (uint32_t)NewState;
 800379c:	4b01      	ldr	r3, [pc, #4]	; (80037a4 <PWR_WakeUpPinCmd+0x8>)
 800379e:	6018      	str	r0, [r3, #0]
}
 80037a0:	4770      	bx	lr
 80037a2:	bf00      	nop
 80037a4:	420e00a0 	.word	0x420e00a0

080037a8 <PWR_BackupRegulatorCmd>:
void PWR_BackupRegulatorCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_BRE_BB = (uint32_t)NewState;
 80037a8:	4b01      	ldr	r3, [pc, #4]	; (80037b0 <PWR_BackupRegulatorCmd+0x8>)
 80037aa:	6018      	str	r0, [r3, #0]
}
 80037ac:	4770      	bx	lr
 80037ae:	bf00      	nop
 80037b0:	420e00a4 	.word	0x420e00a4

080037b4 <PWR_MainRegulatorModeConfig>:
  *            @arg PWR_Regulator_Voltage_Scale2: Regulator voltage output Scale 2 mode, 
  *                                                System frequency up to 144 MHz.    
  * @retval None
  */
void PWR_MainRegulatorModeConfig(uint32_t PWR_Regulator_Voltage)
{
 80037b4:	4b04      	ldr	r3, [pc, #16]	; (80037c8 <PWR_MainRegulatorModeConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR_VOLTAGE(PWR_Regulator_Voltage));

  if (PWR_Regulator_Voltage == PWR_Regulator_Voltage_Scale2)
  {
    PWR->CR &= ~PWR_Regulator_Voltage_Scale1;
 80037b6:	681a      	ldr	r2, [r3, #0]
void PWR_MainRegulatorModeConfig(uint32_t PWR_Regulator_Voltage)
{
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR_VOLTAGE(PWR_Regulator_Voltage));

  if (PWR_Regulator_Voltage == PWR_Regulator_Voltage_Scale2)
 80037b8:	b910      	cbnz	r0, 80037c0 <PWR_MainRegulatorModeConfig+0xc>
  {
    PWR->CR &= ~PWR_Regulator_Voltage_Scale1;
 80037ba:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80037be:	e001      	b.n	80037c4 <PWR_MainRegulatorModeConfig+0x10>
  }
  else
  {    
    PWR->CR |= PWR_Regulator_Voltage_Scale1;
 80037c0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80037c4:	601a      	str	r2, [r3, #0]
 80037c6:	4770      	bx	lr
 80037c8:	40007000 	.word	0x40007000

080037cc <PWR_FlashPowerDownCmd>:
void PWR_FlashPowerDownCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_FPDS_BB = (uint32_t)NewState;
 80037cc:	4b01      	ldr	r3, [pc, #4]	; (80037d4 <PWR_FlashPowerDownCmd+0x8>)
 80037ce:	6018      	str	r0, [r3, #0]
}
 80037d0:	4770      	bx	lr
 80037d2:	bf00      	nop
 80037d4:	420e0024 	.word	0x420e0024

080037d8 <PWR_EnterSTOPMode>:
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 80037d8:	4b0a      	ldr	r3, [pc, #40]	; (8003804 <PWR_EnterSTOPMode+0x2c>)
 80037da:	681a      	ldr	r2, [r3, #0]
  /* Clear PDDS and LPDSR bits */
  tmpreg &= CR_DS_MASK;
 80037dc:	f022 0203 	bic.w	r2, r2, #3
  
  /* Set LPDSR bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
 80037e0:	4302      	orrs	r2, r0
  
  /* Store the new value */
  PWR->CR = tmpreg;
 80037e2:	601a      	str	r2, [r3, #0]
  
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 80037e4:	4b08      	ldr	r3, [pc, #32]	; (8003808 <PWR_EnterSTOPMode+0x30>)
 80037e6:	691a      	ldr	r2, [r3, #16]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 80037e8:	2901      	cmp	r1, #1
  
  /* Store the new value */
  PWR->CR = tmpreg;
  
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 80037ea:	f042 0204 	orr.w	r2, r2, #4
 80037ee:	611a      	str	r2, [r3, #16]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 80037f0:	d101      	bne.n	80037f6 <PWR_EnterSTOPMode+0x1e>
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) static __INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
 80037f2:	bf30      	wfi
 80037f4:	e000      	b.n	80037f8 <PWR_EnterSTOPMode+0x20>
    Wait For Event is a hint instruction that permits the processor to enter
    a low-power state until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) static __INLINE void __WFE(void)
{
  __ASM volatile ("wfe");
 80037f6:	bf20      	wfe
  {
    /* Request Wait For Event */
    __WFE();
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);  
 80037f8:	691a      	ldr	r2, [r3, #16]
 80037fa:	f022 0204 	bic.w	r2, r2, #4
 80037fe:	611a      	str	r2, [r3, #16]
}
 8003800:	4770      	bx	lr
 8003802:	bf00      	nop
 8003804:	40007000 	.word	0x40007000
 8003808:	e000ed00 	.word	0xe000ed00

0800380c <PWR_EnterSTANDBYMode>:
  * @retval None
  */
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wakeup flag */
  PWR->CR |= PWR_CR_CWUF;
 800380c:	4b07      	ldr	r3, [pc, #28]	; (800382c <PWR_EnterSTANDBYMode+0x20>)
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	f042 0204 	orr.w	r2, r2, #4
 8003814:	601a      	str	r2, [r3, #0]
  
  /* Select STANDBY mode */
  PWR->CR |= PWR_CR_PDDS;
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	f042 0202 	orr.w	r2, r2, #2
 800381c:	601a      	str	r2, [r3, #0]
  
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 800381e:	4b04      	ldr	r3, [pc, #16]	; (8003830 <PWR_EnterSTANDBYMode+0x24>)
 8003820:	691a      	ldr	r2, [r3, #16]
 8003822:	f042 0204 	orr.w	r2, r2, #4
 8003826:	611a      	str	r2, [r3, #16]
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) static __INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
 8003828:	bf30      	wfi
#if defined ( __CC_ARM   )
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
}
 800382a:	4770      	bx	lr
 800382c:	40007000 	.word	0x40007000
 8003830:	e000ed00 	.word	0xe000ed00

08003834 <PWR_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  
  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (uint32_t)RESET)
 8003834:	4b03      	ldr	r3, [pc, #12]	; (8003844 <PWR_GetFlagStatus+0x10>)
 8003836:	685b      	ldr	r3, [r3, #4]
  {
    bitstatus = SET;
 8003838:	4218      	tst	r0, r3
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 800383a:	bf0c      	ite	eq
 800383c:	2000      	moveq	r0, #0
 800383e:	2001      	movne	r0, #1
 8003840:	4770      	bx	lr
 8003842:	bf00      	nop
 8003844:	40007000 	.word	0x40007000

08003848 <PWR_ClearFlag>:
void PWR_ClearFlag(uint32_t PWR_FLAG)
{
  /* Check the parameters */
  assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
         
  PWR->CR |=  PWR_FLAG << 2;
 8003848:	4b02      	ldr	r3, [pc, #8]	; (8003854 <PWR_ClearFlag+0xc>)
 800384a:	681a      	ldr	r2, [r3, #0]
 800384c:	ea42 0280 	orr.w	r2, r2, r0, lsl #2
 8003850:	601a      	str	r2, [r3, #0]
}
 8003852:	4770      	bx	lr
 8003854:	40007000 	.word	0x40007000

08003858 <RCC_DeInit>:
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003858:	4b0a      	ldr	r3, [pc, #40]	; (8003884 <RCC_DeInit+0x2c>)
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	f042 0201 	orr.w	r2, r2, #1
 8003860:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003862:	2200      	movs	r2, #0
 8003864:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003866:	6819      	ldr	r1, [r3, #0]
 8003868:	f021 7184 	bic.w	r1, r1, #17301504	; 0x1080000
 800386c:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8003870:	6019      	str	r1, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003872:	4905      	ldr	r1, [pc, #20]	; (8003888 <RCC_DeInit+0x30>)
 8003874:	6059      	str	r1, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003876:	6819      	ldr	r1, [r3, #0]
 8003878:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 800387c:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800387e:	60da      	str	r2, [r3, #12]
}
 8003880:	4770      	bx	lr
 8003882:	bf00      	nop
 8003884:	40023800 	.word	0x40023800
 8003888:	24003010 	.word	0x24003010

0800388c <RCC_HSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 800388c:	4b02      	ldr	r3, [pc, #8]	; (8003898 <RCC_HSEConfig+0xc>)
 800388e:	2200      	movs	r2, #0
 8003890:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 8003892:	7018      	strb	r0, [r3, #0]
}
 8003894:	4770      	bx	lr
 8003896:	bf00      	nop
 8003898:	40023802 	.word	0x40023802

0800389c <RCC_AdjustHSICalibrationValue>:
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 800389c:	4b03      	ldr	r3, [pc, #12]	; (80038ac <RCC_AdjustHSICalibrationValue+0x10>)
 800389e:	681a      	ldr	r2, [r3, #0]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= ~RCC_CR_HSITRIM;
 80038a0:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 80038a4:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3

  /* Store the new value */
  RCC->CR = tmpreg;
 80038a8:	601a      	str	r2, [r3, #0]
}
 80038aa:	4770      	bx	lr
 80038ac:	40023800 	.word	0x40023800

080038b0 <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 80038b0:	4b01      	ldr	r3, [pc, #4]	; (80038b8 <RCC_HSICmd+0x8>)
 80038b2:	6018      	str	r0, [r3, #0]
}
 80038b4:	4770      	bx	lr
 80038b6:	bf00      	nop
 80038b8:	42470000 	.word	0x42470000

080038bc <RCC_LSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 80038bc:	4b06      	ldr	r3, [pc, #24]	; (80038d8 <RCC_LSEConfig+0x1c>)
 80038be:	2200      	movs	r2, #0

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 80038c0:	2801      	cmp	r0, #1
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 80038c2:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 80038c4:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 80038c6:	d002      	beq.n	80038ce <RCC_LSEConfig+0x12>
 80038c8:	2804      	cmp	r0, #4
 80038ca:	d104      	bne.n	80038d6 <RCC_LSEConfig+0x1a>
 80038cc:	e001      	b.n	80038d2 <RCC_LSEConfig+0x16>
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 80038ce:	7018      	strb	r0, [r3, #0]
      break;
 80038d0:	4770      	bx	lr
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 80038d2:	2205      	movs	r2, #5
 80038d4:	701a      	strb	r2, [r3, #0]
 80038d6:	4770      	bx	lr
 80038d8:	40023870 	.word	0x40023870

080038dc <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 80038dc:	4b01      	ldr	r3, [pc, #4]	; (80038e4 <RCC_LSICmd+0x8>)
 80038de:	6018      	str	r0, [r3, #0]
}
 80038e0:	4770      	bx	lr
 80038e2:	bf00      	nop
 80038e4:	42470e80 	.word	0x42470e80

080038e8 <RCC_PLLConfig>:
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 80038e8:	4301      	orrs	r1, r0
 80038ea:	ea41 1282 	orr.w	r2, r1, r2, lsl #6
 80038ee:	9900      	ldr	r1, [sp, #0]
 80038f0:	085b      	lsrs	r3, r3, #1
 80038f2:	3b01      	subs	r3, #1
 80038f4:	ea42 6101 	orr.w	r1, r2, r1, lsl #24
 80038f8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80038fc:	4b01      	ldr	r3, [pc, #4]	; (8003904 <RCC_PLLConfig+0x1c>)
 80038fe:	6059      	str	r1, [r3, #4]
                 (PLLQ << 24);
}
 8003900:	4770      	bx	lr
 8003902:	bf00      	nop
 8003904:	40023800 	.word	0x40023800

08003908 <RCC_PLLCmd>:
  */
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 8003908:	4b01      	ldr	r3, [pc, #4]	; (8003910 <RCC_PLLCmd+0x8>)
 800390a:	6018      	str	r0, [r3, #0]
}
 800390c:	4770      	bx	lr
 800390e:	bf00      	nop
 8003910:	42470060 	.word	0x42470060

08003914 <RCC_PLLI2SConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
  assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));

  RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 8003914:	0180      	lsls	r0, r0, #6
 8003916:	4b03      	ldr	r3, [pc, #12]	; (8003924 <RCC_PLLI2SConfig+0x10>)
 8003918:	ea40 7101 	orr.w	r1, r0, r1, lsl #28
 800391c:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
}
 8003920:	4770      	bx	lr
 8003922:	bf00      	nop
 8003924:	40023800 	.word	0x40023800

08003928 <RCC_PLLI2SCmd>:
  */
void RCC_PLLI2SCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 8003928:	4b01      	ldr	r3, [pc, #4]	; (8003930 <RCC_PLLI2SCmd+0x8>)
 800392a:	6018      	str	r0, [r3, #0]
}
 800392c:	4770      	bx	lr
 800392e:	bf00      	nop
 8003930:	42470068 	.word	0x42470068

08003934 <RCC_ClockSecuritySystemCmd>:
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 8003934:	4b01      	ldr	r3, [pc, #4]	; (800393c <RCC_ClockSecuritySystemCmd+0x8>)
 8003936:	6018      	str	r0, [r3, #0]
}
 8003938:	4770      	bx	lr
 800393a:	bf00      	nop
 800393c:	4247004c 	.word	0x4247004c

08003940 <RCC_MCO1Config>:
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
  assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  

  tmpreg = RCC->CFGR;
 8003940:	4b03      	ldr	r3, [pc, #12]	; (8003950 <RCC_MCO1Config+0x10>)
 8003942:	689a      	ldr	r2, [r3, #8]

  /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
  tmpreg &= CFGR_MCO1_RESET_MASK;
 8003944:	f022 62ec 	bic.w	r2, r2, #123731968	; 0x7600000

  /* Select MCO1 clock source and prescaler */
  tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 8003948:	4302      	orrs	r2, r0
 800394a:	430a      	orrs	r2, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 800394c:	609a      	str	r2, [r3, #8]
}
 800394e:	4770      	bx	lr
 8003950:	40023800 	.word	0x40023800

08003954 <RCC_MCO2Config>:
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
  assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
  
  tmpreg = RCC->CFGR;
 8003954:	4b03      	ldr	r3, [pc, #12]	; (8003964 <RCC_MCO2Config+0x10>)
 8003956:	689a      	ldr	r2, [r3, #8]
  
  /* Clear MCO2 and MCO2PRE[2:0] bits */
  tmpreg &= CFGR_MCO2_RESET_MASK;
 8003958:	f022 4278 	bic.w	r2, r2, #4160749568	; 0xf8000000

  /* Select MCO2 clock source and prescaler */
  tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 800395c:	4302      	orrs	r2, r0
 800395e:	430a      	orrs	r2, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 8003960:	609a      	str	r2, [r3, #8]
}
 8003962:	4770      	bx	lr
 8003964:	40023800 	.word	0x40023800

08003968 <RCC_SYSCLKConfig>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8003968:	4b03      	ldr	r3, [pc, #12]	; (8003978 <RCC_SYSCLKConfig+0x10>)
 800396a:	689a      	ldr	r2, [r3, #8]

  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 800396c:	f022 0203 	bic.w	r2, r2, #3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8003970:	4302      	orrs	r2, r0

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8003972:	609a      	str	r2, [r3, #8]
}
 8003974:	4770      	bx	lr
 8003976:	bf00      	nop
 8003978:	40023800 	.word	0x40023800

0800397c <RCC_GetSYSCLKSource>:
  *              - 0x04: HSE used as system clock
  *              - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 800397c:	4b02      	ldr	r3, [pc, #8]	; (8003988 <RCC_GetSYSCLKSource+0xc>)
 800397e:	6898      	ldr	r0, [r3, #8]
}
 8003980:	f000 000c 	and.w	r0, r0, #12
 8003984:	4770      	bx	lr
 8003986:	bf00      	nop
 8003988:	40023800 	.word	0x40023800

0800398c <RCC_HCLKConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 800398c:	4b03      	ldr	r3, [pc, #12]	; (800399c <RCC_HCLKConfig+0x10>)
 800398e:	689a      	ldr	r2, [r3, #8]

  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 8003990:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8003994:	4302      	orrs	r2, r0

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8003996:	609a      	str	r2, [r3, #8]
}
 8003998:	4770      	bx	lr
 800399a:	bf00      	nop
 800399c:	40023800 	.word	0x40023800

080039a0 <RCC_PCLK1Config>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 80039a0:	4b03      	ldr	r3, [pc, #12]	; (80039b0 <RCC_PCLK1Config+0x10>)
 80039a2:	689a      	ldr	r2, [r3, #8]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE1;
 80039a4:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 80039a8:	4302      	orrs	r2, r0

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80039aa:	609a      	str	r2, [r3, #8]
}
 80039ac:	4770      	bx	lr
 80039ae:	bf00      	nop
 80039b0:	40023800 	.word	0x40023800

080039b4 <RCC_PCLK2Config>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 80039b4:	4b03      	ldr	r3, [pc, #12]	; (80039c4 <RCC_PCLK2Config+0x10>)
 80039b6:	689a      	ldr	r2, [r3, #8]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE2;
 80039b8:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 80039bc:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80039c0:	609a      	str	r2, [r3, #8]
}
 80039c2:	4770      	bx	lr
 80039c4:	40023800 	.word	0x40023800

080039c8 <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80039c8:	4b1e      	ldr	r3, [pc, #120]	; (8003a44 <RCC_GetClocksFreq+0x7c>)
 80039ca:	689a      	ldr	r2, [r3, #8]
 80039cc:	f002 020c 	and.w	r2, r2, #12

  switch (tmp)
 80039d0:	2a04      	cmp	r2, #4
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80039d2:	b510      	push	{r4, lr}
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;

  switch (tmp)
 80039d4:	d003      	beq.n	80039de <RCC_GetClocksFreq+0x16>
 80039d6:	2a08      	cmp	r2, #8
 80039d8:	d003      	beq.n	80039e2 <RCC_GetClocksFreq+0x1a>
 80039da:	4b1b      	ldr	r3, [pc, #108]	; (8003a48 <RCC_GetClocksFreq+0x80>)
 80039dc:	e018      	b.n	8003a10 <RCC_GetClocksFreq+0x48>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80039de:	4b1b      	ldr	r3, [pc, #108]	; (8003a4c <RCC_GetClocksFreq+0x84>)
 80039e0:	e016      	b.n	8003a10 <RCC_GetClocksFreq+0x48>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80039e2:	6859      	ldr	r1, [r3, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80039e4:	685a      	ldr	r2, [r3, #4]
      
      if (pllsource != 0)
 80039e6:	f411 0f80 	tst.w	r1, #4194304	; 0x400000
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80039ea:	6859      	ldr	r1, [r3, #4]
 80039ec:	bf14      	ite	ne
 80039ee:	4b17      	ldrne	r3, [pc, #92]	; (8003a4c <RCC_GetClocksFreq+0x84>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80039f0:	4b15      	ldreq	r3, [pc, #84]	; (8003a48 <RCC_GetClocksFreq+0x80>)

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80039f2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80039f6:	fbb3 f3f2 	udiv	r3, r3, r2
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80039fa:	4a12      	ldr	r2, [pc, #72]	; (8003a44 <RCC_GetClocksFreq+0x7c>)
 80039fc:	6852      	ldr	r2, [r2, #4]
 80039fe:	f3c2 4201 	ubfx	r2, r2, #16, #2
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      
      if (pllsource != 0)
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8003a02:	f3c1 1188 	ubfx	r1, r1, #6, #9
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8003a06:	3201      	adds	r2, #1
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8003a08:	434b      	muls	r3, r1
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8003a0a:	0052      	lsls	r2, r2, #1
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8003a0c:	fbb3 f3f2 	udiv	r3, r3, r2
      break;
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8003a10:	490c      	ldr	r1, [pc, #48]	; (8003a44 <RCC_GetClocksFreq+0x7c>)
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8003a12:	6003      	str	r3, [r0, #0]
      break;
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8003a14:	688b      	ldr	r3, [r1, #8]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 8003a16:	4a0e      	ldr	r2, [pc, #56]	; (8003a50 <RCC_GetClocksFreq+0x88>)
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8003a18:	6804      	ldr	r4, [r0, #0]
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
  tmp = tmp >> 4;
 8003a1a:	f3c3 1303 	ubfx	r3, r3, #4, #4
  presc = APBAHBPrescTable[tmp];
 8003a1e:	5cd3      	ldrb	r3, [r2, r3]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8003a20:	fa34 f303 	lsrs.w	r3, r4, r3
 8003a24:	6043      	str	r3, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8003a26:	688c      	ldr	r4, [r1, #8]
  tmp = tmp >> 10;
 8003a28:	f3c4 2482 	ubfx	r4, r4, #10, #3
  presc = APBAHBPrescTable[tmp];
 8003a2c:	5d14      	ldrb	r4, [r2, r4]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8003a2e:	fa33 f404 	lsrs.w	r4, r3, r4
 8003a32:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8003a34:	6889      	ldr	r1, [r1, #8]
  tmp = tmp >> 13;
 8003a36:	f3c1 3142 	ubfx	r1, r1, #13, #3
  presc = APBAHBPrescTable[tmp];
 8003a3a:	5c52      	ldrb	r2, [r2, r1]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8003a3c:	40d3      	lsrs	r3, r2
 8003a3e:	60c3      	str	r3, [r0, #12]
}
 8003a40:	bd10      	pop	{r4, pc}
 8003a42:	bf00      	nop
 8003a44:	40023800 	.word	0x40023800
 8003a48:	00f42400 	.word	0x00f42400
 8003a4c:	007a1200 	.word	0x007a1200
 8003a50:	20000028 	.word	0x20000028

08003a54 <RCC_RTCCLKConfig>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 8003a54:	f400 7340 	and.w	r3, r0, #768	; 0x300
 8003a58:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003a5c:	4b08      	ldr	r3, [pc, #32]	; (8003a80 <RCC_RTCCLKConfig+0x2c>)
 8003a5e:	d108      	bne.n	8003a72 <RCC_RTCCLKConfig+0x1e>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 8003a60:	6899      	ldr	r1, [r3, #8]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 8003a62:	f020 4270 	bic.w	r2, r0, #4026531840	; 0xf0000000
  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 8003a66:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 8003a6a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003a6e:	430a      	orrs	r2, r1

    /* Store the new value */
    RCC->CFGR = tmpreg;
 8003a70:	609a      	str	r2, [r3, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 8003a72:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003a74:	0500      	lsls	r0, r0, #20
 8003a76:	ea42 5010 	orr.w	r0, r2, r0, lsr #20
 8003a7a:	6718      	str	r0, [r3, #112]	; 0x70
}
 8003a7c:	4770      	bx	lr
 8003a7e:	bf00      	nop
 8003a80:	40023800 	.word	0x40023800

08003a84 <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 8003a84:	4b01      	ldr	r3, [pc, #4]	; (8003a8c <RCC_RTCCLKCmd+0x8>)
 8003a86:	6018      	str	r0, [r3, #0]
}
 8003a88:	4770      	bx	lr
 8003a8a:	bf00      	nop
 8003a8c:	42470e3c 	.word	0x42470e3c

08003a90 <RCC_BackupResetCmd>:
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 8003a90:	4b01      	ldr	r3, [pc, #4]	; (8003a98 <RCC_BackupResetCmd+0x8>)
 8003a92:	6018      	str	r0, [r3, #0]
}
 8003a94:	4770      	bx	lr
 8003a96:	bf00      	nop
 8003a98:	42470e40 	.word	0x42470e40

08003a9c <RCC_I2SCLKConfig>:
void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));

  *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
 8003a9c:	4b01      	ldr	r3, [pc, #4]	; (8003aa4 <RCC_I2SCLKConfig+0x8>)
 8003a9e:	6018      	str	r0, [r3, #0]
}
 8003aa0:	4770      	bx	lr
 8003aa2:	bf00      	nop
 8003aa4:	4247015c 	.word	0x4247015c

08003aa8 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8003aa8:	4b04      	ldr	r3, [pc, #16]	; (8003abc <RCC_AHB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8003aaa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003aac:	b109      	cbz	r1, 8003ab2 <RCC_AHB1PeriphClockCmd+0xa>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8003aae:	4310      	orrs	r0, r2
 8003ab0:	e001      	b.n	8003ab6 <RCC_AHB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8003ab2:	ea22 0000 	bic.w	r0, r2, r0
 8003ab6:	6318      	str	r0, [r3, #48]	; 0x30
 8003ab8:	4770      	bx	lr
 8003aba:	bf00      	nop
 8003abc:	40023800 	.word	0x40023800

08003ac0 <RCC_AHB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 8003ac0:	4b04      	ldr	r3, [pc, #16]	; (8003ad4 <RCC_AHB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 8003ac2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003ac4:	b109      	cbz	r1, 8003aca <RCC_AHB2PeriphClockCmd+0xa>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 8003ac6:	4310      	orrs	r0, r2
 8003ac8:	e001      	b.n	8003ace <RCC_AHB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
 8003aca:	ea22 0000 	bic.w	r0, r2, r0
 8003ace:	6358      	str	r0, [r3, #52]	; 0x34
 8003ad0:	4770      	bx	lr
 8003ad2:	bf00      	nop
 8003ad4:	40023800 	.word	0x40023800

08003ad8 <RCC_AHB3PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8003ad8:	4b04      	ldr	r3, [pc, #16]	; (8003aec <RCC_AHB3PeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 8003ada:	6b9a      	ldr	r2, [r3, #56]	; 0x38
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003adc:	b109      	cbz	r1, 8003ae2 <RCC_AHB3PeriphClockCmd+0xa>
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 8003ade:	4310      	orrs	r0, r2
 8003ae0:	e001      	b.n	8003ae6 <RCC_AHB3PeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHB3ENR &= ~RCC_AHB3Periph;
 8003ae2:	ea22 0000 	bic.w	r0, r2, r0
 8003ae6:	6398      	str	r0, [r3, #56]	; 0x38
 8003ae8:	4770      	bx	lr
 8003aea:	bf00      	nop
 8003aec:	40023800 	.word	0x40023800

08003af0 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8003af0:	4b04      	ldr	r3, [pc, #16]	; (8003b04 <RCC_APB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8003af2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003af4:	b109      	cbz	r1, 8003afa <RCC_APB1PeriphClockCmd+0xa>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8003af6:	4310      	orrs	r0, r2
 8003af8:	e001      	b.n	8003afe <RCC_APB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8003afa:	ea22 0000 	bic.w	r0, r2, r0
 8003afe:	6418      	str	r0, [r3, #64]	; 0x40
 8003b00:	4770      	bx	lr
 8003b02:	bf00      	nop
 8003b04:	40023800 	.word	0x40023800

08003b08 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8003b08:	4b04      	ldr	r3, [pc, #16]	; (8003b1c <RCC_APB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8003b0a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003b0c:	b109      	cbz	r1, 8003b12 <RCC_APB2PeriphClockCmd+0xa>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8003b0e:	4310      	orrs	r0, r2
 8003b10:	e001      	b.n	8003b16 <RCC_APB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8003b12:	ea22 0000 	bic.w	r0, r2, r0
 8003b16:	6458      	str	r0, [r3, #68]	; 0x44
 8003b18:	4770      	bx	lr
 8003b1a:	bf00      	nop
 8003b1c:	40023800 	.word	0x40023800

08003b20 <RCC_AHB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8003b20:	4b04      	ldr	r3, [pc, #16]	; (8003b34 <RCC_AHB1PeriphResetCmd+0x14>)
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 8003b22:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003b24:	b109      	cbz	r1, 8003b2a <RCC_AHB1PeriphResetCmd+0xa>
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 8003b26:	4310      	orrs	r0, r2
 8003b28:	e001      	b.n	8003b2e <RCC_AHB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 8003b2a:	ea22 0000 	bic.w	r0, r2, r0
 8003b2e:	6118      	str	r0, [r3, #16]
 8003b30:	4770      	bx	lr
 8003b32:	bf00      	nop
 8003b34:	40023800 	.word	0x40023800

08003b38 <RCC_AHB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 8003b38:	4b04      	ldr	r3, [pc, #16]	; (8003b4c <RCC_AHB2PeriphResetCmd+0x14>)
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 8003b3a:	695a      	ldr	r2, [r3, #20]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003b3c:	b109      	cbz	r1, 8003b42 <RCC_AHB2PeriphResetCmd+0xa>
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 8003b3e:	4310      	orrs	r0, r2
 8003b40:	e001      	b.n	8003b46 <RCC_AHB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 8003b42:	ea22 0000 	bic.w	r0, r2, r0
 8003b46:	6158      	str	r0, [r3, #20]
 8003b48:	4770      	bx	lr
 8003b4a:	bf00      	nop
 8003b4c:	40023800 	.word	0x40023800

08003b50 <RCC_AHB3PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8003b50:	4b04      	ldr	r3, [pc, #16]	; (8003b64 <RCC_AHB3PeriphResetCmd+0x14>)
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 8003b52:	699a      	ldr	r2, [r3, #24]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003b54:	b109      	cbz	r1, 8003b5a <RCC_AHB3PeriphResetCmd+0xa>
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 8003b56:	4310      	orrs	r0, r2
 8003b58:	e001      	b.n	8003b5e <RCC_AHB3PeriphResetCmd+0xe>
  }
  else
  {
    RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 8003b5a:	ea22 0000 	bic.w	r0, r2, r0
 8003b5e:	6198      	str	r0, [r3, #24]
 8003b60:	4770      	bx	lr
 8003b62:	bf00      	nop
 8003b64:	40023800 	.word	0x40023800

08003b68 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8003b68:	4b04      	ldr	r3, [pc, #16]	; (8003b7c <RCC_APB1PeriphResetCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8003b6a:	6a1a      	ldr	r2, [r3, #32]
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003b6c:	b109      	cbz	r1, 8003b72 <RCC_APB1PeriphResetCmd+0xa>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8003b6e:	4310      	orrs	r0, r2
 8003b70:	e001      	b.n	8003b76 <RCC_APB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8003b72:	ea22 0000 	bic.w	r0, r2, r0
 8003b76:	6218      	str	r0, [r3, #32]
 8003b78:	4770      	bx	lr
 8003b7a:	bf00      	nop
 8003b7c:	40023800 	.word	0x40023800

08003b80 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8003b80:	4b04      	ldr	r3, [pc, #16]	; (8003b94 <RCC_APB2PeriphResetCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8003b82:	6a5a      	ldr	r2, [r3, #36]	; 0x24
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003b84:	b109      	cbz	r1, 8003b8a <RCC_APB2PeriphResetCmd+0xa>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8003b86:	4310      	orrs	r0, r2
 8003b88:	e001      	b.n	8003b8e <RCC_APB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8003b8a:	ea22 0000 	bic.w	r0, r2, r0
 8003b8e:	6258      	str	r0, [r3, #36]	; 0x24
 8003b90:	4770      	bx	lr
 8003b92:	bf00      	nop
 8003b94:	40023800 	.word	0x40023800

08003b98 <RCC_AHB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8003b98:	4b04      	ldr	r3, [pc, #16]	; (8003bac <RCC_AHB1PeriphClockLPModeCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 8003b9a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003b9c:	b109      	cbz	r1, 8003ba2 <RCC_AHB1PeriphClockLPModeCmd+0xa>
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 8003b9e:	4310      	orrs	r0, r2
 8003ba0:	e001      	b.n	8003ba6 <RCC_AHB1PeriphClockLPModeCmd+0xe>
  }
  else
  {
    RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 8003ba2:	ea22 0000 	bic.w	r0, r2, r0
 8003ba6:	6518      	str	r0, [r3, #80]	; 0x50
 8003ba8:	4770      	bx	lr
 8003baa:	bf00      	nop
 8003bac:	40023800 	.word	0x40023800

08003bb0 <RCC_AHB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 8003bb0:	4b04      	ldr	r3, [pc, #16]	; (8003bc4 <RCC_AHB2PeriphClockLPModeCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 8003bb2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003bb4:	b109      	cbz	r1, 8003bba <RCC_AHB2PeriphClockLPModeCmd+0xa>
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 8003bb6:	4310      	orrs	r0, r2
 8003bb8:	e001      	b.n	8003bbe <RCC_AHB2PeriphClockLPModeCmd+0xe>
  }
  else
  {
    RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 8003bba:	ea22 0000 	bic.w	r0, r2, r0
 8003bbe:	6558      	str	r0, [r3, #84]	; 0x54
 8003bc0:	4770      	bx	lr
 8003bc2:	bf00      	nop
 8003bc4:	40023800 	.word	0x40023800

08003bc8 <RCC_AHB3PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8003bc8:	4b04      	ldr	r3, [pc, #16]	; (8003bdc <RCC_AHB3PeriphClockLPModeCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 8003bca:	6d9a      	ldr	r2, [r3, #88]	; 0x58
void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003bcc:	b109      	cbz	r1, 8003bd2 <RCC_AHB3PeriphClockLPModeCmd+0xa>
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 8003bce:	4310      	orrs	r0, r2
 8003bd0:	e001      	b.n	8003bd6 <RCC_AHB3PeriphClockLPModeCmd+0xe>
  }
  else
  {
    RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 8003bd2:	ea22 0000 	bic.w	r0, r2, r0
 8003bd6:	6598      	str	r0, [r3, #88]	; 0x58
 8003bd8:	4770      	bx	lr
 8003bda:	bf00      	nop
 8003bdc:	40023800 	.word	0x40023800

08003be0 <RCC_APB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8003be0:	4b04      	ldr	r3, [pc, #16]	; (8003bf4 <RCC_APB1PeriphClockLPModeCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 8003be2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003be4:	b109      	cbz	r1, 8003bea <RCC_APB1PeriphClockLPModeCmd+0xa>
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 8003be6:	4310      	orrs	r0, r2
 8003be8:	e001      	b.n	8003bee <RCC_APB1PeriphClockLPModeCmd+0xe>
  }
  else
  {
    RCC->APB1LPENR &= ~RCC_APB1Periph;
 8003bea:	ea22 0000 	bic.w	r0, r2, r0
 8003bee:	6618      	str	r0, [r3, #96]	; 0x60
 8003bf0:	4770      	bx	lr
 8003bf2:	bf00      	nop
 8003bf4:	40023800 	.word	0x40023800

08003bf8 <RCC_APB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8003bf8:	4b04      	ldr	r3, [pc, #16]	; (8003c0c <RCC_APB2PeriphClockLPModeCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 8003bfa:	6e5a      	ldr	r2, [r3, #100]	; 0x64
void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003bfc:	b109      	cbz	r1, 8003c02 <RCC_APB2PeriphClockLPModeCmd+0xa>
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 8003bfe:	4310      	orrs	r0, r2
 8003c00:	e001      	b.n	8003c06 <RCC_APB2PeriphClockLPModeCmd+0xe>
  }
  else
  {
    RCC->APB2LPENR &= ~RCC_APB2Periph;
 8003c02:	ea22 0000 	bic.w	r0, r2, r0
 8003c06:	6658      	str	r0, [r3, #100]	; 0x64
 8003c08:	4770      	bx	lr
 8003c0a:	bf00      	nop
 8003c0c:	40023800 	.word	0x40023800

08003c10 <RCC_ITConfig>:
  * @param  NewState: new state of the specified RCC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
 8003c10:	4b04      	ldr	r3, [pc, #16]	; (8003c24 <RCC_ITConfig+0x14>)
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8003c12:	781a      	ldrb	r2, [r3, #0]
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003c14:	b109      	cbz	r1, 8003c1a <RCC_ITConfig+0xa>
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8003c16:	4310      	orrs	r0, r2
 8003c18:	e001      	b.n	8003c1e <RCC_ITConfig+0xe>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 8003c1a:	ea22 0000 	bic.w	r0, r2, r0
 8003c1e:	7018      	strb	r0, [r3, #0]
 8003c20:	4770      	bx	lr
 8003c22:	bf00      	nop
 8003c24:	4002380d 	.word	0x4002380d

08003c28 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8003c28:	0943      	lsrs	r3, r0, #5
  if (tmp == 1)               /* The flag to check is in CR register */
 8003c2a:	2b01      	cmp	r3, #1
 8003c2c:	4a07      	ldr	r2, [pc, #28]	; (8003c4c <RCC_GetFlagStatus+0x24>)
 8003c2e:	d101      	bne.n	8003c34 <RCC_GetFlagStatus+0xc>
  {
    statusreg = RCC->CR;
 8003c30:	6813      	ldr	r3, [r2, #0]
 8003c32:	e003      	b.n	8003c3c <RCC_GetFlagStatus+0x14>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8003c34:	2b02      	cmp	r3, #2
  {
    statusreg = RCC->BDCR;
 8003c36:	bf0c      	ite	eq
 8003c38:	6f13      	ldreq	r3, [r2, #112]	; 0x70
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8003c3a:	6f53      	ldrne	r3, [r2, #116]	; 0x74
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 8003c3c:	f000 001f 	and.w	r0, r0, #31
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8003c40:	fa33 f000 	lsrs.w	r0, r3, r0
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 8003c44:	f000 0001 	and.w	r0, r0, #1
 8003c48:	4770      	bx	lr
 8003c4a:	bf00      	nop
 8003c4c:	40023800 	.word	0x40023800

08003c50 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8003c50:	b507      	push	{r0, r1, r2, lr}
  __IO uint32_t startupcounter = 0;
 8003c52:	2300      	movs	r3, #0
 8003c54:	9301      	str	r3, [sp, #4]
  ErrorStatus status = ERROR;
  FlagStatus hsestatus = RESET;
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 8003c56:	2031      	movs	r0, #49	; 0x31
 8003c58:	f7ff ffe6 	bl	8003c28 <RCC_GetFlagStatus>
    startupcounter++;
 8003c5c:	9b01      	ldr	r3, [sp, #4]
 8003c5e:	3301      	adds	r3, #1
 8003c60:	9301      	str	r3, [sp, #4]
  } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 8003c62:	9b01      	ldr	r3, [sp, #4]
 8003c64:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8003c68:	d001      	beq.n	8003c6e <RCC_WaitForHSEStartUp+0x1e>
 8003c6a:	2800      	cmp	r0, #0
 8003c6c:	d0f3      	beq.n	8003c56 <RCC_WaitForHSEStartUp+0x6>

  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 8003c6e:	2031      	movs	r0, #49	; 0x31
 8003c70:	f7ff ffda 	bl	8003c28 <RCC_GetFlagStatus>
  else
  {
    status = ERROR;
  }
  return (status);
}
 8003c74:	3000      	adds	r0, #0
 8003c76:	bf18      	it	ne
 8003c78:	2001      	movne	r0, #1
 8003c7a:	bd0e      	pop	{r1, r2, r3, pc}

08003c7c <RCC_ClearFlag>:
  * @retval None
  */
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
 8003c7c:	4b02      	ldr	r3, [pc, #8]	; (8003c88 <RCC_ClearFlag+0xc>)
 8003c7e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8003c80:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003c84:	675a      	str	r2, [r3, #116]	; 0x74
}
 8003c86:	4770      	bx	lr
 8003c88:	40023800 	.word	0x40023800

08003c8c <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 8003c8c:	4b03      	ldr	r3, [pc, #12]	; (8003c9c <RCC_GetITStatus+0x10>)
 8003c8e:	68db      	ldr	r3, [r3, #12]
  {
    bitstatus = SET;
 8003c90:	4218      	tst	r0, r3
  {
    bitstatus = RESET;
  }
  /* Return the RCC_IT status */
  return  bitstatus;
}
 8003c92:	bf0c      	ite	eq
 8003c94:	2000      	moveq	r0, #0
 8003c96:	2001      	movne	r0, #1
 8003c98:	4770      	bx	lr
 8003c9a:	bf00      	nop
 8003c9c:	40023800 	.word	0x40023800

08003ca0 <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 8003ca0:	4b01      	ldr	r3, [pc, #4]	; (8003ca8 <RCC_ClearITPendingBit+0x8>)
 8003ca2:	7018      	strb	r0, [r3, #0]
}
 8003ca4:	4770      	bx	lr
 8003ca6:	bf00      	nop
 8003ca8:	4002380e 	.word	0x4002380e

08003cac <RNG_DeInit>:
  * @brief  Deinitializes the RNG peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void RNG_DeInit(void)
{
 8003cac:	b508      	push	{r3, lr}
  /* Enable RNG reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_RNG, ENABLE);
 8003cae:	2040      	movs	r0, #64	; 0x40
 8003cb0:	2101      	movs	r1, #1
 8003cb2:	f7ff ff41 	bl	8003b38 <RCC_AHB2PeriphResetCmd>

  /* Release RNG from reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_RNG, DISABLE);
 8003cb6:	2040      	movs	r0, #64	; 0x40
 8003cb8:	2100      	movs	r1, #0
}
 8003cba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* Enable RNG reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_RNG, ENABLE);

  /* Release RNG from reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_RNG, DISABLE);
 8003cbe:	f7ff bf3b 	b.w	8003b38 <RCC_AHB2PeriphResetCmd>

08003cc2 <RNG_Cmd>:
  * @param  NewState: new state of the RNG peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RNG_Cmd(FunctionalState NewState)
{
 8003cc2:	4b05      	ldr	r3, [pc, #20]	; (8003cd8 <RNG_Cmd+0x16>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the RNG */
    RNG->CR |= RNG_CR_RNGEN;
 8003cc4:	681a      	ldr	r2, [r3, #0]
void RNG_Cmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003cc6:	b110      	cbz	r0, 8003cce <RNG_Cmd+0xc>
  {
    /* Enable the RNG */
    RNG->CR |= RNG_CR_RNGEN;
 8003cc8:	f042 0204 	orr.w	r2, r2, #4
 8003ccc:	e001      	b.n	8003cd2 <RNG_Cmd+0x10>
  }
  else
  {
    /* Disable the RNG */
    RNG->CR &= ~RNG_CR_RNGEN;
 8003cce:	f022 0204 	bic.w	r2, r2, #4
 8003cd2:	601a      	str	r2, [r3, #0]
 8003cd4:	4770      	bx	lr
 8003cd6:	bf00      	nop
 8003cd8:	50060800 	.word	0x50060800

08003cdc <RNG_GetRandomNumber>:
  * @retval 32-bit random number.
  */
uint32_t RNG_GetRandomNumber(void)
{
  /* Return the 32 bit random number from the DR register */
  return RNG->DR;
 8003cdc:	4b01      	ldr	r3, [pc, #4]	; (8003ce4 <RNG_GetRandomNumber+0x8>)
 8003cde:	6898      	ldr	r0, [r3, #8]
}
 8003ce0:	4770      	bx	lr
 8003ce2:	bf00      	nop
 8003ce4:	50060800 	.word	0x50060800

08003ce8 <RNG_ITConfig>:
  * @param  NewState: new state of the RNG interrupt.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RNG_ITConfig(FunctionalState NewState)
{
 8003ce8:	4b04      	ldr	r3, [pc, #16]	; (8003cfc <RNG_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the RNG interrupt */
    RNG->CR |= RNG_CR_IE;
 8003cea:	681a      	ldr	r2, [r3, #0]
void RNG_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003cec:	b110      	cbz	r0, 8003cf4 <RNG_ITConfig+0xc>
  {
    /* Enable the RNG interrupt */
    RNG->CR |= RNG_CR_IE;
 8003cee:	f042 0208 	orr.w	r2, r2, #8
 8003cf2:	e001      	b.n	8003cf8 <RNG_ITConfig+0x10>
  }
  else
  {
    /* Disable the RNG interrupt */
    RNG->CR &= ~RNG_CR_IE;
 8003cf4:	f022 0208 	bic.w	r2, r2, #8
 8003cf8:	601a      	str	r2, [r3, #0]
 8003cfa:	4770      	bx	lr
 8003cfc:	50060800 	.word	0x50060800

08003d00 <RNG_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RNG_GET_FLAG(RNG_FLAG));

  /* Check the status of the specified RNG flag */
  if ((RNG->SR & RNG_FLAG) != (uint8_t)RESET)
 8003d00:	4b03      	ldr	r3, [pc, #12]	; (8003d10 <RNG_GetFlagStatus+0x10>)
 8003d02:	685b      	ldr	r3, [r3, #4]
  {
    /* RNG_FLAG is set */
    bitstatus = SET;
 8003d04:	4218      	tst	r0, r3
    /* RNG_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the RNG_FLAG status */
  return  bitstatus;
}
 8003d06:	bf0c      	ite	eq
 8003d08:	2000      	moveq	r0, #0
 8003d0a:	2001      	movne	r0, #1
 8003d0c:	4770      	bx	lr
 8003d0e:	bf00      	nop
 8003d10:	50060800 	.word	0x50060800

08003d14 <RNG_ClearFlag>:
void RNG_ClearFlag(uint8_t RNG_FLAG)
{
  /* Check the parameters */
  assert_param(IS_RNG_CLEAR_FLAG(RNG_FLAG));
  /* Clear the selected RNG flags */
  RNG->SR = ~(uint32_t)(((uint32_t)RNG_FLAG) << 4);
 8003d14:	4b02      	ldr	r3, [pc, #8]	; (8003d20 <RNG_ClearFlag+0xc>)
 8003d16:	ea6f 1000 	mvn.w	r0, r0, lsl #4
 8003d1a:	6058      	str	r0, [r3, #4]
}
 8003d1c:	4770      	bx	lr
 8003d1e:	bf00      	nop
 8003d20:	50060800 	.word	0x50060800

08003d24 <RNG_GetITStatus>:
  ITStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RNG_GET_IT(RNG_IT));

  /* Check the status of the specified RNG interrupt */
  if ((RNG->SR & RNG_IT) != (uint8_t)RESET)
 8003d24:	4b03      	ldr	r3, [pc, #12]	; (8003d34 <RNG_GetITStatus+0x10>)
 8003d26:	685b      	ldr	r3, [r3, #4]
  {
    /* RNG_IT is set */
    bitstatus = SET;
 8003d28:	4218      	tst	r0, r3
    /* RNG_IT is reset */
    bitstatus = RESET;
  }
  /* Return the RNG_IT status */
  return bitstatus;
}
 8003d2a:	bf0c      	ite	eq
 8003d2c:	2000      	moveq	r0, #0
 8003d2e:	2001      	movne	r0, #1
 8003d30:	4770      	bx	lr
 8003d32:	bf00      	nop
 8003d34:	50060800 	.word	0x50060800

08003d38 <RNG_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_RNG_IT(RNG_IT));

  /* Clear the selected RNG interrupt pending bit */
  RNG->SR = (uint8_t)~RNG_IT;
 8003d38:	43c0      	mvns	r0, r0
 8003d3a:	4b02      	ldr	r3, [pc, #8]	; (8003d44 <RNG_ClearITPendingBit+0xc>)
 8003d3c:	b2c0      	uxtb	r0, r0
 8003d3e:	6058      	str	r0, [r3, #4]
}
 8003d40:	4770      	bx	lr
 8003d42:	bf00      	nop
 8003d44:	50060800 	.word	0x50060800

08003d48 <RTC_ByteToBcd2>:
  * @param  Value: Byte to be converted.
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint8_t bcdhigh = 0;
 8003d48:	2300      	movs	r3, #0
  
  while (Value >= 10)
 8003d4a:	e003      	b.n	8003d54 <RTC_ByteToBcd2+0xc>
  {
    bcdhigh++;
 8003d4c:	3301      	adds	r3, #1
    Value -= 10;
 8003d4e:	380a      	subs	r0, #10
{
  uint8_t bcdhigh = 0;
  
  while (Value >= 10)
  {
    bcdhigh++;
 8003d50:	b2db      	uxtb	r3, r3
    Value -= 10;
 8003d52:	b2c0      	uxtb	r0, r0
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint8_t bcdhigh = 0;
  
  while (Value >= 10)
 8003d54:	2809      	cmp	r0, #9
 8003d56:	d8f9      	bhi.n	8003d4c <RTC_ByteToBcd2+0x4>
  {
    bcdhigh++;
    Value -= 10;
  }
  
  return  ((uint8_t)(bcdhigh << 4) | Value);
 8003d58:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
}
 8003d5c:	b2c0      	uxtb	r0, r0
 8003d5e:	4770      	bx	lr

08003d60 <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint8_t tmp = 0;
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8003d60:	0902      	lsrs	r2, r0, #4
  return (tmp + (Value & (uint8_t)0x0F));
 8003d62:	f000 030f 	and.w	r3, r0, #15
 8003d66:	200a      	movs	r0, #10
 8003d68:	fb00 3002 	mla	r0, r0, r2, r3
}
 8003d6c:	b2c0      	uxtb	r0, r0
 8003d6e:	4770      	bx	lr

08003d70 <RTC_StructInit>:
    
  /* Initialize the RTC_AsynchPrediv member */
  RTC_InitStruct->RTC_AsynchPrediv = (uint32_t)0x7F;

  /* Initialize the RTC_SynchPrediv member */
  RTC_InitStruct->RTC_SynchPrediv = (uint32_t)0xFF; 
 8003d70:	2100      	movs	r1, #0
 8003d72:	227f      	movs	r2, #127	; 0x7f
 8003d74:	23ff      	movs	r3, #255	; 0xff
 8003d76:	e880 000e 	stmia.w	r0, {r1, r2, r3}
}
 8003d7a:	4770      	bx	lr

08003d7c <RTC_WriteProtectionCmd>:
  * @param  NewState: new state of the write protection.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RTC_WriteProtectionCmd(FunctionalState NewState)
{
 8003d7c:	4b04      	ldr	r3, [pc, #16]	; (8003d90 <RTC_WriteProtectionCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8003d7e:	b108      	cbz	r0, 8003d84 <RTC_WriteProtectionCmd+0x8>
  {
    /* Enable the write protection for RTC registers */
    RTC->WPR = 0xFF;   
 8003d80:	22ff      	movs	r2, #255	; 0xff
 8003d82:	e002      	b.n	8003d8a <RTC_WriteProtectionCmd+0xe>
  }
  else
  {
    /* Disable the write protection for RTC registers */
    RTC->WPR = 0xCA;
 8003d84:	22ca      	movs	r2, #202	; 0xca
 8003d86:	625a      	str	r2, [r3, #36]	; 0x24
    RTC->WPR = 0x53;    
 8003d88:	2253      	movs	r2, #83	; 0x53
 8003d8a:	625a      	str	r2, [r3, #36]	; 0x24
 8003d8c:	4770      	bx	lr
 8003d8e:	bf00      	nop
 8003d90:	40002800 	.word	0x40002800

08003d94 <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC is in Init mode
  *          - ERROR: RTC is not in Init mode  
  */
ErrorStatus RTC_EnterInitMode(void)
{
 8003d94:	b082      	sub	sp, #8
  __IO uint32_t initcounter = 0x00;
 8003d96:	2300      	movs	r3, #0
 8003d98:	9301      	str	r3, [sp, #4]
  ErrorStatus status = ERROR;
  uint32_t initstatus = 0x00;
     
  /* Check if the Initialization mode is set */
  if ((RTC->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003d9a:	4b0c      	ldr	r3, [pc, #48]	; (8003dcc <RTC_EnterInitMode+0x38>)
 8003d9c:	68da      	ldr	r2, [r3, #12]
 8003d9e:	0652      	lsls	r2, r2, #25
 8003da0:	d411      	bmi.n	8003dc6 <RTC_EnterInitMode+0x32>
  {
    /* Set the Initialization mode */
    RTC->ISR = (uint32_t)RTC_INIT_MASK;
 8003da2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003da6:	60da      	str	r2, [r3, #12]
    
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    do
    {
      initstatus = RTC->ISR & RTC_ISR_INITF;
 8003da8:	68da      	ldr	r2, [r3, #12]
      initcounter++;  
 8003daa:	9901      	ldr	r1, [sp, #4]
 8003dac:	3101      	adds	r1, #1
 8003dae:	9101      	str	r1, [sp, #4]
    } while((initcounter != INITMODE_TIMEOUT) && (initstatus == 0x00));
 8003db0:	9901      	ldr	r1, [sp, #4]
 8003db2:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8003db6:	d001      	beq.n	8003dbc <RTC_EnterInitMode+0x28>
 8003db8:	0650      	lsls	r0, r2, #25
 8003dba:	d5f5      	bpl.n	8003da8 <RTC_EnterInitMode+0x14>
    
    if ((RTC->ISR & RTC_ISR_INITF) != RESET)
 8003dbc:	4b03      	ldr	r3, [pc, #12]	; (8003dcc <RTC_EnterInitMode+0x38>)
 8003dbe:	68d8      	ldr	r0, [r3, #12]
    {
      status = SUCCESS;
 8003dc0:	f3c0 1080 	ubfx	r0, r0, #6, #1
 8003dc4:	e000      	b.n	8003dc8 <RTC_EnterInitMode+0x34>
      status = ERROR;
    }        
  }
  else
  {
    status = SUCCESS;  
 8003dc6:	2001      	movs	r0, #1
  } 
    
  return (status);  
}
 8003dc8:	b002      	add	sp, #8
 8003dca:	4770      	bx	lr
 8003dcc:	40002800 	.word	0x40002800

08003dd0 <RTC_ExitInitMode>:
  * @retval None
  */
void RTC_ExitInitMode(void)
{ 
  /* Exit Initialization mode */
  RTC->ISR &= (uint32_t)~RTC_ISR_INIT;  
 8003dd0:	4b02      	ldr	r3, [pc, #8]	; (8003ddc <RTC_ExitInitMode+0xc>)
 8003dd2:	68da      	ldr	r2, [r3, #12]
 8003dd4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003dd8:	60da      	str	r2, [r3, #12]
}
 8003dda:	4770      	bx	lr
 8003ddc:	40002800 	.word	0x40002800

08003de0 <RTC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are initialized
  *          - ERROR: RTC registers are not initialized  
  */
ErrorStatus RTC_Init(RTC_InitTypeDef* RTC_InitStruct)
{
 8003de0:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_RTC_HOUR_FORMAT(RTC_InitStruct->RTC_HourFormat));
  assert_param(IS_RTC_ASYNCH_PREDIV(RTC_InitStruct->RTC_AsynchPrediv));
  assert_param(IS_RTC_SYNCH_PREDIV(RTC_InitStruct->RTC_SynchPrediv));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8003de2:	4c0f      	ldr	r4, [pc, #60]	; (8003e20 <RTC_Init+0x40>)
 8003de4:	23ca      	movs	r3, #202	; 0xca
 8003de6:	6263      	str	r3, [r4, #36]	; 0x24
  RTC->WPR = 0x53;
 8003de8:	2353      	movs	r3, #83	; 0x53
 8003dea:	6263      	str	r3, [r4, #36]	; 0x24
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are initialized
  *          - ERROR: RTC registers are not initialized  
  */
ErrorStatus RTC_Init(RTC_InitTypeDef* RTC_InitStruct)
{
 8003dec:	4605      	mov	r5, r0
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8003dee:	f7ff ffd1 	bl	8003d94 <RTC_EnterInitMode>
 8003df2:	b188      	cbz	r0, 8003e18 <RTC_Init+0x38>
    status = ERROR;
  } 
  else
  {
    /* Clear RTC CR FMT Bit */
    RTC->CR &= ((uint32_t)~(RTC_CR_FMT));
 8003df4:	68a3      	ldr	r3, [r4, #8]
 8003df6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003dfa:	60a3      	str	r3, [r4, #8]
    /* Set RTC_CR register */
    RTC->CR |=  ((uint32_t)(RTC_InitStruct->RTC_HourFormat));
 8003dfc:	68a2      	ldr	r2, [r4, #8]
 8003dfe:	682b      	ldr	r3, [r5, #0]
 8003e00:	4313      	orrs	r3, r2
 8003e02:	60a3      	str	r3, [r4, #8]
  
    /* Configure the RTC PRER */
    RTC->PRER = (uint32_t)(RTC_InitStruct->RTC_SynchPrediv);
 8003e04:	68ab      	ldr	r3, [r5, #8]
 8003e06:	6123      	str	r3, [r4, #16]
    RTC->PRER |= (uint32_t)(RTC_InitStruct->RTC_AsynchPrediv << 16);
 8003e08:	6923      	ldr	r3, [r4, #16]
 8003e0a:	686a      	ldr	r2, [r5, #4]
 8003e0c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003e10:	6123      	str	r3, [r4, #16]

    /* Exit Initialization mode */
    RTC_ExitInitMode();
 8003e12:	f7ff ffdd 	bl	8003dd0 <RTC_ExitInitMode>

    status = SUCCESS;    
 8003e16:	2001      	movs	r0, #1
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8003e18:	4b01      	ldr	r3, [pc, #4]	; (8003e20 <RTC_Init+0x40>)
 8003e1a:	22ff      	movs	r2, #255	; 0xff
 8003e1c:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
}
 8003e1e:	bd38      	pop	{r3, r4, r5, pc}
 8003e20:	40002800 	.word	0x40002800

08003e24 <RTC_WaitForSynchro>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are synchronised
  *          - ERROR: RTC registers are not synchronised
  */
ErrorStatus RTC_WaitForSynchro(void)
{
 8003e24:	b082      	sub	sp, #8
  __IO uint32_t synchrocounter = 0;
 8003e26:	2300      	movs	r3, #0
 8003e28:	9301      	str	r3, [sp, #4]
  ErrorStatus status = ERROR;
  uint32_t synchrostatus = 0x00;

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8003e2a:	4b0d      	ldr	r3, [pc, #52]	; (8003e60 <RTC_WaitForSynchro+0x3c>)
 8003e2c:	22ca      	movs	r2, #202	; 0xca
 8003e2e:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8003e30:	2253      	movs	r2, #83	; 0x53
 8003e32:	625a      	str	r2, [r3, #36]	; 0x24
    
  /* Clear RSF flag */
  RTC->ISR &= (uint32_t)RTC_RSF_MASK;
 8003e34:	68da      	ldr	r2, [r3, #12]
 8003e36:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003e3a:	60da      	str	r2, [r3, #12]
    
  /* Wait the registers to be synchronised */
  do
  {
    synchrostatus = RTC->ISR & RTC_ISR_RSF;
 8003e3c:	68d9      	ldr	r1, [r3, #12]
    synchrocounter++;  
 8003e3e:	9a01      	ldr	r2, [sp, #4]
 8003e40:	3201      	adds	r2, #1
 8003e42:	9201      	str	r2, [sp, #4]
  } while((synchrocounter != SYNCHRO_TIMEOUT) && (synchrostatus == 0x00));
 8003e44:	9a01      	ldr	r2, [sp, #4]
 8003e46:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 8003e4a:	4a05      	ldr	r2, [pc, #20]	; (8003e60 <RTC_WaitForSynchro+0x3c>)
 8003e4c:	d001      	beq.n	8003e52 <RTC_WaitForSynchro+0x2e>
 8003e4e:	0689      	lsls	r1, r1, #26
 8003e50:	d5f4      	bpl.n	8003e3c <RTC_WaitForSynchro+0x18>
    
  if ((RTC->ISR & RTC_ISR_RSF) != RESET)
 8003e52:	68d0      	ldr	r0, [r2, #12]
  {
    status = ERROR;
  }        

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8003e54:	23ff      	movs	r3, #255	; 0xff
 8003e56:	6253      	str	r3, [r2, #36]	; 0x24
    
  return (status); 
}
 8003e58:	f3c0 1040 	ubfx	r0, r0, #5, #1
 8003e5c:	b002      	add	sp, #8
 8003e5e:	4770      	bx	lr
 8003e60:	40002800 	.word	0x40002800

08003e64 <RTC_DeInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are deinitialized
  *          - ERROR: RTC registers are not deinitialized
  */
ErrorStatus RTC_DeInit(void)
{
 8003e64:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __IO uint32_t wutcounter = 0x00;
  uint32_t wutwfstatus = 0x00;
  ErrorStatus status = ERROR;
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8003e66:	4c1e      	ldr	r4, [pc, #120]	; (8003ee0 <RTC_DeInit+0x7c>)
 8003e68:	23ca      	movs	r3, #202	; 0xca
  *          - SUCCESS: RTC registers are deinitialized
  *          - ERROR: RTC registers are not deinitialized
  */
ErrorStatus RTC_DeInit(void)
{
  __IO uint32_t wutcounter = 0x00;
 8003e6a:	2500      	movs	r5, #0
 8003e6c:	9501      	str	r5, [sp, #4]
  uint32_t wutwfstatus = 0x00;
  ErrorStatus status = ERROR;
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8003e6e:	6263      	str	r3, [r4, #36]	; 0x24
  RTC->WPR = 0x53;
 8003e70:	2353      	movs	r3, #83	; 0x53
 8003e72:	6263      	str	r3, [r4, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8003e74:	f7ff ff8e 	bl	8003d94 <RTC_EnterInitMode>
 8003e78:	2800      	cmp	r0, #0
 8003e7a:	d02c      	beq.n	8003ed6 <RTC_DeInit+0x72>
  }  
  else
  {
    /* Reset TR, DR and CR registers */
    RTC->TR = (uint32_t)0x00000000;
    RTC->DR = (uint32_t)0x00002101;
 8003e7c:	f242 1301 	movw	r3, #8449	; 0x2101
    status = ERROR;
  }  
  else
  {
    /* Reset TR, DR and CR registers */
    RTC->TR = (uint32_t)0x00000000;
 8003e80:	6025      	str	r5, [r4, #0]
    RTC->DR = (uint32_t)0x00002101;
 8003e82:	6063      	str	r3, [r4, #4]
    /* Reset All CR bits except CR[2:0] */
    RTC->CR &= (uint32_t)0x00000007;
 8003e84:	68a3      	ldr	r3, [r4, #8]
 8003e86:	f003 0307 	and.w	r3, r3, #7
 8003e8a:	60a3      	str	r3, [r4, #8]
  
    /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
    do
    {
      wutwfstatus = RTC->ISR & RTC_ISR_WUTWF;
 8003e8c:	68e3      	ldr	r3, [r4, #12]
      wutcounter++;  
 8003e8e:	9a01      	ldr	r2, [sp, #4]
 8003e90:	3201      	adds	r2, #1
 8003e92:	9201      	str	r2, [sp, #4]
    } while((wutcounter != INITMODE_TIMEOUT) && (wutwfstatus == 0x00));
 8003e94:	9a01      	ldr	r2, [sp, #4]
 8003e96:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8003e9a:	d001      	beq.n	8003ea0 <RTC_DeInit+0x3c>
 8003e9c:	0758      	lsls	r0, r3, #29
 8003e9e:	d5f5      	bpl.n	8003e8c <RTC_DeInit+0x28>
    
    if ((RTC->ISR & RTC_ISR_WUTWF) == RESET)
 8003ea0:	4b0f      	ldr	r3, [pc, #60]	; (8003ee0 <RTC_DeInit+0x7c>)
 8003ea2:	68d8      	ldr	r0, [r3, #12]
 8003ea4:	f010 0004 	ands.w	r0, r0, #4
 8003ea8:	d015      	beq.n	8003ed6 <RTC_DeInit+0x72>
      status = ERROR;
    }
    else
    {
      /* Reset all RTC CR register bits */
      RTC->CR &= (uint32_t)0x00000000;
 8003eaa:	689a      	ldr	r2, [r3, #8]
      RTC->WUTR = (uint32_t)0x0000FFFF;
 8003eac:	f64f 71ff 	movw	r1, #65535	; 0xffff
      status = ERROR;
    }
    else
    {
      /* Reset all RTC CR register bits */
      RTC->CR &= (uint32_t)0x00000000;
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	609a      	str	r2, [r3, #8]
      RTC->WUTR = (uint32_t)0x0000FFFF;
 8003eb4:	6159      	str	r1, [r3, #20]
      RTC->PRER = (uint32_t)0x007F00FF;
 8003eb6:	490b      	ldr	r1, [pc, #44]	; (8003ee4 <RTC_DeInit+0x80>)
 8003eb8:	6119      	str	r1, [r3, #16]
      RTC->CALIBR = (uint32_t)0x00000000;
 8003eba:	619a      	str	r2, [r3, #24]
      RTC->ALRMAR = (uint32_t)0x00000000;        
 8003ebc:	61da      	str	r2, [r3, #28]
      RTC->ALRMBR = (uint32_t)0x00000000;
 8003ebe:	621a      	str	r2, [r3, #32]
      RTC->SHIFTR = (uint32_t)0x00000000;
 8003ec0:	62da      	str	r2, [r3, #44]	; 0x2c
      RTC->CALR = (uint32_t)0x00000000;
 8003ec2:	63da      	str	r2, [r3, #60]	; 0x3c
      RTC->ALRMASSR = (uint32_t)0x00000000;
 8003ec4:	645a      	str	r2, [r3, #68]	; 0x44
      RTC->ALRMBSSR = (uint32_t)0x00000000;
 8003ec6:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Reset ISR register and exit initialization mode */
      RTC->ISR = (uint32_t)0x00000000;
 8003ec8:	60da      	str	r2, [r3, #12]
      
      /* Reset Tamper and alternate functions configuration register */
      RTC->TAFCR = 0x00000000;
 8003eca:	641a      	str	r2, [r3, #64]	; 0x40
  
      if(RTC_WaitForSynchro() == ERROR)
 8003ecc:	f7ff ffaa 	bl	8003e24 <RTC_WaitForSynchro>
      {
        status = ERROR;
 8003ed0:	3000      	adds	r0, #0
 8003ed2:	bf18      	it	ne
 8003ed4:	2001      	movne	r0, #1
      }
    }
  }
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;  
 8003ed6:	4b02      	ldr	r3, [pc, #8]	; (8003ee0 <RTC_DeInit+0x7c>)
 8003ed8:	22ff      	movs	r2, #255	; 0xff
 8003eda:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
}
 8003edc:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
 8003ede:	bf00      	nop
 8003ee0:	40002800 	.word	0x40002800
 8003ee4:	007f00ff 	.word	0x007f00ff

08003ee8 <RTC_RefClockCmd>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC reference clock detection is enabled
  *          - ERROR: RTC reference clock detection is disabled  
  */
ErrorStatus RTC_RefClockCmd(FunctionalState NewState)
{ 
 8003ee8:	b538      	push	{r3, r4, r5, lr}
  
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8003eea:	4c0b      	ldr	r4, [pc, #44]	; (8003f18 <RTC_RefClockCmd+0x30>)
 8003eec:	23ca      	movs	r3, #202	; 0xca
 8003eee:	6263      	str	r3, [r4, #36]	; 0x24
  RTC->WPR = 0x53;
 8003ef0:	2353      	movs	r3, #83	; 0x53
 8003ef2:	6263      	str	r3, [r4, #36]	; 0x24
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC reference clock detection is enabled
  *          - ERROR: RTC reference clock detection is disabled  
  */
ErrorStatus RTC_RefClockCmd(FunctionalState NewState)
{ 
 8003ef4:	4605      	mov	r5, r0
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;
    
  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8003ef6:	f7ff ff4d 	bl	8003d94 <RTC_EnterInitMode>
 8003efa:	b150      	cbz	r0, 8003f12 <RTC_RefClockCmd+0x2a>
  else
  {  
    if (NewState != DISABLE)
    {
      /* Enable the RTC reference clock detection */
      RTC->CR |= RTC_CR_REFCKON;   
 8003efc:	68a3      	ldr	r3, [r4, #8]
  {
    status = ERROR;
  } 
  else
  {  
    if (NewState != DISABLE)
 8003efe:	b115      	cbz	r5, 8003f06 <RTC_RefClockCmd+0x1e>
    {
      /* Enable the RTC reference clock detection */
      RTC->CR |= RTC_CR_REFCKON;   
 8003f00:	f043 0310 	orr.w	r3, r3, #16
 8003f04:	e001      	b.n	8003f0a <RTC_RefClockCmd+0x22>
    }
    else
    {
      /* Disable the RTC reference clock detection */
      RTC->CR &= ~RTC_CR_REFCKON;    
 8003f06:	f023 0310 	bic.w	r3, r3, #16
 8003f0a:	60a3      	str	r3, [r4, #8]
    }
    /* Exit Initialization mode */
    RTC_ExitInitMode();
 8003f0c:	f7ff ff60 	bl	8003dd0 <RTC_ExitInitMode>
    
    status = SUCCESS;
 8003f10:	2001      	movs	r0, #1
  }
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;  
 8003f12:	23ff      	movs	r3, #255	; 0xff
 8003f14:	6263      	str	r3, [r4, #36]	; 0x24
  
  return status; 
}
 8003f16:	bd38      	pop	{r3, r4, r5, pc}
 8003f18:	40002800 	.word	0x40002800

08003f1c <RTC_BypassShadowCmd>:
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8003f1c:	4b07      	ldr	r3, [pc, #28]	; (8003f3c <RTC_BypassShadowCmd+0x20>)
 8003f1e:	22ca      	movs	r2, #202	; 0xca
 8003f20:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8003f22:	2253      	movs	r2, #83	; 0x53
 8003f24:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (NewState != DISABLE)
  {
    /* Set the BYPSHAD bit */
    RTC->CR |= (uint8_t)RTC_CR_BYPSHAD;
 8003f26:	689a      	ldr	r2, [r3, #8]

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;
  
  if (NewState != DISABLE)
 8003f28:	b110      	cbz	r0, 8003f30 <RTC_BypassShadowCmd+0x14>
  {
    /* Set the BYPSHAD bit */
    RTC->CR |= (uint8_t)RTC_CR_BYPSHAD;
 8003f2a:	f042 0220 	orr.w	r2, r2, #32
 8003f2e:	e001      	b.n	8003f34 <RTC_BypassShadowCmd+0x18>
  }
  else
  {
    /* Reset the BYPSHAD bit */
    RTC->CR &= (uint8_t)~RTC_CR_BYPSHAD;
 8003f30:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8003f34:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;
 8003f36:	22ff      	movs	r2, #255	; 0xff
 8003f38:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003f3a:	4770      	bx	lr
 8003f3c:	40002800 	.word	0x40002800

08003f40 <RTC_SetTime>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Time register is configured
  *          - ERROR: RTC Time register is not configured
  */
ErrorStatus RTC_SetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
{
 8003f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f42:	4b24      	ldr	r3, [pc, #144]	; (8003fd4 <RTC_SetTime+0x94>)
 8003f44:	460c      	mov	r4, r1
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));
  
  if (RTC_Format == RTC_Format_BIN)
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003f46:	689b      	ldr	r3, [r3, #8]
  ErrorStatus status = ERROR;
    
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));
  
  if (RTC_Format == RTC_Format_BIN)
 8003f48:	b920      	cbnz	r0, 8003f54 <RTC_SetTime+0x14>
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003f4a:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8003f4e:	d106      	bne.n	8003f5e <RTC_SetTime+0x1e>
      assert_param(IS_RTC_HOUR12(RTC_TimeStruct->RTC_Hours));
      assert_param(IS_RTC_H12(RTC_TimeStruct->RTC_H12));
    } 
    else
    {
      RTC_TimeStruct->RTC_H12 = 0x00;
 8003f50:	70cb      	strb	r3, [r1, #3]
 8003f52:	e004      	b.n	8003f5e <RTC_SetTime+0x1e>
    assert_param(IS_RTC_MINUTES(RTC_TimeStruct->RTC_Minutes));
    assert_param(IS_RTC_SECONDS(RTC_TimeStruct->RTC_Seconds));
  }
  else
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003f54:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8003f58:	d130      	bne.n	8003fbc <RTC_SetTime+0x7c>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_H12(RTC_TimeStruct->RTC_H12)); 
    } 
    else
    {
      RTC_TimeStruct->RTC_H12 = 0x00;
 8003f5a:	70cb      	strb	r3, [r1, #3]
 8003f5c:	e02e      	b.n	8003fbc <RTC_SetTime+0x7c>
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
             ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
  }  
  else
  {
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 8003f5e:	7820      	ldrb	r0, [r4, #0]
 8003f60:	f7ff fef2 	bl	8003d48 <RTC_ByteToBcd2>
 8003f64:	4607      	mov	r7, r0
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8003f66:	7860      	ldrb	r0, [r4, #1]
 8003f68:	f7ff feee 	bl	8003d48 <RTC_ByteToBcd2>
 8003f6c:	4606      	mov	r6, r0
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Seconds)) | \
 8003f6e:	78a0      	ldrb	r0, [r4, #2]
 8003f70:	f7ff feea 	bl	8003d48 <RTC_ByteToBcd2>
                   (((uint32_t)RTC_TimeStruct->RTC_H12) << 16));
 8003f74:	78e5      	ldrb	r5, [r4, #3]
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
             ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
  }  
  else
  {
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 8003f76:	ea40 4505 	orr.w	r5, r0, r5, lsl #16
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8003f7a:	ea45 4507 	orr.w	r5, r5, r7, lsl #16
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
             ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
  }  
  else
  {
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 8003f7e:	ea45 2506 	orr.w	r5, r5, r6, lsl #8
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Seconds)) | \
                   (((uint32_t)RTC_TimeStruct->RTC_H12) << 16));
  }  

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8003f82:	4c14      	ldr	r4, [pc, #80]	; (8003fd4 <RTC_SetTime+0x94>)
 8003f84:	23ca      	movs	r3, #202	; 0xca
 8003f86:	6263      	str	r3, [r4, #36]	; 0x24
  RTC->WPR = 0x53;
 8003f88:	2353      	movs	r3, #83	; 0x53
 8003f8a:	6263      	str	r3, [r4, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8003f8c:	f7ff ff02 	bl	8003d94 <RTC_EnterInitMode>
 8003f90:	b180      	cbz	r0, 8003fb4 <RTC_SetTime+0x74>
    status = ERROR;
  } 
  else
  {
    /* Set the RTC_TR register */
    RTC->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003f92:	f005 357f 	and.w	r5, r5, #2139062143	; 0x7f7f7f7f
 8003f96:	f025 45fe 	bic.w	r5, r5, #2130706432	; 0x7f000000
 8003f9a:	6025      	str	r5, [r4, #0]

    /* Exit Initialization mode */
    RTC_ExitInitMode(); 
 8003f9c:	f7ff ff18 	bl	8003dd0 <RTC_ExitInitMode>

    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((RTC->CR & RTC_CR_BYPSHAD) == RESET)
 8003fa0:	68a3      	ldr	r3, [r4, #8]
 8003fa2:	069b      	lsls	r3, r3, #26
 8003fa4:	d405      	bmi.n	8003fb2 <RTC_SetTime+0x72>
    {
      if (RTC_WaitForSynchro() == ERROR)
 8003fa6:	f7ff ff3d 	bl	8003e24 <RTC_WaitForSynchro>
      {
        status = ERROR;
 8003faa:	3000      	adds	r0, #0
 8003fac:	bf18      	it	ne
 8003fae:	2001      	movne	r0, #1
 8003fb0:	e000      	b.n	8003fb4 <RTC_SetTime+0x74>
        status = SUCCESS;
      }
    }
    else
    {
      status = SUCCESS;
 8003fb2:	2001      	movs	r0, #1
    }
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8003fb4:	4b07      	ldr	r3, [pc, #28]	; (8003fd4 <RTC_SetTime+0x94>)
 8003fb6:	22ff      	movs	r2, #255	; 0xff
 8003fb8:	625a      	str	r2, [r3, #36]	; 0x24
    
  return status;
}
 8003fba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8003fbc:	7865      	ldrb	r5, [r4, #1]
  }
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 8003fbe:	7823      	ldrb	r3, [r4, #0]
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8003fc0:	022d      	lsls	r5, r5, #8
  }
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 8003fc2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
 8003fc6:	78a3      	ldrb	r3, [r4, #2]
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8003fc8:	431d      	orrs	r5, r3
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
             ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
 8003fca:	78e3      	ldrb	r3, [r4, #3]
  }
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 8003fcc:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8003fd0:	e7d7      	b.n	8003f82 <RTC_SetTime+0x42>
 8003fd2:	bf00      	nop
 8003fd4:	40002800 	.word	0x40002800

08003fd8 <RTC_TimeStructInit>:
  * @retval None
  */
void RTC_TimeStructInit(RTC_TimeTypeDef* RTC_TimeStruct)
{
  /* Time = 00h:00min:00sec */
  RTC_TimeStruct->RTC_H12 = RTC_H12_AM;
 8003fd8:	2300      	movs	r3, #0
 8003fda:	70c3      	strb	r3, [r0, #3]
  RTC_TimeStruct->RTC_Hours = 0;
 8003fdc:	7003      	strb	r3, [r0, #0]
  RTC_TimeStruct->RTC_Minutes = 0;
 8003fde:	7043      	strb	r3, [r0, #1]
  RTC_TimeStruct->RTC_Seconds = 0; 
 8003fe0:	7083      	strb	r3, [r0, #2]
}
 8003fe2:	4770      	bx	lr

08003fe4 <RTC_GetTime>:

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));

  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->TR & RTC_TR_RESERVED_MASK); 
 8003fe4:	4b0f      	ldr	r3, [pc, #60]	; (8004024 <RTC_GetTime+0x40>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
  * @param  RTC_TimeStruct: pointer to a RTC_TimeTypeDef structure that will 
  *                        contain the returned current time configuration.     
  * @retval None
  */
void RTC_GetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
{
 8003fe8:	b570      	push	{r4, r5, r6, lr}

  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->TR & RTC_TR_RESERVED_MASK); 
  
  /* Fill the structure fields with the read parameters */
  RTC_TimeStruct->RTC_Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16);
 8003fea:	f3c3 4205 	ubfx	r2, r3, #16, #6
  RTC_TimeStruct->RTC_Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8);
 8003fee:	f3c3 2606 	ubfx	r6, r3, #8, #7
  RTC_TimeStruct->RTC_Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8003ff2:	f003 057f 	and.w	r5, r3, #127	; 0x7f
  RTC_TimeStruct->RTC_H12 = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16);  
 8003ff6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ffa:	0c1b      	lsrs	r3, r3, #16
  * @param  RTC_TimeStruct: pointer to a RTC_TimeTypeDef structure that will 
  *                        contain the returned current time configuration.     
  * @retval None
  */
void RTC_GetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
{
 8003ffc:	460c      	mov	r4, r1

  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->TR & RTC_TR_RESERVED_MASK); 
  
  /* Fill the structure fields with the read parameters */
  RTC_TimeStruct->RTC_Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16);
 8003ffe:	700a      	strb	r2, [r1, #0]
  RTC_TimeStruct->RTC_Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8);
 8004000:	704e      	strb	r6, [r1, #1]
  RTC_TimeStruct->RTC_Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8004002:	708d      	strb	r5, [r1, #2]
  RTC_TimeStruct->RTC_H12 = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16);  
 8004004:	70cb      	strb	r3, [r1, #3]

  /* Check the input parameters format */
  if (RTC_Format == RTC_Format_BIN)
 8004006:	b958      	cbnz	r0, 8004020 <RTC_GetTime+0x3c>
  {
    /* Convert the structure parameters to Binary format */
    RTC_TimeStruct->RTC_Hours = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Hours);
 8004008:	4610      	mov	r0, r2
 800400a:	f7ff fea9 	bl	8003d60 <RTC_Bcd2ToByte>
 800400e:	7020      	strb	r0, [r4, #0]
    RTC_TimeStruct->RTC_Minutes = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Minutes);
 8004010:	4630      	mov	r0, r6
 8004012:	f7ff fea5 	bl	8003d60 <RTC_Bcd2ToByte>
 8004016:	7060      	strb	r0, [r4, #1]
    RTC_TimeStruct->RTC_Seconds = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Seconds);   
 8004018:	4628      	mov	r0, r5
 800401a:	f7ff fea1 	bl	8003d60 <RTC_Bcd2ToByte>
 800401e:	70a0      	strb	r0, [r4, #2]
 8004020:	bd70      	pop	{r4, r5, r6, pc}
 8004022:	bf00      	nop
 8004024:	40002800 	.word	0x40002800

08004028 <RTC_GetSubSecond>:
uint32_t RTC_GetSubSecond(void)
{
  uint32_t tmpreg = 0;
  
  /* Get subseconds values from the correspondent registers*/
  tmpreg = (uint32_t)(RTC->SSR);
 8004028:	4b01      	ldr	r3, [pc, #4]	; (8004030 <RTC_GetSubSecond+0x8>)
 800402a:	6a98      	ldr	r0, [r3, #40]	; 0x28
  
  /* Read DR register to unfroze calendar registers */
  (void) (RTC->DR);
 800402c:	685b      	ldr	r3, [r3, #4]
  
  return (tmpreg);
}
 800402e:	4770      	bx	lr
 8004030:	40002800 	.word	0x40002800

08004034 <RTC_SetDate>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Date register is configured
  *          - ERROR: RTC Date register is not configured
  */
ErrorStatus RTC_SetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)
{
 8004034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004036:	460c      	mov	r4, r1
 8004038:	784b      	ldrb	r3, [r1, #1]
  ErrorStatus status = ERROR;
  
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));

  if ((RTC_Format == RTC_Format_BIN) && ((RTC_DateStruct->RTC_Month & 0x10) == 0x10))
 800403a:	b930      	cbnz	r0, 800404a <RTC_SetDate+0x16>
 800403c:	06d9      	lsls	r1, r3, #27
 800403e:	d52a      	bpl.n	8004096 <RTC_SetDate+0x62>
  {
    RTC_DateStruct->RTC_Month = (RTC_DateStruct->RTC_Month & (uint32_t)~(0x10)) + 0x0A;
 8004040:	f023 0310 	bic.w	r3, r3, #16
 8004044:	330a      	adds	r3, #10
 8004046:	7063      	strb	r3, [r4, #1]
 8004048:	e025      	b.n	8004096 <RTC_SetDate+0x62>
  assert_param(IS_RTC_WEEKDAY(RTC_DateStruct->RTC_WeekDay));

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 800404a:	78cd      	ldrb	r5, [r1, #3]
              (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
              ((uint32_t)RTC_DateStruct->RTC_Date) | \
 800404c:	788a      	ldrb	r2, [r1, #2]

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
              (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
 800404e:	021b      	lsls	r3, r3, #8
  assert_param(IS_RTC_WEEKDAY(RTC_DateStruct->RTC_WeekDay));

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 8004050:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
              (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
              ((uint32_t)RTC_DateStruct->RTC_Date) | \
              (((uint32_t)RTC_DateStruct->RTC_WeekDay) << 13)); 
 8004054:	780b      	ldrb	r3, [r1, #0]

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
              (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
 8004056:	4315      	orrs	r5, r2
  assert_param(IS_RTC_WEEKDAY(RTC_DateStruct->RTC_WeekDay));

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 8004058:	ea45 3543 	orr.w	r5, r5, r3, lsl #13
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Date)) | \
              ((uint32_t)RTC_DateStruct->RTC_WeekDay << 13));
  }

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 800405c:	4c17      	ldr	r4, [pc, #92]	; (80040bc <RTC_SetDate+0x88>)
 800405e:	23ca      	movs	r3, #202	; 0xca
 8004060:	6263      	str	r3, [r4, #36]	; 0x24
  RTC->WPR = 0x53;
 8004062:	2353      	movs	r3, #83	; 0x53
 8004064:	6263      	str	r3, [r4, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8004066:	f7ff fe95 	bl	8003d94 <RTC_EnterInitMode>
 800406a:	b180      	cbz	r0, 800408e <RTC_SetDate+0x5a>
    status = ERROR;
  } 
  else
  {
    /* Set the RTC_DR register */
    RTC->DR = (uint32_t)(tmpreg & RTC_DR_RESERVED_MASK);
 800406c:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
 8004070:	f025 05c0 	bic.w	r5, r5, #192	; 0xc0
 8004074:	6065      	str	r5, [r4, #4]

    /* Exit Initialization mode */
    RTC_ExitInitMode(); 
 8004076:	f7ff feab 	bl	8003dd0 <RTC_ExitInitMode>

    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((RTC->CR & RTC_CR_BYPSHAD) == RESET)
 800407a:	68a3      	ldr	r3, [r4, #8]
 800407c:	069a      	lsls	r2, r3, #26
 800407e:	d405      	bmi.n	800408c <RTC_SetDate+0x58>
    {
      if (RTC_WaitForSynchro() == ERROR)
 8004080:	f7ff fed0 	bl	8003e24 <RTC_WaitForSynchro>
      {
        status = ERROR;
 8004084:	3000      	adds	r0, #0
 8004086:	bf18      	it	ne
 8004088:	2001      	movne	r0, #1
 800408a:	e000      	b.n	800408e <RTC_SetDate+0x5a>
        status = SUCCESS;
      }
    }
    else
    {
      status = SUCCESS;
 800408c:	2001      	movs	r0, #1
    }
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;   
 800408e:	4b0b      	ldr	r3, [pc, #44]	; (80040bc <RTC_SetDate+0x88>)
 8004090:	22ff      	movs	r2, #255	; 0xff
 8004092:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
}
 8004094:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
              ((uint32_t)RTC_DateStruct->RTC_Date) | \
              (((uint32_t)RTC_DateStruct->RTC_WeekDay) << 13)); 
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 8004096:	78e0      	ldrb	r0, [r4, #3]
 8004098:	f7ff fe56 	bl	8003d48 <RTC_ByteToBcd2>
 800409c:	4607      	mov	r7, r0
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \
 800409e:	7860      	ldrb	r0, [r4, #1]
 80040a0:	f7ff fe52 	bl	8003d48 <RTC_ByteToBcd2>
 80040a4:	4606      	mov	r6, r0
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Date)) | \
 80040a6:	78a0      	ldrb	r0, [r4, #2]
 80040a8:	f7ff fe4e 	bl	8003d48 <RTC_ByteToBcd2>
              ((uint32_t)RTC_DateStruct->RTC_WeekDay << 13));
 80040ac:	7825      	ldrb	r5, [r4, #0]
              ((uint32_t)RTC_DateStruct->RTC_Date) | \
              (((uint32_t)RTC_DateStruct->RTC_WeekDay) << 13)); 
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 80040ae:	ea40 3545 	orr.w	r5, r0, r5, lsl #13
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \
 80040b2:	ea45 4507 	orr.w	r5, r5, r7, lsl #16
              ((uint32_t)RTC_DateStruct->RTC_Date) | \
              (((uint32_t)RTC_DateStruct->RTC_WeekDay) << 13)); 
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 80040b6:	ea45 2506 	orr.w	r5, r5, r6, lsl #8
 80040ba:	e7cf      	b.n	800405c <RTC_SetDate+0x28>
 80040bc:	40002800 	.word	0x40002800

080040c0 <RTC_DateStructInit>:
  * @retval None
  */
void RTC_DateStructInit(RTC_DateTypeDef* RTC_DateStruct)
{
  /* Monday, January 01 xx00 */
  RTC_DateStruct->RTC_WeekDay = RTC_Weekday_Monday;
 80040c0:	2301      	movs	r3, #1
 80040c2:	7003      	strb	r3, [r0, #0]
  RTC_DateStruct->RTC_Date = 1;
 80040c4:	7083      	strb	r3, [r0, #2]
  RTC_DateStruct->RTC_Month = RTC_Month_January;
 80040c6:	7043      	strb	r3, [r0, #1]
  RTC_DateStruct->RTC_Year = 0;
 80040c8:	2300      	movs	r3, #0
 80040ca:	70c3      	strb	r3, [r0, #3]
}
 80040cc:	4770      	bx	lr

080040ce <RTC_GetDate>:

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));
  
  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->DR & RTC_DR_RESERVED_MASK); 
 80040ce:	4b0f      	ldr	r3, [pc, #60]	; (800410c <RTC_GetDate+0x3e>)
 80040d0:	685b      	ldr	r3, [r3, #4]
  * @param RTC_DateStruct: pointer to a RTC_DateTypeDef structure that will 
  *                        contain the returned current date configuration.     
  * @retval None
  */
void RTC_GetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)
{
 80040d2:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->DR & RTC_DR_RESERVED_MASK); 

  /* Fill the structure fields with the read parameters */
  RTC_DateStruct->RTC_Year = (uint8_t)((tmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16);
 80040d4:	f3c3 4207 	ubfx	r2, r3, #16, #8
  RTC_DateStruct->RTC_Month = (uint8_t)((tmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8);
 80040d8:	f3c3 2604 	ubfx	r6, r3, #8, #5
  RTC_DateStruct->RTC_Date = (uint8_t)(tmpreg & (RTC_DR_DT | RTC_DR_DU));
 80040dc:	f003 053f 	and.w	r5, r3, #63	; 0x3f
  RTC_DateStruct->RTC_WeekDay = (uint8_t)((tmpreg & (RTC_DR_WDU)) >> 13);
 80040e0:	f3c3 3342 	ubfx	r3, r3, #13, #3
  * @param RTC_DateStruct: pointer to a RTC_DateTypeDef structure that will 
  *                        contain the returned current date configuration.     
  * @retval None
  */
void RTC_GetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)
{
 80040e4:	460c      	mov	r4, r1
  
  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->DR & RTC_DR_RESERVED_MASK); 

  /* Fill the structure fields with the read parameters */
  RTC_DateStruct->RTC_Year = (uint8_t)((tmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16);
 80040e6:	70ca      	strb	r2, [r1, #3]
  RTC_DateStruct->RTC_Month = (uint8_t)((tmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8);
 80040e8:	704e      	strb	r6, [r1, #1]
  RTC_DateStruct->RTC_Date = (uint8_t)(tmpreg & (RTC_DR_DT | RTC_DR_DU));
 80040ea:	708d      	strb	r5, [r1, #2]
  RTC_DateStruct->RTC_WeekDay = (uint8_t)((tmpreg & (RTC_DR_WDU)) >> 13);
 80040ec:	700b      	strb	r3, [r1, #0]

  /* Check the input parameters format */
  if (RTC_Format == RTC_Format_BIN)
 80040ee:	b958      	cbnz	r0, 8004108 <RTC_GetDate+0x3a>
  {
    /* Convert the structure parameters to Binary format */
    RTC_DateStruct->RTC_Year = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Year);
 80040f0:	4610      	mov	r0, r2
 80040f2:	f7ff fe35 	bl	8003d60 <RTC_Bcd2ToByte>
 80040f6:	70e0      	strb	r0, [r4, #3]
    RTC_DateStruct->RTC_Month = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Month);
 80040f8:	4630      	mov	r0, r6
 80040fa:	f7ff fe31 	bl	8003d60 <RTC_Bcd2ToByte>
 80040fe:	7060      	strb	r0, [r4, #1]
    RTC_DateStruct->RTC_Date = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Date);
 8004100:	4628      	mov	r0, r5
 8004102:	f7ff fe2d 	bl	8003d60 <RTC_Bcd2ToByte>
 8004106:	70a0      	strb	r0, [r4, #2]
 8004108:	bd70      	pop	{r4, r5, r6, pc}
 800410a:	bf00      	nop
 800410c:	40002800 	.word	0x40002800

08004110 <RTC_SetAlarm>:
  * @param  RTC_AlarmStruct: pointer to a RTC_AlarmTypeDef structure that 
  *                          contains the alarm configuration parameters.     
  * @retval None
  */
void RTC_SetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct)
{
 8004110:	4b26      	ldr	r3, [pc, #152]	; (80041ac <RTC_SetAlarm+0x9c>)
 8004112:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_ALARM_MASK(RTC_AlarmStruct->RTC_AlarmMask));
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(RTC_AlarmStruct->RTC_AlarmDateWeekDaySel));

  if (RTC_Format == RTC_Format_BIN)
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8004116:	689b      	ldr	r3, [r3, #8]
  * @param  RTC_AlarmStruct: pointer to a RTC_AlarmTypeDef structure that 
  *                          contains the alarm configuration parameters.     
  * @retval None
  */
void RTC_SetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct)
{
 8004118:	460c      	mov	r4, r1
 800411a:	4615      	mov	r5, r2
  assert_param(IS_RTC_FORMAT(RTC_Format));
  assert_param(IS_RTC_ALARM(RTC_Alarm));
  assert_param(IS_ALARM_MASK(RTC_AlarmStruct->RTC_AlarmMask));
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(RTC_AlarmStruct->RTC_AlarmDateWeekDaySel));

  if (RTC_Format == RTC_Format_BIN)
 800411c:	b920      	cbnz	r0, 8004128 <RTC_SetAlarm+0x18>
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800411e:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8004122:	d106      	bne.n	8004132 <RTC_SetAlarm+0x22>
      assert_param(IS_RTC_HOUR12(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours));
      assert_param(IS_RTC_H12(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12));
    } 
    else
    {
      RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = 0x00;
 8004124:	70d3      	strb	r3, [r2, #3]
 8004126:	e004      	b.n	8004132 <RTC_SetAlarm+0x22>
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_AlarmStruct->RTC_AlarmDateWeekDay));
    }
  }
  else
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8004128:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 800412c:	d12c      	bne.n	8004188 <RTC_SetAlarm+0x78>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_H12(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12));
    } 
    else
    {
      RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = 0x00;
 800412e:	70d3      	strb	r3, [r2, #3]
 8004130:	e02a      	b.n	8004188 <RTC_SetAlarm+0x78>
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmDateWeekDaySel) | \
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); 
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 8004132:	7828      	ldrb	r0, [r5, #0]
 8004134:	f7ff fe08 	bl	8003d48 <RTC_ByteToBcd2>
 8004138:	4607      	mov	r7, r0
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 800413a:	7868      	ldrb	r0, [r5, #1]
 800413c:	f7ff fe04 	bl	8003d48 <RTC_ByteToBcd2>
 8004140:	4606      	mov	r6, r0
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds)) | \
 8004142:	78a8      	ldrb	r0, [r5, #2]
 8004144:	f7ff fe00 	bl	8003d48 <RTC_ByteToBcd2>
 8004148:	4680      	mov	r8, r0
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmDateWeekDay) << 24) | \
 800414a:	7b28      	ldrb	r0, [r5, #12]
 800414c:	f7ff fdfc 	bl	8003d48 <RTC_ByteToBcd2>
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmDateWeekDaySel) | \
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); 
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 8004150:	686a      	ldr	r2, [r5, #4]
 8004152:	68ab      	ldr	r3, [r5, #8]
 8004154:	4313      	orrs	r3, r2
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds)) | \
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
 8004156:	78ea      	ldrb	r2, [r5, #3]
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); 
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 8004158:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds)) | \
 800415c:	ea43 0308 	orr.w	r3, r3, r8
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
 8004160:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmDateWeekDay) << 24) | \
 8004164:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmDateWeekDaySel) | \
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); 
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 8004168:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmDateWeekDaySel) | \
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); 
  } 

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 800416c:	4a0f      	ldr	r2, [pc, #60]	; (80041ac <RTC_SetAlarm+0x9c>)
 800416e:	21ca      	movs	r1, #202	; 0xca
 8004170:	6251      	str	r1, [r2, #36]	; 0x24
  RTC->WPR = 0x53;
 8004172:	2153      	movs	r1, #83	; 0x53

  /* Configure the Alarm register */
  if (RTC_Alarm == RTC_Alarm_A)
 8004174:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); 
  } 

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;
 8004178:	6251      	str	r1, [r2, #36]	; 0x24

  /* Configure the Alarm register */
  if (RTC_Alarm == RTC_Alarm_A)
  {
    RTC->ALRMAR = (uint32_t)tmpreg;
 800417a:	bf0c      	ite	eq
 800417c:	61d3      	streq	r3, [r2, #28]
  }
  else
  {
    RTC->ALRMBR = (uint32_t)tmpreg;
 800417e:	6213      	strne	r3, [r2, #32]
  }

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;   
 8004180:	23ff      	movs	r3, #255	; 0xff
 8004182:	6253      	str	r3, [r2, #36]	; 0x24
}
 8004184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  }

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 8004188:	686a      	ldr	r2, [r5, #4]
 800418a:	68ab      	ldr	r3, [r5, #8]
 800418c:	4313      	orrs	r3, r2
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds) | \
 800418e:	78aa      	ldrb	r2, [r5, #2]

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 8004190:	4313      	orrs	r3, r2
  }

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 8004192:	782a      	ldrb	r2, [r5, #0]
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds) | \
 8004194:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 8004198:	786a      	ldrb	r2, [r5, #1]
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds) | \
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
 800419a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800419e:	78ea      	ldrb	r2, [r5, #3]
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmDateWeekDay) << 24) | \
 80041a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80041a4:	7b2a      	ldrb	r2, [r5, #12]
  }

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 80041a6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80041aa:	e7df      	b.n	800416c <RTC_SetAlarm+0x5c>
 80041ac:	40002800 	.word	0x40002800

080041b0 <RTC_AlarmStructInit>:
  * @retval None
  */
void RTC_AlarmStructInit(RTC_AlarmTypeDef* RTC_AlarmStruct)
{
  /* Alarm Time Settings : Time = 00h:00mn:00sec */
  RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = RTC_H12_AM;
 80041b0:	2300      	movs	r3, #0
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = 0;
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = 0;

  /* Alarm Date Settings : Date = 1st day of the month */
  RTC_AlarmStruct->RTC_AlarmDateWeekDaySel = RTC_AlarmDateWeekDaySel_Date;
  RTC_AlarmStruct->RTC_AlarmDateWeekDay = 1;
 80041b2:	2201      	movs	r2, #1
  * @retval None
  */
void RTC_AlarmStructInit(RTC_AlarmTypeDef* RTC_AlarmStruct)
{
  /* Alarm Time Settings : Time = 00h:00mn:00sec */
  RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = RTC_H12_AM;
 80041b4:	70c3      	strb	r3, [r0, #3]
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours = 0;
 80041b6:	7003      	strb	r3, [r0, #0]
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = 0;
 80041b8:	7043      	strb	r3, [r0, #1]
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = 0;
 80041ba:	7083      	strb	r3, [r0, #2]

  /* Alarm Date Settings : Date = 1st day of the month */
  RTC_AlarmStruct->RTC_AlarmDateWeekDaySel = RTC_AlarmDateWeekDaySel_Date;
 80041bc:	6083      	str	r3, [r0, #8]
  RTC_AlarmStruct->RTC_AlarmDateWeekDay = 1;
 80041be:	7302      	strb	r2, [r0, #12]

  /* Alarm Masks Settings : Mask =  all fields are not masked */
  RTC_AlarmStruct->RTC_AlarmMask = RTC_AlarmMask_None;
 80041c0:	6043      	str	r3, [r0, #4]
}
 80041c2:	4770      	bx	lr

080041c4 <RTC_GetAlarm>:
  * @param  RTC_AlarmStruct: pointer to a RTC_AlarmTypeDef structure that will 
  *                          contains the output alarm configuration values.     
  * @retval None
  */
void RTC_GetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct)
{
 80041c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041c6:	4614      	mov	r4, r2
 80041c8:	4a16      	ldr	r2, [pc, #88]	; (8004224 <RTC_GetAlarm+0x60>)
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));
  assert_param(IS_RTC_ALARM(RTC_Alarm)); 

  /* Get the RTC_ALRMxR register */
  if (RTC_Alarm == RTC_Alarm_A)
 80041ca:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
  {
    tmpreg = (uint32_t)(RTC->ALRMAR);
 80041ce:	bf0c      	ite	eq
 80041d0:	69d2      	ldreq	r2, [r2, #28]
  }
  else
  {
    tmpreg = (uint32_t)(RTC->ALRMBR);
 80041d2:	6a12      	ldrne	r2, [r2, #32]
                                                     RTC_ALRMAR_HU)) >> 16);
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = (uint32_t)((tmpreg & (RTC_ALRMAR_MNT | \
                                                     RTC_ALRMAR_MNU)) >> 8);
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = (uint32_t)(tmpreg & (RTC_ALRMAR_ST | \
                                                     RTC_ALRMAR_SU));
  RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = (uint32_t)((tmpreg & RTC_ALRMAR_PM) >> 16);
 80041d4:	f402 0180 	and.w	r1, r2, #4194304	; 0x400000
 80041d8:	0c09      	lsrs	r1, r1, #16
  }

  /* Fill the structure with the read parameters */
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours = (uint32_t)((tmpreg & (RTC_ALRMAR_HT | \
                                                     RTC_ALRMAR_HU)) >> 16);
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = (uint32_t)((tmpreg & (RTC_ALRMAR_MNT | \
 80041da:	f3c2 2706 	ubfx	r7, r2, #8, #7
                                                     RTC_ALRMAR_MNU)) >> 8);
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = (uint32_t)(tmpreg & (RTC_ALRMAR_ST | \
 80041de:	f002 067f 	and.w	r6, r2, #127	; 0x7f
                                                     RTC_ALRMAR_SU));
  RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = (uint32_t)((tmpreg & RTC_ALRMAR_PM) >> 16);
  RTC_AlarmStruct->RTC_AlarmDateWeekDay = (uint32_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> 24);
 80041e2:	f3c2 6505 	ubfx	r5, r2, #24, #6
  * @param  RTC_AlarmStruct: pointer to a RTC_AlarmTypeDef structure that will 
  *                          contains the output alarm configuration values.     
  * @retval None
  */
void RTC_GetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct)
{
 80041e6:	4603      	mov	r3, r0
                                                     RTC_ALRMAR_HU)) >> 16);
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = (uint32_t)((tmpreg & (RTC_ALRMAR_MNT | \
                                                     RTC_ALRMAR_MNU)) >> 8);
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = (uint32_t)(tmpreg & (RTC_ALRMAR_ST | \
                                                     RTC_ALRMAR_SU));
  RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = (uint32_t)((tmpreg & RTC_ALRMAR_PM) >> 16);
 80041e8:	70e1      	strb	r1, [r4, #3]
  {
    tmpreg = (uint32_t)(RTC->ALRMBR);
  }

  /* Fill the structure with the read parameters */
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours = (uint32_t)((tmpreg & (RTC_ALRMAR_HT | \
 80041ea:	f3c2 4005 	ubfx	r0, r2, #16, #6
                                                     RTC_ALRMAR_MNU)) >> 8);
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = (uint32_t)(tmpreg & (RTC_ALRMAR_ST | \
                                                     RTC_ALRMAR_SU));
  RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = (uint32_t)((tmpreg & RTC_ALRMAR_PM) >> 16);
  RTC_AlarmStruct->RTC_AlarmDateWeekDay = (uint32_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> 24);
  RTC_AlarmStruct->RTC_AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 80041ee:	f002 4180 	and.w	r1, r2, #1073741824	; 0x40000000
  RTC_AlarmStruct->RTC_AlarmMask = (uint32_t)(tmpreg & RTC_AlarmMask_All);
 80041f2:	f002 3280 	and.w	r2, r2, #2155905152	; 0x80808080
  {
    tmpreg = (uint32_t)(RTC->ALRMBR);
  }

  /* Fill the structure with the read parameters */
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours = (uint32_t)((tmpreg & (RTC_ALRMAR_HT | \
 80041f6:	7020      	strb	r0, [r4, #0]
                                                     RTC_ALRMAR_HU)) >> 16);
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = (uint32_t)((tmpreg & (RTC_ALRMAR_MNT | \
 80041f8:	7067      	strb	r7, [r4, #1]
                                                     RTC_ALRMAR_MNU)) >> 8);
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = (uint32_t)(tmpreg & (RTC_ALRMAR_ST | \
 80041fa:	70a6      	strb	r6, [r4, #2]
                                                     RTC_ALRMAR_SU));
  RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = (uint32_t)((tmpreg & RTC_ALRMAR_PM) >> 16);
  RTC_AlarmStruct->RTC_AlarmDateWeekDay = (uint32_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> 24);
 80041fc:	7325      	strb	r5, [r4, #12]
  RTC_AlarmStruct->RTC_AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 80041fe:	60a1      	str	r1, [r4, #8]
  RTC_AlarmStruct->RTC_AlarmMask = (uint32_t)(tmpreg & RTC_AlarmMask_All);
 8004200:	6062      	str	r2, [r4, #4]

  if (RTC_Format == RTC_Format_BIN)
 8004202:	b973      	cbnz	r3, 8004222 <RTC_GetAlarm+0x5e>
  {
    RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours = RTC_Bcd2ToByte(RTC_AlarmStruct-> \
 8004204:	f7ff fdac 	bl	8003d60 <RTC_Bcd2ToByte>
 8004208:	7020      	strb	r0, [r4, #0]
                                                        RTC_AlarmTime.RTC_Hours);
    RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = RTC_Bcd2ToByte(RTC_AlarmStruct-> \
 800420a:	4638      	mov	r0, r7
 800420c:	f7ff fda8 	bl	8003d60 <RTC_Bcd2ToByte>
 8004210:	7060      	strb	r0, [r4, #1]
                                                        RTC_AlarmTime.RTC_Minutes);
    RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = RTC_Bcd2ToByte(RTC_AlarmStruct-> \
 8004212:	4630      	mov	r0, r6
 8004214:	f7ff fda4 	bl	8003d60 <RTC_Bcd2ToByte>
 8004218:	70a0      	strb	r0, [r4, #2]
                                                        RTC_AlarmTime.RTC_Seconds);
    RTC_AlarmStruct->RTC_AlarmDateWeekDay = RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmDateWeekDay);
 800421a:	4628      	mov	r0, r5
 800421c:	f7ff fda0 	bl	8003d60 <RTC_Bcd2ToByte>
 8004220:	7320      	strb	r0, [r4, #12]
 8004222:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004224:	40002800 	.word	0x40002800

08004228 <RTC_AlarmCmd>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Alarm is enabled/disabled
  *          - ERROR: RTC Alarm is not enabled/disabled  
  */
ErrorStatus RTC_AlarmCmd(uint32_t RTC_Alarm, FunctionalState NewState)
{
 8004228:	b082      	sub	sp, #8
  __IO uint32_t alarmcounter = 0x00;
 800422a:	2300      	movs	r3, #0
 800422c:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_RTC_CMD_ALARM(RTC_Alarm));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 800422e:	4b11      	ldr	r3, [pc, #68]	; (8004274 <RTC_AlarmCmd+0x4c>)
 8004230:	22ca      	movs	r2, #202	; 0xca
 8004232:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8004234:	2253      	movs	r2, #83	; 0x53
 8004236:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm state */
  if (NewState != DISABLE)
  {
    RTC->CR |= (uint32_t)RTC_Alarm;
 8004238:	689a      	ldr	r2, [r3, #8]
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;

  /* Configure the Alarm state */
  if (NewState != DISABLE)
 800423a:	b119      	cbz	r1, 8004244 <RTC_AlarmCmd+0x1c>
  {
    RTC->CR |= (uint32_t)RTC_Alarm;
 800423c:	4310      	orrs	r0, r2
 800423e:	6098      	str	r0, [r3, #8]

    status = SUCCESS;    
 8004240:	2001      	movs	r0, #1
 8004242:	e012      	b.n	800426a <RTC_AlarmCmd+0x42>
  }
  else
  { 
    /* Disable the Alarm in RTC_CR register */
    RTC->CR &= (uint32_t)~RTC_Alarm;
 8004244:	ea22 0200 	bic.w	r2, r2, r0
 8004248:	609a      	str	r2, [r3, #8]
   
    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    do
    {
      alarmstatus = RTC->ISR & (RTC_Alarm >> 8);
 800424a:	0a00      	lsrs	r0, r0, #8
 800424c:	68da      	ldr	r2, [r3, #12]
      alarmcounter++;  
 800424e:	9901      	ldr	r1, [sp, #4]
 8004250:	3101      	adds	r1, #1
 8004252:	9101      	str	r1, [sp, #4]
    } while((alarmcounter != INITMODE_TIMEOUT) && (alarmstatus == 0x00));
 8004254:	9901      	ldr	r1, [sp, #4]
 8004256:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800425a:	d001      	beq.n	8004260 <RTC_AlarmCmd+0x38>
 800425c:	4210      	tst	r0, r2
 800425e:	d0f5      	beq.n	800424c <RTC_AlarmCmd+0x24>
    
    if ((RTC->ISR & (RTC_Alarm >> 8)) == RESET)
 8004260:	4b04      	ldr	r3, [pc, #16]	; (8004274 <RTC_AlarmCmd+0x4c>)
 8004262:	68db      	ldr	r3, [r3, #12]
    {
      status = ERROR;
 8004264:	4018      	ands	r0, r3
 8004266:	bf18      	it	ne
 8004268:	2001      	movne	r0, #1
      status = SUCCESS;
    }        
  } 

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 800426a:	4b02      	ldr	r3, [pc, #8]	; (8004274 <RTC_AlarmCmd+0x4c>)
 800426c:	22ff      	movs	r2, #255	; 0xff
 800426e:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
}
 8004270:	b002      	add	sp, #8
 8004272:	4770      	bx	lr
 8004274:	40002800 	.word	0x40002800

08004278 <RTC_AlarmSubSecondConfig>:
  assert_param(IS_RTC_ALARM(RTC_Alarm));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(RTC_AlarmSubSecondValue));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(RTC_AlarmSubSecondMask));
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8004278:	4b07      	ldr	r3, [pc, #28]	; (8004298 <RTC_AlarmSubSecondConfig+0x20>)
  *     @arg RTC_AlarmSubSecondMask_None   : SS[14:0] are compared and must match
  *                                          to activate alarm
  * @retval None
  */
void RTC_AlarmSubSecondConfig(uint32_t RTC_Alarm, uint32_t RTC_AlarmSubSecondValue, uint32_t RTC_AlarmSubSecondMask)
{
 800427a:	b510      	push	{r4, lr}
  assert_param(IS_RTC_ALARM(RTC_Alarm));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(RTC_AlarmSubSecondValue));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(RTC_AlarmSubSecondMask));
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 800427c:	24ca      	movs	r4, #202	; 0xca
 800427e:	625c      	str	r4, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
  
  /* Configure the Alarm A or Alarm B SubSecond registers */
  tmpreg = (uint32_t) (uint32_t)(RTC_AlarmSubSecondValue) | (uint32_t)(RTC_AlarmSubSecondMask);
 8004280:	430a      	orrs	r2, r1
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(RTC_AlarmSubSecondValue));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(RTC_AlarmSubSecondMask));
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;
 8004282:	2453      	movs	r4, #83	; 0x53
  
  /* Configure the Alarm A or Alarm B SubSecond registers */
  tmpreg = (uint32_t) (uint32_t)(RTC_AlarmSubSecondValue) | (uint32_t)(RTC_AlarmSubSecondMask);
  
  if (RTC_Alarm == RTC_Alarm_A)
 8004284:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(RTC_AlarmSubSecondValue));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(RTC_AlarmSubSecondMask));
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;
 8004288:	625c      	str	r4, [r3, #36]	; 0x24
  tmpreg = (uint32_t) (uint32_t)(RTC_AlarmSubSecondValue) | (uint32_t)(RTC_AlarmSubSecondMask);
  
  if (RTC_Alarm == RTC_Alarm_A)
  {
    /* Configure the AlarmA SubSecond register */
    RTC->ALRMASSR = tmpreg;
 800428a:	bf0c      	ite	eq
 800428c:	645a      	streq	r2, [r3, #68]	; 0x44
  }
  else
  {
    /* Configure the Alarm B SubSecond register */
    RTC->ALRMBSSR = tmpreg;
 800428e:	649a      	strne	r2, [r3, #72]	; 0x48
  }

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;
 8004290:	22ff      	movs	r2, #255	; 0xff
 8004292:	625a      	str	r2, [r3, #36]	; 0x24

}
 8004294:	bd10      	pop	{r4, pc}
 8004296:	bf00      	nop
 8004298:	40002800 	.word	0x40002800

0800429c <RTC_GetAlarmSubSecond>:
uint32_t RTC_GetAlarmSubSecond(uint32_t RTC_Alarm)
{
  uint32_t tmpreg = 0;
  
  /* Get the RTC_ALRMxR register */
  if (RTC_Alarm == RTC_Alarm_A)
 800429c:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 80042a0:	4b04      	ldr	r3, [pc, #16]	; (80042b4 <RTC_GetAlarmSubSecond+0x18>)
 80042a2:	d103      	bne.n	80042ac <RTC_GetAlarmSubSecond+0x10>
  {
    tmpreg = (uint32_t)((RTC->ALRMASSR) & RTC_ALRMASSR_SS);
 80042a4:	6c58      	ldr	r0, [r3, #68]	; 0x44
 80042a6:	0440      	lsls	r0, r0, #17
 80042a8:	0c40      	lsrs	r0, r0, #17
 80042aa:	4770      	bx	lr
  }
  else
  {
    tmpreg = (uint32_t)((RTC->ALRMBSSR) & RTC_ALRMBSSR_SS);
 80042ac:	6c98      	ldr	r0, [r3, #72]	; 0x48
 80042ae:	0440      	lsls	r0, r0, #17
 80042b0:	0c40      	lsrs	r0, r0, #17
  } 
  
  return (tmpreg);
}
 80042b2:	4770      	bx	lr
 80042b4:	40002800 	.word	0x40002800

080042b8 <RTC_WakeUpClockConfig>:
{
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(RTC_WakeUpClock));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80042b8:	4b07      	ldr	r3, [pc, #28]	; (80042d8 <RTC_WakeUpClockConfig+0x20>)
 80042ba:	22ca      	movs	r2, #202	; 0xca
 80042bc:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 80042be:	2253      	movs	r2, #83	; 0x53
 80042c0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear the Wakeup Timer clock source bits in CR register */
  RTC->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 80042c2:	689a      	ldr	r2, [r3, #8]
 80042c4:	f022 0207 	bic.w	r2, r2, #7
 80042c8:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  RTC->CR |= (uint32_t)RTC_WakeUpClock;
 80042ca:	689a      	ldr	r2, [r3, #8]
 80042cc:	4302      	orrs	r2, r0
 80042ce:	609a      	str	r2, [r3, #8]
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 80042d0:	22ff      	movs	r2, #255	; 0xff
 80042d2:	625a      	str	r2, [r3, #36]	; 0x24
}
 80042d4:	4770      	bx	lr
 80042d6:	bf00      	nop
 80042d8:	40002800 	.word	0x40002800

080042dc <RTC_SetWakeUpCounter>:
{
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_COUNTER(RTC_WakeUpCounter));
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80042dc:	4b04      	ldr	r3, [pc, #16]	; (80042f0 <RTC_SetWakeUpCounter+0x14>)
 80042de:	22ca      	movs	r2, #202	; 0xca
 80042e0:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 80042e2:	2253      	movs	r2, #83	; 0x53
 80042e4:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Configure the Wakeup Timer counter */
  RTC->WUTR = (uint32_t)RTC_WakeUpCounter;
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 80042e6:	22ff      	movs	r2, #255	; 0xff
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;
  
  /* Configure the Wakeup Timer counter */
  RTC->WUTR = (uint32_t)RTC_WakeUpCounter;
 80042e8:	6158      	str	r0, [r3, #20]
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 80042ea:	625a      	str	r2, [r3, #36]	; 0x24
}
 80042ec:	4770      	bx	lr
 80042ee:	bf00      	nop
 80042f0:	40002800 	.word	0x40002800

080042f4 <RTC_GetWakeUpCounter>:
  * @retval The RTC WakeUp Counter value.
  */
uint32_t RTC_GetWakeUpCounter(void)
{
  /* Get the counter value */
  return ((uint32_t)(RTC->WUTR & RTC_WUTR_WUT));
 80042f4:	4b01      	ldr	r3, [pc, #4]	; (80042fc <RTC_GetWakeUpCounter+0x8>)
 80042f6:	6958      	ldr	r0, [r3, #20]
}
 80042f8:	b280      	uxth	r0, r0
 80042fa:	4770      	bx	lr
 80042fc:	40002800 	.word	0x40002800

08004300 <RTC_WakeUpCmd>:
  * @param  NewState: new state of the WakeUp timer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
ErrorStatus RTC_WakeUpCmd(FunctionalState NewState)
{
 8004300:	b082      	sub	sp, #8
  __IO uint32_t wutcounter = 0x00;
 8004302:	2300      	movs	r3, #0
 8004304:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8004306:	4b11      	ldr	r3, [pc, #68]	; (800434c <RTC_WakeUpCmd+0x4c>)
 8004308:	22ca      	movs	r2, #202	; 0xca
 800430a:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 800430c:	2253      	movs	r2, #83	; 0x53
 800430e:	625a      	str	r2, [r3, #36]	; 0x24

  if (NewState != DISABLE)
  {
    /* Enable the Wakeup Timer */
    RTC->CR |= (uint32_t)RTC_CR_WUTE;
 8004310:	689a      	ldr	r2, [r3, #8]

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;

  if (NewState != DISABLE)
 8004312:	b120      	cbz	r0, 800431e <RTC_WakeUpCmd+0x1e>
  {
    /* Enable the Wakeup Timer */
    RTC->CR |= (uint32_t)RTC_CR_WUTE;
 8004314:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004318:	609a      	str	r2, [r3, #8]
    status = SUCCESS;    
 800431a:	2001      	movs	r0, #1
 800431c:	e010      	b.n	8004340 <RTC_WakeUpCmd+0x40>
  }
  else
  {
    /* Disable the Wakeup Timer */
    RTC->CR &= (uint32_t)~RTC_CR_WUTE;
 800431e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004322:	609a      	str	r2, [r3, #8]
    /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
    do
    {
      wutwfstatus = RTC->ISR & RTC_ISR_WUTWF;
 8004324:	68da      	ldr	r2, [r3, #12]
      wutcounter++;  
 8004326:	9901      	ldr	r1, [sp, #4]
 8004328:	3101      	adds	r1, #1
 800432a:	9101      	str	r1, [sp, #4]
    } while((wutcounter != INITMODE_TIMEOUT) && (wutwfstatus == 0x00));
 800432c:	9901      	ldr	r1, [sp, #4]
 800432e:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8004332:	d001      	beq.n	8004338 <RTC_WakeUpCmd+0x38>
 8004334:	0750      	lsls	r0, r2, #29
 8004336:	d5f5      	bpl.n	8004324 <RTC_WakeUpCmd+0x24>
    
    if ((RTC->ISR & RTC_ISR_WUTWF) == RESET)
 8004338:	4b04      	ldr	r3, [pc, #16]	; (800434c <RTC_WakeUpCmd+0x4c>)
 800433a:	68d8      	ldr	r0, [r3, #12]
    {
      status = ERROR;
 800433c:	f3c0 0080 	ubfx	r0, r0, #2, #1
      status = SUCCESS;
    }    
  }

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8004340:	4b02      	ldr	r3, [pc, #8]	; (800434c <RTC_WakeUpCmd+0x4c>)
 8004342:	22ff      	movs	r2, #255	; 0xff
 8004344:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
}
 8004346:	b002      	add	sp, #8
 8004348:	4770      	bx	lr
 800434a:	bf00      	nop
 800434c:	40002800 	.word	0x40002800

08004350 <RTC_DayLightSavingConfig>:
  /* Check the parameters */
  assert_param(IS_RTC_DAYLIGHT_SAVING(RTC_DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(RTC_StoreOperation));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8004350:	4b07      	ldr	r3, [pc, #28]	; (8004370 <RTC_DayLightSavingConfig+0x20>)
 8004352:	22ca      	movs	r2, #202	; 0xca
 8004354:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8004356:	2253      	movs	r2, #83	; 0x53
 8004358:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear the bits to be configured */
  RTC->CR &= (uint32_t)~(RTC_CR_BCK);
 800435a:	689a      	ldr	r2, [r3, #8]
 800435c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004360:	609a      	str	r2, [r3, #8]

  /* Configure the RTC_CR register */
  RTC->CR |= (uint32_t)(RTC_DayLightSaving | RTC_StoreOperation);
 8004362:	689a      	ldr	r2, [r3, #8]
 8004364:	4302      	orrs	r2, r0
 8004366:	430a      	orrs	r2, r1
 8004368:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 800436a:	22ff      	movs	r2, #255	; 0xff
 800436c:	625a      	str	r2, [r3, #36]	; 0x24
}
 800436e:	4770      	bx	lr
 8004370:	40002800 	.word	0x40002800

08004374 <RTC_GetStoreOperation>:
  *          - RTC_StoreOperation_Reset
  *          - RTC_StoreOperation_Set       
  */
uint32_t RTC_GetStoreOperation(void)
{
  return (RTC->CR & RTC_CR_BCK);
 8004374:	4b02      	ldr	r3, [pc, #8]	; (8004380 <RTC_GetStoreOperation+0xc>)
 8004376:	6898      	ldr	r0, [r3, #8]
}
 8004378:	f400 2080 	and.w	r0, r0, #262144	; 0x40000
 800437c:	4770      	bx	lr
 800437e:	bf00      	nop
 8004380:	40002800 	.word	0x40002800

08004384 <RTC_OutputConfig>:
  /* Check the parameters */
  assert_param(IS_RTC_OUTPUT(RTC_Output));
  assert_param(IS_RTC_OUTPUT_POL(RTC_OutputPolarity));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8004384:	4b07      	ldr	r3, [pc, #28]	; (80043a4 <RTC_OutputConfig+0x20>)
 8004386:	22ca      	movs	r2, #202	; 0xca
 8004388:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 800438a:	2253      	movs	r2, #83	; 0x53
 800438c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear the bits to be configured */
  RTC->CR &= (uint32_t)~(RTC_CR_OSEL | RTC_CR_POL);
 800438e:	689a      	ldr	r2, [r3, #8]
 8004390:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 8004394:	609a      	str	r2, [r3, #8]

  /* Configure the output selection and polarity */
  RTC->CR |= (uint32_t)(RTC_Output | RTC_OutputPolarity);
 8004396:	689a      	ldr	r2, [r3, #8]
 8004398:	4302      	orrs	r2, r0
 800439a:	430a      	orrs	r2, r1
 800439c:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 800439e:	22ff      	movs	r2, #255	; 0xff
 80043a0:	625a      	str	r2, [r3, #36]	; 0x24
}
 80043a2:	4770      	bx	lr
 80043a4:	40002800 	.word	0x40002800

080043a8 <RTC_CoarseCalibConfig>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Coarse calibration are initialized
  *          - ERROR: RTC Coarse calibration are not initialized     
  */
ErrorStatus RTC_CoarseCalibConfig(uint32_t RTC_CalibSign, uint32_t Value)
{
 80043a8:	b570      	push	{r4, r5, r6, lr}
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_SIGN(RTC_CalibSign));
  assert_param(IS_RTC_CALIB_VALUE(Value)); 

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80043aa:	4d09      	ldr	r5, [pc, #36]	; (80043d0 <RTC_CoarseCalibConfig+0x28>)
 80043ac:	23ca      	movs	r3, #202	; 0xca
 80043ae:	626b      	str	r3, [r5, #36]	; 0x24
  RTC->WPR = 0x53;
 80043b0:	2353      	movs	r3, #83	; 0x53
 80043b2:	626b      	str	r3, [r5, #36]	; 0x24
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Coarse calibration are initialized
  *          - ERROR: RTC Coarse calibration are not initialized     
  */
ErrorStatus RTC_CoarseCalibConfig(uint32_t RTC_CalibSign, uint32_t Value)
{
 80043b4:	4604      	mov	r4, r0
 80043b6:	460e      	mov	r6, r1
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 80043b8:	f7ff fcec 	bl	8003d94 <RTC_EnterInitMode>
 80043bc:	b120      	cbz	r0, 80043c8 <RTC_CoarseCalibConfig+0x20>
    status = ERROR;
  } 
  else
  {
    /* Set the coarse calibration value */
    RTC->CALIBR = (uint32_t)(RTC_CalibSign | Value);
 80043be:	4334      	orrs	r4, r6
 80043c0:	61ac      	str	r4, [r5, #24]
    /* Exit Initialization mode */
    RTC_ExitInitMode();
 80043c2:	f7ff fd05 	bl	8003dd0 <RTC_ExitInitMode>
    
    status = SUCCESS;
 80043c6:	2001      	movs	r0, #1
  } 

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 80043c8:	23ff      	movs	r3, #255	; 0xff
 80043ca:	626b      	str	r3, [r5, #36]	; 0x24
  
  return status;
}
 80043cc:	bd70      	pop	{r4, r5, r6, pc}
 80043ce:	bf00      	nop
 80043d0:	40002800 	.word	0x40002800

080043d4 <RTC_CoarseCalibCmd>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Coarse calibration are enabled/disabled
  *          - ERROR: RTC Coarse calibration are not enabled/disabled    
  */
ErrorStatus RTC_CoarseCalibCmd(FunctionalState NewState)
{
 80043d4:	b538      	push	{r3, r4, r5, lr}
  
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80043d6:	4c0b      	ldr	r4, [pc, #44]	; (8004404 <RTC_CoarseCalibCmd+0x30>)
 80043d8:	23ca      	movs	r3, #202	; 0xca
 80043da:	6263      	str	r3, [r4, #36]	; 0x24
  RTC->WPR = 0x53;
 80043dc:	2353      	movs	r3, #83	; 0x53
 80043de:	6263      	str	r3, [r4, #36]	; 0x24
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Coarse calibration are enabled/disabled
  *          - ERROR: RTC Coarse calibration are not enabled/disabled    
  */
ErrorStatus RTC_CoarseCalibCmd(FunctionalState NewState)
{
 80043e0:	4605      	mov	r5, r0
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;
  
  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 80043e2:	f7ff fcd7 	bl	8003d94 <RTC_EnterInitMode>
 80043e6:	b150      	cbz	r0, 80043fe <RTC_CoarseCalibCmd+0x2a>
  else
  {
    if (NewState != DISABLE)
    {
      /* Enable the Coarse Calibration */
      RTC->CR |= (uint32_t)RTC_CR_DCE;
 80043e8:	68a3      	ldr	r3, [r4, #8]
  {
    status =  ERROR;
  }
  else
  {
    if (NewState != DISABLE)
 80043ea:	b115      	cbz	r5, 80043f2 <RTC_CoarseCalibCmd+0x1e>
    {
      /* Enable the Coarse Calibration */
      RTC->CR |= (uint32_t)RTC_CR_DCE;
 80043ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80043f0:	e001      	b.n	80043f6 <RTC_CoarseCalibCmd+0x22>
    }
    else
    { 
      /* Disable the Coarse Calibration */
      RTC->CR &= (uint32_t)~RTC_CR_DCE;
 80043f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80043f6:	60a3      	str	r3, [r4, #8]
    }
    /* Exit Initialization mode */
    RTC_ExitInitMode();
 80043f8:	f7ff fcea 	bl	8003dd0 <RTC_ExitInitMode>
    
    status = SUCCESS;
 80043fc:	2001      	movs	r0, #1
  } 
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 80043fe:	23ff      	movs	r3, #255	; 0xff
 8004400:	6263      	str	r3, [r4, #36]	; 0x24
  
  return status;
}
 8004402:	bd38      	pop	{r3, r4, r5, pc}
 8004404:	40002800 	.word	0x40002800

08004408 <RTC_CalibOutputCmd>:
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8004408:	4b07      	ldr	r3, [pc, #28]	; (8004428 <RTC_CalibOutputCmd+0x20>)
 800440a:	22ca      	movs	r2, #202	; 0xca
 800440c:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 800440e:	2253      	movs	r2, #83	; 0x53
 8004410:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (NewState != DISABLE)
  {
    /* Enable the RTC clock output */
    RTC->CR |= (uint32_t)RTC_CR_COE;
 8004412:	689a      	ldr	r2, [r3, #8]
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;
  
  if (NewState != DISABLE)
 8004414:	b110      	cbz	r0, 800441c <RTC_CalibOutputCmd+0x14>
  {
    /* Enable the RTC clock output */
    RTC->CR |= (uint32_t)RTC_CR_COE;
 8004416:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800441a:	e001      	b.n	8004420 <RTC_CalibOutputCmd+0x18>
  }
  else
  { 
    /* Disable the RTC clock output */
    RTC->CR &= (uint32_t)~RTC_CR_COE;
 800441c:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8004420:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8004422:	22ff      	movs	r2, #255	; 0xff
 8004424:	625a      	str	r2, [r3, #36]	; 0x24
}
 8004426:	4770      	bx	lr
 8004428:	40002800 	.word	0x40002800

0800442c <RTC_CalibOutputConfig>:
{
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_OUTPUT(RTC_CalibOutput));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 800442c:	4b07      	ldr	r3, [pc, #28]	; (800444c <RTC_CalibOutputConfig+0x20>)
 800442e:	22ca      	movs	r2, #202	; 0xca
 8004430:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8004432:	2253      	movs	r2, #83	; 0x53
 8004434:	625a      	str	r2, [r3, #36]	; 0x24
  
  /*clear flags before config*/
  RTC->CR &= (uint32_t)~(RTC_CR_COSEL);
 8004436:	689a      	ldr	r2, [r3, #8]
 8004438:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 800443c:	609a      	str	r2, [r3, #8]

  /* Configure the RTC_CR register */
  RTC->CR |= (uint32_t)RTC_CalibOutput;
 800443e:	689a      	ldr	r2, [r3, #8]
 8004440:	4302      	orrs	r2, r0
 8004442:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;
 8004444:	22ff      	movs	r2, #255	; 0xff
 8004446:	625a      	str	r2, [r3, #36]	; 0x24
}
 8004448:	4770      	bx	lr
 800444a:	bf00      	nop
 800444c:	40002800 	.word	0x40002800

08004450 <RTC_SmoothCalibConfig>:
  assert_param(IS_RTC_SMOOTH_CALIB_PERIOD(RTC_SmoothCalibPeriod));
  assert_param(IS_RTC_SMOOTH_CALIB_PLUS(RTC_SmoothCalibPlusPulses));
  assert_param(IS_RTC_SMOOTH_CALIB_MINUS(RTC_SmouthCalibMinusPulsesValue));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8004450:	4b0e      	ldr	r3, [pc, #56]	; (800448c <RTC_SmoothCalibConfig+0x3c>)
  *          - ERROR: RTC Calib registers are not configured
*/
ErrorStatus RTC_SmoothCalibConfig(uint32_t RTC_SmoothCalibPeriod,
                                  uint32_t RTC_SmoothCalibPlusPulses,
                                  uint32_t RTC_SmouthCalibMinusPulsesValue)
{
 8004452:	b530      	push	{r4, r5, lr}
  assert_param(IS_RTC_SMOOTH_CALIB_PERIOD(RTC_SmoothCalibPeriod));
  assert_param(IS_RTC_SMOOTH_CALIB_PLUS(RTC_SmoothCalibPlusPulses));
  assert_param(IS_RTC_SMOOTH_CALIB_MINUS(RTC_SmouthCalibMinusPulsesValue));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8004454:	24ca      	movs	r4, #202	; 0xca
 8004456:	625c      	str	r4, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8004458:	2453      	movs	r4, #83	; 0x53
 800445a:	625c      	str	r4, [r3, #36]	; 0x24
  
  /* check if a calibration is pending*/
  if ((RTC->ISR & RTC_ISR_RECALPF) != RESET)
 800445c:	68dc      	ldr	r4, [r3, #12]
 800445e:	03e4      	lsls	r4, r4, #15
 8004460:	d506      	bpl.n	8004470 <RTC_SmoothCalibConfig+0x20>
 8004462:	4c0b      	ldr	r4, [pc, #44]	; (8004490 <RTC_SmoothCalibConfig+0x40>)
  {
    /* wait until the Calibration is completed*/
    while (((RTC->ISR & RTC_ISR_RECALPF) != RESET) && (recalpfcount != RECALPF_TIMEOUT))
 8004464:	68dd      	ldr	r5, [r3, #12]
 8004466:	f415 3f80 	tst.w	r5, #65536	; 0x10000
 800446a:	d001      	beq.n	8004470 <RTC_SmoothCalibConfig+0x20>
 800446c:	3c01      	subs	r4, #1
 800446e:	d1f9      	bne.n	8004464 <RTC_SmoothCalibConfig+0x14>
      recalpfcount++;
    }
  }

  /* check if the calibration pending is completed or if there is no calibration operation at all*/
  if ((RTC->ISR & RTC_ISR_RECALPF) == RESET)
 8004470:	4b06      	ldr	r3, [pc, #24]	; (800448c <RTC_SmoothCalibConfig+0x3c>)
 8004472:	68dc      	ldr	r4, [r3, #12]
 8004474:	f414 3f80 	tst.w	r4, #65536	; 0x10000
 8004478:	d104      	bne.n	8004484 <RTC_SmoothCalibConfig+0x34>
  {
    /* Configure the Smooth calibration settings */
    RTC->CALR = (uint32_t)((uint32_t)RTC_SmoothCalibPeriod | (uint32_t)RTC_SmoothCalibPlusPulses | (uint32_t)RTC_SmouthCalibMinusPulsesValue);
 800447a:	4301      	orrs	r1, r0
 800447c:	4311      	orrs	r1, r2
 800447e:	63d9      	str	r1, [r3, #60]	; 0x3c

    status = SUCCESS;
 8004480:	2001      	movs	r0, #1
 8004482:	e000      	b.n	8004486 <RTC_SmoothCalibConfig+0x36>
  }
  else
  {
    status = ERROR;
 8004484:	2000      	movs	r0, #0
  }

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;
 8004486:	22ff      	movs	r2, #255	; 0xff
 8004488:	625a      	str	r2, [r3, #36]	; 0x24
  
  return (ErrorStatus)(status);
}
 800448a:	bd30      	pop	{r4, r5, pc}
 800448c:	40002800 	.word	0x40002800
 8004490:	00020001 	.word	0x00020001

08004494 <RTC_TimeStampCmd>:
  /* Check the parameters */
  assert_param(IS_RTC_TIMESTAMP_EDGE(RTC_TimeStampEdge));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(RTC->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 8004494:	4b08      	ldr	r3, [pc, #32]	; (80044b8 <RTC_TimeStampCmd+0x24>)
 8004496:	689a      	ldr	r2, [r3, #8]
 8004498:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800449c:	f022 0208 	bic.w	r2, r2, #8

  /* Get the new configuration */
  if (NewState != DISABLE)
 80044a0:	b109      	cbz	r1, 80044a6 <RTC_TimeStampCmd+0x12>
  {
    tmpreg |= (uint32_t)(RTC_TimeStampEdge | RTC_CR_TSE);
 80044a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
  }
  else
  {
    tmpreg |= (uint32_t)(RTC_TimeStampEdge);
 80044a6:	4310      	orrs	r0, r2
  }

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80044a8:	22ca      	movs	r2, #202	; 0xca
 80044aa:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 80044ac:	2253      	movs	r2, #83	; 0x53
 80044ae:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Time Stamp TSEDGE and Enable bits */
  RTC->CR = (uint32_t)tmpreg;

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 80044b0:	22ff      	movs	r2, #255	; 0xff
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;

  /* Configure the Time Stamp TSEDGE and Enable bits */
  RTC->CR = (uint32_t)tmpreg;
 80044b2:	6098      	str	r0, [r3, #8]

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 80044b4:	625a      	str	r2, [r3, #36]	; 0x24
}
 80044b6:	4770      	bx	lr
 80044b8:	40002800 	.word	0x40002800

080044bc <RTC_GetTimeStamp>:
  *                             contains the TimeStamp date values.     
  * @retval None
  */
void RTC_GetTimeStamp(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_StampTimeStruct, 
                                      RTC_DateTypeDef* RTC_StampDateStruct)
{
 80044bc:	b538      	push	{r3, r4, r5, lr}
 80044be:	4615      	mov	r5, r2

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));

  /* Get the TimeStamp time and date registers values */
  tmptime = (uint32_t)(RTC->TSTR & RTC_TR_RESERVED_MASK);
 80044c0:	4a1a      	ldr	r2, [pc, #104]	; (800452c <RTC_GetTimeStamp+0x70>)
 80044c2:	6b13      	ldr	r3, [r2, #48]	; 0x30
  tmpdate = (uint32_t)(RTC->TSDR & RTC_DR_RESERVED_MASK);
 80044c4:	6b52      	ldr	r2, [r2, #52]	; 0x34
  *                             contains the TimeStamp date values.     
  * @retval None
  */
void RTC_GetTimeStamp(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_StampTimeStruct, 
                                      RTC_DateTypeDef* RTC_StampDateStruct)
{
 80044c6:	460c      	mov	r4, r1
  /* Get the TimeStamp time and date registers values */
  tmptime = (uint32_t)(RTC->TSTR & RTC_TR_RESERVED_MASK);
  tmpdate = (uint32_t)(RTC->TSDR & RTC_DR_RESERVED_MASK);

  /* Fill the Time structure fields with the read parameters */
  RTC_StampTimeStruct->RTC_Hours = (uint8_t)((tmptime & (RTC_TR_HT | RTC_TR_HU)) >> 16);
 80044c8:	f3c3 4105 	ubfx	r1, r3, #16, #6
 80044cc:	7021      	strb	r1, [r4, #0]
  RTC_StampTimeStruct->RTC_Minutes = (uint8_t)((tmptime & (RTC_TR_MNT | RTC_TR_MNU)) >> 8);
 80044ce:	f3c3 2106 	ubfx	r1, r3, #8, #7
 80044d2:	7061      	strb	r1, [r4, #1]
  RTC_StampTimeStruct->RTC_Seconds = (uint8_t)(tmptime & (RTC_TR_ST | RTC_TR_SU));
 80044d4:	f003 017f 	and.w	r1, r3, #127	; 0x7f
  RTC_StampTimeStruct->RTC_H12 = (uint8_t)((tmptime & (RTC_TR_PM)) >> 16);  
 80044d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044dc:	0c1b      	lsrs	r3, r3, #16
 80044de:	70e3      	strb	r3, [r4, #3]

  /* Fill the Date structure fields with the read parameters */
  RTC_StampDateStruct->RTC_Year = 0;
 80044e0:	2300      	movs	r3, #0
  tmpdate = (uint32_t)(RTC->TSDR & RTC_DR_RESERVED_MASK);

  /* Fill the Time structure fields with the read parameters */
  RTC_StampTimeStruct->RTC_Hours = (uint8_t)((tmptime & (RTC_TR_HT | RTC_TR_HU)) >> 16);
  RTC_StampTimeStruct->RTC_Minutes = (uint8_t)((tmptime & (RTC_TR_MNT | RTC_TR_MNU)) >> 8);
  RTC_StampTimeStruct->RTC_Seconds = (uint8_t)(tmptime & (RTC_TR_ST | RTC_TR_SU));
 80044e2:	70a1      	strb	r1, [r4, #2]
  RTC_StampTimeStruct->RTC_H12 = (uint8_t)((tmptime & (RTC_TR_PM)) >> 16);  

  /* Fill the Date structure fields with the read parameters */
  RTC_StampDateStruct->RTC_Year = 0;
 80044e4:	70eb      	strb	r3, [r5, #3]
  RTC_StampDateStruct->RTC_Month = (uint8_t)((tmpdate & (RTC_DR_MT | RTC_DR_MU)) >> 8);
 80044e6:	f3c2 2304 	ubfx	r3, r2, #8, #5
 80044ea:	706b      	strb	r3, [r5, #1]
  RTC_StampDateStruct->RTC_Date = (uint8_t)(tmpdate & (RTC_DR_DT | RTC_DR_DU));
 80044ec:	f002 033f 	and.w	r3, r2, #63	; 0x3f
  RTC_StampDateStruct->RTC_WeekDay = (uint8_t)((tmpdate & (RTC_DR_WDU)) >> 13);
 80044f0:	f3c2 3242 	ubfx	r2, r2, #13, #3
  RTC_StampTimeStruct->RTC_H12 = (uint8_t)((tmptime & (RTC_TR_PM)) >> 16);  

  /* Fill the Date structure fields with the read parameters */
  RTC_StampDateStruct->RTC_Year = 0;
  RTC_StampDateStruct->RTC_Month = (uint8_t)((tmpdate & (RTC_DR_MT | RTC_DR_MU)) >> 8);
  RTC_StampDateStruct->RTC_Date = (uint8_t)(tmpdate & (RTC_DR_DT | RTC_DR_DU));
 80044f4:	70ab      	strb	r3, [r5, #2]
  RTC_StampDateStruct->RTC_WeekDay = (uint8_t)((tmpdate & (RTC_DR_WDU)) >> 13);
 80044f6:	702a      	strb	r2, [r5, #0]

  /* Check the input parameters format */
  if (RTC_Format == RTC_Format_BIN)
 80044f8:	b9b8      	cbnz	r0, 800452a <RTC_GetTimeStamp+0x6e>
  {
    /* Convert the Time structure parameters to Binary format */
    RTC_StampTimeStruct->RTC_Hours = (uint8_t)RTC_Bcd2ToByte(RTC_StampTimeStruct->RTC_Hours);
 80044fa:	7820      	ldrb	r0, [r4, #0]
 80044fc:	f7ff fc30 	bl	8003d60 <RTC_Bcd2ToByte>
 8004500:	7020      	strb	r0, [r4, #0]
    RTC_StampTimeStruct->RTC_Minutes = (uint8_t)RTC_Bcd2ToByte(RTC_StampTimeStruct->RTC_Minutes);
 8004502:	7860      	ldrb	r0, [r4, #1]
 8004504:	f7ff fc2c 	bl	8003d60 <RTC_Bcd2ToByte>
 8004508:	7060      	strb	r0, [r4, #1]
    RTC_StampTimeStruct->RTC_Seconds = (uint8_t)RTC_Bcd2ToByte(RTC_StampTimeStruct->RTC_Seconds);
 800450a:	78a0      	ldrb	r0, [r4, #2]
 800450c:	f7ff fc28 	bl	8003d60 <RTC_Bcd2ToByte>
 8004510:	70a0      	strb	r0, [r4, #2]

    /* Convert the Date structure parameters to Binary format */
    RTC_StampDateStruct->RTC_Month = (uint8_t)RTC_Bcd2ToByte(RTC_StampDateStruct->RTC_Month);
 8004512:	7868      	ldrb	r0, [r5, #1]
 8004514:	f7ff fc24 	bl	8003d60 <RTC_Bcd2ToByte>
 8004518:	7068      	strb	r0, [r5, #1]
    RTC_StampDateStruct->RTC_Date = (uint8_t)RTC_Bcd2ToByte(RTC_StampDateStruct->RTC_Date);
 800451a:	78a8      	ldrb	r0, [r5, #2]
 800451c:	f7ff fc20 	bl	8003d60 <RTC_Bcd2ToByte>
 8004520:	70a8      	strb	r0, [r5, #2]
    RTC_StampDateStruct->RTC_WeekDay = (uint8_t)RTC_Bcd2ToByte(RTC_StampDateStruct->RTC_WeekDay);
 8004522:	7828      	ldrb	r0, [r5, #0]
 8004524:	f7ff fc1c 	bl	8003d60 <RTC_Bcd2ToByte>
 8004528:	7028      	strb	r0, [r5, #0]
 800452a:	bd38      	pop	{r3, r4, r5, pc}
 800452c:	40002800 	.word	0x40002800

08004530 <RTC_GetTimeStampSubSecond>:
  * @retval RTC current timestamp Subseconds value.
  */
uint32_t RTC_GetTimeStampSubSecond(void)
{
  /* Get timestamp subseconds values from the correspondent registers */
  return (uint32_t)(RTC->TSSSR);
 8004530:	4b01      	ldr	r3, [pc, #4]	; (8004538 <RTC_GetTimeStampSubSecond+0x8>)
 8004532:	6b98      	ldr	r0, [r3, #56]	; 0x38
}
 8004534:	4770      	bx	lr
 8004536:	bf00      	nop
 8004538:	40002800 	.word	0x40002800

0800453c <RTC_TamperTriggerConfig>:
  *     @arg RTC_TamperTrigger_LowLevel: Low Level of the tamper pin causes tamper event.
  *     @arg RTC_TamperTrigger_HighLevel: High Level of the tamper pin causes tamper event.
  * @retval None
  */
void RTC_TamperTriggerConfig(uint32_t RTC_Tamper, uint32_t RTC_TamperTrigger)
{
 800453c:	4b04      	ldr	r3, [pc, #16]	; (8004550 <RTC_TamperTriggerConfig+0x14>)
 800453e:	0040      	lsls	r0, r0, #1
  assert_param(IS_RTC_TAMPER_TRIGGER(RTC_TamperTrigger));
 
  if (RTC_TamperTrigger == RTC_TamperTrigger_RisingEdge)
  {  
    /* Configure the RTC_TAFCR register */
    RTC->TAFCR &= (uint32_t)((uint32_t)~(RTC_Tamper << 1));	
 8004540:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
  /* Check the parameters */
  assert_param(IS_RTC_TAMPER(RTC_Tamper)); 
  assert_param(IS_RTC_TAMPER_TRIGGER(RTC_TamperTrigger));
 
  if (RTC_TamperTrigger == RTC_TamperTrigger_RisingEdge)
 8004542:	b911      	cbnz	r1, 800454a <RTC_TamperTriggerConfig+0xe>
  {  
    /* Configure the RTC_TAFCR register */
    RTC->TAFCR &= (uint32_t)((uint32_t)~(RTC_Tamper << 1));	
 8004544:	ea22 0000 	bic.w	r0, r2, r0
 8004548:	e000      	b.n	800454c <RTC_TamperTriggerConfig+0x10>
  }
  else
  { 
    /* Configure the RTC_TAFCR register */
    RTC->TAFCR |= (uint32_t)(RTC_Tamper << 1);  
 800454a:	4310      	orrs	r0, r2
 800454c:	6418      	str	r0, [r3, #64]	; 0x40
 800454e:	4770      	bx	lr
 8004550:	40002800 	.word	0x40002800

08004554 <RTC_TamperCmd>:
  * @param  NewState: new state of the tamper pin.
  *          This parameter can be: ENABLE or DISABLE.                   
  * @retval None
  */
void RTC_TamperCmd(uint32_t RTC_Tamper, FunctionalState NewState)
{
 8004554:	4b04      	ldr	r3, [pc, #16]	; (8004568 <RTC_TamperCmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected Tamper pin */
    RTC->TAFCR |= (uint32_t)RTC_Tamper;
 8004556:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
  /* Check the parameters */
  assert_param(IS_RTC_TAMPER(RTC_Tamper));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004558:	b109      	cbz	r1, 800455e <RTC_TamperCmd+0xa>
  {
    /* Enable the selected Tamper pin */
    RTC->TAFCR |= (uint32_t)RTC_Tamper;
 800455a:	4310      	orrs	r0, r2
 800455c:	e001      	b.n	8004562 <RTC_TamperCmd+0xe>
  }
  else
  {
    /* Disable the selected Tamper pin */
    RTC->TAFCR &= (uint32_t)~RTC_Tamper;    
 800455e:	ea22 0000 	bic.w	r0, r2, r0
 8004562:	6418      	str	r0, [r3, #64]	; 0x40
 8004564:	4770      	bx	lr
 8004566:	bf00      	nop
 8004568:	40002800 	.word	0x40002800

0800456c <RTC_TamperFilterConfig>:
{
  /* Check the parameters */
  assert_param(IS_RTC_TAMPER_FILTER(RTC_TamperFilter));
   
  /* Clear TAMPFLT[1:0] bits in the RTC_TAFCR register */
  RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_TAMPFLT);
 800456c:	4b04      	ldr	r3, [pc, #16]	; (8004580 <RTC_TamperFilterConfig+0x14>)
 800456e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004570:	f422 52c0 	bic.w	r2, r2, #6144	; 0x1800
 8004574:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure the RTC_TAFCR register */
  RTC->TAFCR |= (uint32_t)RTC_TamperFilter;
 8004576:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004578:	4302      	orrs	r2, r0
 800457a:	641a      	str	r2, [r3, #64]	; 0x40
}
 800457c:	4770      	bx	lr
 800457e:	bf00      	nop
 8004580:	40002800 	.word	0x40002800

08004584 <RTC_TamperSamplingFreqConfig>:
{
  /* Check the parameters */
  assert_param(IS_RTC_TAMPER_SAMPLING_FREQ(RTC_TamperSamplingFreq));
 
  /* Clear TAMPFREQ[2:0] bits in the RTC_TAFCR register */
  RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_TAMPFREQ);
 8004584:	4b04      	ldr	r3, [pc, #16]	; (8004598 <RTC_TamperSamplingFreqConfig+0x14>)
 8004586:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004588:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800458c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure the RTC_TAFCR register */
  RTC->TAFCR |= (uint32_t)RTC_TamperSamplingFreq;
 800458e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004590:	4302      	orrs	r2, r0
 8004592:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004594:	4770      	bx	lr
 8004596:	bf00      	nop
 8004598:	40002800 	.word	0x40002800

0800459c <RTC_TamperPinsPrechargeDuration>:
{
  /* Check the parameters */
  assert_param(IS_RTC_TAMPER_PRECHARGE_DURATION(RTC_TamperPrechargeDuration));
   
  /* Clear TAMPPRCH[1:0] bits in the RTC_TAFCR register */
  RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_TAMPPRCH);
 800459c:	4b04      	ldr	r3, [pc, #16]	; (80045b0 <RTC_TamperPinsPrechargeDuration+0x14>)
 800459e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80045a0:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 80045a4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure the RTC_TAFCR register */
  RTC->TAFCR |= (uint32_t)RTC_TamperPrechargeDuration;
 80045a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80045a8:	4302      	orrs	r2, r0
 80045aa:	641a      	str	r2, [r3, #64]	; 0x40
}
 80045ac:	4770      	bx	lr
 80045ae:	bf00      	nop
 80045b0:	40002800 	.word	0x40002800

080045b4 <RTC_TimeStampOnTamperDetectionCmd>:
  * @param  NewState: new state of the timestamp on tamper event.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RTC_TimeStampOnTamperDetectionCmd(FunctionalState NewState)
{
 80045b4:	4b04      	ldr	r3, [pc, #16]	; (80045c8 <RTC_TimeStampOnTamperDetectionCmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
   
  if (NewState != DISABLE)
  {
    /* Save timestamp on tamper detection event */
    RTC->TAFCR |= (uint32_t)RTC_TAFCR_TAMPTS;
 80045b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
void RTC_TimeStampOnTamperDetectionCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
   
  if (NewState != DISABLE)
 80045b8:	b110      	cbz	r0, 80045c0 <RTC_TimeStampOnTamperDetectionCmd+0xc>
  {
    /* Save timestamp on tamper detection event */
    RTC->TAFCR |= (uint32_t)RTC_TAFCR_TAMPTS;
 80045ba:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80045be:	e001      	b.n	80045c4 <RTC_TimeStampOnTamperDetectionCmd+0x10>
  }
  else
  {
    /* Tamper detection does not cause a timestamp to be saved */
    RTC->TAFCR &= (uint32_t)~RTC_TAFCR_TAMPTS;    
 80045c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80045c4:	641a      	str	r2, [r3, #64]	; 0x40
 80045c6:	4770      	bx	lr
 80045c8:	40002800 	.word	0x40002800

080045cc <RTC_TamperPullUpCmd>:
  * @param  NewState: new state of tamper pull up.
  *   This parameter can be: ENABLE or DISABLE.                   
  * @retval None
  */
void RTC_TamperPullUpCmd(FunctionalState NewState)
{
 80045cc:	4b04      	ldr	r3, [pc, #16]	; (80045e0 <RTC_TamperPullUpCmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
 if (NewState != DISABLE)
  {
    /* Enable precharge of the selected Tamper pin */
    RTC->TAFCR &= (uint32_t)~RTC_TAFCR_TAMPPUDIS; 
 80045ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
void RTC_TamperPullUpCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
 if (NewState != DISABLE)
 80045d0:	b110      	cbz	r0, 80045d8 <RTC_TamperPullUpCmd+0xc>
  {
    /* Enable precharge of the selected Tamper pin */
    RTC->TAFCR &= (uint32_t)~RTC_TAFCR_TAMPPUDIS; 
 80045d2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80045d6:	e001      	b.n	80045dc <RTC_TamperPullUpCmd+0x10>
  }
  else
  {
    /* Disable precharge of the selected Tamper pin */
    RTC->TAFCR |= (uint32_t)RTC_TAFCR_TAMPPUDIS;    
 80045d8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80045dc:	641a      	str	r2, [r3, #64]	; 0x40
 80045de:	4770      	bx	lr
 80045e0:	40002800 	.word	0x40002800

080045e4 <RTC_WriteBackupRegister>:
  *                          specify the register.
  * @param  Data: Data to be written in the specified RTC Backup data register.                     
  * @retval None
  */
void RTC_WriteBackupRegister(uint32_t RTC_BKP_DR, uint32_t Data)
{
 80045e4:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 80045e6:	2300      	movs	r3, #0
 80045e8:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_RTC_BKP(RTC_BKP_DR));

  tmp = RTC_BASE + 0x50;
 80045ea:	4b05      	ldr	r3, [pc, #20]	; (8004600 <RTC_WriteBackupRegister+0x1c>)
 80045ec:	9301      	str	r3, [sp, #4]
  tmp += (RTC_BKP_DR * 4);
 80045ee:	9b01      	ldr	r3, [sp, #4]
 80045f0:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80045f4:	9301      	str	r3, [sp, #4]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80045f6:	9b01      	ldr	r3, [sp, #4]
 80045f8:	6019      	str	r1, [r3, #0]
}
 80045fa:	b002      	add	sp, #8
 80045fc:	4770      	bx	lr
 80045fe:	bf00      	nop
 8004600:	40002850 	.word	0x40002850

08004604 <RTC_ReadBackupRegister>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to 
  *                          specify the register.                   
  * @retval None
  */
uint32_t RTC_ReadBackupRegister(uint32_t RTC_BKP_DR)
{
 8004604:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 8004606:	2300      	movs	r3, #0
 8004608:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_RTC_BKP(RTC_BKP_DR));

  tmp = RTC_BASE + 0x50;
 800460a:	4b05      	ldr	r3, [pc, #20]	; (8004620 <RTC_ReadBackupRegister+0x1c>)
 800460c:	9301      	str	r3, [sp, #4]
  tmp += (RTC_BKP_DR * 4);
 800460e:	9b01      	ldr	r3, [sp, #4]
 8004610:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8004614:	9301      	str	r3, [sp, #4]
  
  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8004616:	9b01      	ldr	r3, [sp, #4]
 8004618:	6818      	ldr	r0, [r3, #0]
}
 800461a:	b002      	add	sp, #8
 800461c:	4770      	bx	lr
 800461e:	bf00      	nop
 8004620:	40002850 	.word	0x40002850

08004624 <RTC_TamperPinSelection>:
void RTC_TamperPinSelection(uint32_t RTC_TamperPin)
{
  /* Check the parameters */
  assert_param(IS_RTC_TAMPER_PIN(RTC_TamperPin));
  
  RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_TAMPINSEL);
 8004624:	4b04      	ldr	r3, [pc, #16]	; (8004638 <RTC_TamperPinSelection+0x14>)
 8004626:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004628:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800462c:	641a      	str	r2, [r3, #64]	; 0x40
  RTC->TAFCR |= (uint32_t)(RTC_TamperPin);  
 800462e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004630:	4302      	orrs	r2, r0
 8004632:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004634:	4770      	bx	lr
 8004636:	bf00      	nop
 8004638:	40002800 	.word	0x40002800

0800463c <RTC_TimeStampPinSelection>:
void RTC_TimeStampPinSelection(uint32_t RTC_TimeStampPin)
{
  /* Check the parameters */
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));
  
  RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_TSINSEL);
 800463c:	4b04      	ldr	r3, [pc, #16]	; (8004650 <RTC_TimeStampPinSelection+0x14>)
 800463e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004640:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8004644:	641a      	str	r2, [r3, #64]	; 0x40
  RTC->TAFCR |= (uint32_t)(RTC_TimeStampPin);  
 8004646:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004648:	4302      	orrs	r2, r0
 800464a:	641a      	str	r2, [r3, #64]	; 0x40
}
 800464c:	4770      	bx	lr
 800464e:	bf00      	nop
 8004650:	40002800 	.word	0x40002800

08004654 <RTC_OutputTypeConfig>:
void RTC_OutputTypeConfig(uint32_t RTC_OutputType)
{
  /* Check the parameters */
  assert_param(IS_RTC_OUTPUT_TYPE(RTC_OutputType));
  
  RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_ALARMOUTTYPE);
 8004654:	4b04      	ldr	r3, [pc, #16]	; (8004668 <RTC_OutputTypeConfig+0x14>)
 8004656:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004658:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800465c:	641a      	str	r2, [r3, #64]	; 0x40
  RTC->TAFCR |= (uint32_t)(RTC_OutputType);  
 800465e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004660:	4302      	orrs	r2, r0
 8004662:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004664:	4770      	bx	lr
 8004666:	bf00      	nop
 8004668:	40002800 	.word	0x40002800

0800466c <RTC_SynchroShiftConfig>:
  /* Check the parameters */
  assert_param(IS_RTC_SHIFT_ADD1S(RTC_ShiftAdd1S));
  assert_param(IS_RTC_SHIFT_SUBFS(RTC_ShiftSubFS));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 800466c:	4b14      	ldr	r3, [pc, #80]	; (80046c0 <RTC_SynchroShiftConfig+0x54>)
 800466e:	22ca      	movs	r2, #202	; 0xca
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Shift registers are configured
  *          - ERROR: RTC Shift registers are not configured
*/
ErrorStatus RTC_SynchroShiftConfig(uint32_t RTC_ShiftAdd1S, uint32_t RTC_ShiftSubFS)
{
 8004670:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_RTC_SHIFT_ADD1S(RTC_ShiftAdd1S));
  assert_param(IS_RTC_SHIFT_SUBFS(RTC_ShiftSubFS));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8004672:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8004674:	2253      	movs	r2, #83	; 0x53
 8004676:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Check if a Shift is pending*/
  if ((RTC->ISR & RTC_ISR_SHPF) != RESET)
 8004678:	68da      	ldr	r2, [r3, #12]
 800467a:	0712      	lsls	r2, r2, #28
 800467c:	d507      	bpl.n	800468e <RTC_SynchroShiftConfig+0x22>
 800467e:	f241 0201 	movw	r2, #4097	; 0x1001
  {
    /* Wait until the shift is completed*/
    while (((RTC->ISR & RTC_ISR_SHPF) != RESET) && (shpfcount != SHPF_TIMEOUT))
 8004682:	68dc      	ldr	r4, [r3, #12]
 8004684:	f014 0f08 	tst.w	r4, #8
 8004688:	d001      	beq.n	800468e <RTC_SynchroShiftConfig+0x22>
 800468a:	3a01      	subs	r2, #1
 800468c:	d1f9      	bne.n	8004682 <RTC_SynchroShiftConfig+0x16>
      shpfcount++;
    }
  }

  /* Check if the Shift pending is completed or if there is no Shift operation at all*/
  if ((RTC->ISR & RTC_ISR_SHPF) == RESET)
 800468e:	4b0c      	ldr	r3, [pc, #48]	; (80046c0 <RTC_SynchroShiftConfig+0x54>)
 8004690:	68da      	ldr	r2, [r3, #12]
 8004692:	f012 0208 	ands.w	r2, r2, #8
 8004696:	d10b      	bne.n	80046b0 <RTC_SynchroShiftConfig+0x44>
  {
    /* check if the reference clock detection is disabled */
    if((RTC->CR & RTC_CR_REFCKON) == RESET)
 8004698:	689c      	ldr	r4, [r3, #8]
 800469a:	f014 0f10 	tst.w	r4, #16
 800469e:	d109      	bne.n	80046b4 <RTC_SynchroShiftConfig+0x48>
    {
      /* Configure the Shift settings */
      RTC->SHIFTR = (uint32_t)(uint32_t)(RTC_ShiftSubFS) | (uint32_t)(RTC_ShiftAdd1S);
 80046a0:	4308      	orrs	r0, r1
 80046a2:	62d8      	str	r0, [r3, #44]	; 0x2c
    
      if(RTC_WaitForSynchro() == ERROR)
 80046a4:	f7ff fbbe 	bl	8003e24 <RTC_WaitForSynchro>
      {
        status = ERROR;
 80046a8:	3000      	adds	r0, #0
 80046aa:	bf18      	it	ne
 80046ac:	2001      	movne	r0, #1
 80046ae:	e002      	b.n	80046b6 <RTC_SynchroShiftConfig+0x4a>
      status = ERROR;
    }
  }
  else
  {
    status = ERROR;
 80046b0:	2000      	movs	r0, #0
 80046b2:	e000      	b.n	80046b6 <RTC_SynchroShiftConfig+0x4a>
        status = SUCCESS;
      }
    }
    else
    {
      status = ERROR;
 80046b4:	4610      	mov	r0, r2
  {
    status = ERROR;
  }

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;
 80046b6:	4b02      	ldr	r3, [pc, #8]	; (80046c0 <RTC_SynchroShiftConfig+0x54>)
 80046b8:	22ff      	movs	r2, #255	; 0xff
 80046ba:	625a      	str	r2, [r3, #36]	; 0x24
  
  return (ErrorStatus)(status);
}
 80046bc:	bd10      	pop	{r4, pc}
 80046be:	bf00      	nop
 80046c0:	40002800 	.word	0x40002800

080046c4 <RTC_ITConfig>:
  /* Check the parameters */
  assert_param(IS_RTC_CONFIG_IT(RTC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80046c4:	4b0e      	ldr	r3, [pc, #56]	; (8004700 <RTC_ITConfig+0x3c>)
 80046c6:	22ca      	movs	r2, #202	; 0xca
 80046c8:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 80046ca:	2253      	movs	r2, #83	; 0x53
 80046cc:	625a      	str	r2, [r3, #36]	; 0x24
 80046ce:	f020 0204 	bic.w	r2, r0, #4

  if (NewState != DISABLE)
 80046d2:	b139      	cbz	r1, 80046e4 <RTC_ITConfig+0x20>
  {
    /* Configure the Interrupts in the RTC_CR register */
    RTC->CR |= (uint32_t)(RTC_IT & ~RTC_TAFCR_TAMPIE);
 80046d4:	6899      	ldr	r1, [r3, #8]
 80046d6:	430a      	orrs	r2, r1
 80046d8:	609a      	str	r2, [r3, #8]
    /* Configure the Tamper Interrupt in the RTC_TAFCR */
    RTC->TAFCR |= (uint32_t)(RTC_IT & RTC_TAFCR_TAMPIE);
 80046da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80046dc:	f000 0004 	and.w	r0, r0, #4
 80046e0:	4310      	orrs	r0, r2
 80046e2:	e008      	b.n	80046f6 <RTC_ITConfig+0x32>
  }
  else
  {
    /* Configure the Interrupts in the RTC_CR register */
    RTC->CR &= (uint32_t)~(RTC_IT & (uint32_t)~RTC_TAFCR_TAMPIE);
 80046e4:	6899      	ldr	r1, [r3, #8]
 80046e6:	ea21 0202 	bic.w	r2, r1, r2
 80046ea:	609a      	str	r2, [r3, #8]
    /* Configure the Tamper Interrupt in the RTC_TAFCR */
    RTC->TAFCR &= (uint32_t)~(RTC_IT & RTC_TAFCR_TAMPIE);
 80046ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80046ee:	f000 0004 	and.w	r0, r0, #4
 80046f2:	ea22 0000 	bic.w	r0, r2, r0
 80046f6:	6418      	str	r0, [r3, #64]	; 0x40
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 80046f8:	4b01      	ldr	r3, [pc, #4]	; (8004700 <RTC_ITConfig+0x3c>)
 80046fa:	22ff      	movs	r2, #255	; 0xff
 80046fc:	625a      	str	r2, [r3, #36]	; 0x24
}
 80046fe:	4770      	bx	lr
 8004700:	40002800 	.word	0x40002800

08004704 <RTC_GetFlagStatus>:
  
  /* Check the parameters */
  assert_param(IS_RTC_GET_FLAG(RTC_FLAG));
  
  /* Get all the flags */
  tmpreg = (uint32_t)(RTC->ISR & RTC_FLAGS_MASK);
 8004704:	4b04      	ldr	r3, [pc, #16]	; (8004718 <RTC_GetFlagStatus+0x14>)
 8004706:	68da      	ldr	r2, [r3, #12]
 8004708:	4b04      	ldr	r3, [pc, #16]	; (800471c <RTC_GetFlagStatus+0x18>)
 800470a:	4013      	ands	r3, r2
  
  /* Return the status of the flag */
  if ((tmpreg & RTC_FLAG) != (uint32_t)RESET)
  {
    bitstatus = SET;
 800470c:	4203      	tst	r3, r0
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800470e:	bf0c      	ite	eq
 8004710:	2000      	moveq	r0, #0
 8004712:	2001      	movne	r0, #1
 8004714:	4770      	bx	lr
 8004716:	bf00      	nop
 8004718:	40002800 	.word	0x40002800
 800471c:	00013f7f 	.word	0x00013f7f

08004720 <RTC_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_RTC_CLEAR_FLAG(RTC_FLAG));

  /* Clear the Flags in the RTC_ISR register */
  RTC->ISR = (uint32_t)((uint32_t)(~((RTC_FLAG | RTC_ISR_INIT)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));  
 8004720:	4b05      	ldr	r3, [pc, #20]	; (8004738 <RTC_ClearFlag+0x18>)
 8004722:	68da      	ldr	r2, [r3, #12]
 8004724:	b280      	uxth	r0, r0
 8004726:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 800472a:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800472e:	ea62 0200 	orn	r2, r2, r0
 8004732:	60da      	str	r2, [r3, #12]
}
 8004734:	4770      	bx	lr
 8004736:	bf00      	nop
 8004738:	40002800 	.word	0x40002800

0800473c <RTC_GetITStatus>:
 
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT));
  
  /* Get the TAMPER Interrupt enable bit and pending bit */
  tmpreg = (uint32_t)(RTC->TAFCR & (RTC_TAFCR_TAMPIE));
 800473c:	4b0a      	ldr	r3, [pc, #40]	; (8004768 <RTC_GetITStatus+0x2c>)
 800473e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  *            @arg RTC_IT_ALRA: Alarm A interrupt 
  *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt 
  * @retval The new state of RTC_IT (SET or RESET).
  */
ITStatus RTC_GetITStatus(uint32_t RTC_IT)
{
 8004740:	b510      	push	{r4, lr}
  
  /* Get the TAMPER Interrupt enable bit and pending bit */
  tmpreg = (uint32_t)(RTC->TAFCR & (RTC_TAFCR_TAMPIE));
 
  /* Get the Interrupt enable Status */
  enablestatus = (uint32_t)((RTC->CR & RTC_IT) | (tmpreg & (RTC_IT >> 15)));
 8004742:	689c      	ldr	r4, [r3, #8]
  
  /* Get the Interrupt pending bit */
  tmpreg = (uint32_t)((RTC->ISR & (uint32_t)(RTC_IT >> 4)));
 8004744:	68d9      	ldr	r1, [r3, #12]
 
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT));
  
  /* Get the TAMPER Interrupt enable bit and pending bit */
  tmpreg = (uint32_t)(RTC->TAFCR & (RTC_TAFCR_TAMPIE));
 8004746:	f002 0204 	and.w	r2, r2, #4
 
  /* Get the Interrupt enable Status */
  enablestatus = (uint32_t)((RTC->CR & RTC_IT) | (tmpreg & (RTC_IT >> 15)));
 800474a:	ea02 32d0 	and.w	r2, r2, r0, lsr #15
 800474e:	ea00 0304 	and.w	r3, r0, r4
  
  /* Get the Interrupt pending bit */
  tmpreg = (uint32_t)((RTC->ISR & (uint32_t)(RTC_IT >> 4)));
  
  /* Get the status of the Interrupt */
  if ((enablestatus != (uint32_t)RESET) && ((tmpreg & 0x0000FFFF) != (uint32_t)RESET))
 8004752:	4313      	orrs	r3, r2
 8004754:	d006      	beq.n	8004764 <RTC_GetITStatus+0x28>
 
  /* Get the Interrupt enable Status */
  enablestatus = (uint32_t)((RTC->CR & RTC_IT) | (tmpreg & (RTC_IT >> 15)));
  
  /* Get the Interrupt pending bit */
  tmpreg = (uint32_t)((RTC->ISR & (uint32_t)(RTC_IT >> 4)));
 8004756:	b28b      	uxth	r3, r1
  *            @arg RTC_IT_ALRB: Alarm B interrupt 
  *            @arg RTC_IT_ALRA: Alarm A interrupt 
  *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt 
  * @retval The new state of RTC_IT (SET or RESET).
  */
ITStatus RTC_GetITStatus(uint32_t RTC_IT)
 8004758:	ea13 1310 	ands.w	r3, r3, r0, lsr #4
  tmpreg = (uint32_t)((RTC->ISR & (uint32_t)(RTC_IT >> 4)));
  
  /* Get the status of the Interrupt */
  if ((enablestatus != (uint32_t)RESET) && ((tmpreg & 0x0000FFFF) != (uint32_t)RESET))
  {
    bitstatus = SET;
 800475c:	bf0c      	ite	eq
 800475e:	2000      	moveq	r0, #0
 8004760:	2001      	movne	r0, #1
 8004762:	bd10      	pop	{r4, pc}
  }
  else
  {
    bitstatus = RESET;
 8004764:	4618      	mov	r0, r3
  }
  return bitstatus;
}
 8004766:	bd10      	pop	{r4, pc}
 8004768:	40002800 	.word	0x40002800

0800476c <RTC_ClearITPendingBit>:

  /* Get the RTC_ISR Interrupt pending bits mask */
  tmpreg = (uint32_t)(RTC_IT >> 4);

  /* Clear the interrupt pending bits in the RTC_ISR register */
  RTC->ISR = (uint32_t)((uint32_t)(~((tmpreg | RTC_ISR_INIT)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT))); 
 800476c:	4b05      	ldr	r3, [pc, #20]	; (8004784 <RTC_ClearITPendingBit+0x18>)
 800476e:	68da      	ldr	r2, [r3, #12]
 8004770:	f3c0 100f 	ubfx	r0, r0, #4, #16
 8004774:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 8004778:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800477c:	ea62 0200 	orn	r2, r2, r0
 8004780:	60da      	str	r2, [r3, #12]
}
 8004782:	4770      	bx	lr
 8004784:	40002800 	.word	0x40002800

08004788 <SDIO_DeInit>:
  * @brief  Deinitializes the SDIO peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void SDIO_DeInit(void)
{
 8004788:	b508      	push	{r3, lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_SDIO, ENABLE);
 800478a:	2101      	movs	r1, #1
 800478c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004790:	f7ff f9f6 	bl	8003b80 <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_SDIO, DISABLE);
 8004794:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004798:	2100      	movs	r1, #0
}
 800479a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval None
  */
void SDIO_DeInit(void)
{
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_SDIO, ENABLE);
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_SDIO, DISABLE);
 800479e:	f7ff b9ef 	b.w	8003b80 <RCC_APB2PeriphResetCmd>

080047a2 <SDIO_Init>:
  * @param  SDIO_InitStruct : pointer to a SDIO_InitTypeDef structure 
  *         that contains the configuration information for the SDIO peripheral.
  * @retval None
  */
void SDIO_Init(SDIO_InitTypeDef* SDIO_InitStruct)
{
 80047a2:	b510      	push	{r4, lr}
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 80047a4:	6881      	ldr	r1, [r0, #8]
 80047a6:	6844      	ldr	r4, [r0, #4]
  assert_param(IS_SDIO_BUS_WIDE(SDIO_InitStruct->SDIO_BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(SDIO_InitStruct->SDIO_HardwareFlowControl)); 
   
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
 80047a8:	4a08      	ldr	r2, [pc, #32]	; (80047cc <SDIO_Init+0x2a>)
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 80047aa:	4321      	orrs	r1, r4
 80047ac:	68c4      	ldr	r4, [r0, #12]
  assert_param(IS_SDIO_BUS_WIDE(SDIO_InitStruct->SDIO_BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(SDIO_InitStruct->SDIO_HardwareFlowControl)); 
   
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
 80047ae:	6853      	ldr	r3, [r2, #4]
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 80047b0:	4321      	orrs	r1, r4
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
 80047b2:	6804      	ldr	r4, [r0, #0]
 80047b4:	4321      	orrs	r1, r4
 80047b6:	6904      	ldr	r4, [r0, #16]
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
  
  /* Clear CLKDIV, PWRSAV, BYPASS, WIDBUS, NEGEDGE, HWFC_EN bits */
  tmpreg &= CLKCR_CLEAR_MASK;
 80047b8:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
 80047bc:	4321      	orrs	r1, r4
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
  
  /* Clear CLKDIV, PWRSAV, BYPASS, WIDBUS, NEGEDGE, HWFC_EN bits */
  tmpreg &= CLKCR_CLEAR_MASK;
 80047be:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
             SDIO_InitStruct->SDIO_ClockEdge | SDIO_InitStruct->SDIO_HardwareFlowControl); 
 80047c2:	430b      	orrs	r3, r1
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 80047c4:	7d01      	ldrb	r1, [r0, #20]
 80047c6:	430b      	orrs	r3, r1
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
             SDIO_InitStruct->SDIO_ClockEdge | SDIO_InitStruct->SDIO_HardwareFlowControl); 
  
  /* Write to SDIO CLKCR */
  SDIO->CLKCR = tmpreg;
 80047c8:	6053      	str	r3, [r2, #4]
}
 80047ca:	bd10      	pop	{r4, pc}
 80047cc:	40012c00 	.word	0x40012c00

080047d0 <SDIO_StructInit>:
  * @retval None
  */
void SDIO_StructInit(SDIO_InitTypeDef* SDIO_InitStruct)
{
  /* SDIO_InitStruct members default value */
  SDIO_InitStruct->SDIO_ClockDiv = 0x00;
 80047d0:	2300      	movs	r3, #0
 80047d2:	7503      	strb	r3, [r0, #20]
  SDIO_InitStruct->SDIO_ClockEdge = SDIO_ClockEdge_Rising;
 80047d4:	6003      	str	r3, [r0, #0]
  SDIO_InitStruct->SDIO_ClockBypass = SDIO_ClockBypass_Disable;
 80047d6:	6043      	str	r3, [r0, #4]
  SDIO_InitStruct->SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
 80047d8:	6083      	str	r3, [r0, #8]
  SDIO_InitStruct->SDIO_BusWide = SDIO_BusWide_1b;
 80047da:	60c3      	str	r3, [r0, #12]
  SDIO_InitStruct->SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
 80047dc:	6103      	str	r3, [r0, #16]
}
 80047de:	4770      	bx	lr

080047e0 <SDIO_ClockCmd>:
void SDIO_ClockCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CLKCR_CLKEN_BB = (uint32_t)NewState;
 80047e0:	4b01      	ldr	r3, [pc, #4]	; (80047e8 <SDIO_ClockCmd+0x8>)
 80047e2:	6018      	str	r0, [r3, #0]
}
 80047e4:	4770      	bx	lr
 80047e6:	bf00      	nop
 80047e8:	422580a0 	.word	0x422580a0

080047ec <SDIO_SetPowerState>:
void SDIO_SetPowerState(uint32_t SDIO_PowerState)
{
  /* Check the parameters */
  assert_param(IS_SDIO_POWER_STATE(SDIO_PowerState));
  
  SDIO->POWER = SDIO_PowerState;
 80047ec:	4b01      	ldr	r3, [pc, #4]	; (80047f4 <SDIO_SetPowerState+0x8>)
 80047ee:	6018      	str	r0, [r3, #0]
}
 80047f0:	4770      	bx	lr
 80047f2:	bf00      	nop
 80047f4:	40012c00 	.word	0x40012c00

080047f8 <SDIO_GetPowerState>:
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(void)
{
  return (SDIO->POWER & (~PWR_PWRCTRL_MASK));
 80047f8:	4b02      	ldr	r3, [pc, #8]	; (8004804 <SDIO_GetPowerState+0xc>)
 80047fa:	6818      	ldr	r0, [r3, #0]
}
 80047fc:	f000 0003 	and.w	r0, r0, #3
 8004800:	4770      	bx	lr
 8004802:	bf00      	nop
 8004804:	40012c00 	.word	0x40012c00

08004808 <SDIO_SendCommand>:
  assert_param(IS_SDIO_WAIT(SDIO_CmdInitStruct->SDIO_Wait));
  assert_param(IS_SDIO_CPSM(SDIO_CmdInitStruct->SDIO_CPSM));
  
/*---------------------------- SDIO ARG Configuration ------------------------*/
  /* Set the SDIO Argument value */
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
 8004808:	6802      	ldr	r2, [r0, #0]
 800480a:	4b09      	ldr	r3, [pc, #36]	; (8004830 <SDIO_SendCommand+0x28>)
  *         structure that contains the configuration information for the SDIO 
  *         command.
  * @retval None
  */
void SDIO_SendCommand(SDIO_CmdInitTypeDef *SDIO_CmdInitStruct)
{
 800480c:	b510      	push	{r4, lr}
  assert_param(IS_SDIO_WAIT(SDIO_CmdInitStruct->SDIO_Wait));
  assert_param(IS_SDIO_CPSM(SDIO_CmdInitStruct->SDIO_CPSM));
  
/*---------------------------- SDIO ARG Configuration ------------------------*/
  /* Set the SDIO Argument value */
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
 800480e:	609a      	str	r2, [r3, #8]
  tmpreg &= CMD_CLEAR_MASK;
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 8004810:	6884      	ldr	r4, [r0, #8]
 8004812:	6841      	ldr	r1, [r0, #4]
  /* Set the SDIO Argument value */
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
  
/*---------------------------- SDIO CMD Configuration ------------------------*/  
  /* Get the SDIO CMD value */
  tmpreg = SDIO->CMD;
 8004814:	68da      	ldr	r2, [r3, #12]
  tmpreg &= CMD_CLEAR_MASK;
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 8004816:	4321      	orrs	r1, r4
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
 8004818:	68c4      	ldr	r4, [r0, #12]
 800481a:	6900      	ldr	r0, [r0, #16]
  
/*---------------------------- SDIO CMD Configuration ------------------------*/  
  /* Get the SDIO CMD value */
  tmpreg = SDIO->CMD;
  /* Clear CMDINDEX, WAITRESP, WAITINT, WAITPEND, CPSMEN bits */
  tmpreg &= CMD_CLEAR_MASK;
 800481c:	f422 62ff 	bic.w	r2, r2, #2040	; 0x7f8
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
 8004820:	4321      	orrs	r1, r4
  
/*---------------------------- SDIO CMD Configuration ------------------------*/  
  /* Get the SDIO CMD value */
  tmpreg = SDIO->CMD;
  /* Clear CMDINDEX, WAITRESP, WAITINT, WAITPEND, CPSMEN bits */
  tmpreg &= CMD_CLEAR_MASK;
 8004822:	f022 0207 	bic.w	r2, r2, #7
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
 8004826:	4301      	orrs	r1, r0
  tmpreg &= CMD_CLEAR_MASK;
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 8004828:	430a      	orrs	r2, r1
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
  
  /* Write to SDIO CMD */
  SDIO->CMD = tmpreg;
 800482a:	60da      	str	r2, [r3, #12]
}
 800482c:	bd10      	pop	{r4, pc}
 800482e:	bf00      	nop
 8004830:	40012c00 	.word	0x40012c00

08004834 <SDIO_CmdStructInit>:
  * @retval None
  */
void SDIO_CmdStructInit(SDIO_CmdInitTypeDef* SDIO_CmdInitStruct)
{
  /* SDIO_CmdInitStruct members default value */
  SDIO_CmdInitStruct->SDIO_Argument = 0x00;
 8004834:	2300      	movs	r3, #0
 8004836:	6003      	str	r3, [r0, #0]
  SDIO_CmdInitStruct->SDIO_CmdIndex = 0x00;
 8004838:	6043      	str	r3, [r0, #4]
  SDIO_CmdInitStruct->SDIO_Response = SDIO_Response_No;
 800483a:	6083      	str	r3, [r0, #8]
  SDIO_CmdInitStruct->SDIO_Wait = SDIO_Wait_No;
 800483c:	60c3      	str	r3, [r0, #12]
  SDIO_CmdInitStruct->SDIO_CPSM = SDIO_CPSM_Disable;
 800483e:	6103      	str	r3, [r0, #16]
}
 8004840:	4770      	bx	lr

08004842 <SDIO_GetCommandResponse>:
  * @param  None
  * @retval Returns the command index of the last command response received.
  */
uint8_t SDIO_GetCommandResponse(void)
{
  return (uint8_t)(SDIO->RESPCMD);
 8004842:	4b02      	ldr	r3, [pc, #8]	; (800484c <SDIO_GetCommandResponse+0xa>)
 8004844:	6918      	ldr	r0, [r3, #16]
}
 8004846:	b2c0      	uxtb	r0, r0
 8004848:	4770      	bx	lr
 800484a:	bf00      	nop
 800484c:	40012c00 	.word	0x40012c00

08004850 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4
  * @retval The Corresponding response register value.
  */
uint32_t SDIO_GetResponse(uint32_t SDIO_RESP)
{
 8004850:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 8004852:	2300      	movs	r3, #0
 8004854:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(SDIO_RESP));

  tmp = SDIO_RESP_ADDR + SDIO_RESP;
 8004856:	4b03      	ldr	r3, [pc, #12]	; (8004864 <SDIO_GetResponse+0x14>)
 8004858:	18c3      	adds	r3, r0, r3
 800485a:	9301      	str	r3, [sp, #4]
  
  return (*(__IO uint32_t *) tmp); 
 800485c:	9b01      	ldr	r3, [sp, #4]
 800485e:	6818      	ldr	r0, [r3, #0]
}
 8004860:	b002      	add	sp, #8
 8004862:	4770      	bx	lr
 8004864:	40012c14 	.word	0x40012c14

08004868 <SDIO_DataConfig>:
  assert_param(IS_SDIO_TRANSFER_MODE(SDIO_DataInitStruct->SDIO_TransferMode));
  assert_param(IS_SDIO_DPSM(SDIO_DataInitStruct->SDIO_DPSM));

/*---------------------------- SDIO DTIMER Configuration ---------------------*/
  /* Set the SDIO Data TimeOut value */
  SDIO->DTIMER = SDIO_DataInitStruct->SDIO_DataTimeOut;
 8004868:	6802      	ldr	r2, [r0, #0]
 800486a:	4b09      	ldr	r3, [pc, #36]	; (8004890 <SDIO_DataConfig+0x28>)
  * @param  SDIO_DataInitStruct : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDIO command.
  * @retval None
  */
void SDIO_DataConfig(SDIO_DataInitTypeDef* SDIO_DataInitStruct)
{
 800486c:	b510      	push	{r4, lr}
  assert_param(IS_SDIO_TRANSFER_MODE(SDIO_DataInitStruct->SDIO_TransferMode));
  assert_param(IS_SDIO_DPSM(SDIO_DataInitStruct->SDIO_DPSM));

/*---------------------------- SDIO DTIMER Configuration ---------------------*/
  /* Set the SDIO Data TimeOut value */
  SDIO->DTIMER = SDIO_DataInitStruct->SDIO_DataTimeOut;
 800486e:	625a      	str	r2, [r3, #36]	; 0x24

/*---------------------------- SDIO DLEN Configuration -----------------------*/
  /* Set the SDIO DataLength value */
  SDIO->DLEN = SDIO_DataInitStruct->SDIO_DataLength;
 8004870:	6842      	ldr	r2, [r0, #4]
 8004872:	629a      	str	r2, [r3, #40]	; 0x28
  tmpreg &= DCTRL_CLEAR_MASK;
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 8004874:	68c4      	ldr	r4, [r0, #12]
 8004876:	6882      	ldr	r2, [r0, #8]
  /* Set the SDIO DataLength value */
  SDIO->DLEN = SDIO_DataInitStruct->SDIO_DataLength;

/*---------------------------- SDIO DCTRL Configuration ----------------------*/  
  /* Get the SDIO DCTRL value */
  tmpreg = SDIO->DCTRL;
 8004878:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
  tmpreg &= DCTRL_CLEAR_MASK;
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 800487a:	4322      	orrs	r2, r4
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;
 800487c:	6904      	ldr	r4, [r0, #16]
 800487e:	6940      	ldr	r0, [r0, #20]
 8004880:	4322      	orrs	r2, r4

/*---------------------------- SDIO DCTRL Configuration ----------------------*/  
  /* Get the SDIO DCTRL value */
  tmpreg = SDIO->DCTRL;
  /* Clear DEN, DTMODE, DTDIR and DBCKSIZE bits */
  tmpreg &= DCTRL_CLEAR_MASK;
 8004882:	f021 01f7 	bic.w	r1, r1, #247	; 0xf7
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;
 8004886:	4302      	orrs	r2, r0
  tmpreg &= DCTRL_CLEAR_MASK;
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 8004888:	430a      	orrs	r2, r1
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;

  /* Write to SDIO DCTRL */
  SDIO->DCTRL = tmpreg;
 800488a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800488c:	bd10      	pop	{r4, pc}
 800488e:	bf00      	nop
 8004890:	40012c00 	.word	0x40012c00

08004894 <SDIO_DataStructInit>:
  * @retval None
  */
void SDIO_DataStructInit(SDIO_DataInitTypeDef* SDIO_DataInitStruct)
{
  /* SDIO_DataInitStruct members default value */
  SDIO_DataInitStruct->SDIO_DataTimeOut = 0xFFFFFFFF;
 8004894:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004898:	6003      	str	r3, [r0, #0]
  SDIO_DataInitStruct->SDIO_DataLength = 0x00;
 800489a:	2300      	movs	r3, #0
 800489c:	6043      	str	r3, [r0, #4]
  SDIO_DataInitStruct->SDIO_DataBlockSize = SDIO_DataBlockSize_1b;
 800489e:	6083      	str	r3, [r0, #8]
  SDIO_DataInitStruct->SDIO_TransferDir = SDIO_TransferDir_ToCard;
 80048a0:	60c3      	str	r3, [r0, #12]
  SDIO_DataInitStruct->SDIO_TransferMode = SDIO_TransferMode_Block;  
 80048a2:	6103      	str	r3, [r0, #16]
  SDIO_DataInitStruct->SDIO_DPSM = SDIO_DPSM_Disable;
 80048a4:	6143      	str	r3, [r0, #20]
}
 80048a6:	4770      	bx	lr

080048a8 <SDIO_GetDataCounter>:
  * @param  None
  * @retval Number of remaining data bytes to be transferred
  */
uint32_t SDIO_GetDataCounter(void)
{ 
  return SDIO->DCOUNT;
 80048a8:	4b01      	ldr	r3, [pc, #4]	; (80048b0 <SDIO_GetDataCounter+0x8>)
 80048aa:	6b18      	ldr	r0, [r3, #48]	; 0x30
}
 80048ac:	4770      	bx	lr
 80048ae:	bf00      	nop
 80048b0:	40012c00 	.word	0x40012c00

080048b4 <SDIO_ReadData>:
  * @param  None
  * @retval Data received
  */
uint32_t SDIO_ReadData(void)
{ 
  return SDIO->FIFO;
 80048b4:	4b01      	ldr	r3, [pc, #4]	; (80048bc <SDIO_ReadData+0x8>)
 80048b6:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
}
 80048ba:	4770      	bx	lr
 80048bc:	40012c00 	.word	0x40012c00

080048c0 <SDIO_WriteData>:
  * @param  Data: 32-bit data word to write.
  * @retval None
  */
void SDIO_WriteData(uint32_t Data)
{ 
  SDIO->FIFO = Data;
 80048c0:	4b01      	ldr	r3, [pc, #4]	; (80048c8 <SDIO_WriteData+0x8>)
 80048c2:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
}
 80048c6:	4770      	bx	lr
 80048c8:	40012c00 	.word	0x40012c00

080048cc <SDIO_GetFIFOCount>:
  * @param  None
  * @retval Remaining number of words.
  */
uint32_t SDIO_GetFIFOCount(void)
{ 
  return SDIO->FIFOCNT;
 80048cc:	4b01      	ldr	r3, [pc, #4]	; (80048d4 <SDIO_GetFIFOCount+0x8>)
 80048ce:	6c98      	ldr	r0, [r3, #72]	; 0x48
}
 80048d0:	4770      	bx	lr
 80048d2:	bf00      	nop
 80048d4:	40012c00 	.word	0x40012c00

080048d8 <SDIO_StartSDIOReadWait>:
void SDIO_StartSDIOReadWait(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_RWSTART_BB = (uint32_t) NewState;
 80048d8:	4b01      	ldr	r3, [pc, #4]	; (80048e0 <SDIO_StartSDIOReadWait+0x8>)
 80048da:	6018      	str	r0, [r3, #0]
}
 80048dc:	4770      	bx	lr
 80048de:	bf00      	nop
 80048e0:	422585a0 	.word	0x422585a0

080048e4 <SDIO_StopSDIOReadWait>:
void SDIO_StopSDIOReadWait(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_RWSTOP_BB = (uint32_t) NewState;
 80048e4:	4b01      	ldr	r3, [pc, #4]	; (80048ec <SDIO_StopSDIOReadWait+0x8>)
 80048e6:	6018      	str	r0, [r3, #0]
}
 80048e8:	4770      	bx	lr
 80048ea:	bf00      	nop
 80048ec:	422585a4 	.word	0x422585a4

080048f0 <SDIO_SetSDIOReadWaitMode>:
void SDIO_SetSDIOReadWaitMode(uint32_t SDIO_ReadWaitMode)
{
  /* Check the parameters */
  assert_param(IS_SDIO_READWAIT_MODE(SDIO_ReadWaitMode));
  
  *(__IO uint32_t *) DCTRL_RWMOD_BB = SDIO_ReadWaitMode;
 80048f0:	4b01      	ldr	r3, [pc, #4]	; (80048f8 <SDIO_SetSDIOReadWaitMode+0x8>)
 80048f2:	6018      	str	r0, [r3, #0]
}
 80048f4:	4770      	bx	lr
 80048f6:	bf00      	nop
 80048f8:	422585a8 	.word	0x422585a8

080048fc <SDIO_SetSDIOOperation>:
void SDIO_SetSDIOOperation(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_SDIOEN_BB = (uint32_t)NewState;
 80048fc:	4b01      	ldr	r3, [pc, #4]	; (8004904 <SDIO_SetSDIOOperation+0x8>)
 80048fe:	6018      	str	r0, [r3, #0]
}
 8004900:	4770      	bx	lr
 8004902:	bf00      	nop
 8004904:	422585ac 	.word	0x422585ac

08004908 <SDIO_SendSDIOSuspendCmd>:
void SDIO_SendSDIOSuspendCmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_SDIOSUSPEND_BB = (uint32_t)NewState;
 8004908:	4b01      	ldr	r3, [pc, #4]	; (8004910 <SDIO_SendSDIOSuspendCmd+0x8>)
 800490a:	6018      	str	r0, [r3, #0]
}
 800490c:	4770      	bx	lr
 800490e:	bf00      	nop
 8004910:	422581ac 	.word	0x422581ac

08004914 <SDIO_CommandCompletionCmd>:
void SDIO_CommandCompletionCmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_ENCMDCOMPL_BB = (uint32_t)NewState;
 8004914:	4b01      	ldr	r3, [pc, #4]	; (800491c <SDIO_CommandCompletionCmd+0x8>)
 8004916:	6018      	str	r0, [r3, #0]
}
 8004918:	4770      	bx	lr
 800491a:	bf00      	nop
 800491c:	422581b0 	.word	0x422581b0

08004920 <SDIO_CEATAITCmd>:
void SDIO_CEATAITCmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_NIEN_BB = (uint32_t)((~((uint32_t)NewState)) & ((uint32_t)0x1));
 8004920:	f000 0001 	and.w	r0, r0, #1
 8004924:	4b02      	ldr	r3, [pc, #8]	; (8004930 <SDIO_CEATAITCmd+0x10>)
 8004926:	f080 0001 	eor.w	r0, r0, #1
 800492a:	6018      	str	r0, [r3, #0]
}
 800492c:	4770      	bx	lr
 800492e:	bf00      	nop
 8004930:	422581b4 	.word	0x422581b4

08004934 <SDIO_SendCEATACmd>:
void SDIO_SendCEATACmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_ATACMD_BB = (uint32_t)NewState;
 8004934:	4b01      	ldr	r3, [pc, #4]	; (800493c <SDIO_SendCEATACmd+0x8>)
 8004936:	6018      	str	r0, [r3, #0]
}
 8004938:	4770      	bx	lr
 800493a:	bf00      	nop
 800493c:	422581b8 	.word	0x422581b8

08004940 <SDIO_DMACmd>:
void SDIO_DMACmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_DMAEN_BB = (uint32_t)NewState;
 8004940:	4b01      	ldr	r3, [pc, #4]	; (8004948 <SDIO_DMACmd+0x8>)
 8004942:	6018      	str	r0, [r3, #0]
}
 8004944:	4770      	bx	lr
 8004946:	bf00      	nop
 8004948:	4225858c 	.word	0x4225858c

0800494c <SDIO_ITConfig>:
  * @param  NewState: new state of the specified SDIO interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None 
  */
void SDIO_ITConfig(uint32_t SDIO_IT, FunctionalState NewState)
{
 800494c:	4b04      	ldr	r3, [pc, #16]	; (8004960 <SDIO_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the SDIO interrupts */
    SDIO->MASK |= SDIO_IT;
 800494e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
{
  /* Check the parameters */
  assert_param(IS_SDIO_IT(SDIO_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004950:	b109      	cbz	r1, 8004956 <SDIO_ITConfig+0xa>
  {
    /* Enable the SDIO interrupts */
    SDIO->MASK |= SDIO_IT;
 8004952:	4310      	orrs	r0, r2
 8004954:	e001      	b.n	800495a <SDIO_ITConfig+0xe>
  }
  else
  {
    /* Disable the SDIO interrupts */
    SDIO->MASK &= ~SDIO_IT;
 8004956:	ea22 0000 	bic.w	r0, r2, r0
 800495a:	63d8      	str	r0, [r3, #60]	; 0x3c
 800495c:	4770      	bx	lr
 800495e:	bf00      	nop
 8004960:	40012c00 	.word	0x40012c00

08004964 <SDIO_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  
  /* Check the parameters */
  assert_param(IS_SDIO_FLAG(SDIO_FLAG));
  
  if ((SDIO->STA & SDIO_FLAG) != (uint32_t)RESET)
 8004964:	4b03      	ldr	r3, [pc, #12]	; (8004974 <SDIO_GetFlagStatus+0x10>)
 8004966:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  {
    bitstatus = SET;
 8004968:	4218      	tst	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800496a:	bf0c      	ite	eq
 800496c:	2000      	moveq	r0, #0
 800496e:	2001      	movne	r0, #1
 8004970:	4770      	bx	lr
 8004972:	bf00      	nop
 8004974:	40012c00 	.word	0x40012c00

08004978 <SDIO_ClearFlag>:
void SDIO_ClearFlag(uint32_t SDIO_FLAG)
{ 
  /* Check the parameters */
  assert_param(IS_SDIO_CLEAR_FLAG(SDIO_FLAG));
   
  SDIO->ICR = SDIO_FLAG;
 8004978:	4b01      	ldr	r3, [pc, #4]	; (8004980 <SDIO_ClearFlag+0x8>)
 800497a:	6398      	str	r0, [r3, #56]	; 0x38
}
 800497c:	4770      	bx	lr
 800497e:	bf00      	nop
 8004980:	40012c00 	.word	0x40012c00

08004984 <SDIO_GetITStatus>:
{ 
  ITStatus bitstatus = RESET;
  
  /* Check the parameters */
  assert_param(IS_SDIO_GET_IT(SDIO_IT));
  if ((SDIO->STA & SDIO_IT) != (uint32_t)RESET)  
 8004984:	4b03      	ldr	r3, [pc, #12]	; (8004994 <SDIO_GetITStatus+0x10>)
 8004986:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  {
    bitstatus = SET;
 8004988:	4218      	tst	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800498a:	bf0c      	ite	eq
 800498c:	2000      	moveq	r0, #0
 800498e:	2001      	movne	r0, #1
 8004990:	4770      	bx	lr
 8004992:	bf00      	nop
 8004994:	40012c00 	.word	0x40012c00

08004998 <SDIO_ClearITPendingBit>:
void SDIO_ClearITPendingBit(uint32_t SDIO_IT)
{ 
  /* Check the parameters */
  assert_param(IS_SDIO_CLEAR_IT(SDIO_IT));
   
  SDIO->ICR = SDIO_IT;
 8004998:	4b01      	ldr	r3, [pc, #4]	; (80049a0 <SDIO_ClearITPendingBit+0x8>)
 800499a:	6398      	str	r0, [r3, #56]	; 0x38
}
 800499c:	4770      	bx	lr
 800499e:	bf00      	nop
 80049a0:	40012c00 	.word	0x40012c00

080049a4 <SPI_I2S_DeInit>:
  *         is managed by the I2S peripheral clock).
  *             
  * @retval None
  */
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
 80049a4:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  if (SPIx == SPI1)
 80049a6:	4b15      	ldr	r3, [pc, #84]	; (80049fc <SPI_I2S_DeInit+0x58>)
 80049a8:	4298      	cmp	r0, r3
 80049aa:	d10b      	bne.n	80049c4 <SPI_I2S_DeInit+0x20>
  {
    /* Enable SPI1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 80049ac:	2101      	movs	r1, #1
 80049ae:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80049b2:	f7ff f8e5 	bl	8003b80 <RCC_APB2PeriphResetCmd>
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 80049b6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80049ba:	2100      	movs	r1, #0
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
    }
  }
}
 80049bc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  if (SPIx == SPI1)
  {
    /* Enable SPI1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 80049c0:	f7ff b8de 	b.w	8003b80 <RCC_APB2PeriphResetCmd>
  }
  else if (SPIx == SPI2)
 80049c4:	4b0e      	ldr	r3, [pc, #56]	; (8004a00 <SPI_I2S_DeInit+0x5c>)
 80049c6:	4298      	cmp	r0, r3
 80049c8:	d107      	bne.n	80049da <SPI_I2S_DeInit+0x36>
  {
    /* Enable SPI2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 80049ca:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80049ce:	2101      	movs	r1, #1
 80049d0:	f7ff f8ca 	bl	8003b68 <RCC_APB1PeriphResetCmd>
    /* Release SPI2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 80049d4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80049d8:	e009      	b.n	80049ee <SPI_I2S_DeInit+0x4a>
    }
  else
  {
    if (SPIx == SPI3)
 80049da:	4b0a      	ldr	r3, [pc, #40]	; (8004a04 <SPI_I2S_DeInit+0x60>)
 80049dc:	4298      	cmp	r0, r3
 80049de:	d10b      	bne.n	80049f8 <SPI_I2S_DeInit+0x54>
    {
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 80049e0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80049e4:	2101      	movs	r1, #1
 80049e6:	f7ff f8bf 	bl	8003b68 <RCC_APB1PeriphResetCmd>
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 80049ea:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80049ee:	2100      	movs	r1, #0
    }
  }
}
 80049f0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    if (SPIx == SPI3)
    {
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 80049f4:	f7ff b8b8 	b.w	8003b68 <RCC_APB1PeriphResetCmd>
 80049f8:	bd08      	pop	{r3, pc}
 80049fa:	bf00      	nop
 80049fc:	40013000 	.word	0x40013000
 8004a00:	40003800 	.word	0x40003800
 8004a04:	40003c00 	.word	0x40003c00

08004a08 <SPI_Init>:
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8004a08:	880b      	ldrh	r3, [r1, #0]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8004a0a:	8802      	ldrh	r2, [r0, #0]
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8004a0c:	b510      	push	{r4, lr}
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8004a0e:	884c      	ldrh	r4, [r1, #2]
 8004a10:	4323      	orrs	r3, r4
 8004a12:	888c      	ldrh	r4, [r1, #4]
 8004a14:	4323      	orrs	r3, r4
 8004a16:	88cc      	ldrh	r4, [r1, #6]
 8004a18:	4323      	orrs	r3, r4
 8004a1a:	890c      	ldrh	r4, [r1, #8]
 8004a1c:	4323      	orrs	r3, r4
 8004a1e:	894c      	ldrh	r4, [r1, #10]
 8004a20:	4323      	orrs	r3, r4
 8004a22:	898c      	ldrh	r4, [r1, #12]
 8004a24:	4323      	orrs	r3, r4
 8004a26:	89cc      	ldrh	r4, [r1, #14]

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 8004a28:	f402 5241 	and.w	r2, r2, #12352	; 0x3040
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8004a2c:	4323      	orrs	r3, r4
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	b29b      	uxth	r3, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 8004a32:	8003      	strh	r3, [r0, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 8004a34:	8b83      	ldrh	r3, [r0, #28]
 8004a36:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004a3a:	041b      	lsls	r3, r3, #16
 8004a3c:	0c1b      	lsrs	r3, r3, #16
 8004a3e:	8383      	strh	r3, [r0, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8004a40:	8a0b      	ldrh	r3, [r1, #16]
 8004a42:	8203      	strh	r3, [r0, #16]
}
 8004a44:	bd10      	pop	{r4, pc}

08004a46 <I2S_Init>:
  assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
 8004a46:	8b83      	ldrh	r3, [r0, #28]
 8004a48:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004a4c:	f023 030f 	bic.w	r3, r3, #15
 8004a50:	041b      	lsls	r3, r3, #16
 8004a52:	0c1b      	lsrs	r3, r3, #16
 8004a54:	8383      	strh	r3, [r0, #28]
  SPIx->I2SPR = 0x0002;
 8004a56:	2302      	movs	r3, #2
 8004a58:	8403      	strh	r3, [r0, #32]
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8004a5a:	688b      	ldr	r3, [r1, #8]
  *         to the value of the the source clock frequency (in Hz).
  *  
  * @retval None
  */
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 8004a5c:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
  SPIx->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 8004a5e:	8b85      	ldrh	r5, [r0, #28]
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8004a60:	2b02      	cmp	r3, #2
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
  SPIx->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 8004a62:	b2ad      	uxth	r5, r5
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 8004a64:	d038      	beq.n	8004ad8 <I2S_Init+0x92>
    /* Set the I2S clock to the external clock  value */
    i2sclk = I2S_EXTERNAL_CLOCK_VAL;

  #else /* There is no define for External I2S clock source */
    /* Set PLLI2S as I2S clock source */
    if ((RCC->CFGR & RCC_CFGR_I2SSRC) != 0)
 8004a66:	4a29      	ldr	r2, [pc, #164]	; (8004b0c <I2S_Init+0xc6>)
  }
  /* If the requested audio frequency is not the default, compute the prescaler */
  else
  {
    /* Check the frame length (For the Prescaler computing) *******************/
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 8004a68:	888e      	ldrh	r6, [r1, #4]
    /* Set the I2S clock to the external clock  value */
    i2sclk = I2S_EXTERNAL_CLOCK_VAL;

  #else /* There is no define for External I2S clock source */
    /* Set PLLI2S as I2S clock source */
    if ((RCC->CFGR & RCC_CFGR_I2SSRC) != 0)
 8004a6a:	6894      	ldr	r4, [r2, #8]
  {
    /* Check the frame length (For the Prescaler computing) *******************/
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
    {
      /* Packet length is 16 bits */
      packetlength = 1;
 8004a6c:	2e00      	cmp	r6, #0
 8004a6e:	bf14      	ite	ne
 8004a70:	2602      	movne	r6, #2
 8004a72:	2601      	moveq	r6, #1
    /* Set the I2S clock to the external clock  value */
    i2sclk = I2S_EXTERNAL_CLOCK_VAL;

  #else /* There is no define for External I2S clock source */
    /* Set PLLI2S as I2S clock source */
    if ((RCC->CFGR & RCC_CFGR_I2SSRC) != 0)
 8004a74:	0224      	lsls	r4, r4, #8
 8004a76:	d503      	bpl.n	8004a80 <I2S_Init+0x3a>
    {
      RCC->CFGR &= ~(uint32_t)RCC_CFGR_I2SSRC;
 8004a78:	6894      	ldr	r4, [r2, #8]
 8004a7a:	f424 0400 	bic.w	r4, r4, #8388608	; 0x800000
 8004a7e:	6094      	str	r4, [r2, #8]
    }    
    
    /* Get the PLLI2SN value */
    plln = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6) & \
 8004a80:	f8d2 4084 	ldr.w	r4, [r2, #132]	; 0x84
                      (RCC_PLLI2SCFGR_PLLI2SN >> 6));
    
    /* Get the PLLI2SR value */
    pllr = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28) & \
 8004a84:	f8d2 7084 	ldr.w	r7, [r2, #132]	; 0x84
                      (RCC_PLLI2SCFGR_PLLI2SR >> 28));
    
    /* Get the PLLM value */
    pllm = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);      
 8004a88:	6852      	ldr	r2, [r2, #4]
    
    /* Get the I2S source clock value */
    i2sclk = (uint32_t)(((HSE_VALUE / pllm) * plln) / pllr);
 8004a8a:	f8df c084 	ldr.w	ip, [pc, #132]	; 8004b10 <I2S_Init+0xca>
    /* Get the PLLI2SR value */
    pllr = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28) & \
                      (RCC_PLLI2SCFGR_PLLI2SR >> 28));
    
    /* Get the PLLM value */
    pllm = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);      
 8004a8e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
    
    /* Get the I2S source clock value */
    i2sclk = (uint32_t)(((HSE_VALUE / pllm) * plln) / pllr);
 8004a92:	fbbc f2f2 	udiv	r2, ip, r2
    {
      RCC->CFGR &= ~(uint32_t)RCC_CFGR_I2SSRC;
    }    
    
    /* Get the PLLI2SN value */
    plln = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6) & \
 8004a96:	f3c4 1488 	ubfx	r4, r4, #6, #9
    
    /* Get the PLLM value */
    pllm = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);      
    
    /* Get the I2S source clock value */
    i2sclk = (uint32_t)(((HSE_VALUE / pllm) * plln) / pllr);
 8004a9a:	4354      	muls	r4, r2
    /* Get the PLLI2SN value */
    plln = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6) & \
                      (RCC_PLLI2SCFGR_PLLI2SN >> 6));
    
    /* Get the PLLI2SR value */
    pllr = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28) & \
 8004a9c:	f3c7 7202 	ubfx	r2, r7, #28, #3
    
    /* Get the PLLM value */
    pllm = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);      
    
    /* Get the I2S source clock value */
    i2sclk = (uint32_t)(((HSE_VALUE / pllm) * plln) / pllr);
 8004aa0:	fbb4 f4f2 	udiv	r4, r4, r2
  #endif /* I2S_EXTERNAL_CLOCK_VAL */
    
    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 8004aa4:	88ca      	ldrh	r2, [r1, #6]
 8004aa6:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8004aaa:	f04f 020a 	mov.w	r2, #10
 8004aae:	d101      	bne.n	8004ab4 <I2S_Init+0x6e>
    {
      /* MCLK output is enabled */
      tmp = (uint16_t)(((((i2sclk / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 8004ab0:	0a24      	lsrs	r4, r4, #8
 8004ab2:	e002      	b.n	8004aba <I2S_Init+0x74>
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint16_t)(((((i2sclk / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 8004ab4:	0176      	lsls	r6, r6, #5
 8004ab6:	fbb4 f4f6 	udiv	r4, r4, r6
 8004aba:	4362      	muls	r2, r4
 8004abc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ac0:	3305      	adds	r3, #5
    }
    
    /* Remove the flatting point */
    tmp = tmp / 10;  
 8004ac2:	220a      	movs	r2, #10
      tmp = (uint16_t)(((((i2sclk / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5);
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint16_t)(((((i2sclk / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 8004ac4:	b29b      	uxth	r3, r3
    }
    
    /* Remove the flatting point */
    tmp = tmp / 10;  
 8004ac6:	fbb3 f3f2 	udiv	r3, r3, r2
      
    /* Check the parity of the divider */
    i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
 8004aca:	f003 0201 	and.w	r2, r3, #1
   
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint16_t) (i2sodd << 8);
 8004ace:	0212      	lsls	r2, r2, #8
      
    /* Check the parity of the divider */
    i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
 8004ad0:	f3c3 034f 	ubfx	r3, r3, #1, #16
   
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint16_t) (i2sodd << 8);
 8004ad4:	b292      	uxth	r2, r2
 8004ad6:	e000      	b.n	8004ada <I2S_Init+0x94>
  tmpreg = SPIx->I2SCFGR;
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
  {
    i2sodd = (uint16_t)0;
 8004ad8:	2200      	movs	r2, #0
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint16_t) (i2sodd << 8);
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 8004ada:	1e9c      	subs	r4, r3, #2
 8004adc:	b2a4      	uxth	r4, r4
  {
    /* Set the default values */
    i2sdiv = 2;
    i2sodd = 0;
 8004ade:	2cfe      	cmp	r4, #254	; 0xfe
 8004ae0:	bf28      	it	cs
 8004ae2:	2200      	movcs	r2, #0
  }

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)((uint16_t)i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 8004ae4:	88cc      	ldrh	r4, [r1, #6]
  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
  {
    /* Set the default values */
    i2sdiv = 2;
    i2sodd = 0;
 8004ae6:	bf28      	it	cs
 8004ae8:	2302      	movcs	r3, #2
  }

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)((uint16_t)i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 8004aea:	4313      	orrs	r3, r2
 8004aec:	4323      	orrs	r3, r4
 8004aee:	b29b      	uxth	r3, r3
 8004af0:	8403      	strh	r3, [r0, #32]
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(I2S_InitStruct->I2S_Mode | \
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
 8004af2:	880b      	ldrh	r3, [r1, #0]

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)((uint16_t)i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(I2S_InitStruct->I2S_Mode | \
 8004af4:	884a      	ldrh	r2, [r1, #2]
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
 8004af6:	432b      	orrs	r3, r5
 8004af8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)((uint16_t)i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(I2S_InitStruct->I2S_Mode | \
 8004afc:	4313      	orrs	r3, r2
 8004afe:	888a      	ldrh	r2, [r1, #4]
 8004b00:	4313      	orrs	r3, r2
 8004b02:	898a      	ldrh	r2, [r1, #12]
 8004b04:	4313      	orrs	r3, r2
 8004b06:	b29b      	uxth	r3, r3
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
                  (uint16_t)I2S_InitStruct->I2S_CPOL))));
 
  /* Write to SPIx I2SCFGR */  
  SPIx->I2SCFGR = tmpreg;
 8004b08:	8383      	strh	r3, [r0, #28]
}
 8004b0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b0c:	40023800 	.word	0x40023800
 8004b10:	007a1200 	.word	0x007a1200

08004b14 <SPI_StructInit>:
  */
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 8004b14:	2300      	movs	r3, #0
 8004b16:	8003      	strh	r3, [r0, #0]
  /* initialize the SPI_Mode member */
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 8004b18:	8043      	strh	r3, [r0, #2]
  /* initialize the SPI_DataSize member */
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 8004b1a:	8083      	strh	r3, [r0, #4]
  /* Initialize the SPI_CPOL member */
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 8004b1c:	80c3      	strh	r3, [r0, #6]
  /* Initialize the SPI_CPHA member */
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 8004b1e:	8103      	strh	r3, [r0, #8]
  /* Initialize the SPI_NSS member */
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 8004b20:	8143      	strh	r3, [r0, #10]
  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 8004b22:	8183      	strh	r3, [r0, #12]
  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 8004b24:	81c3      	strh	r3, [r0, #14]
  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 8004b26:	2307      	movs	r3, #7
 8004b28:	8203      	strh	r3, [r0, #16]
}
 8004b2a:	4770      	bx	lr

08004b2c <I2S_StructInit>:
  */
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 8004b2c:	2300      	movs	r3, #0
  
  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
  
  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 8004b2e:	2202      	movs	r2, #2
  */
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 8004b30:	8003      	strh	r3, [r0, #0]
  
  /* Initialize the I2S_Standard member */
  I2S_InitStruct->I2S_Standard = I2S_Standard_Phillips;
 8004b32:	8043      	strh	r3, [r0, #2]
  
  /* Initialize the I2S_DataFormat member */
  I2S_InitStruct->I2S_DataFormat = I2S_DataFormat_16b;
 8004b34:	8083      	strh	r3, [r0, #4]
  
  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
 8004b36:	80c3      	strh	r3, [r0, #6]
  
  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 8004b38:	6082      	str	r2, [r0, #8]
  
  /* Initialize the I2S_CPOL member */
  I2S_InitStruct->I2S_CPOL = I2S_CPOL_Low;
 8004b3a:	8183      	strh	r3, [r0, #12]
}
 8004b3c:	4770      	bx	lr

08004b3e <SPI_Cmd>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 8004b3e:	8803      	ldrh	r3, [r0, #0]
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004b40:	b119      	cbz	r1, 8004b4a <SPI_Cmd+0xc>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 8004b42:	b29b      	uxth	r3, r3
 8004b44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b48:	e003      	b.n	8004b52 <SPI_Cmd+0x14>
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 8004b4a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004b4e:	041b      	lsls	r3, r3, #16
 8004b50:	0c1b      	lsrs	r3, r3, #16
 8004b52:	8003      	strh	r3, [r0, #0]
 8004b54:	4770      	bx	lr

08004b56 <I2S_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= SPI_I2SCFGR_I2SE;
 8004b56:	8b83      	ldrh	r3, [r0, #28]
{
  /* Check the parameters */
  assert_param(IS_SPI_23_PERIPH_EXT(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004b58:	b119      	cbz	r1, 8004b62 <I2S_Cmd+0xc>
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= SPI_I2SCFGR_I2SE;
 8004b5a:	b29b      	uxth	r3, r3
 8004b5c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004b60:	e003      	b.n	8004b6a <I2S_Cmd+0x14>
  }
  else
  {
    /* Disable the selected SPI peripheral in I2S mode */
    SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SE);
 8004b62:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004b66:	041b      	lsls	r3, r3, #16
 8004b68:	0c1b      	lsrs	r3, r3, #16
 8004b6a:	8383      	strh	r3, [r0, #28]
 8004b6c:	4770      	bx	lr

08004b6e <SPI_DataSizeConfig>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DATASIZE(SPI_DataSize));
  /* Clear DFF bit */
  SPIx->CR1 &= (uint16_t)~SPI_DataSize_16b;
 8004b6e:	8803      	ldrh	r3, [r0, #0]
 8004b70:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004b74:	041b      	lsls	r3, r3, #16
 8004b76:	0c1b      	lsrs	r3, r3, #16
 8004b78:	8003      	strh	r3, [r0, #0]
  /* Set new DFF bit value */
  SPIx->CR1 |= SPI_DataSize;
 8004b7a:	8803      	ldrh	r3, [r0, #0]
 8004b7c:	b29b      	uxth	r3, r3
 8004b7e:	430b      	orrs	r3, r1
 8004b80:	8003      	strh	r3, [r0, #0]
}
 8004b82:	4770      	bx	lr

08004b84 <SPI_BiDirectionalLineConfig>:
void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
 8004b84:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 8004b88:	8803      	ldrh	r3, [r0, #0]
void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
 8004b8a:	d103      	bne.n	8004b94 <SPI_BiDirectionalLineConfig+0x10>
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 8004b8c:	b29b      	uxth	r3, r3
 8004b8e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004b92:	e003      	b.n	8004b9c <SPI_BiDirectionalLineConfig+0x18>
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 8004b94:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004b98:	041b      	lsls	r3, r3, #16
 8004b9a:	0c1b      	lsrs	r3, r3, #16
 8004b9c:	8003      	strh	r3, [r0, #0]
 8004b9e:	4770      	bx	lr

08004ba0 <SPI_NSSInternalSoftwareConfig>:
void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 8004ba0:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 8004ba4:	4299      	cmp	r1, r3
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8004ba6:	8803      	ldrh	r3, [r0, #0]
void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 8004ba8:	d003      	beq.n	8004bb2 <SPI_NSSInternalSoftwareConfig+0x12>
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8004baa:	b29b      	uxth	r3, r3
 8004bac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004bb0:	e003      	b.n	8004bba <SPI_NSSInternalSoftwareConfig+0x1a>
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 8004bb2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004bb6:	041b      	lsls	r3, r3, #16
 8004bb8:	0c1b      	lsrs	r3, r3, #16
 8004bba:	8003      	strh	r3, [r0, #0]
 8004bbc:	4770      	bx	lr

08004bbe <SPI_SSOutputCmd>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= (uint16_t)SPI_CR2_SSOE;
 8004bbe:	8883      	ldrh	r3, [r0, #4]
void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004bc0:	b119      	cbz	r1, 8004bca <SPI_SSOutputCmd+0xc>
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= (uint16_t)SPI_CR2_SSOE;
 8004bc2:	b29b      	uxth	r3, r3
 8004bc4:	f043 0304 	orr.w	r3, r3, #4
 8004bc8:	e003      	b.n	8004bd2 <SPI_SSOutputCmd+0x14>
  }
  else
  {
    /* Disable the selected SPI SS output */
    SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_SSOE);
 8004bca:	f023 0304 	bic.w	r3, r3, #4
 8004bce:	041b      	lsls	r3, r3, #16
 8004bd0:	0c1b      	lsrs	r3, r3, #16
 8004bd2:	8083      	strh	r3, [r0, #4]
 8004bd4:	4770      	bx	lr

08004bd6 <SPI_TIModeCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the TI mode for the selected SPI peripheral */
    SPIx->CR2 |= SPI_CR2_FRF;
 8004bd6:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004bd8:	b119      	cbz	r1, 8004be2 <SPI_TIModeCmd+0xc>
  {
    /* Enable the TI mode for the selected SPI peripheral */
    SPIx->CR2 |= SPI_CR2_FRF;
 8004bda:	b29b      	uxth	r3, r3
 8004bdc:	f043 0310 	orr.w	r3, r3, #16
 8004be0:	e003      	b.n	8004bea <SPI_TIModeCmd+0x14>
  }
  else
  {
    /* Disable the TI mode for the selected SPI peripheral */
    SPIx->CR2 &= (uint16_t)~SPI_CR2_FRF;
 8004be2:	f023 0310 	bic.w	r3, r3, #16
 8004be6:	041b      	lsls	r3, r3, #16
 8004be8:	0c1b      	lsrs	r3, r3, #16
 8004bea:	8083      	strh	r3, [r0, #4]
 8004bec:	4770      	bx	lr

08004bee <I2S_FullDuplexConfig>:
  assert_param(IS_I2S_DATA_FORMAT(I2S_InitStruct->I2S_DataFormat));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  I2Sxext->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
 8004bee:	8b83      	ldrh	r3, [r0, #28]
 8004bf0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004bf4:	f023 030f 	bic.w	r3, r3, #15
 8004bf8:	041b      	lsls	r3, r3, #16
 8004bfa:	0c1b      	lsrs	r3, r3, #16
 8004bfc:	8383      	strh	r3, [r0, #28]
  I2Sxext->I2SPR = 0x0002;
 8004bfe:	2302      	movs	r3, #2
 8004c00:	8403      	strh	r3, [r0, #32]
  
  /* Get the I2SCFGR register value */
  tmpreg = I2Sxext->I2SCFGR;
  
  /* Get the mode to be configured for the extended I2S */
  if ((I2S_InitStruct->I2S_Mode == I2S_Mode_MasterTx) || (I2S_InitStruct->I2S_Mode == I2S_Mode_SlaveTx))
 8004c02:	880b      	ldrh	r3, [r1, #0]
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  I2Sxext->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
  I2Sxext->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = I2Sxext->I2SCFGR;
 8004c04:	8b82      	ldrh	r2, [r0, #28]
  
  /* Get the mode to be configured for the extended I2S */
  if ((I2S_InitStruct->I2S_Mode == I2S_Mode_MasterTx) || (I2S_InitStruct->I2S_Mode == I2S_Mode_SlaveTx))
 8004c06:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  * @note   The I2S full duplex extension can be configured in slave mode only.    
  *  
  * @retval None
  */
void I2S_FullDuplexConfig(SPI_TypeDef* I2Sxext, I2S_InitTypeDef* I2S_InitStruct)
{
 8004c0a:	b510      	push	{r4, lr}
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  I2Sxext->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
  I2Sxext->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = I2Sxext->I2SCFGR;
 8004c0c:	b292      	uxth	r2, r2
  
  /* Get the mode to be configured for the extended I2S */
  if ((I2S_InitStruct->I2S_Mode == I2S_Mode_MasterTx) || (I2S_InitStruct->I2S_Mode == I2S_Mode_SlaveTx))
 8004c0e:	d005      	beq.n	8004c1c <I2S_FullDuplexConfig+0x2e>
  {
    tmp = I2S_Mode_SlaveRx;
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	bf0c      	ite	eq
 8004c14:	f44f 7380 	moveq.w	r3, #256	; 0x100
 8004c18:	2300      	movne	r3, #0
 8004c1a:	e001      	b.n	8004c20 <I2S_FullDuplexConfig+0x32>
 8004c1c:	f44f 7380 	mov.w	r3, #256	; 0x100
  }

 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
 8004c20:	884c      	ldrh	r4, [r1, #2]
 8004c22:	4322      	orrs	r2, r4
    }
  }

 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8004c24:	888c      	ldrh	r4, [r1, #4]
 8004c26:	8989      	ldrh	r1, [r1, #12]
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
 8004c28:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
    }
  }

 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8004c2c:	4322      	orrs	r2, r4
 8004c2e:	430a      	orrs	r2, r1
 8004c30:	b292      	uxth	r2, r2
 8004c32:	4313      	orrs	r3, r2
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
                  (uint16_t)I2S_InitStruct->I2S_CPOL))));
 
  /* Write to SPIx I2SCFGR */  
  I2Sxext->I2SCFGR = tmpreg;
 8004c34:	8383      	strh	r3, [r0, #28]
}
 8004c36:	bd10      	pop	{r4, pc}

08004c38 <SPI_I2S_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 8004c38:	8980      	ldrh	r0, [r0, #12]
}
 8004c3a:	b280      	uxth	r0, r0
 8004c3c:	4770      	bx	lr

08004c3e <SPI_I2S_SendData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8004c3e:	8181      	strh	r1, [r0, #12]
}
 8004c40:	4770      	bx	lr

08004c42 <SPI_CalculateCRC>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= SPI_CR1_CRCEN;
 8004c42:	8803      	ldrh	r3, [r0, #0]
void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004c44:	b119      	cbz	r1, 8004c4e <SPI_CalculateCRC+0xc>
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= SPI_CR1_CRCEN;
 8004c46:	b29b      	uxth	r3, r3
 8004c48:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004c4c:	e003      	b.n	8004c56 <SPI_CalculateCRC+0x14>
  }
  else
  {
    /* Disable the selected SPI CRC calculation */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_CRCEN);
 8004c4e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004c52:	041b      	lsls	r3, r3, #16
 8004c54:	0c1b      	lsrs	r3, r3, #16
 8004c56:	8003      	strh	r3, [r0, #0]
 8004c58:	4770      	bx	lr

08004c5a <SPI_TransmitCRC>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Enable the selected SPI CRC transmission */
  SPIx->CR1 |= SPI_CR1_CRCNEXT;
 8004c5a:	8803      	ldrh	r3, [r0, #0]
 8004c5c:	b29b      	uxth	r3, r3
 8004c5e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004c62:	8003      	strh	r3, [r0, #0]
}
 8004c64:	4770      	bx	lr

08004c66 <SPI_GetCRC>:
{
  uint16_t crcreg = 0;
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_CRC(SPI_CRC));
  if (SPI_CRC != SPI_CRC_Rx)
 8004c66:	2901      	cmp	r1, #1
 8004c68:	d002      	beq.n	8004c70 <SPI_GetCRC+0xa>
  {
    /* Get the Tx CRC register */
    crcreg = SPIx->TXCRCR;
 8004c6a:	8b00      	ldrh	r0, [r0, #24]
 8004c6c:	b280      	uxth	r0, r0
 8004c6e:	4770      	bx	lr
  }
  else
  {
    /* Get the Rx CRC register */
    crcreg = SPIx->RXCRCR;
 8004c70:	8a80      	ldrh	r0, [r0, #20]
 8004c72:	b280      	uxth	r0, r0
  }
  /* Return the selected CRC register */
  return crcreg;
}
 8004c74:	4770      	bx	lr

08004c76 <SPI_GetCRCPolynomial>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the CRC polynomial register */
  return SPIx->CRCPR;
 8004c76:	8a00      	ldrh	r0, [r0, #16]
}
 8004c78:	b280      	uxth	r0, r0
 8004c7a:	4770      	bx	lr

08004c7c <SPI_I2S_DMACmd>:
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 8004c7c:	8883      	ldrh	r3, [r0, #4]
 8004c7e:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));

  if (NewState != DISABLE)
 8004c80:	b10a      	cbz	r2, 8004c86 <SPI_I2S_DMACmd+0xa>
  {
    /* Enable the selected SPI DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 8004c82:	4319      	orrs	r1, r3
 8004c84:	e001      	b.n	8004c8a <SPI_I2S_DMACmd+0xe>
  }
  else
  {
    /* Disable the selected SPI DMA requests */
    SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
 8004c86:	ea23 0101 	bic.w	r1, r3, r1
 8004c8a:	8081      	strh	r1, [r0, #4]
 8004c8c:	4770      	bx	lr

08004c8e <SPI_I2S_ITConfig>:

  /* Get the SPI IT index */
  itpos = SPI_I2S_IT >> 4;

  /* Set the IT mask */
  itmask = (uint16_t)1 << (uint16_t)itpos;
 8004c8e:	0909      	lsrs	r1, r1, #4
 8004c90:	2301      	movs	r3, #1
 8004c92:	408b      	lsls	r3, r1
 8004c94:	b29b      	uxth	r3, r3

  if (NewState != DISABLE)
 8004c96:	b11a      	cbz	r2, 8004ca0 <SPI_I2S_ITConfig+0x12>
  {
    /* Enable the selected SPI interrupt */
    SPIx->CR2 |= itmask;
 8004c98:	8882      	ldrh	r2, [r0, #4]
 8004c9a:	b292      	uxth	r2, r2
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	e003      	b.n	8004ca8 <SPI_I2S_ITConfig+0x1a>
  }
  else
  {
    /* Disable the selected SPI interrupt */
    SPIx->CR2 &= (uint16_t)~itmask;
 8004ca0:	8882      	ldrh	r2, [r0, #4]
 8004ca2:	b292      	uxth	r2, r2
 8004ca4:	ea22 0303 	bic.w	r3, r2, r3
 8004ca8:	8083      	strh	r3, [r0, #4]
 8004caa:	4770      	bx	lr

08004cac <SPI_I2S_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8004cac:	8903      	ldrh	r3, [r0, #8]
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8004cae:	4219      	tst	r1, r3
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
}
 8004cb0:	bf0c      	ite	eq
 8004cb2:	2000      	moveq	r0, #0
 8004cb4:	2001      	movne	r0, #1
 8004cb6:	4770      	bx	lr

08004cb8 <SPI_I2S_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_CLEAR_FLAG(SPI_I2S_FLAG));
    
  /* Clear the selected SPI CRC Error (CRCERR) flag */
  SPIx->SR = (uint16_t)~SPI_I2S_FLAG;
 8004cb8:	43c9      	mvns	r1, r1
 8004cba:	b289      	uxth	r1, r1
 8004cbc:	8101      	strh	r1, [r0, #8]
}
 8004cbe:	4770      	bx	lr

08004cc0 <SPI_I2S_GetITStatus>:
  *            @arg I2S_IT_UDR: Underrun interrupt.  
  *            @arg SPI_I2S_IT_TIFRFE: Format Error interrupt.  
  * @retval The new state of SPI_I2S_IT (SET or RESET).
  */
ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)
{
 8004cc0:	b510      	push	{r4, lr}

  /* Set the IT mask */
  itmask = 0x01 << itmask;

  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 8004cc2:	8884      	ldrh	r4, [r0, #4]

  /* Check the status of the specified SPI interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 8004cc4:	8900      	ldrh	r0, [r0, #8]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_IT(SPI_I2S_IT));

  /* Get the SPI_I2S_IT index */
  itpos = 0x01 << (SPI_I2S_IT & 0x0F);
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	f001 020f 	and.w	r2, r1, #15

  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;

  /* Check the status of the specified SPI interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 8004ccc:	b280      	uxth	r0, r0
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_IT(SPI_I2S_IT));

  /* Get the SPI_I2S_IT index */
  itpos = 0x01 << (SPI_I2S_IT & 0x0F);
 8004cce:	fa13 f202 	lsls.w	r2, r3, r2

  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;

  /* Check the status of the specified SPI interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 8004cd2:	4010      	ands	r0, r2

  /* Set the IT mask */
  itmask = 0x01 << itmask;

  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 8004cd4:	b2a4      	uxth	r4, r4

  /* Check the status of the specified SPI interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 8004cd6:	d005      	beq.n	8004ce4 <SPI_I2S_GetITStatus+0x24>

  /* Get the SPI_I2S_IT IT mask */
  itmask = SPI_I2S_IT >> 4;

  /* Set the IT mask */
  itmask = 0x01 << itmask;
 8004cd8:	0909      	lsrs	r1, r1, #4
 8004cda:	408b      	lsls	r3, r1
  *            @arg SPI_IT_CRCERR: CRC Error interrupt.
  *            @arg I2S_IT_UDR: Underrun interrupt.  
  *            @arg SPI_I2S_IT_TIFRFE: Format Error interrupt.  
  * @retval The new state of SPI_I2S_IT (SET or RESET).
  */
ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)
 8004cdc:	421c      	tst	r4, r3

  /* Check the status of the specified SPI interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
  {
    /* SPI_I2S_IT is set */
    bitstatus = SET;
 8004cde:	bf0c      	ite	eq
 8004ce0:	2000      	moveq	r0, #0
 8004ce2:	2001      	movne	r0, #1
    /* SPI_I2S_IT is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_IT status */
  return bitstatus;
}
 8004ce4:	bd10      	pop	{r4, pc}

08004ce6 <SPI_I2S_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_CLEAR_IT(SPI_I2S_IT));

  /* Get the SPI_I2S IT index */
  itpos = 0x01 << (SPI_I2S_IT & 0x0F);
 8004ce6:	f001 010f 	and.w	r1, r1, #15
 8004cea:	2301      	movs	r3, #1
 8004cec:	408b      	lsls	r3, r1

  /* Clear the selected SPI CRC Error (CRCERR) interrupt pending bit */
  SPIx->SR = (uint16_t)~itpos;
 8004cee:	43db      	mvns	r3, r3
 8004cf0:	b29b      	uxth	r3, r3
 8004cf2:	8103      	strh	r3, [r0, #8]
}
 8004cf4:	4770      	bx	lr
 8004cf6:	bf00      	nop

08004cf8 <SYSCFG_DeInit>:
  *   registers to their default reset values.
  * @param  None
  * @retval None
  */
void SYSCFG_DeInit(void)
{
 8004cf8:	b508      	push	{r3, lr}
   RCC_APB2PeriphResetCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8004cfa:	2101      	movs	r1, #1
 8004cfc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004d00:	f7fe ff3e 	bl	8003b80 <RCC_APB2PeriphResetCmd>
   RCC_APB2PeriphResetCmd(RCC_APB2Periph_SYSCFG, DISABLE);
 8004d04:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004d08:	2100      	movs	r1, #0
}
 8004d0a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval None
  */
void SYSCFG_DeInit(void)
{
   RCC_APB2PeriphResetCmd(RCC_APB2Periph_SYSCFG, ENABLE);
   RCC_APB2PeriphResetCmd(RCC_APB2Periph_SYSCFG, DISABLE);
 8004d0e:	f7fe bf37 	b.w	8003b80 <RCC_APB2PeriphResetCmd>

08004d12 <SYSCFG_MemoryRemapConfig>:
void SYSCFG_MemoryRemapConfig(uint8_t SYSCFG_MemoryRemap)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_MEMORY_REMAP_CONFING(SYSCFG_MemoryRemap));

  SYSCFG->MEMRMP = SYSCFG_MemoryRemap;
 8004d12:	4b01      	ldr	r3, [pc, #4]	; (8004d18 <SYSCFG_MemoryRemapConfig+0x6>)
 8004d14:	6018      	str	r0, [r3, #0]
}
 8004d16:	4770      	bx	lr
 8004d18:	40013800 	.word	0x40013800

08004d1c <SYSCFG_EXTILineConfig>:

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 8004d1c:	f001 0203 	and.w	r2, r1, #3
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 8004d20:	0889      	lsrs	r1, r1, #2
 8004d22:	4b0a      	ldr	r3, [pc, #40]	; (8004d4c <SYSCFG_EXTILineConfig+0x30>)
 8004d24:	3102      	adds	r1, #2
  *           This parameter can be EXTI_PinSourcex where x can be (0..15, except
  *           for EXTI_PortSourceGPIOI x can be (0..11).
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 8004d26:	b530      	push	{r4, r5, lr}

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 8004d28:	0092      	lsls	r2, r2, #2
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 8004d2a:	f853 5021 	ldr.w	r5, [r3, r1, lsl #2]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 8004d2e:	240f      	movs	r4, #15
 8004d30:	4094      	lsls	r4, r2
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 8004d32:	ea25 0404 	bic.w	r4, r5, r4
 8004d36:	f843 4021 	str.w	r4, [r3, r1, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 8004d3a:	f853 4021 	ldr.w	r4, [r3, r1, lsl #2]
 8004d3e:	fa10 f202 	lsls.w	r2, r0, r2
 8004d42:	4314      	orrs	r4, r2
 8004d44:	f843 4021 	str.w	r4, [r3, r1, lsl #2]
}
 8004d48:	bd30      	pop	{r4, r5, pc}
 8004d4a:	bf00      	nop
 8004d4c:	40013800 	.word	0x40013800

08004d50 <SYSCFG_ETH_MediaInterfaceConfig>:
  */
void SYSCFG_ETH_MediaInterfaceConfig(uint32_t SYSCFG_ETH_MediaInterface) 
{ 
  assert_param(IS_SYSCFG_ETH_MEDIA_INTERFACE(SYSCFG_ETH_MediaInterface)); 
  /* Configure MII_RMII selection bit */ 
  *(__IO uint32_t *) PMC_MII_RMII_SEL_BB = SYSCFG_ETH_MediaInterface; 
 8004d50:	4b01      	ldr	r3, [pc, #4]	; (8004d58 <SYSCFG_ETH_MediaInterfaceConfig+0x8>)
 8004d52:	6018      	str	r0, [r3, #0]
}
 8004d54:	4770      	bx	lr
 8004d56:	bf00      	nop
 8004d58:	422700dc 	.word	0x422700dc

08004d5c <SYSCFG_CompensationCellCmd>:
void SYSCFG_CompensationCellCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CMPCR_CMP_PD_BB = (uint32_t)NewState;
 8004d5c:	4b01      	ldr	r3, [pc, #4]	; (8004d64 <SYSCFG_CompensationCellCmd+0x8>)
 8004d5e:	6018      	str	r0, [r3, #0]
}
 8004d60:	4770      	bx	lr
 8004d62:	bf00      	nop
 8004d64:	42270400 	.word	0x42270400

08004d68 <SYSCFG_GetCompensationCellStatus>:
  */
FlagStatus SYSCFG_GetCompensationCellStatus(void)
{
  FlagStatus bitstatus = RESET;
    
  if ((SYSCFG->CMPCR & SYSCFG_CMPCR_READY ) != (uint32_t)RESET)
 8004d68:	4b02      	ldr	r3, [pc, #8]	; (8004d74 <SYSCFG_GetCompensationCellStatus+0xc>)
 8004d6a:	6a18      	ldr	r0, [r3, #32]
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8004d6c:	f3c0 2000 	ubfx	r0, r0, #8, #1
 8004d70:	4770      	bx	lr
 8004d72:	bf00      	nop
 8004d74:	40013800 	.word	0x40013800

08004d78 <TI1_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8004d78:	b530      	push	{r4, r5, lr}
  uint16_t tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8004d7a:	8c04      	ldrh	r4, [r0, #32]
 8004d7c:	f024 0401 	bic.w	r4, r4, #1
 8004d80:	0424      	lsls	r4, r4, #16
 8004d82:	0c24      	lsrs	r4, r4, #16
 8004d84:	8404      	strh	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d86:	8b05      	ldrh	r5, [r0, #24]
  tmpccer = TIMx->CCER;
 8004d88:	8c04      	ldrh	r4, [r0, #32]
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;
 8004d8a:	b2ad      	uxth	r5, r5
  tmpccer = TIMx->CCER;
 8004d8c:	b2a4      	uxth	r4, r4

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
 8004d8e:	f025 05f3 	bic.w	r5, r5, #243	; 0xf3
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8004d92:	4315      	orrs	r5, r2

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d94:	f024 040a 	bic.w	r4, r4, #10
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8004d98:	ea45 1503 	orr.w	r5, r5, r3, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8004d9c:	f044 0401 	orr.w	r4, r4, #1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8004da0:	b2ad      	uxth	r5, r5

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8004da2:	430c      	orrs	r4, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004da4:	8305      	strh	r5, [r0, #24]
  TIMx->CCER = tmpccer;
 8004da6:	8404      	strh	r4, [r0, #32]
}
 8004da8:	bd30      	pop	{r4, r5, pc}

08004daa <TI2_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8004daa:	b530      	push	{r4, r5, lr}
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8004dac:	8c04      	ldrh	r4, [r0, #32]
 8004dae:	f024 0410 	bic.w	r4, r4, #16
 8004db2:	0424      	lsls	r4, r4, #16
 8004db4:	0c24      	lsrs	r4, r4, #16
 8004db6:	8404      	strh	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004db8:	8b04      	ldrh	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8004dba:	8c05      	ldrh	r5, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8004dbc:	f424 7440 	bic.w	r4, r4, #768	; 0x300
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
 8004dc0:	b2ad      	uxth	r5, r5
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8004dc2:	0524      	lsls	r4, r4, #20
 8004dc4:	0d24      	lsrs	r4, r4, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004dc6:	f025 05a0 	bic.w	r5, r5, #160	; 0xa0
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8004dca:	ea44 2402 	orr.w	r4, r4, r2, lsl #8
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8004dce:	f045 0510 	orr.w	r5, r5, #16
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8004dd2:	ea44 3403 	orr.w	r4, r4, r3, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8004dd6:	ea45 1501 	orr.w	r5, r5, r1, lsl #4
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8004dda:	b2a4      	uxth	r4, r4

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8004ddc:	b2ad      	uxth	r5, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004dde:	8304      	strh	r4, [r0, #24]
  TIMx->CCER = tmpccer;
 8004de0:	8405      	strh	r5, [r0, #32]
}
 8004de2:	bd30      	pop	{r4, r5, pc}

08004de4 <TIM_DeInit>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval None

  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8004de4:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
 8004de6:	4b47      	ldr	r3, [pc, #284]	; (8004f04 <TIM_DeInit+0x120>)
 8004de8:	4298      	cmp	r0, r3
 8004dea:	d105      	bne.n	8004df8 <TIM_DeInit+0x14>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8004dec:	2001      	movs	r0, #1
 8004dee:	4601      	mov	r1, r0
 8004df0:	f7fe fec6 	bl	8003b80 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8004df4:	2001      	movs	r0, #1
 8004df6:	e03d      	b.n	8004e74 <TIM_DeInit+0x90>
  } 
  else if (TIMx == TIM2) 
 8004df8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8004dfc:	d105      	bne.n	8004e0a <TIM_DeInit+0x26>
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8004dfe:	2001      	movs	r0, #1
 8004e00:	4601      	mov	r1, r0
 8004e02:	f7fe feb1 	bl	8003b68 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8004e06:	2001      	movs	r0, #1
 8004e08:	e076      	b.n	8004ef8 <TIM_DeInit+0x114>
  }  
  else if (TIMx == TIM3)
 8004e0a:	4b3f      	ldr	r3, [pc, #252]	; (8004f08 <TIM_DeInit+0x124>)
 8004e0c:	4298      	cmp	r0, r3
 8004e0e:	d105      	bne.n	8004e1c <TIM_DeInit+0x38>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8004e10:	2002      	movs	r0, #2
 8004e12:	2101      	movs	r1, #1
 8004e14:	f7fe fea8 	bl	8003b68 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8004e18:	2002      	movs	r0, #2
 8004e1a:	e06d      	b.n	8004ef8 <TIM_DeInit+0x114>
  }  
  else if (TIMx == TIM4)
 8004e1c:	4b3b      	ldr	r3, [pc, #236]	; (8004f0c <TIM_DeInit+0x128>)
 8004e1e:	4298      	cmp	r0, r3
 8004e20:	d105      	bne.n	8004e2e <TIM_DeInit+0x4a>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8004e22:	2004      	movs	r0, #4
 8004e24:	2101      	movs	r1, #1
 8004e26:	f7fe fe9f 	bl	8003b68 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8004e2a:	2004      	movs	r0, #4
 8004e2c:	e064      	b.n	8004ef8 <TIM_DeInit+0x114>
  }  
  else if (TIMx == TIM5)
 8004e2e:	4b38      	ldr	r3, [pc, #224]	; (8004f10 <TIM_DeInit+0x12c>)
 8004e30:	4298      	cmp	r0, r3
 8004e32:	d105      	bne.n	8004e40 <TIM_DeInit+0x5c>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8004e34:	2008      	movs	r0, #8
 8004e36:	2101      	movs	r1, #1
 8004e38:	f7fe fe96 	bl	8003b68 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8004e3c:	2008      	movs	r0, #8
 8004e3e:	e05b      	b.n	8004ef8 <TIM_DeInit+0x114>
  }  
  else if (TIMx == TIM6)  
 8004e40:	4b34      	ldr	r3, [pc, #208]	; (8004f14 <TIM_DeInit+0x130>)
 8004e42:	4298      	cmp	r0, r3
 8004e44:	d105      	bne.n	8004e52 <TIM_DeInit+0x6e>
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8004e46:	2010      	movs	r0, #16
 8004e48:	2101      	movs	r1, #1
 8004e4a:	f7fe fe8d 	bl	8003b68 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8004e4e:	2010      	movs	r0, #16
 8004e50:	e052      	b.n	8004ef8 <TIM_DeInit+0x114>
  }  
  else if (TIMx == TIM7)
 8004e52:	4b31      	ldr	r3, [pc, #196]	; (8004f18 <TIM_DeInit+0x134>)
 8004e54:	4298      	cmp	r0, r3
 8004e56:	d105      	bne.n	8004e64 <TIM_DeInit+0x80>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 8004e58:	2020      	movs	r0, #32
 8004e5a:	2101      	movs	r1, #1
 8004e5c:	f7fe fe84 	bl	8003b68 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8004e60:	2020      	movs	r0, #32
 8004e62:	e049      	b.n	8004ef8 <TIM_DeInit+0x114>
  }  
  else if (TIMx == TIM8)
 8004e64:	4b2d      	ldr	r3, [pc, #180]	; (8004f1c <TIM_DeInit+0x138>)
 8004e66:	4298      	cmp	r0, r3
 8004e68:	d109      	bne.n	8004e7e <TIM_DeInit+0x9a>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 8004e6a:	2002      	movs	r0, #2
 8004e6c:	2101      	movs	r1, #1
 8004e6e:	f7fe fe87 	bl	8003b80 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8004e72:	2002      	movs	r0, #2
 8004e74:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8004e76:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
  }  
  else if (TIMx == TIM8)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8004e7a:	f7fe be81 	b.w	8003b80 <RCC_APB2PeriphResetCmd>
  }  
  else if (TIMx == TIM9)
 8004e7e:	4b28      	ldr	r3, [pc, #160]	; (8004f20 <TIM_DeInit+0x13c>)
 8004e80:	4298      	cmp	r0, r3
 8004e82:	d107      	bne.n	8004e94 <TIM_DeInit+0xb0>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 8004e84:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8004e88:	2101      	movs	r1, #1
 8004e8a:	f7fe fe79 	bl	8003b80 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 8004e8e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8004e92:	e7ef      	b.n	8004e74 <TIM_DeInit+0x90>
   }  
  else if (TIMx == TIM10)
 8004e94:	4b23      	ldr	r3, [pc, #140]	; (8004f24 <TIM_DeInit+0x140>)
 8004e96:	4298      	cmp	r0, r3
 8004e98:	d107      	bne.n	8004eaa <TIM_DeInit+0xc6>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 8004e9a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8004e9e:	2101      	movs	r1, #1
 8004ea0:	f7fe fe6e 	bl	8003b80 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 8004ea4:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8004ea8:	e7e4      	b.n	8004e74 <TIM_DeInit+0x90>
  }  
  else if (TIMx == TIM11) 
 8004eaa:	4b1f      	ldr	r3, [pc, #124]	; (8004f28 <TIM_DeInit+0x144>)
 8004eac:	4298      	cmp	r0, r3
 8004eae:	d107      	bne.n	8004ec0 <TIM_DeInit+0xdc>
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 8004eb0:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8004eb4:	2101      	movs	r1, #1
 8004eb6:	f7fe fe63 	bl	8003b80 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 8004eba:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8004ebe:	e7d9      	b.n	8004e74 <TIM_DeInit+0x90>
  }  
  else if (TIMx == TIM12)
 8004ec0:	4b1a      	ldr	r3, [pc, #104]	; (8004f2c <TIM_DeInit+0x148>)
 8004ec2:	4298      	cmp	r0, r3
 8004ec4:	d105      	bne.n	8004ed2 <TIM_DeInit+0xee>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 8004ec6:	2040      	movs	r0, #64	; 0x40
 8004ec8:	2101      	movs	r1, #1
 8004eca:	f7fe fe4d 	bl	8003b68 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 8004ece:	2040      	movs	r0, #64	; 0x40
 8004ed0:	e012      	b.n	8004ef8 <TIM_DeInit+0x114>
  }  
  else if (TIMx == TIM13) 
 8004ed2:	4b17      	ldr	r3, [pc, #92]	; (8004f30 <TIM_DeInit+0x14c>)
 8004ed4:	4298      	cmp	r0, r3
 8004ed6:	d105      	bne.n	8004ee4 <TIM_DeInit+0x100>
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 8004ed8:	2080      	movs	r0, #128	; 0x80
 8004eda:	2101      	movs	r1, #1
 8004edc:	f7fe fe44 	bl	8003b68 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 8004ee0:	2080      	movs	r0, #128	; 0x80
 8004ee2:	e009      	b.n	8004ef8 <TIM_DeInit+0x114>
  }  
  else
  { 
    if (TIMx == TIM14) 
 8004ee4:	4b13      	ldr	r3, [pc, #76]	; (8004f34 <TIM_DeInit+0x150>)
 8004ee6:	4298      	cmp	r0, r3
 8004ee8:	d10b      	bne.n	8004f02 <TIM_DeInit+0x11e>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 8004eea:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004eee:	2101      	movs	r1, #1
 8004ef0:	f7fe fe3a 	bl	8003b68 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 8004ef4:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004ef8:	2100      	movs	r1, #0
    }   
  }
}
 8004efa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  { 
    if (TIMx == TIM14) 
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 8004efe:	f7fe be33 	b.w	8003b68 <RCC_APB1PeriphResetCmd>
 8004f02:	bd08      	pop	{r3, pc}
 8004f04:	40010000 	.word	0x40010000
 8004f08:	40000400 	.word	0x40000400
 8004f0c:	40000800 	.word	0x40000800
 8004f10:	40000c00 	.word	0x40000c00
 8004f14:	40001000 	.word	0x40001000
 8004f18:	40001400 	.word	0x40001400
 8004f1c:	40010400 	.word	0x40010400
 8004f20:	40014000 	.word	0x40014000
 8004f24:	40014400 	.word	0x40014400
 8004f28:	40014800 	.word	0x40014800
 8004f2c:	40001800 	.word	0x40001800
 8004f30:	40001c00 	.word	0x40001c00
 8004f34:	40002000 	.word	0x40002000

08004f38 <TIM_TimeBaseInit>:
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8004f38:	4a1c      	ldr	r2, [pc, #112]	; (8004fac <TIM_TimeBaseInit+0x74>)
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8004f3a:	8803      	ldrh	r3, [r0, #0]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8004f3c:	4290      	cmp	r0, r2
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8004f3e:	b29b      	uxth	r3, r3

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8004f40:	d012      	beq.n	8004f68 <TIM_TimeBaseInit+0x30>
 8004f42:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004f46:	4290      	cmp	r0, r2
 8004f48:	d00e      	beq.n	8004f68 <TIM_TimeBaseInit+0x30>
 8004f4a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8004f4e:	d00b      	beq.n	8004f68 <TIM_TimeBaseInit+0x30>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8004f50:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 8004f54:	4290      	cmp	r0, r2
 8004f56:	d007      	beq.n	8004f68 <TIM_TimeBaseInit+0x30>
 8004f58:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004f5c:	4290      	cmp	r0, r2
 8004f5e:	d003      	beq.n	8004f68 <TIM_TimeBaseInit+0x30>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8004f60:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004f64:	4290      	cmp	r0, r2
 8004f66:	d103      	bne.n	8004f70 <TIM_TimeBaseInit+0x38>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8004f68:	884a      	ldrh	r2, [r1, #2]
  if((TIMx == TIM1) || (TIMx == TIM8)||
     (TIMx == TIM2) || (TIMx == TIM3)||
     (TIMx == TIM4) || (TIMx == TIM5)) 
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8004f6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8004f6e:	4313      	orrs	r3, r2
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8004f70:	4a0f      	ldr	r2, [pc, #60]	; (8004fb0 <TIM_TimeBaseInit+0x78>)
 8004f72:	4290      	cmp	r0, r2
 8004f74:	d008      	beq.n	8004f88 <TIM_TimeBaseInit+0x50>
 8004f76:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004f7a:	4290      	cmp	r0, r2
 8004f7c:	d004      	beq.n	8004f88 <TIM_TimeBaseInit+0x50>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8004f7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8004f82:	890a      	ldrh	r2, [r1, #8]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8004f84:	b29b      	uxth	r3, r3
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8004f86:	4313      	orrs	r3, r2
  }

  TIMx->CR1 = tmpcr1;
 8004f88:	8003      	strh	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8004f8a:	684b      	ldr	r3, [r1, #4]
 8004f8c:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8004f8e:	880b      	ldrh	r3, [r1, #0]
 8004f90:	8503      	strh	r3, [r0, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8004f92:	4b06      	ldr	r3, [pc, #24]	; (8004fac <TIM_TimeBaseInit+0x74>)
 8004f94:	4298      	cmp	r0, r3
 8004f96:	d003      	beq.n	8004fa0 <TIM_TimeBaseInit+0x68>
 8004f98:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004f9c:	4298      	cmp	r0, r3
 8004f9e:	d101      	bne.n	8004fa4 <TIM_TimeBaseInit+0x6c>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8004fa0:	7a8b      	ldrb	r3, [r1, #10]
 8004fa2:	8603      	strh	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	8283      	strh	r3, [r0, #20]
}
 8004fa8:	4770      	bx	lr
 8004faa:	bf00      	nop
 8004fac:	40010000 	.word	0x40010000
 8004fb0:	40001000 	.word	0x40001000

08004fb4 <TIM_TimeBaseStructInit>:
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 8004fb4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004fb8:	6043      	str	r3, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8004fbe:	8103      	strh	r3, [r0, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8004fc0:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8004fc2:	7283      	strb	r3, [r0, #10]
}
 8004fc4:	4770      	bx	lr

08004fc6 <TIM_PrescalerConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8004fc6:	8501      	strh	r1, [r0, #40]	; 0x28
  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8004fc8:	8282      	strh	r2, [r0, #20]
}
 8004fca:	4770      	bx	lr

08004fcc <TIM_CounterModeConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 8004fcc:	8803      	ldrh	r3, [r0, #0]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= (uint16_t)~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004fce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fd2:	041b      	lsls	r3, r3, #16
 8004fd4:	0c1b      	lsrs	r3, r3, #16

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 8004fd6:	430b      	orrs	r3, r1

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 8004fd8:	8003      	strh	r3, [r0, #0]
}
 8004fda:	4770      	bx	lr

08004fdc <TIM_SetCounter>:
{
  /* Check the parameters */
   assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8004fdc:	6241      	str	r1, [r0, #36]	; 0x24
}
 8004fde:	4770      	bx	lr

08004fe0 <TIM_SetAutoreload>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8004fe0:	62c1      	str	r1, [r0, #44]	; 0x2c
}
 8004fe2:	4770      	bx	lr

08004fe4 <TIM_GetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 8004fe4:	6a40      	ldr	r0, [r0, #36]	; 0x24
}
 8004fe6:	4770      	bx	lr

08004fe8 <TIM_GetPrescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Prescaler Register value */
  return TIMx->PSC;
 8004fe8:	8d00      	ldrh	r0, [r0, #40]	; 0x28
}
 8004fea:	b280      	uxth	r0, r0
 8004fec:	4770      	bx	lr

08004fee <TIM_UpdateDisableConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= TIM_CR1_UDIS;
 8004fee:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004ff0:	b119      	cbz	r1, 8004ffa <TIM_UpdateDisableConfig+0xc>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= TIM_CR1_UDIS;
 8004ff2:	b29b      	uxth	r3, r3
 8004ff4:	f043 0302 	orr.w	r3, r3, #2
 8004ff8:	e003      	b.n	8005002 <TIM_UpdateDisableConfig+0x14>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_UDIS;
 8004ffa:	f023 0302 	bic.w	r3, r3, #2
 8004ffe:	041b      	lsls	r3, r3, #16
 8005000:	0c1b      	lsrs	r3, r3, #16
 8005002:	8003      	strh	r3, [r0, #0]
 8005004:	4770      	bx	lr

08005006 <TIM_UpdateRequestConfig>:
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
  {
    /* Set the URS Bit */
    TIMx->CR1 |= TIM_CR1_URS;
 8005006:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8005008:	b119      	cbz	r1, 8005012 <TIM_UpdateRequestConfig+0xc>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= TIM_CR1_URS;
 800500a:	b29b      	uxth	r3, r3
 800500c:	f043 0304 	orr.w	r3, r3, #4
 8005010:	e003      	b.n	800501a <TIM_UpdateRequestConfig+0x14>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_URS;
 8005012:	f023 0304 	bic.w	r3, r3, #4
 8005016:	041b      	lsls	r3, r3, #16
 8005018:	0c1b      	lsrs	r3, r3, #16
 800501a:	8003      	strh	r3, [r0, #0]
 800501c:	4770      	bx	lr

0800501e <TIM_ARRPreloadConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 800501e:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005020:	b119      	cbz	r1, 800502a <TIM_ARRPreloadConfig+0xc>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8005022:	b29b      	uxth	r3, r3
 8005024:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005028:	e003      	b.n	8005032 <TIM_ARRPreloadConfig+0x14>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 800502a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800502e:	041b      	lsls	r3, r3, #16
 8005030:	0c1b      	lsrs	r3, r3, #16
 8005032:	8003      	strh	r3, [r0, #0]
 8005034:	4770      	bx	lr

08005036 <TIM_SelectOnePulseMode>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));

  /* Reset the OPM Bit */
  TIMx->CR1 &= (uint16_t)~TIM_CR1_OPM;
 8005036:	8803      	ldrh	r3, [r0, #0]
 8005038:	f023 0308 	bic.w	r3, r3, #8
 800503c:	041b      	lsls	r3, r3, #16
 800503e:	0c1b      	lsrs	r3, r3, #16
 8005040:	8003      	strh	r3, [r0, #0]

  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 8005042:	8803      	ldrh	r3, [r0, #0]
 8005044:	b29b      	uxth	r3, r3
 8005046:	430b      	orrs	r3, r1
 8005048:	8003      	strh	r3, [r0, #0]
}
 800504a:	4770      	bx	lr

0800504c <TIM_SetClockDivision>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));

  /* Reset the CKD Bits */
  TIMx->CR1 &= (uint16_t)(~TIM_CR1_CKD);
 800504c:	8803      	ldrh	r3, [r0, #0]
 800504e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005052:	041b      	lsls	r3, r3, #16
 8005054:	0c1b      	lsrs	r3, r3, #16
 8005056:	8003      	strh	r3, [r0, #0]

  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 8005058:	8803      	ldrh	r3, [r0, #0]
 800505a:	b29b      	uxth	r3, r3
 800505c:	430b      	orrs	r3, r1
 800505e:	8003      	strh	r3, [r0, #0]
}
 8005060:	4770      	bx	lr

08005062 <TIM_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8005062:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005064:	b119      	cbz	r1, 800506e <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8005066:	b29b      	uxth	r3, r3
 8005068:	f043 0301 	orr.w	r3, r3, #1
 800506c:	e003      	b.n	8005076 <TIM_Cmd+0x14>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 800506e:	f023 0301 	bic.w	r3, r3, #1
 8005072:	041b      	lsls	r3, r3, #16
 8005074:	0c1b      	lsrs	r3, r3, #16
 8005076:	8003      	strh	r3, [r0, #0]
 8005078:	4770      	bx	lr

0800507a <TIM_OC1Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 800507a:	8c03      	ldrh	r3, [r0, #32]
 800507c:	f023 0301 	bic.w	r3, r3, #1
 8005080:	041b      	lsls	r3, r3, #16
 8005082:	0c1b      	lsrs	r3, r3, #16
 8005084:	8403      	strh	r3, [r0, #32]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005086:	b570      	push	{r4, r5, r6, lr}

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005088:	8c03      	ldrh	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800508a:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800508c:	8b02      	ldrh	r2, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800508e:	880d      	ldrh	r5, [r1, #0]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8005090:	884e      	ldrh	r6, [r1, #2]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 8005092:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8005096:	0412      	lsls	r2, r2, #16
 8005098:	0c12      	lsrs	r2, r2, #16
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800509a:	432a      	orrs	r2, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 800509c:	898d      	ldrh	r5, [r1, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 800509e:	f023 0302 	bic.w	r3, r3, #2
 80050a2:	041b      	lsls	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80050a4:	4335      	orrs	r5, r6
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 80050a6:	0c1b      	lsrs	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 80050a8:	b2ad      	uxth	r5, r5
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 80050aa:	432b      	orrs	r3, r5
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80050ac:	4d0e      	ldr	r5, [pc, #56]	; (80050e8 <TIM_OC1Init+0x6e>)
 80050ae:	42a8      	cmp	r0, r5
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050b0:	b2a4      	uxth	r4, r4
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80050b2:	d003      	beq.n	80050bc <TIM_OC1Init+0x42>
 80050b4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80050b8:	42a8      	cmp	r0, r5
 80050ba:	d10e      	bne.n	80050da <TIM_OC1Init+0x60>
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 80050bc:	89cd      	ldrh	r5, [r1, #14]
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80050be:	8a4e      	ldrh	r6, [r1, #18]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 80050c0:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 80050c4:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 80050c6:	888d      	ldrh	r5, [r1, #4]
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 80050c8:	f023 0304 	bic.w	r3, r3, #4
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 80050cc:	432b      	orrs	r3, r5
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80050ce:	8a0d      	ldrh	r5, [r1, #16]
 80050d0:	4335      	orrs	r5, r6
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 80050d2:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 80050d6:	b2ad      	uxth	r5, r5
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 80050d8:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050da:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80050dc:	8302      	strh	r2, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 80050de:	688a      	ldr	r2, [r1, #8]
 80050e0:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050e2:	8403      	strh	r3, [r0, #32]
}
 80050e4:	bd70      	pop	{r4, r5, r6, pc}
 80050e6:	bf00      	nop
 80050e8:	40010000 	.word	0x40010000

080050ec <TIM_OC2Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 80050ec:	8c03      	ldrh	r3, [r0, #32]
 80050ee:	f023 0310 	bic.w	r3, r3, #16
 80050f2:	041b      	lsls	r3, r3, #16
 80050f4:	0c1b      	lsrs	r3, r3, #16
 80050f6:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80050f8:	8c03      	ldrh	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050fa:	8882      	ldrh	r2, [r0, #4]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80050fc:	b530      	push	{r4, r5, lr}
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80050fe:	8b04      	ldrh	r4, [r0, #24]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8005100:	880d      	ldrh	r5, [r1, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 8005102:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
 8005106:	0424      	lsls	r4, r4, #16
 8005108:	0c24      	lsrs	r4, r4, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 800510a:	f023 0320 	bic.w	r3, r3, #32
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800510e:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 8005112:	041b      	lsls	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8005114:	898d      	ldrh	r5, [r1, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 8005116:	0c1b      	lsrs	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8005118:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 800511c:	884d      	ldrh	r5, [r1, #2]
 800511e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8005122:	4d13      	ldr	r5, [pc, #76]	; (8005170 <TIM_OC2Init+0x84>)
 8005124:	42a8      	cmp	r0, r5
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005126:	b292      	uxth	r2, r2
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8005128:	b2a4      	uxth	r4, r4
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 800512a:	b29b      	uxth	r3, r3
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800512c:	d003      	beq.n	8005136 <TIM_OC2Init+0x4a>
 800512e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8005132:	42a8      	cmp	r0, r5
 8005134:	d115      	bne.n	8005162 <TIM_OC2Init+0x76>
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8005136:	89cd      	ldrh	r5, [r1, #14]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 8005138:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800513c:	b29b      	uxth	r3, r3
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 800513e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 8005142:	f64f 75bf 	movw	r5, #65471	; 0xffbf
 8005146:	401d      	ands	r5, r3
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8005148:	888b      	ldrh	r3, [r1, #4]
 800514a:	ea45 1303 	orr.w	r3, r5, r3, lsl #4
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 800514e:	8a0d      	ldrh	r5, [r1, #16]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 8005150:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8005154:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8005158:	8a4d      	ldrh	r5, [r1, #18]
 800515a:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 800515e:	b29b      	uxth	r3, r3
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8005160:	b292      	uxth	r2, r2
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005162:	8082      	strh	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8005164:	688a      	ldr	r2, [r1, #8]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005166:	8304      	strh	r4, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8005168:	6382      	str	r2, [r0, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800516a:	8403      	strh	r3, [r0, #32]
}
 800516c:	bd30      	pop	{r4, r5, pc}
 800516e:	bf00      	nop
 8005170:	40010000 	.word	0x40010000

08005174 <TIM_OC3Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8005174:	8c03      	ldrh	r3, [r0, #32]
 8005176:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800517a:	041b      	lsls	r3, r3, #16
 800517c:	0c1b      	lsrs	r3, r3, #16
 800517e:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005180:	8c03      	ldrh	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005182:	8882      	ldrh	r2, [r0, #4]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005184:	b530      	push	{r4, r5, lr}
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005186:	8b84      	ldrh	r4, [r0, #28]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8005188:	880d      	ldrh	r5, [r1, #0]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 800518a:	f024 0473 	bic.w	r4, r4, #115	; 0x73
 800518e:	0424      	lsls	r4, r4, #16
 8005190:	0c24      	lsrs	r4, r4, #16
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8005192:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005196:	041b      	lsls	r3, r3, #16
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8005198:	432c      	orrs	r4, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 800519a:	898d      	ldrh	r5, [r1, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 800519c:	0c1b      	lsrs	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 800519e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 80051a2:	884d      	ldrh	r5, [r1, #2]
 80051a4:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80051a8:	4d12      	ldr	r5, [pc, #72]	; (80051f4 <TIM_OC3Init+0x80>)
 80051aa:	42a8      	cmp	r0, r5
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051ac:	b292      	uxth	r2, r2
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 80051ae:	b29b      	uxth	r3, r3
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80051b0:	d003      	beq.n	80051ba <TIM_OC3Init+0x46>
 80051b2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80051b6:	42a8      	cmp	r0, r5
 80051b8:	d115      	bne.n	80051e6 <TIM_OC3Init+0x72>
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80051ba:	89cd      	ldrh	r5, [r1, #14]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 80051bc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80051c0:	b29b      	uxth	r3, r3
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80051c2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 80051c6:	f64f 35ff 	movw	r5, #64511	; 0xfbff
 80051ca:	401d      	ands	r5, r3
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80051cc:	888b      	ldrh	r3, [r1, #4]
 80051ce:	ea45 2303 	orr.w	r3, r5, r3, lsl #8
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80051d2:	8a0d      	ldrh	r5, [r1, #16]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 80051d4:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80051d8:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80051dc:	8a4d      	ldrh	r5, [r1, #18]
 80051de:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80051e2:	b29b      	uxth	r3, r3
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80051e4:	b292      	uxth	r2, r2
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051e6:	8082      	strh	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 80051e8:	688a      	ldr	r2, [r1, #8]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80051ea:	8384      	strh	r4, [r0, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 80051ec:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051ee:	8403      	strh	r3, [r0, #32]
}
 80051f0:	bd30      	pop	{r4, r5, pc}
 80051f2:	bf00      	nop
 80051f4:	40010000 	.word	0x40010000

080051f8 <TIM_OC4Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 80051f8:	8c03      	ldrh	r3, [r0, #32]
 80051fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80051fe:	041b      	lsls	r3, r3, #16
 8005200:	0c1b      	lsrs	r3, r3, #16
 8005202:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005204:	8c03      	ldrh	r3, [r0, #32]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005206:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005208:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800520a:	8b82      	ldrh	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800520c:	880d      	ldrh	r5, [r1, #0]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 800520e:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 8005212:	0412      	lsls	r2, r2, #16
 8005214:	0c12      	lsrs	r2, r2, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 8005216:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800521a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 800521e:	041b      	lsls	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8005220:	898d      	ldrh	r5, [r1, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 8005222:	0c1b      	lsrs	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8005224:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8005228:	884d      	ldrh	r5, [r1, #2]
 800522a:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 800522e:	4d0b      	ldr	r5, [pc, #44]	; (800525c <TIM_OC4Init+0x64>)
 8005230:	42a8      	cmp	r0, r5
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005232:	b2a4      	uxth	r4, r4
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8005234:	b292      	uxth	r2, r2
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8005236:	b29b      	uxth	r3, r3
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8005238:	d003      	beq.n	8005242 <TIM_OC4Init+0x4a>
 800523a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800523e:	42a8      	cmp	r0, r5
 8005240:	d105      	bne.n	800524e <TIM_OC4Init+0x56>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8005242:	8a0d      	ldrh	r5, [r1, #16]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 8005244:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8005248:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 800524c:	b2a4      	uxth	r4, r4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800524e:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8005250:	8382      	strh	r2, [r0, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8005252:	688a      	ldr	r2, [r1, #8]
 8005254:	6402      	str	r2, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005256:	8403      	strh	r3, [r0, #32]
}
 8005258:	bd30      	pop	{r4, r5, pc}
 800525a:	bf00      	nop
 800525c:	40010000 	.word	0x40010000

08005260 <TIM_OCStructInit>:
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8005260:	2300      	movs	r3, #0
 8005262:	8003      	strh	r3, [r0, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 8005264:	8043      	strh	r3, [r0, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 8005266:	8083      	strh	r3, [r0, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 8005268:	6083      	str	r3, [r0, #8]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 800526a:	8183      	strh	r3, [r0, #12]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 800526c:	81c3      	strh	r3, [r0, #14]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 800526e:	8203      	strh	r3, [r0, #16]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 8005270:	8243      	strh	r3, [r0, #18]
}
 8005272:	4770      	bx	lr

08005274 <TIM_SelectOCxM>:
  *            @arg TIM_ForcedAction_Active
  *            @arg TIM_ForcedAction_InActive
  * @retval None
  */
void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
{
 8005274:	b530      	push	{r4, r5, lr}
  tmp += CCMR_OFFSET;

  tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 8005276:	8c05      	ldrh	r5, [r0, #32]
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
  tmp += CCMR_OFFSET;

  tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;
 8005278:	2401      	movs	r4, #1

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 800527a:	b2ad      	uxth	r5, r5
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
  tmp += CCMR_OFFSET;

  tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;
 800527c:	408c      	lsls	r4, r1

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 800527e:	ea25 0404 	bic.w	r4, r5, r4
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
  tmp += CCMR_OFFSET;
 8005282:	f100 0318 	add.w	r3, r0, #24

  tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 8005286:	8404      	strh	r4, [r0, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8005288:	b109      	cbz	r1, 800528e <TIM_SelectOCxM+0x1a>
 800528a:	2908      	cmp	r1, #8
 800528c:	d107      	bne.n	800529e <TIM_SelectOCxM+0x2a>
  {
    tmp += (TIM_Channel>>1);
 800528e:	0849      	lsrs	r1, r1, #1

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC13M_MASK;
 8005290:	f64f 708f 	movw	r0, #65423	; 0xff8f
 8005294:	58cc      	ldr	r4, [r1, r3]
 8005296:	4020      	ands	r0, r4
 8005298:	50c8      	str	r0, [r1, r3]
   
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= TIM_OCMode;
 800529a:	58c8      	ldr	r0, [r1, r3]
 800529c:	e00a      	b.n	80052b4 <TIM_SelectOCxM+0x40>
  }
  else
  {
    tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
 800529e:	3904      	subs	r1, #4
 80052a0:	f3c1 014e 	ubfx	r1, r1, #1, #15

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC24M_MASK;
 80052a4:	f648 70ff 	movw	r0, #36863	; 0x8fff
 80052a8:	58cc      	ldr	r4, [r1, r3]
 80052aa:	4020      	ands	r0, r4
 80052ac:	50c8      	str	r0, [r1, r3]
    
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
 80052ae:	0212      	lsls	r2, r2, #8
 80052b0:	58c8      	ldr	r0, [r1, r3]
 80052b2:	b292      	uxth	r2, r2
 80052b4:	4302      	orrs	r2, r0
 80052b6:	50ca      	str	r2, [r1, r3]
 80052b8:	bd30      	pop	{r4, r5, pc}

080052ba <TIM_SetCompare1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 80052ba:	6341      	str	r1, [r0, #52]	; 0x34
}
 80052bc:	4770      	bx	lr

080052be <TIM_SetCompare2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 80052be:	6381      	str	r1, [r0, #56]	; 0x38
}
 80052c0:	4770      	bx	lr

080052c2 <TIM_SetCompare3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 80052c2:	63c1      	str	r1, [r0, #60]	; 0x3c
}
 80052c4:	4770      	bx	lr

080052c6 <TIM_SetCompare4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 80052c6:	6401      	str	r1, [r0, #64]	; 0x40
}
 80052c8:	4770      	bx	lr

080052ca <TIM_ForcedOC1Config>:
  uint16_t tmpccmr1 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 80052ca:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1M Bits */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1M;
 80052cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052d0:	041b      	lsls	r3, r3, #16
 80052d2:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 80052d4:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80052d6:	8303      	strh	r3, [r0, #24]
}
 80052d8:	4770      	bx	lr

080052da <TIM_ForcedOC2Config>:
  uint16_t tmpccmr1 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 80052da:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2M Bits */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2M;
 80052dc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052e0:	041b      	lsls	r3, r3, #16
 80052e2:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 80052e4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80052e8:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80052ea:	8303      	strh	r3, [r0, #24]
}
 80052ec:	4770      	bx	lr

080052ee <TIM_ForcedOC3Config>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr2 = TIMx->CCMR2;
 80052ee:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC1M Bits */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3M;
 80052f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052f4:	041b      	lsls	r3, r3, #16
 80052f6:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 80052f8:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80052fa:	8383      	strh	r3, [r0, #28]
}
 80052fc:	4770      	bx	lr

080052fe <TIM_ForcedOC4Config>:
  uint16_t tmpccmr2 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 80052fe:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC2M Bits */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4M;
 8005300:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005304:	041b      	lsls	r3, r3, #16
 8005306:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
 8005308:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800530c:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800530e:	8383      	strh	r3, [r0, #28]
}
 8005310:	4770      	bx	lr

08005312 <TIM_OC1PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8005312:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 8005314:	f023 0308 	bic.w	r3, r3, #8
 8005318:	041b      	lsls	r3, r3, #16
 800531a:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 800531c:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800531e:	8303      	strh	r3, [r0, #24]
}
 8005320:	4770      	bx	lr

08005322 <TIM_OC2PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8005322:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 8005324:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005328:	041b      	lsls	r3, r3, #16
 800532a:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 800532c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005330:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005332:	8303      	strh	r3, [r0, #24]
}
 8005334:	4770      	bx	lr

08005336 <TIM_OC3PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8005336:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 8005338:	f023 0308 	bic.w	r3, r3, #8
 800533c:	041b      	lsls	r3, r3, #16
 800533e:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8005340:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005342:	8383      	strh	r3, [r0, #28]
}
 8005344:	4770      	bx	lr

08005346 <TIM_OC4PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8005346:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 8005348:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800534c:	041b      	lsls	r3, r3, #16
 800534e:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8005350:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005354:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005356:	8383      	strh	r3, [r0, #28]
}
 8005358:	4770      	bx	lr

0800535a <TIM_OC1FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800535a:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1FE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1FE;
 800535c:	f023 0304 	bic.w	r3, r3, #4
 8005360:	041b      	lsls	r3, r3, #16
 8005362:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 8005364:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8005366:	8303      	strh	r3, [r0, #24]
}
 8005368:	4770      	bx	lr

0800536a <TIM_OC2FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800536a:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2FE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2FE);
 800536c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005370:	041b      	lsls	r3, r3, #16
 8005372:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
 8005374:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005378:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 800537a:	8303      	strh	r3, [r0, #24]
}
 800537c:	4770      	bx	lr

0800537e <TIM_OC3FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 800537e:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3FE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3FE;
 8005380:	f023 0304 	bic.w	r3, r3, #4
 8005384:	041b      	lsls	r3, r3, #16
 8005386:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 8005388:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 800538a:	8383      	strh	r3, [r0, #28]
}
 800538c:	4770      	bx	lr

0800538e <TIM_OC4FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 800538e:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4FE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4FE);
 8005390:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005394:	041b      	lsls	r3, r3, #16
 8005396:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
 8005398:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800539c:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 800539e:	8383      	strh	r3, [r0, #28]
}
 80053a0:	4770      	bx	lr

080053a2 <TIM_ClearOC1Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 80053a2:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1CE;
 80053a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80053a8:	041b      	lsls	r3, r3, #16
 80053aa:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 80053ac:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80053ae:	8303      	strh	r3, [r0, #24]
}
 80053b0:	4770      	bx	lr

080053b2 <TIM_ClearOC2Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 80053b2:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2CE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2CE;

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 80053b4:	0209      	lsls	r1, r1, #8
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;

  /* Reset the OC2CE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2CE;
 80053b6:	045b      	lsls	r3, r3, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 80053b8:	ea41 4353 	orr.w	r3, r1, r3, lsr #17
 80053bc:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80053be:	8303      	strh	r3, [r0, #24]
}
 80053c0:	4770      	bx	lr

080053c2 <TIM_ClearOC3Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 80053c2:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3CE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3CE;
 80053c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80053c8:	041b      	lsls	r3, r3, #16
 80053ca:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 80053cc:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80053ce:	8383      	strh	r3, [r0, #28]
}
 80053d0:	4770      	bx	lr

080053d2 <TIM_ClearOC4Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 80053d2:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4CE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4CE;

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 80053d4:	0209      	lsls	r1, r1, #8
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;

  /* Reset the OC4CE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4CE;
 80053d6:	045b      	lsls	r3, r3, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 80053d8:	ea41 4353 	orr.w	r3, r1, r3, lsr #17
 80053dc:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80053de:	8383      	strh	r3, [r0, #28]
}
 80053e0:	4770      	bx	lr

080053e2 <TIM_OC1PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 80053e2:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1P Bit */
  tmpccer &= (uint16_t)(~TIM_CCER_CC1P);
 80053e4:	f023 0302 	bic.w	r3, r3, #2
 80053e8:	041b      	lsls	r3, r3, #16
 80053ea:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCPolarity;
 80053ec:	430b      	orrs	r3, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80053ee:	8403      	strh	r3, [r0, #32]
}
 80053f0:	4770      	bx	lr

080053f2 <TIM_OC1NPolarityConfig>:
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 80053f2:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 80053f4:	f023 0308 	bic.w	r3, r3, #8
 80053f8:	041b      	lsls	r3, r3, #16
 80053fa:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCNPolarity;
 80053fc:	430b      	orrs	r3, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80053fe:	8403      	strh	r3, [r0, #32]
}
 8005400:	4770      	bx	lr

08005402 <TIM_OC2PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005402:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2P Bit */
  tmpccer &= (uint16_t)(~TIM_CCER_CC2P);
 8005404:	f023 0320 	bic.w	r3, r3, #32
 8005408:	041b      	lsls	r3, r3, #16
 800540a:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 800540c:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8005410:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005412:	8403      	strh	r3, [r0, #32]
}
 8005414:	4770      	bx	lr

08005416 <TIM_OC2NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 8005416:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 8005418:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800541c:	041b      	lsls	r3, r3, #16
 800541e:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 8005420:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8005424:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005426:	8403      	strh	r3, [r0, #32]
}
 8005428:	4770      	bx	lr

0800542a <TIM_OC3PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 800542a:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3P Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 800542c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005430:	041b      	lsls	r3, r3, #16
 8005432:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 8005434:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005438:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800543a:	8403      	strh	r3, [r0, #32]
}
 800543c:	4770      	bx	lr

0800543e <TIM_OC3NPolarityConfig>:
 
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 800543e:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 8005440:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005444:	041b      	lsls	r3, r3, #16
 8005446:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 8005448:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800544c:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800544e:	8403      	strh	r3, [r0, #32]
}
 8005450:	4770      	bx	lr

08005452 <TIM_OC4PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005452:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC4P Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 8005454:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005458:	041b      	lsls	r3, r3, #16
 800545a:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 800545c:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8005460:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005462:	8403      	strh	r3, [r0, #32]
}
 8005464:	4770      	bx	lr

08005466 <TIM_CCxCmd>:
  * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
{
 8005466:	b510      	push	{r4, lr}
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_SET << TIM_Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 8005468:	8c04      	ldrh	r4, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_SET << TIM_Channel;
 800546a:	2301      	movs	r3, #1
 800546c:	408b      	lsls	r3, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 800546e:	b2a4      	uxth	r4, r4
 8005470:	ea24 0303 	bic.w	r3, r4, r3
 8005474:	8403      	strh	r3, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 8005476:	8c03      	ldrh	r3, [r0, #32]
 8005478:	fa12 f101 	lsls.w	r1, r2, r1
 800547c:	430b      	orrs	r3, r1
 800547e:	b29b      	uxth	r3, r3
 8005480:	8403      	strh	r3, [r0, #32]
}
 8005482:	bd10      	pop	{r4, pc}

08005484 <TIM_CCxNCmd>:
  * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
  * @retval None
  */
void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
{
 8005484:	b510      	push	{r4, lr}
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = CCER_CCNE_SET << TIM_Channel;

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;
 8005486:	8c04      	ldrh	r4, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = CCER_CCNE_SET << TIM_Channel;
 8005488:	2304      	movs	r3, #4
 800548a:	408b      	lsls	r3, r1

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;
 800548c:	b2a4      	uxth	r4, r4
 800548e:	ea24 0303 	bic.w	r3, r4, r3
 8005492:	8403      	strh	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 8005494:	8c03      	ldrh	r3, [r0, #32]
 8005496:	fa12 f101 	lsls.w	r1, r2, r1
 800549a:	430b      	orrs	r3, r1
 800549c:	b29b      	uxth	r3, r3
 800549e:	8403      	strh	r3, [r0, #32]
}
 80054a0:	bd10      	pop	{r4, pc}

080054a2 <TIM_ICStructInit>:
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 80054a2:	2300      	movs	r3, #0
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 80054a4:	2201      	movs	r2, #1
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 80054a6:	8003      	strh	r3, [r0, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 80054a8:	8043      	strh	r3, [r0, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 80054aa:	8082      	strh	r2, [r0, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 80054ac:	80c3      	strh	r3, [r0, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 80054ae:	8103      	strh	r3, [r0, #8]
}
 80054b0:	4770      	bx	lr

080054b2 <TIM_GetCapture1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 80054b2:	6b40      	ldr	r0, [r0, #52]	; 0x34
}
 80054b4:	4770      	bx	lr

080054b6 <TIM_GetCapture2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 80054b6:	6b80      	ldr	r0, [r0, #56]	; 0x38
}
 80054b8:	4770      	bx	lr

080054ba <TIM_GetCapture3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 

  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 80054ba:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
}
 80054bc:	4770      	bx	lr

080054be <TIM_GetCapture4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 80054be:	6c00      	ldr	r0, [r0, #64]	; 0x40
}
 80054c0:	4770      	bx	lr

080054c2 <TIM_SetIC1Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
 80054c2:	8b03      	ldrh	r3, [r0, #24]
 80054c4:	f023 030c 	bic.w	r3, r3, #12
 80054c8:	041b      	lsls	r3, r3, #16
 80054ca:	0c1b      	lsrs	r3, r3, #16
 80054cc:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 80054ce:	8b03      	ldrh	r3, [r0, #24]
 80054d0:	b29b      	uxth	r3, r3
 80054d2:	430b      	orrs	r3, r1
 80054d4:	8303      	strh	r3, [r0, #24]
}
 80054d6:	4770      	bx	lr

080054d8 <TIM_SetIC2Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
 80054d8:	8b03      	ldrh	r3, [r0, #24]
 80054da:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80054de:	041b      	lsls	r3, r3, #16
 80054e0:	0c1b      	lsrs	r3, r3, #16
 80054e2:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 80054e4:	8b03      	ldrh	r3, [r0, #24]
 80054e6:	b29b      	uxth	r3, r3
 80054e8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80054ec:	b29b      	uxth	r3, r3
 80054ee:	8303      	strh	r3, [r0, #24]
}
 80054f0:	4770      	bx	lr

080054f2 <TIM_PWMIConfig>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 80054f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054f4:	460c      	mov	r4, r1

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 80054f6:	8849      	ldrh	r1, [r1, #2]
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 80054f8:	88a2      	ldrh	r2, [r4, #4]
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80054fa:	f8b4 e000 	ldrh.w	lr, [r4]
 80054fe:	8923      	ldrh	r3, [r4, #8]
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8005500:	4605      	mov	r5, r0
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
 8005502:	2900      	cmp	r1, #0
 8005504:	bf0c      	ite	eq
 8005506:	2702      	moveq	r7, #2
 8005508:	2700      	movne	r7, #0
    icoppositepolarity = TIM_ICPolarity_Rising;
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
 800550a:	2a01      	cmp	r2, #1
 800550c:	bf14      	ite	ne
 800550e:	2601      	movne	r6, #1
 8005510:	2602      	moveq	r6, #2
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8005512:	f1be 0f00 	cmp.w	lr, #0
 8005516:	d110      	bne.n	800553a <TIM_PWMIConfig+0x48>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8005518:	f7ff fc2e 	bl	8004d78 <TI1_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800551c:	4628      	mov	r0, r5
 800551e:	88e1      	ldrh	r1, [r4, #6]
 8005520:	f7ff ffcf 	bl	80054c2 <TIM_SetIC1Prescaler>
    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8005524:	4628      	mov	r0, r5
 8005526:	4639      	mov	r1, r7
 8005528:	4632      	mov	r2, r6
 800552a:	8923      	ldrh	r3, [r4, #8]
 800552c:	f7ff fc3d 	bl	8004daa <TI2_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005530:	88e1      	ldrh	r1, [r4, #6]
 8005532:	4628      	mov	r0, r5
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8005534:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005538:	e7ce      	b.n	80054d8 <TIM_SetIC2Prescaler>
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 800553a:	f7ff fc36 	bl	8004daa <TI2_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800553e:	4628      	mov	r0, r5
 8005540:	88e1      	ldrh	r1, [r4, #6]
 8005542:	f7ff ffc9 	bl	80054d8 <TIM_SetIC2Prescaler>
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8005546:	4628      	mov	r0, r5
 8005548:	4639      	mov	r1, r7
 800554a:	4632      	mov	r2, r6
 800554c:	8923      	ldrh	r3, [r4, #8]
 800554e:	f7ff fc13 	bl	8004d78 <TI1_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005552:	88e1      	ldrh	r1, [r4, #6]
 8005554:	4628      	mov	r0, r5
  }
}
 8005556:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800555a:	e7b2      	b.n	80054c2 <TIM_SetIC1Prescaler>

0800555c <TIM_SetIC3Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC;
 800555c:	8b83      	ldrh	r3, [r0, #28]
 800555e:	f023 030c 	bic.w	r3, r3, #12
 8005562:	041b      	lsls	r3, r3, #16
 8005564:	0c1b      	lsrs	r3, r3, #16
 8005566:	8383      	strh	r3, [r0, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8005568:	8b83      	ldrh	r3, [r0, #28]
 800556a:	b29b      	uxth	r3, r3
 800556c:	430b      	orrs	r3, r1
 800556e:	8383      	strh	r3, [r0, #28]
}
 8005570:	4770      	bx	lr

08005572 <TIM_SetIC4Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC;
 8005572:	8b83      	ldrh	r3, [r0, #28]
 8005574:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005578:	041b      	lsls	r3, r3, #16
 800557a:	0c1b      	lsrs	r3, r3, #16
 800557c:	8383      	strh	r3, [r0, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 800557e:	8b83      	ldrh	r3, [r0, #28]
 8005580:	b29b      	uxth	r3, r3
 8005582:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005586:	b29b      	uxth	r3, r3
 8005588:	8383      	strh	r3, [r0, #28]
}
 800558a:	4770      	bx	lr

0800558c <TIM_ICInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 800558c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800558e:	460d      	mov	r5, r1
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8005590:	880b      	ldrh	r3, [r1, #0]
 8005592:	88aa      	ldrh	r2, [r5, #4]
 8005594:	8849      	ldrh	r1, [r1, #2]
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8005596:	4604      	mov	r4, r0
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8005598:	b93b      	cbnz	r3, 80055aa <TIM_ICInit+0x1e>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800559a:	892b      	ldrh	r3, [r5, #8]
 800559c:	f7ff fbec 	bl	8004d78 <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80055a0:	88e9      	ldrh	r1, [r5, #6]
 80055a2:	4620      	mov	r0, r4
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80055a4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80055a8:	e78b      	b.n	80054c2 <TIM_SetIC1Prescaler>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 80055aa:	2b04      	cmp	r3, #4
 80055ac:	d107      	bne.n	80055be <TIM_ICInit+0x32>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_LIST2_PERIPH(TIMx));
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80055ae:	892b      	ldrh	r3, [r5, #8]
 80055b0:	f7ff fbfb 	bl	8004daa <TI2_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80055b4:	88e9      	ldrh	r1, [r5, #6]
 80055b6:	4620      	mov	r0, r4
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80055b8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    assert_param(IS_TIM_LIST2_PERIPH(TIMx));
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80055bc:	e78c      	b.n	80054d8 <TIM_SetIC2Prescaler>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 80055be:	2b08      	cmp	r3, #8
 80055c0:	f8b5 c008 	ldrh.w	ip, [r5, #8]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 80055c4:	8c07      	ldrh	r7, [r0, #32]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 80055c6:	d11d      	bne.n	8005604 <TIM_ICInit+0x78>
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 80055c8:	f427 7780 	bic.w	r7, r7, #256	; 0x100
 80055cc:	043f      	lsls	r7, r7, #16
 80055ce:	0c3f      	lsrs	r7, r7, #16
 80055d0:	8407      	strh	r7, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 80055d2:	8b86      	ldrh	r6, [r0, #28]
  tmpccer = TIMx->CCER;
 80055d4:	8c03      	ldrh	r3, [r0, #32]
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
  tmpccmr2 = TIMx->CCMR2;
 80055d6:	b2b6      	uxth	r6, r6
  tmpccer = TIMx->CCER;
 80055d8:	b29b      	uxth	r3, r3
  tmp = (uint16_t)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
 80055da:	f026 06f3 	bic.w	r6, r6, #243	; 0xf3
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80055de:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80055e2:	ea46 1c0c 	orr.w	ip, r6, ip, lsl #4

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 80055e6:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80055ea:	fa1f fc8c 	uxth.w	ip, ip

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 80055ee:	b289      	uxth	r1, r1
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 80055f0:	ea4c 0202 	orr.w	r2, ip, r2

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 80055f4:	f441 7180 	orr.w	r1, r1, #256	; 0x100

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80055f8:	8382      	strh	r2, [r0, #28]
  TIMx->CCER = tmpccer;
 80055fa:	8401      	strh	r1, [r0, #32]
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80055fc:	88e9      	ldrh	r1, [r5, #6]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80055fe:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005602:	e7ab      	b.n	800555c <TIM_SetIC3Prescaler>
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8005604:	f427 5780 	bic.w	r7, r7, #4096	; 0x1000
 8005608:	043f      	lsls	r7, r7, #16
 800560a:	0c3f      	lsrs	r7, r7, #16
 800560c:	8407      	strh	r7, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 800560e:	8b86      	ldrh	r6, [r0, #28]
  tmpccer = TIMx->CCER;
 8005610:	8c03      	ldrh	r3, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8005612:	f426 7640 	bic.w	r6, r6, #768	; 0x300
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005616:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 800561a:	0536      	lsls	r6, r6, #20
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800561c:	045b      	lsls	r3, r3, #17
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 800561e:	0d36      	lsrs	r6, r6, #20
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005620:	0c5b      	lsrs	r3, r3, #17
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 8005622:	ea46 2202 	orr.w	r2, r6, r2, lsl #8
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 8005626:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 800562a:	ea42 320c 	orr.w	r2, r2, ip, lsl #12

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 800562e:	b29b      	uxth	r3, r3
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005630:	88e9      	ldrh	r1, [r5, #6]
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 8005632:	b292      	uxth	r2, r2

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 8005634:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005638:	8382      	strh	r2, [r0, #28]
  TIMx->CCER = tmpccer ;
 800563a:	8403      	strh	r3, [r0, #32]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 800563c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005640:	e797      	b.n	8005572 <TIM_SetIC4Prescaler>

08005642 <TIM_BDTRConfig>:
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 8005642:	884a      	ldrh	r2, [r1, #2]
 8005644:	880b      	ldrh	r3, [r1, #0]
 8005646:	4313      	orrs	r3, r2
 8005648:	888a      	ldrh	r2, [r1, #4]
 800564a:	4313      	orrs	r3, r2
 800564c:	88ca      	ldrh	r2, [r1, #6]
 800564e:	4313      	orrs	r3, r2
 8005650:	890a      	ldrh	r2, [r1, #8]
 8005652:	4313      	orrs	r3, r2
 8005654:	894a      	ldrh	r2, [r1, #10]
 8005656:	4313      	orrs	r3, r2
 8005658:	898a      	ldrh	r2, [r1, #12]
 800565a:	4313      	orrs	r3, r2
 800565c:	b29b      	uxth	r3, r3
 800565e:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
}
 8005662:	4770      	bx	lr

08005664 <TIM_BDTRStructInit>:
  * @retval None
  */
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 8005664:	2300      	movs	r3, #0
 8005666:	8003      	strh	r3, [r0, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 8005668:	8043      	strh	r3, [r0, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 800566a:	8083      	strh	r3, [r0, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 800566c:	80c3      	strh	r3, [r0, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 800566e:	8103      	strh	r3, [r0, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 8005670:	8143      	strh	r3, [r0, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 8005672:	8183      	strh	r3, [r0, #12]
}
 8005674:	4770      	bx	lr

08005676 <TIM_CtrlPWMOutputs>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 8005676:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800567a:	b129      	cbz	r1, 8005688 <TIM_CtrlPWMOutputs+0x12>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 800567c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005680:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005684:	b29b      	uxth	r3, r3
 8005686:	e001      	b.n	800568c <TIM_CtrlPWMOutputs+0x16>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 8005688:	045b      	lsls	r3, r3, #17
 800568a:	0c5b      	lsrs	r3, r3, #17
 800568c:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 8005690:	4770      	bx	lr

08005692 <TIM_SelectCOM>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the COM Bit */
    TIMx->CR2 |= TIM_CR2_CCUS;
 8005692:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005694:	b119      	cbz	r1, 800569e <TIM_SelectCOM+0xc>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= TIM_CR2_CCUS;
 8005696:	b29b      	uxth	r3, r3
 8005698:	f043 0304 	orr.w	r3, r3, #4
 800569c:	e003      	b.n	80056a6 <TIM_SelectCOM+0x14>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCUS;
 800569e:	f023 0304 	bic.w	r3, r3, #4
 80056a2:	041b      	lsls	r3, r3, #16
 80056a4:	0c1b      	lsrs	r3, r3, #16
 80056a6:	8083      	strh	r3, [r0, #4]
 80056a8:	4770      	bx	lr

080056aa <TIM_CCPreloadControl>:
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= TIM_CR2_CCPC;
 80056aa:	8883      	ldrh	r3, [r0, #4]
void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80056ac:	b119      	cbz	r1, 80056b6 <TIM_CCPreloadControl+0xc>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= TIM_CR2_CCPC;
 80056ae:	b29b      	uxth	r3, r3
 80056b0:	f043 0301 	orr.w	r3, r3, #1
 80056b4:	e003      	b.n	80056be <TIM_CCPreloadControl+0x14>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCPC;
 80056b6:	f023 0301 	bic.w	r3, r3, #1
 80056ba:	041b      	lsls	r3, r3, #16
 80056bc:	0c1b      	lsrs	r3, r3, #16
 80056be:	8083      	strh	r3, [r0, #4]
 80056c0:	4770      	bx	lr

080056c2 <TIM_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80056c2:	8983      	ldrh	r3, [r0, #12]
 80056c4:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80056c6:	b10a      	cbz	r2, 80056cc <TIM_ITConfig+0xa>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 80056c8:	4319      	orrs	r1, r3
 80056ca:	e001      	b.n	80056d0 <TIM_ITConfig+0xe>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80056cc:	ea23 0101 	bic.w	r1, r3, r1
 80056d0:	8181      	strh	r1, [r0, #12]
 80056d2:	4770      	bx	lr

080056d4 <TIM_GenerateEvent>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
 
  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 80056d4:	8281      	strh	r1, [r0, #20]
}
 80056d6:	4770      	bx	lr

080056d8 <TIM_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));

  
  if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 80056d8:	8a03      	ldrh	r3, [r0, #16]
  {
    bitstatus = SET;
 80056da:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80056dc:	bf0c      	ite	eq
 80056de:	2000      	moveq	r0, #0
 80056e0:	2001      	movne	r0, #1
 80056e2:	4770      	bx	lr

080056e4 <TIM_ClearFlag>:
{  
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
   
  /* Clear the flags */
  TIMx->SR = (uint16_t)~TIM_FLAG;
 80056e4:	43c9      	mvns	r1, r1
 80056e6:	b289      	uxth	r1, r1
 80056e8:	8201      	strh	r1, [r0, #16]
}
 80056ea:	4770      	bx	lr

080056ec <TIM_GetITStatus>:
  uint16_t itstatus = 0x0, itenable = 0x0;
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 80056ec:	8a03      	ldrh	r3, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 80056ee:	8982      	ldrh	r2, [r0, #12]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 80056f0:	ea11 0003 	ands.w	r0, r1, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
  
  itenable = TIMx->DIER & TIM_IT;
 80056f4:	b292      	uxth	r2, r2
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 80056f6:	d003      	beq.n	8005700 <TIM_GetITStatus+0x14>
  {
    bitstatus = SET;
 80056f8:	4211      	tst	r1, r2
 80056fa:	bf0c      	ite	eq
 80056fc:	2000      	moveq	r0, #0
 80056fe:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005700:	4770      	bx	lr

08005702 <TIM_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8005702:	43c9      	mvns	r1, r1
 8005704:	b289      	uxth	r1, r1
 8005706:	8201      	strh	r1, [r0, #16]
}
 8005708:	4770      	bx	lr

0800570a <TIM_DMAConfig>:
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase)); 
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));

  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 800570a:	430a      	orrs	r2, r1
 800570c:	f8a0 2048 	strh.w	r2, [r0, #72]	; 0x48
}
 8005710:	4770      	bx	lr

08005712 <TIM_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8005712:	8983      	ldrh	r3, [r0, #12]
 8005714:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx)); 
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005716:	b10a      	cbz	r2, 800571c <TIM_DMACmd+0xa>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8005718:	4319      	orrs	r1, r3
 800571a:	e001      	b.n	8005720 <TIM_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 800571c:	ea23 0101 	bic.w	r1, r3, r1
 8005720:	8181      	strh	r1, [r0, #12]
 8005722:	4770      	bx	lr

08005724 <TIM_SelectCCDMA>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= TIM_CR2_CCDS;
 8005724:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005726:	b119      	cbz	r1, 8005730 <TIM_SelectCCDMA+0xc>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= TIM_CR2_CCDS;
 8005728:	b29b      	uxth	r3, r3
 800572a:	f043 0308 	orr.w	r3, r3, #8
 800572e:	e003      	b.n	8005738 <TIM_SelectCCDMA+0x14>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCDS;
 8005730:	f023 0308 	bic.w	r3, r3, #8
 8005734:	041b      	lsls	r3, r3, #16
 8005736:	0c1b      	lsrs	r3, r3, #16
 8005738:	8083      	strh	r3, [r0, #4]
 800573a:	4770      	bx	lr

0800573c <TIM_InternalClockConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  (uint16_t)~TIM_SMCR_SMS;
 800573c:	8903      	ldrh	r3, [r0, #8]
 800573e:	f023 0307 	bic.w	r3, r3, #7
 8005742:	041b      	lsls	r3, r3, #16
 8005744:	0c1b      	lsrs	r3, r3, #16
 8005746:	8103      	strh	r3, [r0, #8]
}
 8005748:	4770      	bx	lr

0800574a <TIM_ITRxExternalClockConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800574a:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 800574c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005750:	041b      	lsls	r3, r3, #16
 8005752:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8005754:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005756:	8103      	strh	r3, [r0, #8]

  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8005758:	8903      	ldrh	r3, [r0, #8]
 800575a:	b29b      	uxth	r3, r3
 800575c:	f043 0307 	orr.w	r3, r3, #7
 8005760:	8103      	strh	r3, [r0, #8]
}
 8005762:	4770      	bx	lr

08005764 <TIM_TIxExternalClockConfig>:
  *          This parameter must be a value between 0x0 and 0xF.
  * @retval None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
 8005764:	b538      	push	{r3, r4, r5, lr}
 8005766:	460d      	mov	r5, r1
 8005768:	4611      	mov	r1, r2
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 800576a:	2201      	movs	r2, #1
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 800576c:	2d60      	cmp	r5, #96	; 0x60
  *          This parameter must be a value between 0x0 and 0xF.
  * @retval None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
 800576e:	4604      	mov	r4, r0
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8005770:	d102      	bne.n	8005778 <TIM_TIxExternalClockConfig+0x14>
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8005772:	f7ff fb1a 	bl	8004daa <TI2_Config>
 8005776:	e001      	b.n	800577c <TIM_TIxExternalClockConfig+0x18>
  }
  else
  {
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8005778:	f7ff fafe 	bl	8004d78 <TI1_Config>
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800577c:	8923      	ldrh	r3, [r4, #8]

  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 800577e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005782:	041b      	lsls	r3, r3, #16
 8005784:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8005786:	431d      	orrs	r5, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005788:	8125      	strh	r5, [r4, #8]
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
  }
  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 800578a:	8923      	ldrh	r3, [r4, #8]
 800578c:	b29b      	uxth	r3, r3
 800578e:	f043 0307 	orr.w	r3, r3, #7
 8005792:	8123      	strh	r3, [r4, #8]
}
 8005794:	bd38      	pop	{r3, r4, r5, pc}

08005796 <TIM_SelectInputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005796:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 8005798:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800579c:	041b      	lsls	r3, r3, #16
 800579e:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 80057a0:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057a2:	8103      	strh	r3, [r0, #8]
}
 80057a4:	4770      	bx	lr

080057a6 <TIM_SelectOutputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 80057a6:	8883      	ldrh	r3, [r0, #4]
 80057a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057ac:	041b      	lsls	r3, r3, #16
 80057ae:	0c1b      	lsrs	r3, r3, #16
 80057b0:	8083      	strh	r3, [r0, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 80057b2:	8883      	ldrh	r3, [r0, #4]
 80057b4:	b29b      	uxth	r3, r3
 80057b6:	430b      	orrs	r3, r1
 80057b8:	8083      	strh	r3, [r0, #4]
}
 80057ba:	4770      	bx	lr

080057bc <TIM_SelectSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_SMS;
 80057bc:	8903      	ldrh	r3, [r0, #8]
 80057be:	f023 0307 	bic.w	r3, r3, #7
 80057c2:	041b      	lsls	r3, r3, #16
 80057c4:	0c1b      	lsrs	r3, r3, #16
 80057c6:	8103      	strh	r3, [r0, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 80057c8:	8903      	ldrh	r3, [r0, #8]
 80057ca:	b29b      	uxth	r3, r3
 80057cc:	430b      	orrs	r3, r1
 80057ce:	8103      	strh	r3, [r0, #8]
}
 80057d0:	4770      	bx	lr

080057d2 <TIM_SelectMasterSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_MSM;
 80057d2:	8903      	ldrh	r3, [r0, #8]
 80057d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80057d8:	041b      	lsls	r3, r3, #16
 80057da:	0c1b      	lsrs	r3, r3, #16
 80057dc:	8103      	strh	r3, [r0, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 80057de:	8903      	ldrh	r3, [r0, #8]
 80057e0:	b29b      	uxth	r3, r3
 80057e2:	430b      	orrs	r3, r1
 80057e4:	8103      	strh	r3, [r0, #8]
}
 80057e6:	4770      	bx	lr

080057e8 <TIM_ETRConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
                   uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 80057e8:	b510      	push	{r4, lr}
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 80057ea:	8904      	ldrh	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_MASK;
 80057ec:	b2e4      	uxtb	r4, r4

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
 80057ee:	430c      	orrs	r4, r1
 80057f0:	4314      	orrs	r4, r2
 80057f2:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
 80057f6:	b2a4      	uxth	r4, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057f8:	8104      	strh	r4, [r0, #8]
}
 80057fa:	bd10      	pop	{r4, pc}

080057fc <TIM_ETRClockMode2Config>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 80057fc:	b510      	push	{r4, lr}
 80057fe:	4604      	mov	r4, r0
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 8005800:	f7ff fff2 	bl	80057e8 <TIM_ETRConfig>

  /* Enable the External clock mode2 */
  TIMx->SMCR |= TIM_SMCR_ECE;
 8005804:	8923      	ldrh	r3, [r4, #8]
 8005806:	b29b      	uxth	r3, r3
 8005808:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800580c:	8123      	strh	r3, [r4, #8]
}
 800580e:	bd10      	pop	{r4, pc}

08005810 <TIM_ETRClockMode1Config>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
                            uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 8005810:	b510      	push	{r4, lr}
 8005812:	4604      	mov	r4, r0
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 8005814:	f7ff ffe8 	bl	80057e8 <TIM_ETRConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005818:	8923      	ldrh	r3, [r4, #8]

  /* Reset the SMS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;

  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
 800581a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800581e:	041b      	lsls	r3, r3, #16
 8005820:	0c1b      	lsrs	r3, r3, #16

  /* Select the Trigger selection : ETRF */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
  tmpsmcr |= TIM_TS_ETRF;
 8005822:	f043 0377 	orr.w	r3, r3, #119	; 0x77

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005826:	8123      	strh	r3, [r4, #8]
}
 8005828:	bd10      	pop	{r4, pc}

0800582a <TIM_EncoderInterfaceConfig>:
  *            @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
 800582a:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800582c:	8904      	ldrh	r4, [r0, #8]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 800582e:	8b06      	ldrh	r6, [r0, #24]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005830:	8c05      	ldrh	r5, [r0, #32]
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 8005832:	f426 7640 	bic.w	r6, r6, #768	; 0x300

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005836:	b2ad      	uxth	r5, r5
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 8005838:	f026 0603 	bic.w	r6, r6, #3

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 800583c:	f024 0407 	bic.w	r4, r4, #7
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 8005840:	0436      	lsls	r6, r6, #16
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
 8005842:	f025 0522 	bic.w	r5, r5, #34	; 0x22

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 8005846:	0424      	lsls	r4, r4, #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 8005848:	0c36      	lsrs	r6, r6, #16
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 800584a:	4315      	orrs	r5, r2

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 800584c:	0c24      	lsrs	r4, r4, #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 800584e:	f446 7680 	orr.w	r6, r6, #256	; 0x100

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 8005852:	ea45 1503 	orr.w	r5, r5, r3, lsl #4
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
  tmpsmcr |= TIM_EncoderMode;
 8005856:	4321      	orrs	r1, r4

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 8005858:	f046 0601 	orr.w	r6, r6, #1

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 800585c:	b2ad      	uxth	r5, r5

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800585e:	8101      	strh	r1, [r0, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8005860:	8306      	strh	r6, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005862:	8405      	strh	r5, [r0, #32]
}
 8005864:	bd70      	pop	{r4, r5, r6, pc}

08005866 <TIM_SelectHallSensor>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= TIM_CR2_TI1S;
 8005866:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005868:	b119      	cbz	r1, 8005872 <TIM_SelectHallSensor+0xc>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= TIM_CR2_TI1S;
 800586a:	b29b      	uxth	r3, r3
 800586c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005870:	e003      	b.n	800587a <TIM_SelectHallSensor+0x14>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_TI1S;
 8005872:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005876:	041b      	lsls	r3, r3, #16
 8005878:	0c1b      	lsrs	r3, r3, #16
 800587a:	8083      	strh	r3, [r0, #4]
 800587c:	4770      	bx	lr

0800587e <TIM_RemapConfig>:
 /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_REMAP(TIM_Remap));

  /* Set the Timer remapping configuration */
  TIMx->OR =  TIM_Remap;
 800587e:	f8a0 1050 	strh.w	r1, [r0, #80]	; 0x50
}
 8005882:	4770      	bx	lr

08005884 <USART_DeInit>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5 or 6 to select the USART or 
  *         UART peripheral.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 8005884:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 8005886:	4b23      	ldr	r3, [pc, #140]	; (8005914 <USART_DeInit+0x90>)
 8005888:	4298      	cmp	r0, r3
 800588a:	d105      	bne.n	8005898 <USART_DeInit+0x14>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 800588c:	2010      	movs	r0, #16
 800588e:	2101      	movs	r1, #1
 8005890:	f7fe f976 	bl	8003b80 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8005894:	2010      	movs	r0, #16
 8005896:	e037      	b.n	8005908 <USART_DeInit+0x84>
  }
  else if (USARTx == USART2)
 8005898:	4b1f      	ldr	r3, [pc, #124]	; (8005918 <USART_DeInit+0x94>)
 800589a:	4298      	cmp	r0, r3
 800589c:	d107      	bne.n	80058ae <USART_DeInit+0x2a>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 800589e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80058a2:	2101      	movs	r1, #1
 80058a4:	f7fe f960 	bl	8003b68 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 80058a8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80058ac:	e009      	b.n	80058c2 <USART_DeInit+0x3e>
  }
  else if (USARTx == USART3)
 80058ae:	4b1b      	ldr	r3, [pc, #108]	; (800591c <USART_DeInit+0x98>)
 80058b0:	4298      	cmp	r0, r3
 80058b2:	d10b      	bne.n	80058cc <USART_DeInit+0x48>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 80058b4:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80058b8:	2101      	movs	r1, #1
 80058ba:	f7fe f955 	bl	8003b68 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 80058be:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80058c2:	2100      	movs	r1, #0
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
    }
  }
}
 80058c4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
  }
  else if (USARTx == USART3)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 80058c8:	f7fe b94e 	b.w	8003b68 <RCC_APB1PeriphResetCmd>
  }    
  else if (USARTx == UART4)
 80058cc:	4b14      	ldr	r3, [pc, #80]	; (8005920 <USART_DeInit+0x9c>)
 80058ce:	4298      	cmp	r0, r3
 80058d0:	d107      	bne.n	80058e2 <USART_DeInit+0x5e>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 80058d2:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80058d6:	2101      	movs	r1, #1
 80058d8:	f7fe f946 	bl	8003b68 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 80058dc:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80058e0:	e7ef      	b.n	80058c2 <USART_DeInit+0x3e>
  }
  else if (USARTx == UART5)
 80058e2:	4b10      	ldr	r3, [pc, #64]	; (8005924 <USART_DeInit+0xa0>)
 80058e4:	4298      	cmp	r0, r3
 80058e6:	d107      	bne.n	80058f8 <USART_DeInit+0x74>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 80058e8:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80058ec:	2101      	movs	r1, #1
 80058ee:	f7fe f93b 	bl	8003b68 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 80058f2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80058f6:	e7e4      	b.n	80058c2 <USART_DeInit+0x3e>
  }     
  else
  {
    if (USARTx == USART6)
 80058f8:	4b0b      	ldr	r3, [pc, #44]	; (8005928 <USART_DeInit+0xa4>)
 80058fa:	4298      	cmp	r0, r3
 80058fc:	d109      	bne.n	8005912 <USART_DeInit+0x8e>
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
 80058fe:	2020      	movs	r0, #32
 8005900:	2101      	movs	r1, #1
 8005902:	f7fe f93d 	bl	8003b80 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
 8005906:	2020      	movs	r0, #32
 8005908:	2100      	movs	r1, #0
    }
  }
}
 800590a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {
    if (USARTx == USART6)
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
 800590e:	f7fe b937 	b.w	8003b80 <RCC_APB2PeriphResetCmd>
 8005912:	bd08      	pop	{r3, pc}
 8005914:	40011000 	.word	0x40011000
 8005918:	40004400 	.word	0x40004400
 800591c:	40004800 	.word	0x40004800
 8005920:	40004c00 	.word	0x40004c00
 8005924:	40005000 	.word	0x40005000
 8005928:	40011400 	.word	0x40011400

0800592c <USART_Init>:
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800592c:	8a03      	ldrh	r3, [r0, #16]
  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 800592e:	88ca      	ldrh	r2, [r1, #6]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8005930:	b29b      	uxth	r3, r3

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8005932:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8005936:	b530      	push	{r4, r5, lr}
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8005938:	4313      	orrs	r3, r2
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800593a:	460d      	mov	r5, r1
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 800593c:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800593e:	8983      	ldrh	r3, [r0, #12]

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8005940:	8909      	ldrh	r1, [r1, #8]
 8005942:	88aa      	ldrh	r2, [r5, #4]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8005944:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8005948:	430a      	orrs	r2, r1
 800594a:	8969      	ldrh	r1, [r5, #10]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 800594c:	f023 030c 	bic.w	r3, r3, #12
 8005950:	041b      	lsls	r3, r3, #16

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8005952:	430a      	orrs	r2, r1

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8005954:	0c1b      	lsrs	r3, r3, #16

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8005956:	b292      	uxth	r2, r2
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8005958:	4313      	orrs	r3, r2
 800595a:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 800595c:	8a83      	ldrh	r3, [r0, #20]
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 800595e:	89aa      	ldrh	r2, [r5, #12]

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8005960:	b29b      	uxth	r3, r3

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8005962:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8005966:	4313      	orrs	r3, r2
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8005968:	b085      	sub	sp, #20
  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 800596a:	8283      	strh	r3, [r0, #20]
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800596c:	4604      	mov	r4, r0
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 800596e:	4668      	mov	r0, sp
 8005970:	f7fe f82a 	bl	80039c8 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8005974:	4b1a      	ldr	r3, [pc, #104]	; (80059e0 <USART_Init+0xb4>)
 8005976:	429c      	cmp	r4, r3
 8005978:	d003      	beq.n	8005982 <USART_Init+0x56>
 800597a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800597e:	429c      	cmp	r4, r3
 8005980:	d101      	bne.n	8005986 <USART_Init+0x5a>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8005982:	9b03      	ldr	r3, [sp, #12]
 8005984:	e000      	b.n	8005988 <USART_Init+0x5c>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8005986:	9b02      	ldr	r3, [sp, #8]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8005988:	89a2      	ldrh	r2, [r4, #12]
 800598a:	b212      	sxth	r2, r2
 800598c:	2a00      	cmp	r2, #0
 800598e:	f04f 0119 	mov.w	r1, #25
 8005992:	682a      	ldr	r2, [r5, #0]
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8005994:	fb01 f103 	mul.w	r1, r1, r3
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8005998:	da01      	bge.n	800599e <USART_Init+0x72>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 800599a:	0052      	lsls	r2, r2, #1
 800599c:	e000      	b.n	80059a0 <USART_Init+0x74>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 800599e:	0092      	lsls	r2, r2, #2
  }
  tmpreg = (integerdivider / 100) << 4;
 80059a0:	2364      	movs	r3, #100	; 0x64
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 80059a2:	fbb1 f1f2 	udiv	r1, r1, r2
  }
  tmpreg = (integerdivider / 100) << 4;
 80059a6:	fbb1 f2f3 	udiv	r2, r1, r3
 80059aa:	0112      	lsls	r2, r2, #4

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 80059ac:	0910      	lsrs	r0, r2, #4
 80059ae:	fb03 1110 	mls	r1, r3, r0, r1

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80059b2:	89a0      	ldrh	r0, [r4, #12]
 80059b4:	b200      	sxth	r0, r0
 80059b6:	2800      	cmp	r0, #0
 80059b8:	da06      	bge.n	80059c8 <USART_Init+0x9c>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 80059ba:	00c9      	lsls	r1, r1, #3
 80059bc:	3132      	adds	r1, #50	; 0x32
 80059be:	fbb1 f3f3 	udiv	r3, r1, r3
 80059c2:	f003 0307 	and.w	r3, r3, #7
 80059c6:	e005      	b.n	80059d4 <USART_Init+0xa8>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80059c8:	0109      	lsls	r1, r1, #4
 80059ca:	3132      	adds	r1, #50	; 0x32
 80059cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80059d0:	f003 030f 	and.w	r3, r3, #15
 80059d4:	431a      	orrs	r2, r3
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 80059d6:	b292      	uxth	r2, r2
 80059d8:	8122      	strh	r2, [r4, #8]
}
 80059da:	b005      	add	sp, #20
 80059dc:	bd30      	pop	{r4, r5, pc}
 80059de:	bf00      	nop
 80059e0:	40011000 	.word	0x40011000

080059e4 <USART_StructInit>:
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 80059e4:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80059e8:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80059ea:	220c      	movs	r2, #12
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 80059ec:	2300      	movs	r3, #0
 80059ee:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 80059f0:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 80059f2:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80059f4:	8142      	strh	r2, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 80059f6:	8183      	strh	r3, [r0, #12]
}
 80059f8:	4770      	bx	lr

080059fa <USART_ClockInit>:
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 80059fa:	880b      	ldrh	r3, [r1, #0]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80059fc:	8a02      	ldrh	r2, [r0, #16]
  *         contains the configuration information for the specified  USART peripheral.
  * @note   The Smart Card and Synchronous modes are not available for UART4 and UART5.    
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 80059fe:	b510      	push	{r4, lr}
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8005a00:	884c      	ldrh	r4, [r1, #2]
 8005a02:	4323      	orrs	r3, r4
 8005a04:	888c      	ldrh	r4, [r1, #4]
 8005a06:	88c9      	ldrh	r1, [r1, #6]
 8005a08:	4323      	orrs	r3, r4
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8005a0a:	b292      	uxth	r2, r2
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8005a0c:	430b      	orrs	r3, r1
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)CR2_CLOCK_CLEAR_MASK);
 8005a0e:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8005a12:	b29b      	uxth	r3, r3
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8005a14:	4313      	orrs	r3, r2
 8005a16:	8203      	strh	r3, [r0, #16]
}
 8005a18:	bd10      	pop	{r4, pc}

08005a1a <USART_ClockStructInit>:
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8005a1e:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8005a20:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8005a22:	80c3      	strh	r3, [r0, #6]
}
 8005a24:	4770      	bx	lr

08005a26 <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8005a26:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005a28:	b119      	cbz	r1, 8005a32 <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8005a2a:	b29b      	uxth	r3, r3
 8005a2c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005a30:	e003      	b.n	8005a3a <USART_Cmd+0x14>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8005a32:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005a36:	041b      	lsls	r3, r3, #16
 8005a38:	0c1b      	lsrs	r3, r3, #16
 8005a3a:	8183      	strh	r3, [r0, #12]
 8005a3c:	4770      	bx	lr

08005a3e <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= USART_GTPR_GT;
 8005a3e:	8b03      	ldrh	r3, [r0, #24]
 8005a40:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8005a44:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 8005a46:	8b03      	ldrh	r3, [r0, #24]
 8005a48:	b29b      	uxth	r3, r3
 8005a4a:	430b      	orrs	r3, r1
 8005a4c:	8303      	strh	r3, [r0, #24]
}
 8005a4e:	4770      	bx	lr

08005a50 <USART_OverSampling8Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_OVER8;
 8005a50:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005a52:	b129      	cbz	r1, 8005a60 <USART_OverSampling8Cmd+0x10>
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_OVER8;
 8005a54:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a58:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a5c:	b29b      	uxth	r3, r3
 8005a5e:	e001      	b.n	8005a64 <USART_OverSampling8Cmd+0x14>
  }
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_OVER8);
 8005a60:	045b      	lsls	r3, r3, #17
 8005a62:	0c5b      	lsrs	r3, r3, #17
 8005a64:	8183      	strh	r3, [r0, #12]
 8005a66:	4770      	bx	lr

08005a68 <USART_OneBitMethodCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_ONEBIT;
 8005a68:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005a6a:	b119      	cbz	r1, 8005a74 <USART_OneBitMethodCmd+0xc>
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_ONEBIT;
 8005a6c:	b29b      	uxth	r3, r3
 8005a6e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005a72:	e003      	b.n	8005a7c <USART_OneBitMethodCmd+0x14>
  }
  else
  {
    /* Disable the one bit method by clearing the ONEBITE bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_ONEBIT);
 8005a74:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005a78:	041b      	lsls	r3, r3, #16
 8005a7a:	0c1b      	lsrs	r3, r3, #16
 8005a7c:	8283      	strh	r3, [r0, #20]
 8005a7e:	4770      	bx	lr

08005a80 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8005a80:	05c9      	lsls	r1, r1, #23
 8005a82:	0dc9      	lsrs	r1, r1, #23
 8005a84:	8081      	strh	r1, [r0, #4]
}
 8005a86:	4770      	bx	lr

08005a88 <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8005a88:	8880      	ldrh	r0, [r0, #4]
 8005a8a:	05c0      	lsls	r0, r0, #23
}
 8005a8c:	0dc0      	lsrs	r0, r0, #23
 8005a8e:	4770      	bx	lr

08005a90 <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_ADD);
 8005a90:	8a03      	ldrh	r3, [r0, #16]
 8005a92:	f023 030f 	bic.w	r3, r3, #15
 8005a96:	041b      	lsls	r3, r3, #16
 8005a98:	0c1b      	lsrs	r3, r3, #16
 8005a9a:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 8005a9c:	8a03      	ldrh	r3, [r0, #16]
 8005a9e:	b29b      	uxth	r3, r3
 8005aa0:	430b      	orrs	r3, r1
 8005aa2:	8203      	strh	r3, [r0, #16]
}
 8005aa4:	4770      	bx	lr

08005aa6 <USART_ReceiverWakeUpCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_RWU;
 8005aa6:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 8005aa8:	b119      	cbz	r1, 8005ab2 <USART_ReceiverWakeUpCmd+0xc>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_RWU;
 8005aaa:	b29b      	uxth	r3, r3
 8005aac:	f043 0302 	orr.w	r3, r3, #2
 8005ab0:	e003      	b.n	8005aba <USART_ReceiverWakeUpCmd+0x14>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_RWU);
 8005ab2:	f023 0302 	bic.w	r3, r3, #2
 8005ab6:	041b      	lsls	r3, r3, #16
 8005ab8:	0c1b      	lsrs	r3, r3, #16
 8005aba:	8183      	strh	r3, [r0, #12]
 8005abc:	4770      	bx	lr

08005abe <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_WAKE);
 8005abe:	8983      	ldrh	r3, [r0, #12]
 8005ac0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005ac4:	041b      	lsls	r3, r3, #16
 8005ac6:	0c1b      	lsrs	r3, r3, #16
 8005ac8:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 8005aca:	8983      	ldrh	r3, [r0, #12]
 8005acc:	b29b      	uxth	r3, r3
 8005ace:	430b      	orrs	r3, r1
 8005ad0:	8183      	strh	r3, [r0, #12]
}
 8005ad2:	4770      	bx	lr

08005ad4 <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LBDL);
 8005ad4:	8a03      	ldrh	r3, [r0, #16]
 8005ad6:	f023 0320 	bic.w	r3, r3, #32
 8005ada:	041b      	lsls	r3, r3, #16
 8005adc:	0c1b      	lsrs	r3, r3, #16
 8005ade:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8005ae0:	8a03      	ldrh	r3, [r0, #16]
 8005ae2:	b29b      	uxth	r3, r3
 8005ae4:	430b      	orrs	r3, r1
 8005ae6:	8203      	strh	r3, [r0, #16]
}
 8005ae8:	4770      	bx	lr

08005aea <USART_LINCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= USART_CR2_LINEN;
 8005aea:	8a03      	ldrh	r3, [r0, #16]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005aec:	b119      	cbz	r1, 8005af6 <USART_LINCmd+0xc>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= USART_CR2_LINEN;
 8005aee:	b29b      	uxth	r3, r3
 8005af0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005af4:	e003      	b.n	8005afe <USART_LINCmd+0x14>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LINEN);
 8005af6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005afa:	041b      	lsls	r3, r3, #16
 8005afc:	0c1b      	lsrs	r3, r3, #16
 8005afe:	8203      	strh	r3, [r0, #16]
 8005b00:	4770      	bx	lr

08005b02 <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= USART_CR1_SBK;
 8005b02:	8983      	ldrh	r3, [r0, #12]
 8005b04:	b29b      	uxth	r3, r3
 8005b06:	f043 0301 	orr.w	r3, r3, #1
 8005b0a:	8183      	strh	r3, [r0, #12]
}
 8005b0c:	4770      	bx	lr

08005b0e <USART_HalfDuplexCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_HDSEL;
 8005b0e:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005b10:	b119      	cbz	r1, 8005b1a <USART_HalfDuplexCmd+0xc>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_HDSEL;
 8005b12:	b29b      	uxth	r3, r3
 8005b14:	f043 0308 	orr.w	r3, r3, #8
 8005b18:	e003      	b.n	8005b22 <USART_HalfDuplexCmd+0x14>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_HDSEL);
 8005b1a:	f023 0308 	bic.w	r3, r3, #8
 8005b1e:	041b      	lsls	r3, r3, #16
 8005b20:	0c1b      	lsrs	r3, r3, #16
 8005b22:	8283      	strh	r3, [r0, #20]
 8005b24:	4770      	bx	lr

08005b26 <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= USART_GTPR_PSC;
 8005b26:	8b03      	ldrh	r3, [r0, #24]
 8005b28:	b2db      	uxtb	r3, r3
 8005b2a:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
 8005b2c:	8b03      	ldrh	r3, [r0, #24]
 8005b2e:	b29b      	uxth	r3, r3
 8005b30:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005b34:	8303      	strh	r3, [r0, #24]
}
 8005b36:	4770      	bx	lr

08005b38 <USART_SmartCardCmd>:
  assert_param(IS_USART_1236_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_SCEN;
 8005b38:	8a83      	ldrh	r3, [r0, #20]
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005b3a:	b119      	cbz	r1, 8005b44 <USART_SmartCardCmd+0xc>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_SCEN;
 8005b3c:	b29b      	uxth	r3, r3
 8005b3e:	f043 0320 	orr.w	r3, r3, #32
 8005b42:	e003      	b.n	8005b4c <USART_SmartCardCmd+0x14>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_SCEN);
 8005b44:	f023 0320 	bic.w	r3, r3, #32
 8005b48:	041b      	lsls	r3, r3, #16
 8005b4a:	0c1b      	lsrs	r3, r3, #16
 8005b4c:	8283      	strh	r3, [r0, #20]
 8005b4e:	4770      	bx	lr

08005b50 <USART_SmartCardNACKCmd>:
  assert_param(IS_USART_1236_PERIPH(USARTx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_NACK;
 8005b50:	8a83      	ldrh	r3, [r0, #20]
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005b52:	b119      	cbz	r1, 8005b5c <USART_SmartCardNACKCmd+0xc>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_NACK;
 8005b54:	b29b      	uxth	r3, r3
 8005b56:	f043 0310 	orr.w	r3, r3, #16
 8005b5a:	e003      	b.n	8005b64 <USART_SmartCardNACKCmd+0x14>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_NACK);
 8005b5c:	f023 0310 	bic.w	r3, r3, #16
 8005b60:	041b      	lsls	r3, r3, #16
 8005b62:	0c1b      	lsrs	r3, r3, #16
 8005b64:	8283      	strh	r3, [r0, #20]
 8005b66:	4770      	bx	lr

08005b68 <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IRLP);
 8005b68:	8a83      	ldrh	r3, [r0, #20]
 8005b6a:	f023 0304 	bic.w	r3, r3, #4
 8005b6e:	041b      	lsls	r3, r3, #16
 8005b70:	0c1b      	lsrs	r3, r3, #16
 8005b72:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 8005b74:	8a83      	ldrh	r3, [r0, #20]
 8005b76:	b29b      	uxth	r3, r3
 8005b78:	430b      	orrs	r3, r1
 8005b7a:	8283      	strh	r3, [r0, #20]
}
 8005b7c:	4770      	bx	lr

08005b7e <USART_IrDACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_IREN;
 8005b7e:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8005b80:	b119      	cbz	r1, 8005b8a <USART_IrDACmd+0xc>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_IREN;
 8005b82:	b29b      	uxth	r3, r3
 8005b84:	f043 0302 	orr.w	r3, r3, #2
 8005b88:	e003      	b.n	8005b92 <USART_IrDACmd+0x14>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IREN);
 8005b8a:	f023 0302 	bic.w	r3, r3, #2
 8005b8e:	041b      	lsls	r3, r3, #16
 8005b90:	0c1b      	lsrs	r3, r3, #16
 8005b92:	8283      	strh	r3, [r0, #20]
 8005b94:	4770      	bx	lr

08005b96 <USART_DMACmd>:

  if (NewState != DISABLE)
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8005b96:	8a83      	ldrh	r3, [r0, #20]
 8005b98:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 8005b9a:	b10a      	cbz	r2, 8005ba0 <USART_DMACmd+0xa>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8005b9c:	4319      	orrs	r1, r3
 8005b9e:	e001      	b.n	8005ba4 <USART_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 8005ba0:	ea23 0101 	bic.w	r1, r3, r1
 8005ba4:	8281      	strh	r1, [r0, #20]
 8005ba6:	4770      	bx	lr

08005ba8 <USART_ITConfig>:
  } 
    
  usartxbase = (uint32_t)USARTx;

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8005ba8:	f3c1 1342 	ubfx	r3, r1, #5, #3
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8005bac:	b510      	push	{r4, lr}

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8005bae:	f001 011f 	and.w	r1, r1, #31
  itmask = (((uint32_t)0x01) << itpos);
 8005bb2:	2401      	movs	r4, #1
 8005bb4:	fa14 f101 	lsls.w	r1, r4, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8005bb8:	42a3      	cmp	r3, r4
 8005bba:	d101      	bne.n	8005bc0 <USART_ITConfig+0x18>
  {
    usartxbase += 0x0C;
 8005bbc:	300c      	adds	r0, #12
 8005bbe:	e004      	b.n	8005bca <USART_ITConfig+0x22>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8005bc0:	2b02      	cmp	r3, #2
 8005bc2:	d101      	bne.n	8005bc8 <USART_ITConfig+0x20>
  {
    usartxbase += 0x10;
 8005bc4:	3010      	adds	r0, #16
 8005bc6:	e000      	b.n	8005bca <USART_ITConfig+0x22>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8005bc8:	3014      	adds	r0, #20
  }
  if (NewState != DISABLE)
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8005bca:	6803      	ldr	r3, [r0, #0]
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
  }
  if (NewState != DISABLE)
 8005bcc:	b10a      	cbz	r2, 8005bd2 <USART_ITConfig+0x2a>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8005bce:	4319      	orrs	r1, r3
 8005bd0:	e001      	b.n	8005bd6 <USART_ITConfig+0x2e>
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8005bd2:	ea23 0101 	bic.w	r1, r3, r1
 8005bd6:	6001      	str	r1, [r0, #0]
 8005bd8:	bd10      	pop	{r4, pc}

08005bda <USART_GetFlagStatus>:
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8005bda:	8803      	ldrh	r3, [r0, #0]
  {
    bitstatus = SET;
 8005bdc:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005bde:	bf0c      	ite	eq
 8005be0:	2000      	moveq	r0, #0
 8005be2:	2001      	movne	r0, #1
 8005be4:	4770      	bx	lr

08005be6 <USART_ClearFlag>:
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
       
  USARTx->SR = (uint16_t)~USART_FLAG;
 8005be6:	43c9      	mvns	r1, r1
 8005be8:	b289      	uxth	r1, r1
 8005bea:	8001      	strh	r1, [r0, #0]
}
 8005bec:	4770      	bx	lr

08005bee <USART_GetITStatus>:
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
  itmask = (uint32_t)0x01 << itmask;
 8005bee:	2201      	movs	r2, #1
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8005bf0:	b510      	push	{r4, lr}
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8005bf2:	f001 031f 	and.w	r3, r1, #31
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8005bf6:	f3c1 1442 	ubfx	r4, r1, #5, #3
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
  itmask = (uint32_t)0x01 << itmask;
 8005bfa:	409a      	lsls	r2, r3
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8005bfc:	2c01      	cmp	r4, #1
 8005bfe:	d101      	bne.n	8005c04 <USART_GetITStatus+0x16>
  {
    itmask &= USARTx->CR1;
 8005c00:	8983      	ldrh	r3, [r0, #12]
 8005c02:	e003      	b.n	8005c0c <USART_GetITStatus+0x1e>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8005c04:	2c02      	cmp	r4, #2
  {
    itmask &= USARTx->CR2;
 8005c06:	bf0c      	ite	eq
 8005c08:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8005c0a:	8a83      	ldrhne	r3, [r0, #20]
 8005c0c:	b29b      	uxth	r3, r3
 8005c0e:	4013      	ands	r3, r2
  }
  
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
  bitpos &= USARTx->SR;
 8005c10:	8802      	ldrh	r2, [r0, #0]
 8005c12:	b292      	uxth	r2, r2
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8005c14:	b143      	cbz	r3, 8005c28 <USART_GetITStatus+0x3a>
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;
 8005c16:	0a09      	lsrs	r1, r1, #8
  bitpos = (uint32_t)0x01 << bitpos;
 8005c18:	2301      	movs	r3, #1
 8005c1a:	fa13 f101 	lsls.w	r1, r3, r1
  *            @arg USART_IT_NE:   Noise Error interrupt
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
 8005c1e:	4211      	tst	r1, r2
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
  bitpos &= USARTx->SR;
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
  {
    bitstatus = SET;
 8005c20:	bf0c      	ite	eq
 8005c22:	2000      	moveq	r0, #0
 8005c24:	2001      	movne	r0, #1
 8005c26:	bd10      	pop	{r4, pc}
  }
  else
  {
    bitstatus = RESET;
 8005c28:	4618      	mov	r0, r3
  }
  
  return bitstatus;  
}
 8005c2a:	bd10      	pop	{r4, pc}

08005c2c <USART_ClearITPendingBit>:
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8005c2c:	0a09      	lsrs	r1, r1, #8
 8005c2e:	2301      	movs	r3, #1
 8005c30:	408b      	lsls	r3, r1
  USARTx->SR = (uint16_t)~itmask;
 8005c32:	43db      	mvns	r3, r3
 8005c34:	b29b      	uxth	r3, r3
 8005c36:	8003      	strh	r3, [r0, #0]
}
 8005c38:	4770      	bx	lr
 8005c3a:	bf00      	nop

08005c3c <WWDG_DeInit>:
  * @brief  Deinitializes the WWDG peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void WWDG_DeInit(void)
{
 8005c3c:	b508      	push	{r3, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, ENABLE);
 8005c3e:	2101      	movs	r1, #1
 8005c40:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005c44:	f7fd ff90 	bl	8003b68 <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, DISABLE);
 8005c48:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005c4c:	2100      	movs	r1, #0
}
 8005c4e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval None
  */
void WWDG_DeInit(void)
{
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, ENABLE);
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, DISABLE);
 8005c52:	f7fd bf89 	b.w	8003b68 <RCC_APB1PeriphResetCmd>

08005c56 <WWDG_SetPrescaler>:
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_WWDG_PRESCALER(WWDG_Prescaler));
  /* Clear WDGTB[1:0] bits */
  tmpreg = WWDG->CFR & CFR_WDGTB_MASK;
 8005c56:	4b03      	ldr	r3, [pc, #12]	; (8005c64 <WWDG_SetPrescaler+0xe>)
 8005c58:	685a      	ldr	r2, [r3, #4]
 8005c5a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
  /* Set WDGTB[1:0] bits according to WWDG_Prescaler value */
  tmpreg |= WWDG_Prescaler;
 8005c5e:	4302      	orrs	r2, r0
  /* Store the new value */
  WWDG->CFR = tmpreg;
 8005c60:	605a      	str	r2, [r3, #4]
}
 8005c62:	4770      	bx	lr
 8005c64:	40002c00 	.word	0x40002c00

08005c68 <WWDG_SetWindowValue>:
  * @param  WindowValue: specifies the window value to be compared to the downcounter.
  *   This parameter value must be lower than 0x80.
  * @retval None
  */
void WWDG_SetWindowValue(uint8_t WindowValue)
{
 8005c68:	b082      	sub	sp, #8
  __IO uint32_t tmpreg = 0;
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_WWDG_WINDOW_VALUE(WindowValue));
  /* Clear W[6:0] bits */

  tmpreg = WWDG->CFR & CFR_W_MASK;
 8005c6e:	4b07      	ldr	r3, [pc, #28]	; (8005c8c <WWDG_SetWindowValue+0x24>)
 8005c70:	685a      	ldr	r2, [r3, #4]
 8005c72:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 8005c76:	9201      	str	r2, [sp, #4]

  /* Set W[6:0] bits according to WindowValue value */
  tmpreg |= WindowValue & (uint32_t) BIT_MASK;
 8005c78:	9a01      	ldr	r2, [sp, #4]
 8005c7a:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8005c7e:	4302      	orrs	r2, r0
 8005c80:	9201      	str	r2, [sp, #4]

  /* Store the new value */
  WWDG->CFR = tmpreg;
 8005c82:	9a01      	ldr	r2, [sp, #4]
 8005c84:	605a      	str	r2, [r3, #4]
}
 8005c86:	b002      	add	sp, #8
 8005c88:	4770      	bx	lr
 8005c8a:	bf00      	nop
 8005c8c:	40002c00 	.word	0x40002c00

08005c90 <WWDG_EnableIT>:
  * @param  None
  * @retval None
  */
void WWDG_EnableIT(void)
{
  *(__IO uint32_t *) CFR_EWI_BB = (uint32_t)ENABLE;
 8005c90:	4b01      	ldr	r3, [pc, #4]	; (8005c98 <WWDG_EnableIT+0x8>)
 8005c92:	2201      	movs	r2, #1
 8005c94:	601a      	str	r2, [r3, #0]
}
 8005c96:	4770      	bx	lr
 8005c98:	420580a4 	.word	0x420580a4

08005c9c <WWDG_SetCounter>:
{
  /* Check the parameters */
  assert_param(IS_WWDG_COUNTER(Counter));
  /* Write to T[6:0] bits to configure the counter value, no need to do
     a read-modify-write; writing a 0 to WDGA bit does nothing */
  WWDG->CR = Counter & BIT_MASK;
 8005c9c:	4b02      	ldr	r3, [pc, #8]	; (8005ca8 <WWDG_SetCounter+0xc>)
 8005c9e:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8005ca2:	6018      	str	r0, [r3, #0]
}
 8005ca4:	4770      	bx	lr
 8005ca6:	bf00      	nop
 8005ca8:	40002c00 	.word	0x40002c00

08005cac <WWDG_Enable>:
  */
void WWDG_Enable(uint8_t Counter)
{
  /* Check the parameters */
  assert_param(IS_WWDG_COUNTER(Counter));
  WWDG->CR = WWDG_CR_WDGA | Counter;
 8005cac:	4b02      	ldr	r3, [pc, #8]	; (8005cb8 <WWDG_Enable+0xc>)
 8005cae:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 8005cb2:	6018      	str	r0, [r3, #0]
}
 8005cb4:	4770      	bx	lr
 8005cb6:	bf00      	nop
 8005cb8:	40002c00 	.word	0x40002c00

08005cbc <WWDG_GetFlagStatus>:
  */
FlagStatus WWDG_GetFlagStatus(void)
{
  FlagStatus bitstatus = RESET;
    
  if ((WWDG->SR) != (uint32_t)RESET)
 8005cbc:	4b02      	ldr	r3, [pc, #8]	; (8005cc8 <WWDG_GetFlagStatus+0xc>)
 8005cbe:	6898      	ldr	r0, [r3, #8]
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005cc0:	3000      	adds	r0, #0
 8005cc2:	bf18      	it	ne
 8005cc4:	2001      	movne	r0, #1
 8005cc6:	4770      	bx	lr
 8005cc8:	40002c00 	.word	0x40002c00

08005ccc <WWDG_ClearFlag>:
  * @param  None
  * @retval None
  */
void WWDG_ClearFlag(void)
{
  WWDG->SR = (uint32_t)RESET;
 8005ccc:	4b01      	ldr	r3, [pc, #4]	; (8005cd4 <WWDG_ClearFlag+0x8>)
 8005cce:	2200      	movs	r2, #0
 8005cd0:	609a      	str	r2, [r3, #8]
}
 8005cd2:	4770      	bx	lr
 8005cd4:	40002c00 	.word	0x40002c00

08005cd8 <ComputeMandel_XY>:

// Eval Mandelbrot at x,y in pixel coos. 
int ComputeMandel_XY(const struct MandelContext *c,int px,int py)
{
	// Compute C plane coos. 
	float a = (float)px/(c->width-1)  * c->xs + c->x0;
 8005cd8:	6803      	ldr	r3, [r0, #0]
 8005cda:	3b01      	subs	r3, #1
 8005cdc:	ee06 3a90 	vmov	s13, r3
 8005ce0:	ee04 1a90 	vmov	s9, r1
 8005ce4:	eef8 7ae6 	vcvt.f32.s32	s15, s13
 8005ce8:	eeb8 7ae4 	vcvt.f32.s32	s14, s9
	float b = (float)py/(c->height-1) * c->ys + c->y0;
 8005cec:	6843      	ldr	r3, [r0, #4]

// Eval Mandelbrot at x,y in pixel coos. 
int ComputeMandel_XY(const struct MandelContext *c,int px,int py)
{
	// Compute C plane coos. 
	float a = (float)px/(c->width-1)  * c->xs + c->x0;
 8005cee:	ee87 7a27 	vdiv.f32	s14, s14, s15
	float b = (float)py/(c->height-1) * c->ys + c->y0;
 8005cf2:	3b01      	subs	r3, #1

// Eval Mandelbrot at x,y in pixel coos. 
int ComputeMandel_XY(const struct MandelContext *c,int px,int py)
{
	// Compute C plane coos. 
	float a = (float)px/(c->width-1)  * c->xs + c->x0;
 8005cf4:	edd0 7a04 	vldr	s15, [r0, #16]
 8005cf8:	ed90 6a02 	vldr	s12, [r0, #8]
	float b = (float)py/(c->height-1) * c->ys + c->y0;
 8005cfc:	ee04 3a90 	vmov	s9, r3

// Eval Mandelbrot at x,y in pixel coos. 
int ComputeMandel_XY(const struct MandelContext *c,int px,int py)
{
	// Compute C plane coos. 
	float a = (float)px/(c->width-1)  * c->xs + c->x0;
 8005d00:	ee07 6a27 	vmla.f32	s12, s14, s15
	float b = (float)py/(c->height-1) * c->ys + c->y0;
 8005d04:	ee07 2a90 	vmov	s15, r2
 8005d08:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005d0c:	eef8 7ae4 	vcvt.f32.s32	s15, s9
 8005d10:	edd0 6a03 	vldr	s13, [r0, #12]
 8005d14:	ee87 7a27 	vdiv.f32	s14, s14, s15
	
	int i=0;
	float x=0,y=0;
	while(i<c->maxit)
 8005d18:	6983      	ldr	r3, [r0, #24]
// Eval Mandelbrot at x,y in pixel coos. 
int ComputeMandel_XY(const struct MandelContext *c,int px,int py)
{
	// Compute C plane coos. 
	float a = (float)px/(c->width-1)  * c->xs + c->x0;
	float b = (float)py/(c->height-1) * c->ys + c->y0;
 8005d1a:	edd0 7a05 	vldr	s15, [r0, #20]
 8005d1e:	ee47 6a27 	vmla.f32	s13, s14, s15
	
	int i=0;
	float x=0,y=0;
 8005d22:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8005d68 <ComputeMandel_XY+0x90>
{
	// Compute C plane coos. 
	float a = (float)px/(c->width-1)  * c->xs + c->x0;
	float b = (float)py/(c->height-1) * c->ys + c->y0;
	
	int i=0;
 8005d26:	2000      	movs	r0, #0
	float x=0,y=0;
 8005d28:	eef0 7a47 	vmov.f32	s15, s14
	{
		float xx = x*x;
		float yy = y*y;
		x = xx - yy + a;
		y = 2*x*y + b;
		if(xx+yy>4) break;
 8005d2c:	eeb1 5a00 	vmov.f32	s10, #16
	float a = (float)px/(c->width-1)  * c->xs + c->x0;
	float b = (float)py/(c->height-1) * c->ys + c->y0;
	
	int i=0;
	float x=0,y=0;
	while(i<c->maxit)
 8005d30:	e017      	b.n	8005d62 <ComputeMandel_XY+0x8a>
	{
		float xx = x*x;
 8005d32:	ee67 5aa7 	vmul.f32	s11, s15, s15
		float yy = y*y;
 8005d36:	ee67 7a07 	vmul.f32	s15, s14, s14
		x = xx - yy + a;
		y = 2*x*y + b;
		if(xx+yy>4) break;
 8005d3a:	ee75 4aa7 	vadd.f32	s9, s11, s15
 8005d3e:	eef4 4ac5 	vcmpe.f32	s9, s10
 8005d42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d46:	dc0e      	bgt.n	8005d66 <ComputeMandel_XY+0x8e>
	float x=0,y=0;
	while(i<c->maxit)
	{
		float xx = x*x;
		float yy = y*y;
		x = xx - yy + a;
 8005d48:	ee75 7ae7 	vsub.f32	s15, s11, s15
		y = 2*x*y + b;
 8005d4c:	eef0 4a66 	vmov.f32	s9, s13
	float x=0,y=0;
	while(i<c->maxit)
	{
		float xx = x*x;
		float yy = y*y;
		x = xx - yy + a;
 8005d50:	ee77 7a86 	vadd.f32	s15, s15, s12
		y = 2*x*y + b;
		if(xx+yy>4) break;
		++i;
 8005d54:	3001      	adds	r0, #1
	while(i<c->maxit)
	{
		float xx = x*x;
		float yy = y*y;
		x = xx - yy + a;
		y = 2*x*y + b;
 8005d56:	ee77 5aa7 	vadd.f32	s11, s15, s15
 8005d5a:	ee45 4a87 	vmla.f32	s9, s11, s14
 8005d5e:	eeb0 7a64 	vmov.f32	s14, s9
	float a = (float)px/(c->width-1)  * c->xs + c->x0;
	float b = (float)py/(c->height-1) * c->ys + c->y0;
	
	int i=0;
	float x=0,y=0;
	while(i<c->maxit)
 8005d62:	4298      	cmp	r0, r3
 8005d64:	dbe5      	blt.n	8005d32 <ComputeMandel_XY+0x5a>
		if(xx+yy>4) break;
		++i;
	}
	
	return(i);
}
 8005d66:	4770      	bx	lr
 8005d68:	00000000 	.word	0x00000000

08005d6c <ComputeMandelbrot>:


// Returns number of black pixels. 
int ComputeMandelbrot(int w,int h)
{
 8005d6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	struct MandelContext c;
	c.width=w;
	c.height=h;
	
	// Coordinates for the full apple man. 
	c.x0=-2.5f;
 8005d70:	4b1c      	ldr	r3, [pc, #112]	; (8005de4 <ComputeMandelbrot+0x78>)
}


// Returns number of black pixels. 
int ComputeMandelbrot(int w,int h)
{
 8005d72:	b088      	sub	sp, #32
	c.y0=-1.5f;
	c.xs=4;
	c.ys=3;
	c.maxit=255;
	
	int x,y,sum=0;
 8005d74:	2400      	movs	r4, #0
	struct MandelContext c;
	c.width=w;
	c.height=h;
	
	// Coordinates for the full apple man. 
	c.x0=-2.5f;
 8005d76:	9303      	str	r3, [sp, #12]
	c.y0=-1.5f;
 8005d78:	4b1b      	ldr	r3, [pc, #108]	; (8005de8 <ComputeMandelbrot+0x7c>)
// Returns number of black pixels. 
int ComputeMandelbrot(int w,int h)
{
	
	struct MandelContext c;
	c.width=w;
 8005d7a:	9001      	str	r0, [sp, #4]
	c.height=h;
	
	// Coordinates for the full apple man. 
	c.x0=-2.5f;
	c.y0=-1.5f;
 8005d7c:	9304      	str	r3, [sp, #16]
	c.xs=4;
 8005d7e:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 8005d82:	9305      	str	r3, [sp, #20]
	c.ys=3;
 8005d84:	4b19      	ldr	r3, [pc, #100]	; (8005dec <ComputeMandelbrot+0x80>)
int ComputeMandelbrot(int w,int h)
{
	
	struct MandelContext c;
	c.width=w;
	c.height=h;
 8005d86:	9102      	str	r1, [sp, #8]
	
	// Coordinates for the full apple man. 
	c.x0=-2.5f;
	c.y0=-1.5f;
	c.xs=4;
	c.ys=3;
 8005d88:	9306      	str	r3, [sp, #24]
	c.maxit=255;
 8005d8a:	23ff      	movs	r3, #255	; 0xff
}


// Returns number of black pixels. 
int ComputeMandelbrot(int w,int h)
{
 8005d8c:	4680      	mov	r8, r0
 8005d8e:	460f      	mov	r7, r1
	// Coordinates for the full apple man. 
	c.x0=-2.5f;
	c.y0=-1.5f;
	c.xs=4;
	c.ys=3;
	c.maxit=255;
 8005d90:	9307      	str	r3, [sp, #28]
	
	int x,y,sum=0;
	for(y=0; y<c.height; y++)
 8005d92:	4625      	mov	r5, r4
 8005d94:	e020      	b.n	8005dd8 <ComputeMandelbrot+0x6c>
	{
		for(x=0; x<c.width; x++)
		{
			int r=ComputeMandel_XY(&c,x,y);
 8005d96:	4631      	mov	r1, r6
 8005d98:	a801      	add	r0, sp, #4
 8005d9a:	462a      	mov	r2, r5
 8005d9c:	f7ff ff9c 	bl	8005cd8 <ComputeMandel_XY>
			sum += r>=c.maxit ? 1 : 0;
 8005da0:	28fe      	cmp	r0, #254	; 0xfe
 8005da2:	bfc8      	it	gt
 8005da4:	3401      	addgt	r4, #1
#ifdef TEST_ON_HOST
			printf("%c", r>=c.maxit ? '#' : ' ');
#else
			if(r>=c.maxit) GPIO_SetBits(GPIOD, GPIO_Pin_13);
 8005da6:	4812      	ldr	r0, [pc, #72]	; (8005df0 <ComputeMandelbrot+0x84>)
 8005da8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005dac:	dd07      	ble.n	8005dbe <ComputeMandelbrot+0x52>
 8005dae:	f7fc ffe2 	bl	8002d76 <GPIO_SetBits>
			else           GPIO_ResetBits(GPIOD, GPIO_Pin_13);
			
			if(r>=c.maxit) GPIO_ResetBits(GPIOD, GPIO_Pin_14);
 8005db2:	480f      	ldr	r0, [pc, #60]	; (8005df0 <ComputeMandelbrot+0x84>)
 8005db4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005db8:	f7fc ffdf 	bl	8002d7a <GPIO_ResetBits>
 8005dbc:	e006      	b.n	8005dcc <ComputeMandelbrot+0x60>
			sum += r>=c.maxit ? 1 : 0;
#ifdef TEST_ON_HOST
			printf("%c", r>=c.maxit ? '#' : ' ');
#else
			if(r>=c.maxit) GPIO_SetBits(GPIOD, GPIO_Pin_13);
			else           GPIO_ResetBits(GPIOD, GPIO_Pin_13);
 8005dbe:	f7fc ffdc 	bl	8002d7a <GPIO_ResetBits>
			
			if(r>=c.maxit) GPIO_ResetBits(GPIOD, GPIO_Pin_14);
			else           GPIO_SetBits(GPIOD, GPIO_Pin_14);
 8005dc2:	480b      	ldr	r0, [pc, #44]	; (8005df0 <ComputeMandelbrot+0x84>)
 8005dc4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005dc8:	f7fc ffd5 	bl	8002d76 <GPIO_SetBits>
	c.maxit=255;
	
	int x,y,sum=0;
	for(y=0; y<c.height; y++)
	{
		for(x=0; x<c.width; x++)
 8005dcc:	3601      	adds	r6, #1
 8005dce:	e000      	b.n	8005dd2 <ComputeMandelbrot+0x66>
	c.xs=4;
	c.ys=3;
	c.maxit=255;
	
	int x,y,sum=0;
	for(y=0; y<c.height; y++)
 8005dd0:	2600      	movs	r6, #0
	{
		for(x=0; x<c.width; x++)
 8005dd2:	4546      	cmp	r6, r8
 8005dd4:	dbdf      	blt.n	8005d96 <ComputeMandelbrot+0x2a>
	c.xs=4;
	c.ys=3;
	c.maxit=255;
	
	int x,y,sum=0;
	for(y=0; y<c.height; y++)
 8005dd6:	3501      	adds	r5, #1
 8005dd8:	42bd      	cmp	r5, r7
 8005dda:	dbf9      	blt.n	8005dd0 <ComputeMandelbrot+0x64>
		printf("|\n");
#endif
	}
	
	return(sum);
}
 8005ddc:	4620      	mov	r0, r4
 8005dde:	b008      	add	sp, #32
 8005de0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005de4:	c0200000 	.word	0xc0200000
 8005de8:	bfc00000 	.word	0xbfc00000
 8005dec:	40400000 	.word	0x40400000
 8005df0:	40020c00 	.word	0x40020c00

08005df4 <SqrtBenchmark>:

#define nop()       __asm__ __volatile__("nop")

int SqrtBenchmark(void)
{
 8005df4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005df8:	ed2d 8b02 	vpush	{d8}
	int i,r=0;
	for(i=0; i<1000000; i++)
	{
		float f=i;
		GPIOD->BSRRL = GPIO_Pin_15;  // Take pin HIGH. 
 8005dfc:	4c1b      	ldr	r4, [pc, #108]	; (8005e6c <SqrtBenchmark+0x78>)
#define nop()       __asm__ __volatile__("nop")

int SqrtBenchmark(void)
{
	int i,r=0;
	for(i=0; i<1000000; i++)
 8005dfe:	4f1c      	ldr	r7, [pc, #112]	; (8005e70 <SqrtBenchmark+0x7c>)
}

#define nop()       __asm__ __volatile__("nop")

int SqrtBenchmark(void)
{
 8005e00:	b082      	sub	sp, #8
	int i,r=0;
	for(i=0; i<1000000; i++)
 8005e02:	2500      	movs	r5, #0
	{
		float f=i;
		GPIOD->BSRRL = GPIO_Pin_15;  // Take pin HIGH. 
 8005e04:	f44f 4600 	mov.w	r6, #32768	; 0x8000
 8005e08:	f248 0800 	movw	r8, #32768	; 0x8000
		nop();
		nop();
		nop();
		nop();
		GPIOD->BSRRH = GPIO_Pin_15;
		if(r>10) ++r;
 8005e0c:	eeb2 8a04 	vmov.f32	s16, #36	; 0x24
 8005e10:	eef7 8a00 	vmov.f32	s17, #112	; 0x70
	int i,r=0;
	for(i=0; i<1000000; i++)
	{
		float f=i;
		GPIOD->BSRRL = GPIO_Pin_15;  // Take pin HIGH. 
		volatile float r=sqrtf(f);   // Compute sqrt. 20 cycles. 
 8005e14:	ee07 5a90 	vmov	s15, r5
{
	int i,r=0;
	for(i=0; i<1000000; i++)
	{
		float f=i;
		GPIOD->BSRRL = GPIO_Pin_15;  // Take pin HIGH. 
 8005e18:	f8a4 8018 	strh.w	r8, [r4, #24]
		volatile float r=sqrtf(f);   // Compute sqrt. 20 cycles. 
 8005e1c:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8005e20:	f000 f8ee 	bl	8006000 <sqrtf>
 8005e24:	ed8d 0a01 	vstr	s0, [sp, #4]
		GPIOD->BSRRH = GPIO_Pin_15;  // Take pin LOW. 
 8005e28:	8366      	strh	r6, [r4, #26]
		nop();
 8005e2a:	bf00      	nop
		nop();
 8005e2c:	bf00      	nop
		nop();
 8005e2e:	bf00      	nop
		nop();    // 4 nops -> 30ns
 8005e30:	bf00      	nop
		nop();    // 5 nops -> 36ns  -> 168 MHz, single cycle exec
 8005e32:	bf00      	nop
		GPIOD->BSRRL = GPIO_Pin_15; // Take pin HIGH. 
 8005e34:	8326      	strh	r6, [r4, #24]
		nop();
 8005e36:	bf00      	nop
		nop();
 8005e38:	bf00      	nop
		nop();
 8005e3a:	bf00      	nop
		nop();
 8005e3c:	bf00      	nop
		GPIOD->BSRRH = GPIO_Pin_15;
 8005e3e:	8366      	strh	r6, [r4, #26]
		if(r>10) ++r;
 8005e40:	eddd 7a01 	vldr	s15, [sp, #4]
 8005e44:	eef4 7ac8 	vcmpe.f32	s15, s16
 8005e48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e4c:	dd05      	ble.n	8005e5a <SqrtBenchmark+0x66>
 8005e4e:	eddd 7a01 	vldr	s15, [sp, #4]
 8005e52:	ee77 7aa8 	vadd.f32	s15, s15, s17
 8005e56:	edcd 7a01 	vstr	s15, [sp, #4]
#define nop()       __asm__ __volatile__("nop")

int SqrtBenchmark(void)
{
	int i,r=0;
	for(i=0; i<1000000; i++)
 8005e5a:	3501      	adds	r5, #1
 8005e5c:	42bd      	cmp	r5, r7
 8005e5e:	d1d9      	bne.n	8005e14 <SqrtBenchmark+0x20>
		nop();
		GPIOD->BSRRH = GPIO_Pin_15;
		if(r>10) ++r;
	}
	return(r);
}
 8005e60:	2000      	movs	r0, #0
 8005e62:	b002      	add	sp, #8
 8005e64:	ecbd 8b02 	vpop	{d8}
 8005e68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e6c:	40020c00 	.word	0x40020c00
 8005e70:	000f4240 	.word	0x000f4240
 8005e74:	08006bd4 	.word	0x08006bd4
 8005e78:	20000000 	.word	0x20000000
 8005e7c:	20000480 	.word	0x20000480
 8005e80:	20000480 	.word	0x20000480
 8005e84:	2000048c 	.word	0x2000048c

08005e88 <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 8005e88:	4770      	bx	lr

08005e8a <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8005e8a:	e7fe      	b.n	8005e8a <HardFault_Handler>

08005e8c <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8005e8c:	e7fe      	b.n	8005e8c <MemManage_Handler>

08005e8e <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8005e8e:	e7fe      	b.n	8005e8e <BusFault_Handler>

08005e90 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8005e90:	e7fe      	b.n	8005e90 <UsageFault_Handler>

08005e92 <SVC_Handler>:
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
}
 8005e92:	4770      	bx	lr

08005e94 <DebugMon_Handler>:
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
}
 8005e94:	4770      	bx	lr

08005e96 <PendSV_Handler>:
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
}
 8005e96:	4770      	bx	lr

08005e98 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005e98:	4b36      	ldr	r3, [pc, #216]	; (8005f74 <SystemInit+0xdc>)
 8005e9a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005e9e:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8005ea2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8005ea6:	4b34      	ldr	r3, [pc, #208]	; (8005f78 <SystemInit+0xe0>)
 8005ea8:	681a      	ldr	r2, [r3, #0]
 8005eaa:	f042 0201 	orr.w	r2, r2, #1
 8005eae:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8005eb4:	6819      	ldr	r1, [r3, #0]
 8005eb6:	f021 7184 	bic.w	r1, r1, #17301504	; 0x1080000
 8005eba:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8005ebe:	6019      	str	r1, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8005ec0:	492e      	ldr	r1, [pc, #184]	; (8005f7c <SystemInit+0xe4>)
 8005ec2:	6059      	str	r1, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005ec4:	6819      	ldr	r1, [r3, #0]
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005ec6:	b082      	sub	sp, #8

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005ec8:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8005ecc:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8005ece:	60da      	str	r2, [r3, #12]
static void SetSysClock(void)
{
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8005ed0:	9200      	str	r2, [sp, #0]
 8005ed2:	9201      	str	r2, [sp, #4]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8005ed4:	681a      	ldr	r2, [r3, #0]
 8005ed6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005eda:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8005edc:	681a      	ldr	r2, [r3, #0]
 8005ede:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8005ee2:	9201      	str	r2, [sp, #4]
    StartUpCounter++;
 8005ee4:	9a00      	ldr	r2, [sp, #0]
 8005ee6:	3201      	adds	r2, #1
 8005ee8:	9200      	str	r2, [sp, #0]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8005eea:	9a01      	ldr	r2, [sp, #4]
 8005eec:	b91a      	cbnz	r2, 8005ef6 <SystemInit+0x5e>
 8005eee:	9a00      	ldr	r2, [sp, #0]
 8005ef0:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 8005ef4:	d1f2      	bne.n	8005edc <SystemInit+0x44>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8005ef6:	4b20      	ldr	r3, [pc, #128]	; (8005f78 <SystemInit+0xe0>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
  {
    HSEStatus = (uint32_t)0x01;
 8005efe:	bf18      	it	ne
 8005f00:	2301      	movne	r3, #1
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8005f02:	9301      	str	r3, [sp, #4]
  }

  if (HSEStatus == (uint32_t)0x01)
 8005f04:	9b01      	ldr	r3, [sp, #4]
 8005f06:	2b01      	cmp	r3, #1
 8005f08:	d12e      	bne.n	8005f68 <SystemInit+0xd0>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8005f0a:	4b1b      	ldr	r3, [pc, #108]	; (8005f78 <SystemInit+0xe0>)
 8005f0c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005f0e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005f12:	641a      	str	r2, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8005f14:	4a1a      	ldr	r2, [pc, #104]	; (8005f80 <SystemInit+0xe8>)
 8005f16:	6811      	ldr	r1, [r2, #0]
 8005f18:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8005f1c:	6011      	str	r1, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8005f1e:	689a      	ldr	r2, [r3, #8]
 8005f20:	609a      	str	r2, [r3, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8005f22:	689a      	ldr	r2, [r3, #8]
 8005f24:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005f28:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8005f2a:	689a      	ldr	r2, [r3, #8]
 8005f2c:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 8005f30:	609a      	str	r2, [r3, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8005f32:	4a14      	ldr	r2, [pc, #80]	; (8005f84 <SystemInit+0xec>)
 8005f34:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8005f36:	681a      	ldr	r2, [r3, #0]
 8005f38:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8005f3c:	601a      	str	r2, [r3, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8005f3e:	6819      	ldr	r1, [r3, #0]
 8005f40:	4a0d      	ldr	r2, [pc, #52]	; (8005f78 <SystemInit+0xe0>)
 8005f42:	0189      	lsls	r1, r1, #6
 8005f44:	d5fb      	bpl.n	8005f3e <SystemInit+0xa6>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8005f46:	4b10      	ldr	r3, [pc, #64]	; (8005f88 <SystemInit+0xf0>)
 8005f48:	f240 6105 	movw	r1, #1541	; 0x605
 8005f4c:	6019      	str	r1, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8005f4e:	6893      	ldr	r3, [r2, #8]
 8005f50:	f023 0303 	bic.w	r3, r3, #3
 8005f54:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8005f56:	6893      	ldr	r3, [r2, #8]
 8005f58:	f043 0302 	orr.w	r3, r3, #2
 8005f5c:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8005f5e:	6893      	ldr	r3, [r2, #8]
 8005f60:	f003 030c 	and.w	r3, r3, #12
 8005f64:	2b08      	cmp	r3, #8
 8005f66:	d1fa      	bne.n	8005f5e <SystemInit+0xc6>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005f68:	4b02      	ldr	r3, [pc, #8]	; (8005f74 <SystemInit+0xdc>)
 8005f6a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005f6e:	609a      	str	r2, [r3, #8]
#endif
}
 8005f70:	b002      	add	sp, #8
 8005f72:	4770      	bx	lr
 8005f74:	e000ed00 	.word	0xe000ed00
 8005f78:	40023800 	.word	0x40023800
 8005f7c:	24003010 	.word	0x24003010
 8005f80:	40007000 	.word	0x40007000
 8005f84:	07405419 	.word	0x07405419
 8005f88:	40023c00 	.word	0x40023c00

08005f8c <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8005f8c:	4b18      	ldr	r3, [pc, #96]	; (8005ff0 <SystemCoreClockUpdate+0x64>)
 8005f8e:	4a19      	ldr	r2, [pc, #100]	; (8005ff4 <SystemCoreClockUpdate+0x68>)
 8005f90:	6899      	ldr	r1, [r3, #8]
 8005f92:	f001 010c 	and.w	r1, r1, #12

  switch (tmp)
 8005f96:	2904      	cmp	r1, #4
 8005f98:	d003      	beq.n	8005fa2 <SystemCoreClockUpdate+0x16>
 8005f9a:	2908      	cmp	r1, #8
 8005f9c:	d003      	beq.n	8005fa6 <SystemCoreClockUpdate+0x1a>
 8005f9e:	4b16      	ldr	r3, [pc, #88]	; (8005ff8 <SystemCoreClockUpdate+0x6c>)
 8005fa0:	e019      	b.n	8005fd6 <SystemCoreClockUpdate+0x4a>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8005fa2:	4b16      	ldr	r3, [pc, #88]	; (8005ffc <SystemCoreClockUpdate+0x70>)
 8005fa4:	e017      	b.n	8005fd6 <SystemCoreClockUpdate+0x4a>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8005fa6:	6859      	ldr	r1, [r3, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005fa8:	685a      	ldr	r2, [r3, #4]
      
      if (pllsource != 0)
 8005faa:	f411 0f80 	tst.w	r1, #4194304	; 0x400000
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8005fae:	6859      	ldr	r1, [r3, #4]
 8005fb0:	bf14      	ite	ne
 8005fb2:	4b12      	ldrne	r3, [pc, #72]	; (8005ffc <SystemCoreClockUpdate+0x70>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8005fb4:	4b10      	ldreq	r3, [pc, #64]	; (8005ff8 <SystemCoreClockUpdate+0x6c>)

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005fb6:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8005fba:	fbb3 f3f2 	udiv	r3, r3, r2
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8005fbe:	4a0c      	ldr	r2, [pc, #48]	; (8005ff0 <SystemCoreClockUpdate+0x64>)
 8005fc0:	6852      	ldr	r2, [r2, #4]
 8005fc2:	f3c2 4201 	ubfx	r2, r2, #16, #2
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      
      if (pllsource != 0)
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8005fc6:	f3c1 1188 	ubfx	r1, r1, #6, #9
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8005fca:	3201      	adds	r2, #1
 8005fcc:	0052      	lsls	r2, r2, #1
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8005fce:	434b      	muls	r3, r1
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
      SystemCoreClock = pllvco/pllp;
 8005fd0:	fbb3 f3f2 	udiv	r3, r3, r2
 8005fd4:	4a07      	ldr	r2, [pc, #28]	; (8005ff4 <SystemCoreClockUpdate+0x68>)
 8005fd6:	6013      	str	r3, [r2, #0]
      SystemCoreClock = HSI_VALUE;
      break;
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8005fd8:	4b05      	ldr	r3, [pc, #20]	; (8005ff0 <SystemCoreClockUpdate+0x64>)
 8005fda:	689a      	ldr	r2, [r3, #8]
 8005fdc:	4b05      	ldr	r3, [pc, #20]	; (8005ff4 <SystemCoreClockUpdate+0x68>)
 8005fde:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8005fe2:	189a      	adds	r2, r3, r2
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8005fe4:	6819      	ldr	r1, [r3, #0]
      SystemCoreClock = HSI_VALUE;
      break;
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8005fe6:	7912      	ldrb	r2, [r2, #4]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8005fe8:	fa31 f202 	lsrs.w	r2, r1, r2
 8005fec:	601a      	str	r2, [r3, #0]
}
 8005fee:	4770      	bx	lr
 8005ff0:	40023800 	.word	0x40023800
 8005ff4:	20000038 	.word	0x20000038
 8005ff8:	00f42400 	.word	0x00f42400
 8005ffc:	007a1200 	.word	0x007a1200

08006000 <sqrtf>:
 8006000:	b510      	push	{r4, lr}
 8006002:	ed2d 8b02 	vpush	{d8}
 8006006:	4c2c      	ldr	r4, [pc, #176]	; (80060b8 <sqrtf+0xb8>)
 8006008:	b08a      	sub	sp, #40	; 0x28
 800600a:	eeb0 8a40 	vmov.f32	s16, s0
 800600e:	f000 f857 	bl	80060c0 <__ieee754_sqrtf>
 8006012:	f994 3000 	ldrsb.w	r3, [r4]
 8006016:	3301      	adds	r3, #1
 8006018:	eef0 8a40 	vmov.f32	s17, s0
 800601c:	d031      	beq.n	8006082 <sqrtf+0x82>
 800601e:	eeb0 0a48 	vmov.f32	s0, s16
 8006022:	f000 f89d 	bl	8006160 <__fpclassifyf>
 8006026:	b360      	cbz	r0, 8006082 <sqrtf+0x82>
 8006028:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800602c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006030:	d527      	bpl.n	8006082 <sqrtf+0x82>
 8006032:	2301      	movs	r3, #1
 8006034:	9300      	str	r3, [sp, #0]
 8006036:	4b21      	ldr	r3, [pc, #132]	; (80060bc <sqrtf+0xbc>)
 8006038:	eeb0 0a48 	vmov.f32	s0, s16
 800603c:	9301      	str	r3, [sp, #4]
 800603e:	2300      	movs	r3, #0
 8006040:	9308      	str	r3, [sp, #32]
 8006042:	f000 fa23 	bl	800648c <__aeabi_f2d>
 8006046:	7824      	ldrb	r4, [r4, #0]
 8006048:	ed8d 0b04 	vstr	d0, [sp, #16]
 800604c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006050:	b1ec      	cbz	r4, 800608e <sqrtf+0x8e>
 8006052:	ed9f 0b17 	vldr	d0, [pc, #92]	; 80060b0 <sqrtf+0xb0>
 8006056:	eeb0 1a40 	vmov.f32	s2, s0
 800605a:	eef0 1a60 	vmov.f32	s3, s1
 800605e:	f000 fb93 	bl	8006788 <__aeabi_ddiv>
 8006062:	2c02      	cmp	r4, #2
 8006064:	ed8d 0b06 	vstr	d0, [sp, #24]
 8006068:	d117      	bne.n	800609a <sqrtf+0x9a>
 800606a:	f000 f8a5 	bl	80061b8 <__errno>
 800606e:	2321      	movs	r3, #33	; 0x21
 8006070:	6003      	str	r3, [r0, #0]
 8006072:	9b08      	ldr	r3, [sp, #32]
 8006074:	b9bb      	cbnz	r3, 80060a6 <sqrtf+0xa6>
 8006076:	ed9d 0b06 	vldr	d0, [sp, #24]
 800607a:	f000 fc6d 	bl	8006958 <__aeabi_d2f>
 800607e:	eef0 8a40 	vmov.f32	s17, s0
 8006082:	eeb0 0a68 	vmov.f32	s0, s17
 8006086:	b00a      	add	sp, #40	; 0x28
 8006088:	ecbd 8b02 	vpop	{d8}
 800608c:	bd10      	pop	{r4, pc}
 800608e:	2200      	movs	r2, #0
 8006090:	2300      	movs	r3, #0
 8006092:	ec43 2b17 	vmov	d7, r2, r3
 8006096:	ed8d 7b06 	vstr	d7, [sp, #24]
 800609a:	4668      	mov	r0, sp
 800609c:	f000 f85e 	bl	800615c <matherr>
 80060a0:	2800      	cmp	r0, #0
 80060a2:	d1e6      	bne.n	8006072 <sqrtf+0x72>
 80060a4:	e7e1      	b.n	800606a <sqrtf+0x6a>
 80060a6:	f000 f887 	bl	80061b8 <__errno>
 80060aa:	9b08      	ldr	r3, [sp, #32]
 80060ac:	6003      	str	r3, [r0, #0]
 80060ae:	e7e2      	b.n	8006076 <sqrtf+0x76>
	...
 80060b8:	2000004c 	.word	0x2000004c
 80060bc:	08006bc8 	.word	0x08006bc8

080060c0 <__ieee754_sqrtf>:
 80060c0:	ee10 3a10 	vmov	r3, s0
 80060c4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80060c8:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80060cc:	b470      	push	{r4, r5, r6}
 80060ce:	bf28      	it	cs
 80060d0:	ee00 0a00 	vmlacs.f32	s0, s0, s0
 80060d4:	d23e      	bcs.n	8006154 <__ieee754_sqrtf+0x94>
 80060d6:	2a00      	cmp	r2, #0
 80060d8:	d03c      	beq.n	8006154 <__ieee754_sqrtf+0x94>
 80060da:	2b00      	cmp	r3, #0
 80060dc:	bfbc      	itt	lt
 80060de:	ee30 0a40 	vsublt.f32	s0, s0, s0
 80060e2:	ee80 0a00 	vdivlt.f32	s0, s0, s0
 80060e6:	db35      	blt.n	8006154 <__ieee754_sqrtf+0x94>
 80060e8:	15d9      	asrs	r1, r3, #23
 80060ea:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 80060ee:	d209      	bcs.n	8006104 <__ieee754_sqrtf+0x44>
 80060f0:	f413 0200 	ands.w	r2, r3, #8388608	; 0x800000
 80060f4:	d130      	bne.n	8006158 <__ieee754_sqrtf+0x98>
 80060f6:	005b      	lsls	r3, r3, #1
 80060f8:	3201      	adds	r2, #1
 80060fa:	0218      	lsls	r0, r3, #8
 80060fc:	d5fb      	bpl.n	80060f6 <__ieee754_sqrtf+0x36>
 80060fe:	f1c2 0201 	rsb	r2, r2, #1
 8006102:	1889      	adds	r1, r1, r2
 8006104:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006108:	f1a1 027f 	sub.w	r2, r1, #127	; 0x7f
 800610c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8006110:	07d1      	lsls	r1, r2, #31
 8006112:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006116:	bf48      	it	mi
 8006118:	005b      	lslmi	r3, r3, #1
 800611a:	2500      	movs	r5, #0
 800611c:	1056      	asrs	r6, r2, #1
 800611e:	005b      	lsls	r3, r3, #1
 8006120:	2119      	movs	r1, #25
 8006122:	462c      	mov	r4, r5
 8006124:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006128:	18a0      	adds	r0, r4, r2
 800612a:	4298      	cmp	r0, r3
 800612c:	bfde      	ittt	le
 800612e:	ebc0 0303 	rsble	r3, r0, r3
 8006132:	1884      	addle	r4, r0, r2
 8006134:	18ad      	addle	r5, r5, r2
 8006136:	005b      	lsls	r3, r3, #1
 8006138:	0852      	lsrs	r2, r2, #1
 800613a:	3901      	subs	r1, #1
 800613c:	d1f4      	bne.n	8006128 <__ieee754_sqrtf+0x68>
 800613e:	b113      	cbz	r3, 8006146 <__ieee754_sqrtf+0x86>
 8006140:	f005 0301 	and.w	r3, r5, #1
 8006144:	195d      	adds	r5, r3, r5
 8006146:	106d      	asrs	r5, r5, #1
 8006148:	f105 557c 	add.w	r5, r5, #1056964608	; 0x3f000000
 800614c:	eb05 55c6 	add.w	r5, r5, r6, lsl #23
 8006150:	ee00 5a10 	vmov	s0, r5
 8006154:	bc70      	pop	{r4, r5, r6}
 8006156:	4770      	bx	lr
 8006158:	2201      	movs	r2, #1
 800615a:	e7d2      	b.n	8006102 <__ieee754_sqrtf+0x42>

0800615c <matherr>:
 800615c:	2000      	movs	r0, #0
 800615e:	4770      	bx	lr

08006160 <__fpclassifyf>:
 8006160:	ee10 0a10 	vmov	r0, s0
 8006164:	2800      	cmp	r0, #0
 8006166:	bf18      	it	ne
 8006168:	f1b0 4f00 	cmpne.w	r0, #2147483648	; 0x80000000
 800616c:	d101      	bne.n	8006172 <__fpclassifyf+0x12>
 800616e:	2002      	movs	r0, #2
 8006170:	4770      	bx	lr
 8006172:	f100 42ff 	add.w	r2, r0, #2139095040	; 0x7f800000
 8006176:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 800617a:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800617e:	bf28      	it	cs
 8006180:	f1b2 4ffe 	cmpcs.w	r2, #2130706432	; 0x7f000000
 8006184:	d201      	bcs.n	800618a <__fpclassifyf+0x2a>
 8006186:	2004      	movs	r0, #4
 8006188:	4770      	bx	lr
 800618a:	f100 4200 	add.w	r2, r0, #2147483648	; 0x80000000
 800618e:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8006192:	3a01      	subs	r2, #1
 8006194:	f2c0 037f 	movt	r3, #127	; 0x7f
 8006198:	1e41      	subs	r1, r0, #1
 800619a:	4299      	cmp	r1, r3
 800619c:	bf88      	it	hi
 800619e:	429a      	cmphi	r2, r3
 80061a0:	d801      	bhi.n	80061a6 <__fpclassifyf+0x46>
 80061a2:	2003      	movs	r0, #3
 80061a4:	4770      	bx	lr
 80061a6:	f510 0f00 	cmn.w	r0, #8388608	; 0x800000
 80061aa:	bf18      	it	ne
 80061ac:	f1b0 4fff 	cmpne.w	r0, #2139095040	; 0x7f800000
 80061b0:	bf14      	ite	ne
 80061b2:	2000      	movne	r0, #0
 80061b4:	2001      	moveq	r0, #1
 80061b6:	4770      	bx	lr

080061b8 <__errno>:
 80061b8:	f240 0350 	movw	r3, #80	; 0x50
 80061bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80061c0:	6818      	ldr	r0, [r3, #0]
 80061c2:	4770      	bx	lr

080061c4 <__aeabi_drsub>:
 80061c4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80061c8:	e002      	b.n	80061d0 <__adddf3>
 80061ca:	bf00      	nop

080061cc <__aeabi_dsub>:
 80061cc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080061d0 <__adddf3>:
 80061d0:	b530      	push	{r4, r5, lr}
 80061d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80061d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80061da:	ea94 0f05 	teq	r4, r5
 80061de:	bf08      	it	eq
 80061e0:	ea90 0f02 	teqeq	r0, r2
 80061e4:	bf1f      	itttt	ne
 80061e6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80061ea:	ea55 0c02 	orrsne.w	ip, r5, r2
 80061ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80061f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80061f6:	f000 80e2 	beq.w	80063be <__adddf3+0x1ee>
 80061fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80061fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8006202:	bfb8      	it	lt
 8006204:	426d      	neglt	r5, r5
 8006206:	dd0c      	ble.n	8006222 <__adddf3+0x52>
 8006208:	442c      	add	r4, r5
 800620a:	ea80 0202 	eor.w	r2, r0, r2
 800620e:	ea81 0303 	eor.w	r3, r1, r3
 8006212:	ea82 0000 	eor.w	r0, r2, r0
 8006216:	ea83 0101 	eor.w	r1, r3, r1
 800621a:	ea80 0202 	eor.w	r2, r0, r2
 800621e:	ea81 0303 	eor.w	r3, r1, r3
 8006222:	2d36      	cmp	r5, #54	; 0x36
 8006224:	bf88      	it	hi
 8006226:	bd30      	pophi	{r4, r5, pc}
 8006228:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800622c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8006230:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8006234:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8006238:	d002      	beq.n	8006240 <__adddf3+0x70>
 800623a:	4240      	negs	r0, r0
 800623c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8006240:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8006244:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8006248:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800624c:	d002      	beq.n	8006254 <__adddf3+0x84>
 800624e:	4252      	negs	r2, r2
 8006250:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8006254:	ea94 0f05 	teq	r4, r5
 8006258:	f000 80a7 	beq.w	80063aa <__adddf3+0x1da>
 800625c:	f1a4 0401 	sub.w	r4, r4, #1
 8006260:	f1d5 0e20 	rsbs	lr, r5, #32
 8006264:	db0d      	blt.n	8006282 <__adddf3+0xb2>
 8006266:	fa02 fc0e 	lsl.w	ip, r2, lr
 800626a:	fa22 f205 	lsr.w	r2, r2, r5
 800626e:	1880      	adds	r0, r0, r2
 8006270:	f141 0100 	adc.w	r1, r1, #0
 8006274:	fa03 f20e 	lsl.w	r2, r3, lr
 8006278:	1880      	adds	r0, r0, r2
 800627a:	fa43 f305 	asr.w	r3, r3, r5
 800627e:	4159      	adcs	r1, r3
 8006280:	e00e      	b.n	80062a0 <__adddf3+0xd0>
 8006282:	f1a5 0520 	sub.w	r5, r5, #32
 8006286:	f10e 0e20 	add.w	lr, lr, #32
 800628a:	2a01      	cmp	r2, #1
 800628c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8006290:	bf28      	it	cs
 8006292:	f04c 0c02 	orrcs.w	ip, ip, #2
 8006296:	fa43 f305 	asr.w	r3, r3, r5
 800629a:	18c0      	adds	r0, r0, r3
 800629c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80062a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80062a4:	d507      	bpl.n	80062b6 <__adddf3+0xe6>
 80062a6:	f04f 0e00 	mov.w	lr, #0
 80062aa:	f1dc 0c00 	rsbs	ip, ip, #0
 80062ae:	eb7e 0000 	sbcs.w	r0, lr, r0
 80062b2:	eb6e 0101 	sbc.w	r1, lr, r1
 80062b6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80062ba:	d31b      	bcc.n	80062f4 <__adddf3+0x124>
 80062bc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80062c0:	d30c      	bcc.n	80062dc <__adddf3+0x10c>
 80062c2:	0849      	lsrs	r1, r1, #1
 80062c4:	ea5f 0030 	movs.w	r0, r0, rrx
 80062c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80062cc:	f104 0401 	add.w	r4, r4, #1
 80062d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80062d4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80062d8:	f080 809a 	bcs.w	8006410 <__adddf3+0x240>
 80062dc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80062e0:	bf08      	it	eq
 80062e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80062e6:	f150 0000 	adcs.w	r0, r0, #0
 80062ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80062ee:	ea41 0105 	orr.w	r1, r1, r5
 80062f2:	bd30      	pop	{r4, r5, pc}
 80062f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80062f8:	4140      	adcs	r0, r0
 80062fa:	eb41 0101 	adc.w	r1, r1, r1
 80062fe:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8006302:	f1a4 0401 	sub.w	r4, r4, #1
 8006306:	d1e9      	bne.n	80062dc <__adddf3+0x10c>
 8006308:	f091 0f00 	teq	r1, #0
 800630c:	bf04      	itt	eq
 800630e:	4601      	moveq	r1, r0
 8006310:	2000      	moveq	r0, #0
 8006312:	fab1 f381 	clz	r3, r1
 8006316:	bf08      	it	eq
 8006318:	3320      	addeq	r3, #32
 800631a:	f1a3 030b 	sub.w	r3, r3, #11
 800631e:	f1b3 0220 	subs.w	r2, r3, #32
 8006322:	da0c      	bge.n	800633e <__adddf3+0x16e>
 8006324:	320c      	adds	r2, #12
 8006326:	dd08      	ble.n	800633a <__adddf3+0x16a>
 8006328:	f102 0c14 	add.w	ip, r2, #20
 800632c:	f1c2 020c 	rsb	r2, r2, #12
 8006330:	fa01 f00c 	lsl.w	r0, r1, ip
 8006334:	fa21 f102 	lsr.w	r1, r1, r2
 8006338:	e00c      	b.n	8006354 <__adddf3+0x184>
 800633a:	f102 0214 	add.w	r2, r2, #20
 800633e:	bfd8      	it	le
 8006340:	f1c2 0c20 	rsble	ip, r2, #32
 8006344:	fa01 f102 	lsl.w	r1, r1, r2
 8006348:	fa20 fc0c 	lsr.w	ip, r0, ip
 800634c:	bfdc      	itt	le
 800634e:	ea41 010c 	orrle.w	r1, r1, ip
 8006352:	4090      	lslle	r0, r2
 8006354:	1ae4      	subs	r4, r4, r3
 8006356:	bfa2      	ittt	ge
 8006358:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800635c:	4329      	orrge	r1, r5
 800635e:	bd30      	popge	{r4, r5, pc}
 8006360:	ea6f 0404 	mvn.w	r4, r4
 8006364:	3c1f      	subs	r4, #31
 8006366:	da1c      	bge.n	80063a2 <__adddf3+0x1d2>
 8006368:	340c      	adds	r4, #12
 800636a:	dc0e      	bgt.n	800638a <__adddf3+0x1ba>
 800636c:	f104 0414 	add.w	r4, r4, #20
 8006370:	f1c4 0220 	rsb	r2, r4, #32
 8006374:	fa20 f004 	lsr.w	r0, r0, r4
 8006378:	fa01 f302 	lsl.w	r3, r1, r2
 800637c:	ea40 0003 	orr.w	r0, r0, r3
 8006380:	fa21 f304 	lsr.w	r3, r1, r4
 8006384:	ea45 0103 	orr.w	r1, r5, r3
 8006388:	bd30      	pop	{r4, r5, pc}
 800638a:	f1c4 040c 	rsb	r4, r4, #12
 800638e:	f1c4 0220 	rsb	r2, r4, #32
 8006392:	fa20 f002 	lsr.w	r0, r0, r2
 8006396:	fa01 f304 	lsl.w	r3, r1, r4
 800639a:	ea40 0003 	orr.w	r0, r0, r3
 800639e:	4629      	mov	r1, r5
 80063a0:	bd30      	pop	{r4, r5, pc}
 80063a2:	fa21 f004 	lsr.w	r0, r1, r4
 80063a6:	4629      	mov	r1, r5
 80063a8:	bd30      	pop	{r4, r5, pc}
 80063aa:	f094 0f00 	teq	r4, #0
 80063ae:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80063b2:	bf06      	itte	eq
 80063b4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80063b8:	3401      	addeq	r4, #1
 80063ba:	3d01      	subne	r5, #1
 80063bc:	e74e      	b.n	800625c <__adddf3+0x8c>
 80063be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80063c2:	bf18      	it	ne
 80063c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80063c8:	d029      	beq.n	800641e <__adddf3+0x24e>
 80063ca:	ea94 0f05 	teq	r4, r5
 80063ce:	bf08      	it	eq
 80063d0:	ea90 0f02 	teqeq	r0, r2
 80063d4:	d005      	beq.n	80063e2 <__adddf3+0x212>
 80063d6:	ea54 0c00 	orrs.w	ip, r4, r0
 80063da:	bf04      	itt	eq
 80063dc:	4619      	moveq	r1, r3
 80063de:	4610      	moveq	r0, r2
 80063e0:	bd30      	pop	{r4, r5, pc}
 80063e2:	ea91 0f03 	teq	r1, r3
 80063e6:	bf1e      	ittt	ne
 80063e8:	2100      	movne	r1, #0
 80063ea:	2000      	movne	r0, #0
 80063ec:	bd30      	popne	{r4, r5, pc}
 80063ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80063f2:	d105      	bne.n	8006400 <__adddf3+0x230>
 80063f4:	0040      	lsls	r0, r0, #1
 80063f6:	4149      	adcs	r1, r1
 80063f8:	bf28      	it	cs
 80063fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80063fe:	bd30      	pop	{r4, r5, pc}
 8006400:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8006404:	bf3c      	itt	cc
 8006406:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800640a:	bd30      	popcc	{r4, r5, pc}
 800640c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8006410:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8006414:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8006418:	f04f 0000 	mov.w	r0, #0
 800641c:	bd30      	pop	{r4, r5, pc}
 800641e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8006422:	bf1a      	itte	ne
 8006424:	4619      	movne	r1, r3
 8006426:	4610      	movne	r0, r2
 8006428:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800642c:	bf1c      	itt	ne
 800642e:	460b      	movne	r3, r1
 8006430:	4602      	movne	r2, r0
 8006432:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8006436:	bf06      	itte	eq
 8006438:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800643c:	ea91 0f03 	teqeq	r1, r3
 8006440:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8006444:	bd30      	pop	{r4, r5, pc}
 8006446:	bf00      	nop

08006448 <__aeabi_ui2d>:
 8006448:	f090 0f00 	teq	r0, #0
 800644c:	bf04      	itt	eq
 800644e:	2100      	moveq	r1, #0
 8006450:	4770      	bxeq	lr
 8006452:	b530      	push	{r4, r5, lr}
 8006454:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8006458:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800645c:	f04f 0500 	mov.w	r5, #0
 8006460:	f04f 0100 	mov.w	r1, #0
 8006464:	e750      	b.n	8006308 <__adddf3+0x138>
 8006466:	bf00      	nop

08006468 <__aeabi_i2d>:
 8006468:	f090 0f00 	teq	r0, #0
 800646c:	bf04      	itt	eq
 800646e:	2100      	moveq	r1, #0
 8006470:	4770      	bxeq	lr
 8006472:	b530      	push	{r4, r5, lr}
 8006474:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8006478:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800647c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8006480:	bf48      	it	mi
 8006482:	4240      	negmi	r0, r0
 8006484:	f04f 0100 	mov.w	r1, #0
 8006488:	e73e      	b.n	8006308 <__adddf3+0x138>
 800648a:	bf00      	nop

0800648c <__aeabi_f2d>:
 800648c:	0042      	lsls	r2, r0, #1
 800648e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8006492:	ea4f 0131 	mov.w	r1, r1, rrx
 8006496:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800649a:	bf1f      	itttt	ne
 800649c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80064a0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80064a4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80064a8:	4770      	bxne	lr
 80064aa:	f092 0f00 	teq	r2, #0
 80064ae:	bf14      	ite	ne
 80064b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80064b4:	4770      	bxeq	lr
 80064b6:	b530      	push	{r4, r5, lr}
 80064b8:	f44f 7460 	mov.w	r4, #896	; 0x380
 80064bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80064c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80064c4:	e720      	b.n	8006308 <__adddf3+0x138>
 80064c6:	bf00      	nop

080064c8 <__aeabi_ul2d>:
 80064c8:	ea50 0201 	orrs.w	r2, r0, r1
 80064cc:	bf08      	it	eq
 80064ce:	4770      	bxeq	lr
 80064d0:	b530      	push	{r4, r5, lr}
 80064d2:	f04f 0500 	mov.w	r5, #0
 80064d6:	e00a      	b.n	80064ee <__aeabi_l2d+0x16>

080064d8 <__aeabi_l2d>:
 80064d8:	ea50 0201 	orrs.w	r2, r0, r1
 80064dc:	bf08      	it	eq
 80064de:	4770      	bxeq	lr
 80064e0:	b530      	push	{r4, r5, lr}
 80064e2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80064e6:	d502      	bpl.n	80064ee <__aeabi_l2d+0x16>
 80064e8:	4240      	negs	r0, r0
 80064ea:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80064ee:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80064f2:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80064f6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80064fa:	f43f aedc 	beq.w	80062b6 <__adddf3+0xe6>
 80064fe:	f04f 0203 	mov.w	r2, #3
 8006502:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8006506:	bf18      	it	ne
 8006508:	3203      	addne	r2, #3
 800650a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800650e:	bf18      	it	ne
 8006510:	3203      	addne	r2, #3
 8006512:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8006516:	f1c2 0320 	rsb	r3, r2, #32
 800651a:	fa00 fc03 	lsl.w	ip, r0, r3
 800651e:	fa20 f002 	lsr.w	r0, r0, r2
 8006522:	fa01 fe03 	lsl.w	lr, r1, r3
 8006526:	ea40 000e 	orr.w	r0, r0, lr
 800652a:	fa21 f102 	lsr.w	r1, r1, r2
 800652e:	4414      	add	r4, r2
 8006530:	e6c1      	b.n	80062b6 <__adddf3+0xe6>
 8006532:	bf00      	nop

08006534 <__aeabi_dmul>:
 8006534:	b570      	push	{r4, r5, r6, lr}
 8006536:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800653a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800653e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8006542:	bf1d      	ittte	ne
 8006544:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8006548:	ea94 0f0c 	teqne	r4, ip
 800654c:	ea95 0f0c 	teqne	r5, ip
 8006550:	f000 f8de 	bleq	8006710 <__aeabi_dmul+0x1dc>
 8006554:	442c      	add	r4, r5
 8006556:	ea81 0603 	eor.w	r6, r1, r3
 800655a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800655e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8006562:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8006566:	bf18      	it	ne
 8006568:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800656c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8006570:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006574:	d038      	beq.n	80065e8 <__aeabi_dmul+0xb4>
 8006576:	fba0 ce02 	umull	ip, lr, r0, r2
 800657a:	f04f 0500 	mov.w	r5, #0
 800657e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8006582:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8006586:	fbe0 e503 	umlal	lr, r5, r0, r3
 800658a:	f04f 0600 	mov.w	r6, #0
 800658e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8006592:	f09c 0f00 	teq	ip, #0
 8006596:	bf18      	it	ne
 8006598:	f04e 0e01 	orrne.w	lr, lr, #1
 800659c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80065a0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80065a4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80065a8:	d204      	bcs.n	80065b4 <__aeabi_dmul+0x80>
 80065aa:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80065ae:	416d      	adcs	r5, r5
 80065b0:	eb46 0606 	adc.w	r6, r6, r6
 80065b4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80065b8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80065bc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80065c0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80065c4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80065c8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80065cc:	bf88      	it	hi
 80065ce:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80065d2:	d81e      	bhi.n	8006612 <__aeabi_dmul+0xde>
 80065d4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80065d8:	bf08      	it	eq
 80065da:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80065de:	f150 0000 	adcs.w	r0, r0, #0
 80065e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80065e6:	bd70      	pop	{r4, r5, r6, pc}
 80065e8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80065ec:	ea46 0101 	orr.w	r1, r6, r1
 80065f0:	ea40 0002 	orr.w	r0, r0, r2
 80065f4:	ea81 0103 	eor.w	r1, r1, r3
 80065f8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80065fc:	bfc2      	ittt	gt
 80065fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8006602:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8006606:	bd70      	popgt	{r4, r5, r6, pc}
 8006608:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800660c:	f04f 0e00 	mov.w	lr, #0
 8006610:	3c01      	subs	r4, #1
 8006612:	f300 80ab 	bgt.w	800676c <__aeabi_dmul+0x238>
 8006616:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800661a:	bfde      	ittt	le
 800661c:	2000      	movle	r0, #0
 800661e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8006622:	bd70      	pople	{r4, r5, r6, pc}
 8006624:	f1c4 0400 	rsb	r4, r4, #0
 8006628:	3c20      	subs	r4, #32
 800662a:	da35      	bge.n	8006698 <__aeabi_dmul+0x164>
 800662c:	340c      	adds	r4, #12
 800662e:	dc1b      	bgt.n	8006668 <__aeabi_dmul+0x134>
 8006630:	f104 0414 	add.w	r4, r4, #20
 8006634:	f1c4 0520 	rsb	r5, r4, #32
 8006638:	fa00 f305 	lsl.w	r3, r0, r5
 800663c:	fa20 f004 	lsr.w	r0, r0, r4
 8006640:	fa01 f205 	lsl.w	r2, r1, r5
 8006644:	ea40 0002 	orr.w	r0, r0, r2
 8006648:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800664c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8006650:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8006654:	fa21 f604 	lsr.w	r6, r1, r4
 8006658:	eb42 0106 	adc.w	r1, r2, r6
 800665c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8006660:	bf08      	it	eq
 8006662:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8006666:	bd70      	pop	{r4, r5, r6, pc}
 8006668:	f1c4 040c 	rsb	r4, r4, #12
 800666c:	f1c4 0520 	rsb	r5, r4, #32
 8006670:	fa00 f304 	lsl.w	r3, r0, r4
 8006674:	fa20 f005 	lsr.w	r0, r0, r5
 8006678:	fa01 f204 	lsl.w	r2, r1, r4
 800667c:	ea40 0002 	orr.w	r0, r0, r2
 8006680:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8006684:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8006688:	f141 0100 	adc.w	r1, r1, #0
 800668c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8006690:	bf08      	it	eq
 8006692:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8006696:	bd70      	pop	{r4, r5, r6, pc}
 8006698:	f1c4 0520 	rsb	r5, r4, #32
 800669c:	fa00 f205 	lsl.w	r2, r0, r5
 80066a0:	ea4e 0e02 	orr.w	lr, lr, r2
 80066a4:	fa20 f304 	lsr.w	r3, r0, r4
 80066a8:	fa01 f205 	lsl.w	r2, r1, r5
 80066ac:	ea43 0302 	orr.w	r3, r3, r2
 80066b0:	fa21 f004 	lsr.w	r0, r1, r4
 80066b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80066b8:	fa21 f204 	lsr.w	r2, r1, r4
 80066bc:	ea20 0002 	bic.w	r0, r0, r2
 80066c0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80066c4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80066c8:	bf08      	it	eq
 80066ca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80066ce:	bd70      	pop	{r4, r5, r6, pc}
 80066d0:	f094 0f00 	teq	r4, #0
 80066d4:	d10f      	bne.n	80066f6 <__aeabi_dmul+0x1c2>
 80066d6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80066da:	0040      	lsls	r0, r0, #1
 80066dc:	eb41 0101 	adc.w	r1, r1, r1
 80066e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80066e4:	bf08      	it	eq
 80066e6:	3c01      	subeq	r4, #1
 80066e8:	d0f7      	beq.n	80066da <__aeabi_dmul+0x1a6>
 80066ea:	ea41 0106 	orr.w	r1, r1, r6
 80066ee:	f095 0f00 	teq	r5, #0
 80066f2:	bf18      	it	ne
 80066f4:	4770      	bxne	lr
 80066f6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80066fa:	0052      	lsls	r2, r2, #1
 80066fc:	eb43 0303 	adc.w	r3, r3, r3
 8006700:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8006704:	bf08      	it	eq
 8006706:	3d01      	subeq	r5, #1
 8006708:	d0f7      	beq.n	80066fa <__aeabi_dmul+0x1c6>
 800670a:	ea43 0306 	orr.w	r3, r3, r6
 800670e:	4770      	bx	lr
 8006710:	ea94 0f0c 	teq	r4, ip
 8006714:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8006718:	bf18      	it	ne
 800671a:	ea95 0f0c 	teqne	r5, ip
 800671e:	d00c      	beq.n	800673a <__aeabi_dmul+0x206>
 8006720:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8006724:	bf18      	it	ne
 8006726:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800672a:	d1d1      	bne.n	80066d0 <__aeabi_dmul+0x19c>
 800672c:	ea81 0103 	eor.w	r1, r1, r3
 8006730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8006734:	f04f 0000 	mov.w	r0, #0
 8006738:	bd70      	pop	{r4, r5, r6, pc}
 800673a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800673e:	bf06      	itte	eq
 8006740:	4610      	moveq	r0, r2
 8006742:	4619      	moveq	r1, r3
 8006744:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8006748:	d019      	beq.n	800677e <__aeabi_dmul+0x24a>
 800674a:	ea94 0f0c 	teq	r4, ip
 800674e:	d102      	bne.n	8006756 <__aeabi_dmul+0x222>
 8006750:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8006754:	d113      	bne.n	800677e <__aeabi_dmul+0x24a>
 8006756:	ea95 0f0c 	teq	r5, ip
 800675a:	d105      	bne.n	8006768 <__aeabi_dmul+0x234>
 800675c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8006760:	bf1c      	itt	ne
 8006762:	4610      	movne	r0, r2
 8006764:	4619      	movne	r1, r3
 8006766:	d10a      	bne.n	800677e <__aeabi_dmul+0x24a>
 8006768:	ea81 0103 	eor.w	r1, r1, r3
 800676c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8006770:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8006774:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8006778:	f04f 0000 	mov.w	r0, #0
 800677c:	bd70      	pop	{r4, r5, r6, pc}
 800677e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8006782:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8006786:	bd70      	pop	{r4, r5, r6, pc}

08006788 <__aeabi_ddiv>:
 8006788:	b570      	push	{r4, r5, r6, lr}
 800678a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800678e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8006792:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8006796:	bf1d      	ittte	ne
 8006798:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800679c:	ea94 0f0c 	teqne	r4, ip
 80067a0:	ea95 0f0c 	teqne	r5, ip
 80067a4:	f000 f8a7 	bleq	80068f6 <__aeabi_ddiv+0x16e>
 80067a8:	eba4 0405 	sub.w	r4, r4, r5
 80067ac:	ea81 0e03 	eor.w	lr, r1, r3
 80067b0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80067b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80067b8:	f000 8088 	beq.w	80068cc <__aeabi_ddiv+0x144>
 80067bc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80067c0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80067c4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80067c8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80067cc:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80067d0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80067d4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80067d8:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80067dc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80067e0:	429d      	cmp	r5, r3
 80067e2:	bf08      	it	eq
 80067e4:	4296      	cmpeq	r6, r2
 80067e6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80067ea:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80067ee:	d202      	bcs.n	80067f6 <__aeabi_ddiv+0x6e>
 80067f0:	085b      	lsrs	r3, r3, #1
 80067f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80067f6:	1ab6      	subs	r6, r6, r2
 80067f8:	eb65 0503 	sbc.w	r5, r5, r3
 80067fc:	085b      	lsrs	r3, r3, #1
 80067fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8006802:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8006806:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800680a:	ebb6 0e02 	subs.w	lr, r6, r2
 800680e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8006812:	bf22      	ittt	cs
 8006814:	1ab6      	subcs	r6, r6, r2
 8006816:	4675      	movcs	r5, lr
 8006818:	ea40 000c 	orrcs.w	r0, r0, ip
 800681c:	085b      	lsrs	r3, r3, #1
 800681e:	ea4f 0232 	mov.w	r2, r2, rrx
 8006822:	ebb6 0e02 	subs.w	lr, r6, r2
 8006826:	eb75 0e03 	sbcs.w	lr, r5, r3
 800682a:	bf22      	ittt	cs
 800682c:	1ab6      	subcs	r6, r6, r2
 800682e:	4675      	movcs	r5, lr
 8006830:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8006834:	085b      	lsrs	r3, r3, #1
 8006836:	ea4f 0232 	mov.w	r2, r2, rrx
 800683a:	ebb6 0e02 	subs.w	lr, r6, r2
 800683e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8006842:	bf22      	ittt	cs
 8006844:	1ab6      	subcs	r6, r6, r2
 8006846:	4675      	movcs	r5, lr
 8006848:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800684c:	085b      	lsrs	r3, r3, #1
 800684e:	ea4f 0232 	mov.w	r2, r2, rrx
 8006852:	ebb6 0e02 	subs.w	lr, r6, r2
 8006856:	eb75 0e03 	sbcs.w	lr, r5, r3
 800685a:	bf22      	ittt	cs
 800685c:	1ab6      	subcs	r6, r6, r2
 800685e:	4675      	movcs	r5, lr
 8006860:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8006864:	ea55 0e06 	orrs.w	lr, r5, r6
 8006868:	d018      	beq.n	800689c <__aeabi_ddiv+0x114>
 800686a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800686e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8006872:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8006876:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800687a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800687e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006882:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8006886:	d1c0      	bne.n	800680a <__aeabi_ddiv+0x82>
 8006888:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800688c:	d10b      	bne.n	80068a6 <__aeabi_ddiv+0x11e>
 800688e:	ea41 0100 	orr.w	r1, r1, r0
 8006892:	f04f 0000 	mov.w	r0, #0
 8006896:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800689a:	e7b6      	b.n	800680a <__aeabi_ddiv+0x82>
 800689c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80068a0:	bf04      	itt	eq
 80068a2:	4301      	orreq	r1, r0
 80068a4:	2000      	moveq	r0, #0
 80068a6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80068aa:	bf88      	it	hi
 80068ac:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80068b0:	f63f aeaf 	bhi.w	8006612 <__aeabi_dmul+0xde>
 80068b4:	ebb5 0c03 	subs.w	ip, r5, r3
 80068b8:	bf04      	itt	eq
 80068ba:	ebb6 0c02 	subseq.w	ip, r6, r2
 80068be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80068c2:	f150 0000 	adcs.w	r0, r0, #0
 80068c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80068ca:	bd70      	pop	{r4, r5, r6, pc}
 80068cc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80068d0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80068d4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80068d8:	bfc2      	ittt	gt
 80068da:	ebd4 050c 	rsbsgt	r5, r4, ip
 80068de:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80068e2:	bd70      	popgt	{r4, r5, r6, pc}
 80068e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80068e8:	f04f 0e00 	mov.w	lr, #0
 80068ec:	3c01      	subs	r4, #1
 80068ee:	e690      	b.n	8006612 <__aeabi_dmul+0xde>
 80068f0:	ea45 0e06 	orr.w	lr, r5, r6
 80068f4:	e68d      	b.n	8006612 <__aeabi_dmul+0xde>
 80068f6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80068fa:	ea94 0f0c 	teq	r4, ip
 80068fe:	bf08      	it	eq
 8006900:	ea95 0f0c 	teqeq	r5, ip
 8006904:	f43f af3b 	beq.w	800677e <__aeabi_dmul+0x24a>
 8006908:	ea94 0f0c 	teq	r4, ip
 800690c:	d10a      	bne.n	8006924 <__aeabi_ddiv+0x19c>
 800690e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8006912:	f47f af34 	bne.w	800677e <__aeabi_dmul+0x24a>
 8006916:	ea95 0f0c 	teq	r5, ip
 800691a:	f47f af25 	bne.w	8006768 <__aeabi_dmul+0x234>
 800691e:	4610      	mov	r0, r2
 8006920:	4619      	mov	r1, r3
 8006922:	e72c      	b.n	800677e <__aeabi_dmul+0x24a>
 8006924:	ea95 0f0c 	teq	r5, ip
 8006928:	d106      	bne.n	8006938 <__aeabi_ddiv+0x1b0>
 800692a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800692e:	f43f aefd 	beq.w	800672c <__aeabi_dmul+0x1f8>
 8006932:	4610      	mov	r0, r2
 8006934:	4619      	mov	r1, r3
 8006936:	e722      	b.n	800677e <__aeabi_dmul+0x24a>
 8006938:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800693c:	bf18      	it	ne
 800693e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8006942:	f47f aec5 	bne.w	80066d0 <__aeabi_dmul+0x19c>
 8006946:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800694a:	f47f af0d 	bne.w	8006768 <__aeabi_dmul+0x234>
 800694e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8006952:	f47f aeeb 	bne.w	800672c <__aeabi_dmul+0x1f8>
 8006956:	e712      	b.n	800677e <__aeabi_dmul+0x24a>

08006958 <__aeabi_d2f>:
 8006958:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800695c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8006960:	bf24      	itt	cs
 8006962:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8006966:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800696a:	d90d      	bls.n	8006988 <__aeabi_d2f+0x30>
 800696c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8006970:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8006974:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8006978:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800697c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8006980:	bf08      	it	eq
 8006982:	f020 0001 	biceq.w	r0, r0, #1
 8006986:	4770      	bx	lr
 8006988:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 800698c:	d121      	bne.n	80069d2 <__aeabi_d2f+0x7a>
 800698e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8006992:	bfbc      	itt	lt
 8006994:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8006998:	4770      	bxlt	lr
 800699a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800699e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80069a2:	f1c2 0218 	rsb	r2, r2, #24
 80069a6:	f1c2 0c20 	rsb	ip, r2, #32
 80069aa:	fa10 f30c 	lsls.w	r3, r0, ip
 80069ae:	fa20 f002 	lsr.w	r0, r0, r2
 80069b2:	bf18      	it	ne
 80069b4:	f040 0001 	orrne.w	r0, r0, #1
 80069b8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80069bc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80069c0:	fa03 fc0c 	lsl.w	ip, r3, ip
 80069c4:	ea40 000c 	orr.w	r0, r0, ip
 80069c8:	fa23 f302 	lsr.w	r3, r3, r2
 80069cc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80069d0:	e7cc      	b.n	800696c <__aeabi_d2f+0x14>
 80069d2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80069d6:	d107      	bne.n	80069e8 <__aeabi_d2f+0x90>
 80069d8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80069dc:	bf1e      	ittt	ne
 80069de:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80069e2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80069e6:	4770      	bxne	lr
 80069e8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80069ec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80069f0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80069f4:	4770      	bx	lr
 80069f6:	bf00      	nop

080069f8 <main>:


#define nop()       __asm__ __volatile__("nop")


int main(void) {
 80069f8:	b530      	push	{r4, r5, lr}
 80069fa:	ed2d 8b02 	vpush	{d8}
 80069fe:	b083      	sub	sp, #12

	SysTick_Start();
 8006a00:	f7f9 fca2 	bl	8000348 <SysTick_Start>

	GPIOMode(GPIOD, GPIO_Pin_12 | GPIO_Pin_13| GPIO_Pin_14| GPIO_Pin_15,
 8006a04:	2300      	movs	r3, #0
 8006a06:	2201      	movs	r2, #1
 8006a08:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8006a0c:	9300      	str	r3, [sp, #0]
 8006a0e:	9301      	str	r3, [sp, #4]
 8006a10:	483f      	ldr	r0, [pc, #252]	; (8006b10 <main+0x118>)

  while (1)
  {

	int bits = GPIO_Pin_12|GPIO_Pin_13|GPIO_Pin_14|GPIO_Pin_15;
	GPIOD->BSRRL = bits;  // Set bits
 8006a12:	4d3f      	ldr	r5, [pc, #252]	; (8006b10 <main+0x118>)

int main(void) {

	SysTick_Start();

	GPIOMode(GPIOD, GPIO_Pin_12 | GPIO_Pin_13| GPIO_Pin_14| GPIO_Pin_15,
 8006a14:	2302      	movs	r3, #2
 8006a16:	f7f9 fbc7 	bl	80001a8 <GPIOMode>
			GPIO_Mode_OUT, GPIO_Speed_50MHz, GPIO_OType_PP, GPIO_PuPd_NOPULL);

	usart_begin(19200);
 8006a1a:	f44f 4096 	mov.w	r0, #19200	; 0x4b00
 8006a1e:	f7f9 fc9b 	bl	8000358 <usart_begin>
	usart_print("Hello!\n");
 8006a22:	483c      	ldr	r0, [pc, #240]	; (8006b14 <main+0x11c>)
 8006a24:	f7f9 fcf2 	bl	800040c <usart_print>

  // NOTE: Important: Enable full access to FPU: 
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006a28:	4b3b      	ldr	r3, [pc, #236]	; (8006b18 <main+0x120>)
 8006a2a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    /* Insert delay */
    delay(200); //(0xFFFFFF);
#endif
	
	ComputeMandelbrot(4000,50);
	usart_printFloat(millis()/1000.0f, 3);
 8006a2e:	ed9f 8a3b 	vldr	s16, [pc, #236]	; 8006b1c <main+0x124>

	usart_begin(19200);
	usart_print("Hello!\n");

  // NOTE: Important: Enable full access to FPU: 
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006a32:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8006a36:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  while (1)
  {

	int bits = GPIO_Pin_12|GPIO_Pin_13|GPIO_Pin_14|GPIO_Pin_15;
	GPIOD->BSRRL = bits;  // Set bits
 8006a3a:	f24f 0400 	movw	r4, #61440	; 0xf000
 8006a3e:	832c      	strh	r4, [r5, #24]
    nop();nop();nop();nop();nop();nop();nop();nop();nop();
 8006a40:	bf00      	nop
 8006a42:	bf00      	nop
 8006a44:	bf00      	nop
 8006a46:	bf00      	nop
 8006a48:	bf00      	nop
 8006a4a:	bf00      	nop
 8006a4c:	bf00      	nop
 8006a4e:	bf00      	nop
 8006a50:	bf00      	nop
	GPIOD->BSRRH = bits;  // Reset bits
 8006a52:	836c      	strh	r4, [r5, #26]
    nop();nop();nop();nop();nop();nop();nop();nop();nop();
 8006a54:	bf00      	nop
 8006a56:	bf00      	nop
 8006a58:	bf00      	nop
 8006a5a:	bf00      	nop
 8006a5c:	bf00      	nop
 8006a5e:	bf00      	nop
 8006a60:	bf00      	nop
 8006a62:	bf00      	nop
 8006a64:	bf00      	nop
	nop();
 8006a66:	bf00      	nop
	GPIOD->BSRRL = bits;  // Set bits
 8006a68:	832c      	strh	r4, [r5, #24]
    nop();nop();nop();nop();nop();nop();nop();nop();nop();
 8006a6a:	bf00      	nop
 8006a6c:	bf00      	nop
 8006a6e:	bf00      	nop
 8006a70:	bf00      	nop
 8006a72:	bf00      	nop
 8006a74:	bf00      	nop
 8006a76:	bf00      	nop
 8006a78:	bf00      	nop
 8006a7a:	bf00      	nop
	GPIOD->BSRRH = bits;  // Reset bits

	delay(100);
 8006a7c:	2064      	movs	r0, #100	; 0x64
	GPIOD->BSRRH = bits;  // Reset bits
    nop();nop();nop();nop();nop();nop();nop();nop();nop();
	nop();
	GPIOD->BSRRL = bits;  // Set bits
    nop();nop();nop();nop();nop();nop();nop();nop();nop();
	GPIOD->BSRRH = bits;  // Reset bits
 8006a7e:	836c      	strh	r4, [r5, #26]

	delay(100);
 8006a80:	f7f9 fc3e 	bl	8000300 <delay>
	
#if 1
    /* PD12 to be toggled */
    //GPIO_SetBits(GPIOD, GPIO_Pin_12);
    digitalWrite(PD12, HIGH);
 8006a84:	2101      	movs	r1, #1
 8006a86:	208c      	movs	r0, #140	; 0x8c
 8006a88:	f7f9 fbe0 	bl	800024c <digitalWrite>
    
    /* Insert delay */
    delay(20); //(0x1FFFFF);
 8006a8c:	2014      	movs	r0, #20
 8006a8e:	f7f9 fc37 	bl	8000300 <delay>
    
    /* PD13 to be toggled */
//    GPIO_SetBits(GPIOD, GPIO_Pin_13);
    digitalWrite(PD13, HIGH);
 8006a92:	2101      	movs	r1, #1
 8006a94:	208d      	movs	r0, #141	; 0x8d
 8006a96:	f7f9 fbd9 	bl	800024c <digitalWrite>

    /* Insert delay */
    delay(20); //(0x1FFFFF);
 8006a9a:	2014      	movs	r0, #20
 8006a9c:	f7f9 fc30 	bl	8000300 <delay>
  
    /* PD14 to be toggled */
//    GPIO_SetBits(GPIOD, GPIO_Pin_14);
    digitalWrite(PD14, HIGH);
 8006aa0:	2101      	movs	r1, #1
 8006aa2:	208e      	movs	r0, #142	; 0x8e
 8006aa4:	f7f9 fbd2 	bl	800024c <digitalWrite>
    
    /* Insert delay */
    delay(20); //(0x1FFFFF);
 8006aa8:	2014      	movs	r0, #20
 8006aaa:	f7f9 fc29 	bl	8000300 <delay>
    
    /* PD15 to be toggled */
//    GPIO_SetBits(GPIOD, GPIO_Pin_15);
    digitalWrite(PD15, HIGH);
 8006aae:	2101      	movs	r1, #1
 8006ab0:	208f      	movs	r0, #143	; 0x8f
 8006ab2:	f7f9 fbcb 	bl	800024c <digitalWrite>

    /* Insert delay */
    delay(40); //(0x3FFFFF);
 8006ab6:	2028      	movs	r0, #40	; 0x28
 8006ab8:	f7f9 fc22 	bl	8000300 <delay>
    
   // GPIO_ResetBits(GPIOD, GPIO_Pin_12|GPIO_Pin_13|GPIO_Pin_14|GPIO_Pin_15);
    digitalWrite(PD12, LOW);
 8006abc:	208c      	movs	r0, #140	; 0x8c
 8006abe:	2100      	movs	r1, #0
 8006ac0:	f7f9 fbc4 	bl	800024c <digitalWrite>
    digitalWrite(PD13, LOW);
 8006ac4:	208d      	movs	r0, #141	; 0x8d
 8006ac6:	2100      	movs	r1, #0
 8006ac8:	f7f9 fbc0 	bl	800024c <digitalWrite>
    digitalWrite(PD14, LOW);
 8006acc:	208e      	movs	r0, #142	; 0x8e
 8006ace:	2100      	movs	r1, #0
 8006ad0:	f7f9 fbbc 	bl	800024c <digitalWrite>
    digitalWrite(PD15, LOW);
 8006ad4:	2100      	movs	r1, #0
 8006ad6:	208f      	movs	r0, #143	; 0x8f
 8006ad8:	f7f9 fbb8 	bl	800024c <digitalWrite>
    
    /* Insert delay */
    delay(200); //(0xFFFFFF);
 8006adc:	20c8      	movs	r0, #200	; 0xc8
 8006ade:	f7f9 fc0f 	bl	8000300 <delay>
#endif
	
	ComputeMandelbrot(4000,50);
 8006ae2:	2132      	movs	r1, #50	; 0x32
 8006ae4:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8006ae8:	f7ff f940 	bl	8005d6c <ComputeMandelbrot>
	usart_printFloat(millis()/1000.0f, 3);
 8006aec:	f7f9 fc2f 	bl	800034e <millis>
 8006af0:	ee07 0a10 	vmov	s14, r0
 8006af4:	eef8 7a47 	vcvt.f32.u32	s15, s14
 8006af8:	2003      	movs	r0, #3
 8006afa:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8006afe:	f7f9 fcb1 	bl	8000464 <usart_printFloat>
	usart_print(".\n");
 8006b02:	4807      	ldr	r0, [pc, #28]	; (8006b20 <main+0x128>)
 8006b04:	f7f9 fc82 	bl	800040c <usart_print>

	SqrtBenchmark();
 8006b08:	f7ff f974 	bl	8005df4 <SqrtBenchmark>
 8006b0c:	e797      	b.n	8006a3e <main+0x46>
 8006b0e:	bf00      	nop
 8006b10:	40020c00 	.word	0x40020c00
 8006b14:	08006bbc 	.word	0x08006bbc
 8006b18:	e000ed00 	.word	0xe000ed00
 8006b1c:	447a0000 	.word	0x447a0000
 8006b20:	08006bc4 	.word	0x08006bc4

08006b24 <Reset_Handler>:
 8006b24:	2100      	movs	r1, #0
 8006b26:	e003      	b.n	8006b30 <LoopCopyDataInit>

08006b28 <CopyDataInit>:
 8006b28:	4b0a      	ldr	r3, [pc, #40]	; (8006b54 <LoopFillZerobss+0x10>)
 8006b2a:	585b      	ldr	r3, [r3, r1]
 8006b2c:	5043      	str	r3, [r0, r1]
 8006b2e:	3104      	adds	r1, #4

08006b30 <LoopCopyDataInit>:
 8006b30:	4809      	ldr	r0, [pc, #36]	; (8006b58 <LoopFillZerobss+0x14>)
 8006b32:	4b0a      	ldr	r3, [pc, #40]	; (8006b5c <LoopFillZerobss+0x18>)
 8006b34:	1842      	adds	r2, r0, r1
 8006b36:	429a      	cmp	r2, r3
 8006b38:	d3f6      	bcc.n	8006b28 <CopyDataInit>
 8006b3a:	4a09      	ldr	r2, [pc, #36]	; (8006b60 <LoopFillZerobss+0x1c>)
 8006b3c:	e002      	b.n	8006b44 <LoopFillZerobss>

08006b3e <FillZerobss>:
 8006b3e:	2300      	movs	r3, #0
 8006b40:	f842 3b04 	str.w	r3, [r2], #4

08006b44 <LoopFillZerobss>:
 8006b44:	4b07      	ldr	r3, [pc, #28]	; (8006b64 <LoopFillZerobss+0x20>)
 8006b46:	429a      	cmp	r2, r3
 8006b48:	d3f9      	bcc.n	8006b3e <FillZerobss>
 8006b4a:	f7ff f9a5 	bl	8005e98 <SystemInit>
 8006b4e:	f7ff ff53 	bl	80069f8 <main>
 8006b52:	4770      	bx	lr
 8006b54:	08006bd4 	.word	0x08006bd4
 8006b58:	20000000 	.word	0x20000000
 8006b5c:	20000480 	.word	0x20000480
 8006b60:	20000480 	.word	0x20000480
 8006b64:	2000048c 	.word	0x2000048c

08006b68 <ADC_IRQHandler>:
 8006b68:	e7fe      	b.n	8006b68 <ADC_IRQHandler>
	...

08006b6c <GPIOPeripheral>:
 8006b6c:	0000 0000 0001 0000 0002 0000 0004 0000     ................
 8006b7c:	0008 0000 0010 0000 0020 0000 0040 0000     ........ ...@...
 8006b8c:	0080 0000 0100 0000                         ........

08006b94 <GPIOPin>:
 8006b94:	0001 0002 0004 0008 0010 0020 0040 0080     .......... .@...
 8006ba4:	0100 0200 0400 0800 1000 2000 4000 8000     ........... .@..
 8006bb4:	ffff 0000                                   ....

08006bb8 <_global_impure_ptr>:
 8006bb8:	0058 2000 6548 6c6c 216f 000a 0a2e 0000     X.. Hello!......
 8006bc8:	7173 7472 0066 0000 0043 0000               sqrtf...C...
