Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Jan  8 11:10:15 2025
| Host         : kavya-Precision-Tower-5810 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga
| Device       : 7a200t-fbg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  4           
SYNTH-16   Warning   Address collision                                          1           
TIMING-11  Warning   Inappropriate max delay with datapath only option          2           
TIMING-18  Warning   Missing input or output delay                              5           
XDCH-2     Warning   Same min and max delay values on IO port                   2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.478        0.000                      0                 7313        0.034        0.000                      0                 7248        0.264        0.000                       0                  2972  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk                 {0.000 2.500}        5.000           200.000         
  clk90_mmcm_out    {2.000 6.000}        8.000           125.000         
  clk_200_mmcm_out  {0.000 2.500}        5.000           200.000         
  clk_mmcm_out      {0.000 4.000}        8.000           125.000         
  mmcm_clkfb        {0.000 2.500}        5.000           200.000         
phy_rx_clk          {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   1.100        0.000                       0                     1  
  clk90_mmcm_out                                                                                                                                                      6.408        0.000                       0                     3  
  clk_200_mmcm_out                                                                                                                                                    0.264        0.000                       0                     3  
  clk_mmcm_out            1.395        0.000                      0                 6806        0.034        0.000                      0                 6775        2.870        0.000                       0                  2761  
  mmcm_clkfb                                                                                                                                                          3.751        0.000                       0                     2  
phy_rx_clk                3.041        0.000                      0                  471        0.118        0.000                      0                  471        3.500        0.000                       0                   202  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_mmcm_out    clk90_mmcm_out        0.478        0.000                      0                    2                                                                        
phy_rx_clk      clk_mmcm_out          6.764        0.000                      0                   16                                                                        
clk_mmcm_out    phy_rx_clk            6.805        0.000                      0                   16                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_mmcm_out       clk_mmcm_out             6.806        0.000                      0                    1        0.385        0.000                      0                    1  
**async_default**  phy_rx_clk         phy_rx_clk               6.626        0.000                      0                    1        0.515        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)          clk_mmcm_out                    
(none)          clk_mmcm_out    clk90_mmcm_out  
(none)                          clk_mmcm_out    
(none)          clk_mmcm_out    clk_mmcm_out    
(none)          phy_rx_clk      clk_mmcm_out    
(none)          clk_mmcm_out    phy_rx_clk      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)            clk90_mmcm_out                      
(none)            clk_200_mmcm_out                    
(none)            clk_mmcm_out                        
(none)            mmcm_clkfb                          
(none)                              phy_rx_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk90_mmcm_out
  To Clock:  clk90_mmcm_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk90_mmcm_out
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { clk_mmcm_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y1    clk90_bufg_inst/I
Min Period  n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y219    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/C
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_mmcm_out
  To Clock:  clk_200_mmcm_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_mmcm_out
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_mmcm_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y4  idelayctrl_inst/REFCLK
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2    clk_200_bufg_inst/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKOUT2
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y4  idelayctrl_inst/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_out
  To Clock:  clk_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        1.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 core_inst/eth_axis_rx_inst/m_eth_payload_axis_tdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/s_eth_payload_axis_tready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        6.346ns  (logic 2.890ns (45.538%)  route 3.456ns (54.462%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 12.787 - 8.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.065     1.907    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.985 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.509    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.590 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.654     5.244    core_inst/eth_axis_rx_inst/clk_int
    SLICE_X12Y214        FDRE                                         r  core_inst/eth_axis_rx_inst/m_eth_payload_axis_tdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y214        FDRE (Prop_fdre_C_Q)         0.433     5.677 r  core_inst/eth_axis_rx_inst/m_eth_payload_axis_tdata_reg_reg[4]/Q
                         net (fo=40, routed)          1.109     6.786    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_version_reg_reg[3]_0[4]
    SLICE_X21Y198        LUT2 (Prop_lut2_I1_O)        0.105     6.891 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg[7]_i_10/O
                         net (fo=1, routed)           0.000     6.891    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg[7]_i_10_n_0
    SLICE_X21Y198        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.331 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[7]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.331    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[7]_i_6__0_n_0
    SLICE_X21Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.429 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[11]_i_6__0/CO[3]
                         net (fo=1, routed)           0.001     7.430    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[11]_i_6__0_n_0
    SLICE_X21Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.528 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.528    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[15]_i_6_n_0
    SLICE_X21Y201        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.744 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[3]_i_7/CO[0]
                         net (fo=2, routed)           0.630     8.374    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[3]_i_7_n_3
    SLICE_X20Y197        LUT5 (Prop_lut5_I1_O)        0.309     8.683 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.000     8.683    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg[3]_i_6__0_n_0
    SLICE_X20Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.106 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.106    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[3]_i_1__0_n_0
    SLICE_X20Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.206 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.206    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[7]_i_1__0_n_0
    SLICE_X20Y199        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     9.420 f  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[11]_i_1__0/O[2]
                         net (fo=2, routed)           0.549     9.969    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/in29[10]
    SLICE_X22Y198        LUT4 (Prop_lut4_I0_O)        0.244    10.213 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_8/O
                         net (fo=1, routed)           0.658    10.870    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_8_n_0
    SLICE_X22Y198        LUT6 (Prop_lut6_I1_O)        0.105    10.975 f  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_4/O
                         net (fo=3, routed)           0.510    11.485    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_4_n_0
    SLICE_X18Y197        LUT6 (Prop_lut6_I3_O)        0.105    11.590 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/s_eth_payload_axis_tready_reg_i_1/O
                         net (fo=1, routed)           0.000    11.590    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/s_eth_payload_axis_tready_next
    SLICE_X18Y197        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/s_eth_payload_axis_tready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.004     9.808    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.882 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.452    11.334    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.411 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.376    12.787    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/clk_int
    SLICE_X18Y197        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/s_eth_payload_axis_tready_reg_reg/C
                         clock pessimism              0.186    12.973    
                         clock uncertainty           -0.064    12.909    
    SLICE_X18Y197        FDRE (Setup_fdre_C_D)        0.076    12.985    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/s_eth_payload_axis_tready_reg_reg
  -------------------------------------------------------------------
                         required time                         12.985    
                         arrival time                         -11.590    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/mii_select_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        6.177ns  (logic 0.433ns (7.010%)  route 5.744ns (92.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 13.019 - 8.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.065     1.907    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.985 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.509    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.590 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.479     5.069    sync_reset_inst/clk_int
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433     5.502 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         5.744    11.246    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/Q[0]
    SLICE_X2Y216         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/mii_select_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.004     9.808    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.882 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.452    11.334    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.411 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.608    13.019    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/clk_int
    SLICE_X2Y216         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/mii_select_reg_reg/C
                         clock pessimism              0.186    13.205    
                         clock uncertainty           -0.064    13.140    
    SLICE_X2Y216         FDRE (Setup_fdre_C_R)       -0.423    12.717    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/mii_select_reg_reg
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                         -11.246    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/speed_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        6.177ns  (logic 0.433ns (7.010%)  route 5.744ns (92.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 13.019 - 8.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.065     1.907    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.985 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.509    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.590 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.479     5.069    sync_reset_inst/clk_int
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433     5.502 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         5.744    11.246    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/Q[0]
    SLICE_X2Y216         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/speed_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.004     9.808    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.882 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.452    11.334    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.411 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.608    13.019    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/clk_int
    SLICE_X2Y216         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/speed_reg_reg[0]/C
                         clock pessimism              0.186    13.205    
                         clock uncertainty           -0.064    13.140    
    SLICE_X2Y216         FDRE (Setup_fdre_C_R)       -0.423    12.717    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/speed_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                         -11.246    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/speed_reg_reg[1]_inv/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        6.177ns  (logic 0.433ns (7.010%)  route 5.744ns (92.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 13.019 - 8.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.065     1.907    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.985 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.509    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.590 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.479     5.069    sync_reset_inst/clk_int
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433     5.502 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         5.744    11.246    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/Q[0]
    SLICE_X2Y216         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/speed_reg_reg[1]_inv/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.004     9.808    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.882 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.452    11.334    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.411 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.608    13.019    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/clk_int
    SLICE_X2Y216         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/speed_reg_reg[1]_inv/C
                         clock pessimism              0.186    13.205    
                         clock uncertainty           -0.064    13.140    
    SLICE_X2Y216         FDRE (Setup_fdre_C_R)       -0.423    12.717    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/speed_reg_reg[1]_inv
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                         -11.246    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.495ns  (required time - arrival time)
  Source:                 core_inst/eth_axis_rx_inst/m_eth_payload_axis_tdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        6.241ns  (logic 2.890ns (46.304%)  route 3.351ns (53.696%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 12.787 - 8.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.065     1.907    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.985 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.509    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.590 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.654     5.244    core_inst/eth_axis_rx_inst/clk_int
    SLICE_X12Y214        FDRE                                         r  core_inst/eth_axis_rx_inst/m_eth_payload_axis_tdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y214        FDRE (Prop_fdre_C_Q)         0.433     5.677 r  core_inst/eth_axis_rx_inst/m_eth_payload_axis_tdata_reg_reg[4]/Q
                         net (fo=40, routed)          1.109     6.786    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_version_reg_reg[3]_0[4]
    SLICE_X21Y198        LUT2 (Prop_lut2_I1_O)        0.105     6.891 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg[7]_i_10/O
                         net (fo=1, routed)           0.000     6.891    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg[7]_i_10_n_0
    SLICE_X21Y198        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.331 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[7]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.331    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[7]_i_6__0_n_0
    SLICE_X21Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.429 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[11]_i_6__0/CO[3]
                         net (fo=1, routed)           0.001     7.430    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[11]_i_6__0_n_0
    SLICE_X21Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.528 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.528    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[15]_i_6_n_0
    SLICE_X21Y201        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.744 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[3]_i_7/CO[0]
                         net (fo=2, routed)           0.630     8.374    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[3]_i_7_n_3
    SLICE_X20Y197        LUT5 (Prop_lut5_I1_O)        0.309     8.683 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.000     8.683    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg[3]_i_6__0_n_0
    SLICE_X20Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.106 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.106    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[3]_i_1__0_n_0
    SLICE_X20Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.206 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.206    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[7]_i_1__0_n_0
    SLICE_X20Y199        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     9.420 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[11]_i_1__0/O[2]
                         net (fo=2, routed)           0.549     9.969    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/in29[10]
    SLICE_X22Y198        LUT4 (Prop_lut4_I0_O)        0.244    10.213 f  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_8/O
                         net (fo=1, routed)           0.658    10.870    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_8_n_0
    SLICE_X22Y198        LUT6 (Prop_lut6_I1_O)        0.105    10.975 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_4/O
                         net (fo=3, routed)           0.405    11.380    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_4_n_0
    SLICE_X18Y198        LUT6 (Prop_lut6_I3_O)        0.105    11.485 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_1__3/O
                         net (fo=1, routed)           0.000    11.485    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_1__3_n_0
    SLICE_X18Y198        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.004     9.808    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.882 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.452    11.334    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.411 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.376    12.787    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/clk_int
    SLICE_X18Y198        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.186    12.973    
                         clock uncertainty           -0.064    12.909    
    SLICE_X18Y198        FDRE (Setup_fdre_C_D)        0.072    12.981    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.981    
                         arrival time                         -11.485    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.511ns  (required time - arrival time)
  Source:                 core_inst/eth_axis_rx_inst/m_eth_payload_axis_tdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_hdr_valid_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        6.225ns  (logic 2.890ns (46.429%)  route 3.335ns (53.571%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 12.786 - 8.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.065     1.907    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.985 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.509    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.590 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.654     5.244    core_inst/eth_axis_rx_inst/clk_int
    SLICE_X12Y214        FDRE                                         r  core_inst/eth_axis_rx_inst/m_eth_payload_axis_tdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y214        FDRE (Prop_fdre_C_Q)         0.433     5.677 r  core_inst/eth_axis_rx_inst/m_eth_payload_axis_tdata_reg_reg[4]/Q
                         net (fo=40, routed)          1.109     6.786    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_version_reg_reg[3]_0[4]
    SLICE_X21Y198        LUT2 (Prop_lut2_I1_O)        0.105     6.891 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg[7]_i_10/O
                         net (fo=1, routed)           0.000     6.891    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg[7]_i_10_n_0
    SLICE_X21Y198        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.331 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[7]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.331    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[7]_i_6__0_n_0
    SLICE_X21Y199        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.429 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[11]_i_6__0/CO[3]
                         net (fo=1, routed)           0.001     7.430    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[11]_i_6__0_n_0
    SLICE_X21Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.528 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.528    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[15]_i_6_n_0
    SLICE_X21Y201        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     7.744 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[3]_i_7/CO[0]
                         net (fo=2, routed)           0.630     8.374    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[3]_i_7_n_3
    SLICE_X20Y197        LUT5 (Prop_lut5_I1_O)        0.309     8.683 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.000     8.683    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg[3]_i_6__0_n_0
    SLICE_X20Y197        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     9.106 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.106    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[3]_i_1__0_n_0
    SLICE_X20Y198        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.206 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.206    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[7]_i_1__0_n_0
    SLICE_X20Y199        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     9.420 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[11]_i_1__0/O[2]
                         net (fo=2, routed)           0.549     9.969    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/in29[10]
    SLICE_X22Y198        LUT4 (Prop_lut4_I0_O)        0.244    10.213 f  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_8/O
                         net (fo=1, routed)           0.658    10.870    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_8_n_0
    SLICE_X22Y198        LUT6 (Prop_lut6_I1_O)        0.105    10.975 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_4/O
                         net (fo=3, routed)           0.388    11.363    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_4_n_0
    SLICE_X20Y196        LUT6 (Prop_lut6_I1_O)        0.105    11.468 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_hdr_valid_reg_i_1/O
                         net (fo=1, routed)           0.000    11.468    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_hdr_valid_next
    SLICE_X20Y196        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_hdr_valid_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.004     9.808    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.882 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.452    11.334    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.411 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.375    12.786    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/clk_int
    SLICE_X20Y196        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_hdr_valid_reg_reg/C
                         clock pessimism              0.186    12.972    
                         clock uncertainty           -0.064    12.908    
    SLICE_X20Y196        FDRE (Setup_fdre_C_D)        0.072    12.980    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_hdr_valid_reg_reg
  -------------------------------------------------------------------
                         required time                         12.980    
                         arrival time                         -11.468    
  -------------------------------------------------------------------
                         slack                                  1.511    

Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        6.127ns  (logic 0.433ns (7.067%)  route 5.694ns (92.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 13.024 - 8.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.065     1.907    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.985 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.509    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.590 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.479     5.069    sync_reset_inst/clk_int
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433     5.502 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         5.694    11.196    core_inst/eth_mac_inst/rx_fifo/fifo_inst/Q[0]
    SLICE_X2Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.004     9.808    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.882 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.452    11.334    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.411 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.613    13.024    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X2Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]/C
                         clock pessimism              0.186    13.210    
                         clock uncertainty           -0.064    13.145    
    SLICE_X2Y209         FDRE (Setup_fdre_C_R)       -0.423    12.722    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.722    
                         arrival time                         -11.196    
  -------------------------------------------------------------------
                         slack                                  1.527    

Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        6.127ns  (logic 0.433ns (7.067%)  route 5.694ns (92.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 13.024 - 8.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.065     1.907    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.985 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.509    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.590 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.479     5.069    sync_reset_inst/clk_int
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433     5.502 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         5.694    11.196    core_inst/eth_mac_inst/rx_fifo/fifo_inst/Q[0]
    SLICE_X2Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.004     9.808    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.882 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.452    11.334    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.411 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.613    13.024    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X2Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/C
                         clock pessimism              0.186    13.210    
                         clock uncertainty           -0.064    13.145    
    SLICE_X2Y209         FDRE (Setup_fdre_C_R)       -0.423    12.722    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         12.722    
                         arrival time                         -11.196    
  -------------------------------------------------------------------
                         slack                                  1.527    

Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        6.127ns  (logic 0.433ns (7.067%)  route 5.694ns (92.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 13.024 - 8.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.065     1.907    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.985 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.509    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.590 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.479     5.069    sync_reset_inst/clk_int
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433     5.502 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         5.694    11.196    core_inst/eth_mac_inst/rx_fifo/fifo_inst/Q[0]
    SLICE_X2Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.004     9.808    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.882 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.452    11.334    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.411 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.613    13.024    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X2Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/C
                         clock pessimism              0.186    13.210    
                         clock uncertainty           -0.064    13.145    
    SLICE_X2Y209         FDRE (Setup_fdre_C_R)       -0.423    12.722    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.722    
                         arrival time                         -11.196    
  -------------------------------------------------------------------
                         slack                                  1.527    

Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        6.127ns  (logic 0.433ns (7.067%)  route 5.694ns (92.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 13.024 - 8.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.065     1.907    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.985 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.509    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.590 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.479     5.069    sync_reset_inst/clk_int
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433     5.502 r  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         5.694    11.196    core_inst/eth_mac_inst/rx_fifo/fifo_inst/Q[0]
    SLICE_X2Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.004     9.808    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.882 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.452    11.334    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.411 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.613    13.024    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X2Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/C
                         clock pessimism              0.186    13.210    
                         clock uncertainty           -0.064    13.145    
    SLICE_X2Y209         FDRE (Setup_fdre_C_R)       -0.423    12.722    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.722    
                         arrival time                         -11.196    
  -------------------------------------------------------------------
                         slack                                  1.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.395%)  route 0.236ns (62.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.551ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.653     2.060    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_int
    SLICE_X4Y199         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y199         FDPE (Prop_fdpe_C_Q)         0.141     2.201 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/Q
                         net (fo=30, routed)          0.236     2.437    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/FSM_sequential_state_reg_reg[0]_0[0]
    SLICE_X4Y200         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.019     2.551    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/clk_int
    SLICE_X4Y200         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_reg_reg/C
                         clock pessimism             -0.130     2.422    
    SLICE_X4Y200         FDRE (Hold_fdre_C_R)        -0.018     2.404    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.246ns (43.506%)  route 0.319ns (56.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.654     2.061    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/clk_int
    SLICE_X2Y199         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y199         FDRE (Prop_fdre_C_Q)         0.148     2.209 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[4]/Q
                         net (fo=7, routed)           0.319     2.529    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[4]
    SLICE_X2Y200         LUT6 (Prop_lut6_I4_O)        0.098     2.627 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.627    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[6]_i_1_n_0
    SLICE_X2Y200         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.021     2.553    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/clk_int
    SLICE_X2Y200         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[6]/C
                         clock pessimism             -0.130     2.424    
    SLICE_X2Y200         FDRE (Hold_fdre_C_D)         0.121     2.545    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.545    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/frame_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.086%)  route 0.125ns (46.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.618     2.025    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/clk_int
    SLICE_X9Y181         FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/frame_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y181         FDRE (Prop_fdre_C_Q)         0.141     2.166 r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/frame_ptr_reg_reg[4]/Q
                         net (fo=2, routed)           0.125     2.291    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_0_5/DIC0
    SLICE_X10Y181        RAMD32                                       r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.888     2.420    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_0_5/WCLK
    SLICE_X10Y181        RAMD32                                       r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.358     2.061    
    SLICE_X10Y181        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.205    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_source_ip_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_ip_source_ip_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.994%)  route 0.171ns (51.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.714     2.122    core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/clk_int
    SLICE_X14Y200        FDRE                                         r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_source_ip_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y200        FDRE (Prop_fdre_C_Q)         0.164     2.286 r  core_inst/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_source_ip_reg_reg[13]/Q
                         net (fo=1, routed)           0.171     2.457    core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_ip_source_ip_reg_reg[31]_1[13]
    SLICE_X15Y199        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_ip_source_ip_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.898     2.430    core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/clk_int
    SLICE_X15Y199        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_ip_source_ip_reg_reg[13]/C
                         clock pessimism             -0.130     2.300    
    SLICE_X15Y199        FDRE (Hold_fdre_C_D)         0.070     2.370    core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_ip_source_ip_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/frame_ptr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.269%)  route 0.129ns (47.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.619     2.026    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/clk_int
    SLICE_X9Y182         FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/frame_ptr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y182         FDRE (Prop_fdre_C_Q)         0.141     2.167 r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/frame_ptr_reg_reg[8]/Q
                         net (fo=2, routed)           0.129     2.296    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_6_11/DIB0
    SLICE_X10Y183        RAMD32                                       r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.890     2.422    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_6_11/WCLK
    SLICE_X10Y183        RAMD32                                       r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_6_11/RAMB/CLK
                         clock pessimism             -0.358     2.063    
    SLICE_X10Y183        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.209    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_ip_source_ip_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.008%)  route 0.195ns (57.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.712     2.120    core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/clk_int
    SLICE_X19Y201        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_ip_source_ip_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y201        FDRE (Prop_fdre_C_Q)         0.141     2.261 r  core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_ip_source_ip_reg_reg[10]/Q
                         net (fo=1, routed)           0.195     2.455    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[31]_0[10]
    SLICE_X19Y194        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.896     2.428    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/clk_int
    SLICE_X19Y194        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[10]/C
                         clock pessimism             -0.130     2.298    
    SLICE_X19Y194        FDRE (Hold_fdre_C_D)         0.070     2.368    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/frame_ptr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.269%)  route 0.129ns (47.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.620     2.027    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/clk_int
    SLICE_X9Y183         FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/frame_ptr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y183         FDRE (Prop_fdre_C_Q)         0.141     2.168 r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/frame_ptr_reg_reg[10]/Q
                         net (fo=2, routed)           0.129     2.297    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_6_11/DIC0
    SLICE_X10Y183        RAMD32                                       r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.890     2.422    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_6_11/WCLK
    SLICE_X10Y183        RAMD32                                       r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_6_11/RAMC/CLK
                         clock pessimism             -0.358     2.063    
    SLICE_X10Y183        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.207    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_length_mem_reg_0_7_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_ip_source_ip_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.008%)  route 0.195ns (57.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.712     2.120    core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/clk_int
    SLICE_X19Y201        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_ip_source_ip_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y201        FDRE (Prop_fdre_C_Q)         0.141     2.261 r  core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_ip_source_ip_reg_reg[11]/Q
                         net (fo=1, routed)           0.195     2.455    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[31]_0[11]
    SLICE_X19Y194        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.896     2.428    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/clk_int
    SLICE_X19Y194        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[11]/C
                         clock pessimism             -0.130     2.298    
    SLICE_X19Y194        FDRE (Hold_fdre_C_D)         0.066     2.364    core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/ip_dest_ip_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.364    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_udp_payload_axis_tdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_payload_fifo/mem_reg_1/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.795%)  route 0.135ns (45.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.612     2.019    core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/clk_int
    SLICE_X22Y177        FDRE                                         r  core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_udp_payload_axis_tdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y177        FDRE (Prop_fdre_C_Q)         0.164     2.183 r  core_inst/udp_complete_inst/udp_inst/udp_ip_rx_inst/m_udp_payload_axis_tdata_reg_reg[5]/Q
                         net (fo=1, routed)           0.135     2.319    core_inst/udp_payload_fifo/s_axis[5]
    RAMB36_X1Y35         RAMB36E1                                     r  core_inst/udp_payload_fifo/mem_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.920     2.452    core_inst/udp_payload_fifo/clk_int
    RAMB36_X1Y35         RAMB36E1                                     r  core_inst/udp_payload_fifo/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.380     2.072    
    RAMB36_X1Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     2.227    core_inst/udp_payload_fifo/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 core_inst/udp_payload_fifo/rd_ptr_reg_reg_rep[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/udp_payload_fifo/mem_reg_2/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.719%)  route 0.214ns (60.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.615     2.022    core_inst/udp_payload_fifo/clk_int
    SLICE_X21Y168        FDRE                                         r  core_inst/udp_payload_fifo/rd_ptr_reg_reg_rep[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y168        FDRE (Prop_fdre_C_Q)         0.141     2.163 r  core_inst/udp_payload_fifo/rd_ptr_reg_reg_rep[9]/Q
                         net (fo=3, routed)           0.214     2.377    core_inst/udp_payload_fifo/rd_ptr_reg_reg_rep[9]
    RAMB18_X1Y66         RAMB18E1                                     r  core_inst/udp_payload_fifo/mem_reg_2/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.925     2.457    core_inst/udp_payload_fifo/clk_int
    RAMB18_X1Y66         RAMB18E1                                     r  core_inst/udp_payload_fifo/mem_reg_2/CLKBWRCLK
                         clock pessimism             -0.358     2.099    
    RAMB18_X1Y66         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     2.282    core_inst/udp_payload_fifo/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mmcm_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y38     core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y74     core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y80     core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y80     core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y41     core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y41     core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X0Y34     core_inst/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y34     core_inst/udp_payload_fifo/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y35     core_inst/udp_payload_fifo/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y66     core_inst/udp_payload_fifo/mem_reg_2/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y205    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y205    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y205    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y205    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y205    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y205    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y205    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y205    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X22Y204    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X22Y204    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y205    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y205    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y205    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y205    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y205    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y205    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y205    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X20Y205    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X22Y204    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X22Y204    core_inst/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkfb
  To Clock:  mmcm_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkfb
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  clk_mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  phy_rx_clk
  To Clock:  phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.041ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 1.978ns (39.910%)  route 2.978ns (60.090%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 10.730 - 8.000 ) 
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.449     1.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.384     2.239 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.653     2.892    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
    SLICE_X7Y222         FDSE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y222         FDSE (Prop_fdse_C_Q)         0.379     3.271 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_state_reg[2]/Q
                         net (fo=10, routed)          0.682     3.953    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/Q[2]
    SLICE_X5Y222         LUT4 (Prop_lut4_I2_O)        0.105     4.058 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/i_/crc_state[26]_i_2/O
                         net (fo=5, routed)           0.544     4.602    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/i_/crc_state[26]_i_2_n_0
    SLICE_X7Y223         LUT5 (Prop_lut5_I4_O)        0.124     4.726 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/i_/crc_state[25]_i_2/O
                         net (fo=2, routed)           0.466     5.192    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/i_/crc_state[25]_i_2_n_0
    SLICE_X7Y222         LUT5 (Prop_lut5_I4_O)        0.290     5.482 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/i_/crc_state[25]_i_1/O
                         net (fo=2, routed)           0.454     5.936    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_next[25]
    SLICE_X4Y224         LUT6 (Prop_lut6_I2_O)        0.268     6.204 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.204    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/i__carry__1_i_3_n_0
    SLICE_X4Y224         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     6.650 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next1_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.467     7.116    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next1
    SLICE_X4Y220         LUT6 (Prop_lut6_I0_O)        0.261     7.377 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_i_2/O
                         net (fo=1, routed)           0.366     7.743    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_i_2_n_0
    SLICE_X2Y219         LUT6 (Prop_lut6_I2_O)        0.105     7.848 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_i_1/O
                         net (fo=1, routed)           0.000     7.848    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next4_out
    SLICE_X2Y219         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.415     9.755    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.362    10.117 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.613    10.730    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
    SLICE_X2Y219         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg/C
                         clock pessimism              0.122    10.852    
                         clock uncertainty           -0.035    10.817    
    SLICE_X2Y219         FDRE (Setup_fdre_C_D)        0.072    10.889    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg
  -------------------------------------------------------------------
                         required time                         10.889    
                         arrival time                          -7.848    
  -------------------------------------------------------------------
                         slack                                  3.041    

Slack (MET) :             3.118ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.808ns (39.009%)  route 2.827ns (60.991%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 10.737 - 8.000 ) 
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.449     1.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.384     2.239 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.664     2.903    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y213         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y213         FDRE (Prop_fdre_C_Q)         0.398     3.301 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[2]/Q
                         net (fo=6, routed)           1.058     4.360    core_inst/eth_mac_inst/rx_fifo/fifo_inst/bin2gray0_return00_in[1]
    SLICE_X3Y211         LUT6 (Prop_lut6_I0_O)        0.235     4.595 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.595    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0_n_0
    SLICE_X3Y211         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.035 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     5.035    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X3Y212         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.251 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=5, routed)           0.535     5.786    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X5Y213         LUT3 (Prop_lut3_I0_O)        0.309     6.095 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_i_3__0/O
                         net (fo=5, routed)           0.398     6.493    core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_reg_0
    SLICE_X5Y214         LUT5 (Prop_lut5_I2_O)        0.105     6.598 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.305     6.903    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X4Y214         LUT4 (Prop_lut4_I3_O)        0.105     7.008 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.530     7.538    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.415     9.755    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.362    10.117 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.620    10.737    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/C
                         clock pessimism              0.122    10.859    
                         clock uncertainty           -0.035    10.824    
    SLICE_X3Y210         FDRE (Setup_fdre_C_CE)      -0.168    10.656    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         10.656    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                  3.118    

Slack (MET) :             3.118ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.808ns (39.009%)  route 2.827ns (60.991%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 10.737 - 8.000 ) 
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.449     1.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.384     2.239 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.664     2.903    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y213         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y213         FDRE (Prop_fdre_C_Q)         0.398     3.301 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[2]/Q
                         net (fo=6, routed)           1.058     4.360    core_inst/eth_mac_inst/rx_fifo/fifo_inst/bin2gray0_return00_in[1]
    SLICE_X3Y211         LUT6 (Prop_lut6_I0_O)        0.235     4.595 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.595    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0_n_0
    SLICE_X3Y211         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.035 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     5.035    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X3Y212         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.251 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=5, routed)           0.535     5.786    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X5Y213         LUT3 (Prop_lut3_I0_O)        0.309     6.095 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_i_3__0/O
                         net (fo=5, routed)           0.398     6.493    core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_reg_0
    SLICE_X5Y214         LUT5 (Prop_lut5_I2_O)        0.105     6.598 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.305     6.903    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X4Y214         LUT4 (Prop_lut4_I3_O)        0.105     7.008 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.530     7.538    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.415     9.755    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.362    10.117 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.620    10.737    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
                         clock pessimism              0.122    10.859    
                         clock uncertainty           -0.035    10.824    
    SLICE_X3Y210         FDRE (Setup_fdre_C_CE)      -0.168    10.656    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         10.656    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                  3.118    

Slack (MET) :             3.118ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.808ns (39.009%)  route 2.827ns (60.991%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 10.737 - 8.000 ) 
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.449     1.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.384     2.239 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.664     2.903    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y213         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y213         FDRE (Prop_fdre_C_Q)         0.398     3.301 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[2]/Q
                         net (fo=6, routed)           1.058     4.360    core_inst/eth_mac_inst/rx_fifo/fifo_inst/bin2gray0_return00_in[1]
    SLICE_X3Y211         LUT6 (Prop_lut6_I0_O)        0.235     4.595 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.595    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0_n_0
    SLICE_X3Y211         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.035 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     5.035    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X3Y212         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.251 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=5, routed)           0.535     5.786    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X5Y213         LUT3 (Prop_lut3_I0_O)        0.309     6.095 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_i_3__0/O
                         net (fo=5, routed)           0.398     6.493    core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_reg_0
    SLICE_X5Y214         LUT5 (Prop_lut5_I2_O)        0.105     6.598 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.305     6.903    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X4Y214         LUT4 (Prop_lut4_I3_O)        0.105     7.008 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.530     7.538    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.415     9.755    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.362    10.117 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.620    10.737    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                         clock pessimism              0.122    10.859    
                         clock uncertainty           -0.035    10.824    
    SLICE_X3Y210         FDRE (Setup_fdre_C_CE)      -0.168    10.656    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.656    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                  3.118    

Slack (MET) :             3.118ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.808ns (39.009%)  route 2.827ns (60.991%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 10.737 - 8.000 ) 
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.449     1.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.384     2.239 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.664     2.903    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y213         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y213         FDRE (Prop_fdre_C_Q)         0.398     3.301 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[2]/Q
                         net (fo=6, routed)           1.058     4.360    core_inst/eth_mac_inst/rx_fifo/fifo_inst/bin2gray0_return00_in[1]
    SLICE_X3Y211         LUT6 (Prop_lut6_I0_O)        0.235     4.595 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.595    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0_n_0
    SLICE_X3Y211         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.035 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     5.035    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X3Y212         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.251 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=5, routed)           0.535     5.786    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X5Y213         LUT3 (Prop_lut3_I0_O)        0.309     6.095 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_i_3__0/O
                         net (fo=5, routed)           0.398     6.493    core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_reg_0
    SLICE_X5Y214         LUT5 (Prop_lut5_I2_O)        0.105     6.598 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.305     6.903    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X4Y214         LUT4 (Prop_lut4_I3_O)        0.105     7.008 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.530     7.538    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.415     9.755    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.362    10.117 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.620    10.737    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                         clock pessimism              0.122    10.859    
                         clock uncertainty           -0.035    10.824    
    SLICE_X3Y210         FDRE (Setup_fdre_C_CE)      -0.168    10.656    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.656    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                  3.118    

Slack (MET) :             3.118ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.808ns (39.009%)  route 2.827ns (60.991%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 10.737 - 8.000 ) 
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.449     1.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.384     2.239 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.664     2.903    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y213         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y213         FDRE (Prop_fdre_C_Q)         0.398     3.301 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[2]/Q
                         net (fo=6, routed)           1.058     4.360    core_inst/eth_mac_inst/rx_fifo/fifo_inst/bin2gray0_return00_in[1]
    SLICE_X3Y211         LUT6 (Prop_lut6_I0_O)        0.235     4.595 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.595    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0_n_0
    SLICE_X3Y211         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.035 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     5.035    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X3Y212         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.251 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=5, routed)           0.535     5.786    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X5Y213         LUT3 (Prop_lut3_I0_O)        0.309     6.095 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_i_3__0/O
                         net (fo=5, routed)           0.398     6.493    core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_reg_0
    SLICE_X5Y214         LUT5 (Prop_lut5_I2_O)        0.105     6.598 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.305     6.903    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X4Y214         LUT4 (Prop_lut4_I3_O)        0.105     7.008 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.530     7.538    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.415     9.755    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.362    10.117 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.620    10.737    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                         clock pessimism              0.122    10.859    
                         clock uncertainty           -0.035    10.824    
    SLICE_X3Y210         FDRE (Setup_fdre_C_CE)      -0.168    10.656    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         10.656    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                  3.118    

Slack (MET) :             3.118ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.808ns (39.009%)  route 2.827ns (60.991%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 10.737 - 8.000 ) 
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.449     1.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.384     2.239 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.664     2.903    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y213         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y213         FDRE (Prop_fdre_C_Q)         0.398     3.301 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[2]/Q
                         net (fo=6, routed)           1.058     4.360    core_inst/eth_mac_inst/rx_fifo/fifo_inst/bin2gray0_return00_in[1]
    SLICE_X3Y211         LUT6 (Prop_lut6_I0_O)        0.235     4.595 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.595    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0_n_0
    SLICE_X3Y211         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.035 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     5.035    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X3Y212         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.251 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=5, routed)           0.535     5.786    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X5Y213         LUT3 (Prop_lut3_I0_O)        0.309     6.095 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_i_3__0/O
                         net (fo=5, routed)           0.398     6.493    core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_reg_0
    SLICE_X5Y214         LUT5 (Prop_lut5_I2_O)        0.105     6.598 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.305     6.903    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X4Y214         LUT4 (Prop_lut4_I3_O)        0.105     7.008 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.530     7.538    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.415     9.755    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.362    10.117 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.620    10.737    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                         clock pessimism              0.122    10.859    
                         clock uncertainty           -0.035    10.824    
    SLICE_X3Y210         FDRE (Setup_fdre_C_CE)      -0.168    10.656    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         10.656    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                  3.118    

Slack (MET) :             3.118ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.808ns (39.009%)  route 2.827ns (60.991%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 10.737 - 8.000 ) 
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.449     1.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.384     2.239 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.664     2.903    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y213         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y213         FDRE (Prop_fdre_C_Q)         0.398     3.301 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[2]/Q
                         net (fo=6, routed)           1.058     4.360    core_inst/eth_mac_inst/rx_fifo/fifo_inst/bin2gray0_return00_in[1]
    SLICE_X3Y211         LUT6 (Prop_lut6_I0_O)        0.235     4.595 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.595    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0_n_0
    SLICE_X3Y211         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.035 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     5.035    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X3Y212         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.251 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=5, routed)           0.535     5.786    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X5Y213         LUT3 (Prop_lut3_I0_O)        0.309     6.095 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_i_3__0/O
                         net (fo=5, routed)           0.398     6.493    core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_reg_0
    SLICE_X5Y214         LUT5 (Prop_lut5_I2_O)        0.105     6.598 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.305     6.903    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X4Y214         LUT4 (Prop_lut4_I3_O)        0.105     7.008 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.530     7.538    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.415     9.755    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.362    10.117 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.620    10.737    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
                         clock pessimism              0.122    10.859    
                         clock uncertainty           -0.035    10.824    
    SLICE_X3Y210         FDRE (Setup_fdre_C_CE)      -0.168    10.656    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         10.656    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                  3.118    

Slack (MET) :             3.118ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.808ns (39.009%)  route 2.827ns (60.991%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 10.737 - 8.000 ) 
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.449     1.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.384     2.239 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.664     2.903    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y213         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y213         FDRE (Prop_fdre_C_Q)         0.398     3.301 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[2]/Q
                         net (fo=6, routed)           1.058     4.360    core_inst/eth_mac_inst/rx_fifo/fifo_inst/bin2gray0_return00_in[1]
    SLICE_X3Y211         LUT6 (Prop_lut6_I0_O)        0.235     4.595 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.595    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0_n_0
    SLICE_X3Y211         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.035 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     5.035    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X3Y212         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.251 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=5, routed)           0.535     5.786    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X5Y213         LUT3 (Prop_lut3_I0_O)        0.309     6.095 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_i_3__0/O
                         net (fo=5, routed)           0.398     6.493    core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_reg_0
    SLICE_X5Y214         LUT5 (Prop_lut5_I2_O)        0.105     6.598 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.305     6.903    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X4Y214         LUT4 (Prop_lut4_I3_O)        0.105     7.008 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.530     7.538    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.415     9.755    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.362    10.117 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.620    10.737    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/C
                         clock pessimism              0.122    10.859    
                         clock uncertainty           -0.035    10.824    
    SLICE_X3Y210         FDRE (Setup_fdre_C_CE)      -0.168    10.656    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         10.656    
                         arrival time                          -7.538    
  -------------------------------------------------------------------
                         slack                                  3.118    

Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 1.808ns (40.100%)  route 2.701ns (59.900%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 10.734 - 8.000 ) 
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.449     1.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.384     2.239 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.664     2.903    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y213         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y213         FDRE (Prop_fdre_C_Q)         0.398     3.301 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[2]/Q
                         net (fo=6, routed)           1.058     4.360    core_inst/eth_mac_inst/rx_fifo/fifo_inst/bin2gray0_return00_in[1]
    SLICE_X3Y211         LUT6 (Prop_lut6_I0_O)        0.235     4.595 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0/O
                         net (fo=1, routed)           0.000     4.595    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_4__0_n_0
    SLICE_X3Y211         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.035 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     5.035    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X3Y212         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.251 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=5, routed)           0.535     5.786    core_inst/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X5Y213         LUT3 (Prop_lut3_I0_O)        0.309     6.095 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_i_3__0/O
                         net (fo=5, routed)           0.398     6.493    core_inst/eth_mac_inst/rx_fifo/fifo_inst/drop_frame_reg_reg_0
    SLICE_X5Y214         LUT5 (Prop_lut5_I2_O)        0.105     6.598 f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0/O
                         net (fo=15, routed)          0.305     6.903    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_3__0_n_0
    SLICE_X4Y214         LUT4 (Prop_lut4_I3_O)        0.105     7.008 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0/O
                         net (fo=13, routed)          0.404     7.412    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0
    SLICE_X3Y214         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.415     9.755    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.362    10.117 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.617    10.734    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y214         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                         clock pessimism              0.122    10.856    
                         clock uncertainty           -0.035    10.821    
    SLICE_X3Y214         FDRE (Setup_fdre_C_CE)      -0.168    10.653    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.653    
                         arrival time                          -7.412    
  -------------------------------------------------------------------
                         slack                                  3.241    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.261     0.802    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y211         FDRE (Prop_fdre_C_Q)         0.141     0.943 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/Q
                         net (fo=1, routed)           0.055     0.998    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[9]
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.254     0.996 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.298     1.294    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[9]/C
                         clock pessimism             -0.492     0.802    
    SLICE_X5Y211         FDRE (Hold_fdre_C_D)         0.078     0.880    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.261     0.802    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y211         FDRE (Prop_fdre_C_Q)         0.141     0.943 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/Q
                         net (fo=1, routed)           0.055     0.998    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[8]
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.254     0.996 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.298     1.294    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/C
                         clock pessimism             -0.492     0.802    
    SLICE_X5Y211         FDRE (Hold_fdre_C_D)         0.076     0.878    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.261     0.802    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y211         FDRE (Prop_fdre_C_Q)         0.141     0.943 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/Q
                         net (fo=1, routed)           0.055     0.998    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[10]
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.254     0.996 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.298     1.294    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[10]/C
                         clock pessimism             -0.492     0.802    
    SLICE_X5Y211         FDRE (Hold_fdre_C_D)         0.075     0.877    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.261     0.802    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y211         FDRE (Prop_fdre_C_Q)         0.141     0.943 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     0.998    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[2]
    SLICE_X7Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.254     0.996 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.298     1.294    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[2]/C
                         clock pessimism             -0.492     0.802    
    SLICE_X7Y211         FDRE (Hold_fdre_C_D)         0.075     0.877    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.261     0.802    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y211         FDRE (Prop_fdre_C_Q)         0.141     0.943 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     0.998    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[3]
    SLICE_X7Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.254     0.996 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.298     1.294    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/C
                         clock pessimism             -0.492     0.802    
    SLICE_X7Y211         FDRE (Hold_fdre_C_D)         0.071     0.873    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.261     0.802    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y211         FDRE (Prop_fdre_C_Q)         0.141     0.943 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/Q
                         net (fo=1, routed)           0.055     0.998    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[7]
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.254     0.996 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.298     1.294    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[7]/C
                         clock pessimism             -0.492     0.802    
    SLICE_X5Y211         FDRE (Hold_fdre_C_D)         0.071     0.873    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.141ns (71.201%)  route 0.057ns (28.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.258     0.799    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/output_clk
    SLICE_X4Y216         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y216         FDPE (Prop_fdpe_C_Q)         0.141     0.940 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[3]/Q
                         net (fo=1, routed)           0.057     0.997    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg_n_0_[3]
    SLICE_X4Y216         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.254     0.996 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.293     1.289    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/output_clk
    SLICE_X4Y216         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[2]/C
                         clock pessimism             -0.490     0.799    
    SLICE_X4Y216         FDPE (Hold_fdpe_C_D)         0.071     0.870    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.794ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.253     0.794    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
    SLICE_X5Y221         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y221         FDRE (Prop_fdre_C_Q)         0.141     0.935 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[6]/Q
                         net (fo=2, routed)           0.067     1.002    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3[6]
    SLICE_X5Y221         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.254     0.996 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.288     1.284    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
    SLICE_X5Y221         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[6]/C
                         clock pessimism             -0.490     0.794    
    SLICE_X5Y221         FDRE (Hold_fdre_C_D)         0.078     0.872    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.794ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.253     0.794    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
    SLICE_X5Y221         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y221         FDRE (Prop_fdre_C_Q)         0.141     0.935 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[4]/Q
                         net (fo=2, routed)           0.067     1.002    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3[4]
    SLICE_X5Y221         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.254     0.996 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.288     1.284    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
    SLICE_X5Y221         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[4]/C
                         clock pessimism             -0.490     0.794    
    SLICE_X5Y221         FDRE (Hold_fdre_C_D)         0.076     0.870    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.794ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.253     0.794    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
    SLICE_X5Y221         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y221         FDRE (Prop_fdre_C_Q)         0.141     0.935 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3_reg[2]/Q
                         net (fo=2, routed)           0.067     1.002    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d3[2]
    SLICE_X5Y221         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.254     0.996 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.288     1.284    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/output_clk
    SLICE_X5Y221         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[2]/C
                         clock pessimism             -0.490     0.794    
    SLICE_X5Y221         FDRE (Hold_fdre_C_D)         0.071     0.865    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         phy_rx_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { phy_rx_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I              n/a            2.666         8.000       5.334      BUFR_X0Y17     core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y43   core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y84   core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y232  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[0].iddr_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y231  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[1].iddr_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y227  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[2].iddr_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y224  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[3].iddr_inst/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y223  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[4].iddr_inst/C
Min Period        n/a     BUFIO/I             n/a            1.470         8.000       6.530      BUFIO_X0Y19    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X2Y218   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y218   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y218   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y218   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y218   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y215   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y215   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y215   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y215   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y215   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y215   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y218   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y218   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y218   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X2Y218   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y215   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y215   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y215   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y215   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y215   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X4Y215   core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_out
  To Clock:  clk90_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        0.478ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/D1
                            (rising edge-triggered cell ODDR clocked by clk90_mmcm_out  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk90_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.815ns  (logic 0.379ns (46.513%)  route 0.436ns (53.487%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y218                                      0.000     0.000 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_1_reg/C
    SLICE_X0Y218         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_1_reg/Q
                         net (fo=3, routed)           0.436     0.815    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/rgmii_tx_clk_1
    OLOGIC_X0Y219        ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/D1
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    OLOGIC_X0Y219        ODDR (Setup_oddr_C_D1)      -0.707     1.293    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst
  -------------------------------------------------------------------
                         required time                          1.293    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/D2
                            (rising edge-triggered cell ODDR clocked by clk90_mmcm_out  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clk90_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.809ns  (logic 0.379ns (46.841%)  route 0.430ns (53.159%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y218                                      0.000     0.000 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_2_reg/C
    SLICE_X1Y218         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_2_reg/Q
                         net (fo=3, routed)           0.430     0.809    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst_0
    OLOGIC_X0Y219        ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/D2
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    OLOGIC_X0Y219        ODDR (Setup_oddr_C_D2)      -0.707     1.293    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst
  -------------------------------------------------------------------
                         required time                          1.293    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                  0.484    





---------------------------------------------------------------------------------------------------
From Clock:  phy_rx_clk
  To Clock:  clk_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        6.764ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.764ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.162ns  (logic 0.379ns (32.625%)  route 0.783ns (67.375%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y213                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/C
    SLICE_X5Y213         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/Q
                         net (fo=1, routed)           0.783     1.162    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]
    SLICE_X5Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X5Y210         FDRE (Setup_fdre_C_D)       -0.074     7.926    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          7.926    
                         arrival time                          -1.162    
  -------------------------------------------------------------------
                         slack                                  6.764    

Slack (MET) :             6.772ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.017ns  (logic 0.348ns (34.216%)  route 0.669ns (65.784%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
    SLICE_X3Y214         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.669     1.017    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X3Y212         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y212         FDRE (Setup_fdre_C_D)       -0.211     7.789    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.789    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                  6.772    

Slack (MET) :             6.882ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.043ns  (logic 0.379ns (36.342%)  route 0.664ns (63.658%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
    SLICE_X3Y214         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/Q
                         net (fo=1, routed)           0.664     1.043    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[6]
    SLICE_X3Y212         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y212         FDRE (Setup_fdre_C_D)       -0.075     7.925    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                  6.882    

Slack (MET) :             6.923ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.867ns  (logic 0.348ns (40.132%)  route 0.519ns (59.868%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
    SLICE_X3Y214         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/Q
                         net (fo=1, routed)           0.519     0.867    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[7]
    SLICE_X3Y212         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y212         FDRE (Setup_fdre_C_D)       -0.210     7.790    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  6.923    

Slack (MET) :             6.962ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.826ns  (logic 0.348ns (42.136%)  route 0.478ns (57.864%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y215                                      0.000     0.000 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[2]/C
    SLICE_X4Y215         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_reg[2]/Q
                         net (fo=2, routed)           0.478     0.826    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale[2]
    SLICE_X3Y217         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y217         FDRE (Setup_fdre_C_D)       -0.212     7.788    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_prescale_sync_reg[0]
  -------------------------------------------------------------------
                         required time                          7.788    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  6.962    

Slack (MET) :             6.992ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.832ns  (logic 0.348ns (41.824%)  route 0.484ns (58.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y210                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/C
    SLICE_X3Y210         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/Q
                         net (fo=1, routed)           0.484     0.832    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[9]
    SLICE_X3Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y209         FDRE (Setup_fdre_C_D)       -0.176     7.824    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          7.824    
                         arrival time                          -0.832    
  -------------------------------------------------------------------
                         slack                                  6.992    

Slack (MET) :             7.061ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.907ns  (logic 0.379ns (41.779%)  route 0.528ns (58.221%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y215                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg/C
    SLICE_X4Y215         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg/Q
                         net (fo=6, routed)           0.528     0.907    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg_0
    SLICE_X3Y215         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y215         FDRE (Setup_fdre_C_D)       -0.032     7.968    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          7.968    
                         arrival time                          -0.907    
  -------------------------------------------------------------------
                         slack                                  7.061    

Slack (MET) :             7.068ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.885ns  (logic 0.379ns (42.842%)  route 0.506ns (57.158%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y210                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
    SLICE_X3Y210         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/Q
                         net (fo=1, routed)           0.506     0.885    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[4]
    SLICE_X3Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y209         FDRE (Setup_fdre_C_D)       -0.047     7.953    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                  7.068    

Slack (MET) :             7.079ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.727ns  (logic 0.348ns (47.895%)  route 0.379ns (52.105%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y210                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
    SLICE_X3Y210         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/Q
                         net (fo=1, routed)           0.379     0.727    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[5]
    SLICE_X3Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y209         FDRE (Setup_fdre_C_D)       -0.194     7.806    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.806    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                  7.079    

Slack (MET) :             7.114ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.722ns  (logic 0.348ns (48.168%)  route 0.374ns (51.832%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y210                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
    SLICE_X3Y210         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/Q
                         net (fo=1, routed)           0.374     0.722    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[11]
    SLICE_X2Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X2Y209         FDRE (Setup_fdre_C_D)       -0.164     7.836    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          7.836    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  7.114    





---------------------------------------------------------------------------------------------------
From Clock:  clk_mmcm_out
  To Clock:  phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.805ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.805ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.985ns  (logic 0.348ns (35.313%)  route 0.637ns (64.687%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y210                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
    SLICE_X7Y210         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/Q
                         net (fo=1, routed)           0.637     0.985    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[8]
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X5Y211         FDRE (Setup_fdre_C_D)       -0.210     7.790    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          7.790    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                  6.805    

Slack (MET) :             6.902ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.889ns  (logic 0.348ns (39.133%)  route 0.541ns (60.867%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y209                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
    SLICE_X7Y209         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.541     0.889    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[2]
    SLICE_X7Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X7Y211         FDRE (Setup_fdre_C_D)       -0.209     7.791    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.791    
                         arrival time                          -0.889    
  -------------------------------------------------------------------
                         slack                                  6.902    

Slack (MET) :             6.946ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.023ns  (logic 0.379ns (37.046%)  route 0.644ns (62.954%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y209                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
    SLICE_X7Y209         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.644     1.023    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[1]
    SLICE_X6Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y211         FDRE (Setup_fdre_C_D)       -0.031     7.969    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.969    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                  6.946    

Slack (MET) :             6.971ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.865ns  (logic 0.348ns (40.230%)  route 0.517ns (59.770%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y209                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
    SLICE_X7Y209         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.517     0.865    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[4]
    SLICE_X6Y212         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y212         FDRE (Setup_fdre_C_D)       -0.164     7.836    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          7.836    
                         arrival time                          -0.865    
  -------------------------------------------------------------------
                         slack                                  6.971    

Slack (MET) :             7.005ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.827ns  (logic 0.348ns (42.092%)  route 0.479ns (57.908%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y209                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
    SLICE_X7Y209         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.479     0.827    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[6]
    SLICE_X6Y212         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y212         FDRE (Setup_fdre_C_D)       -0.168     7.832    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -0.827    
  -------------------------------------------------------------------
                         slack                                  7.005    

Slack (MET) :             7.040ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.927ns  (logic 0.433ns (46.729%)  route 0.494ns (53.271%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y210                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/C
    SLICE_X6Y210         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/Q
                         net (fo=1, routed)           0.494     0.927    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[11]
    SLICE_X6Y212         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y212         FDRE (Setup_fdre_C_D)       -0.033     7.967    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                  7.040    

Slack (MET) :             7.067ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.734ns  (logic 0.398ns (54.204%)  route 0.336ns (45.796%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y210                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
    SLICE_X6Y210         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/Q
                         net (fo=1, routed)           0.336     0.734    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[9]
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X5Y211         FDRE (Setup_fdre_C_D)       -0.199     7.801    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          7.801    
                         arrival time                          -0.734    
  -------------------------------------------------------------------
                         slack                                  7.067    

Slack (MET) :             7.069ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.762ns  (logic 0.348ns (45.694%)  route 0.414ns (54.306%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y206                                      0.000     0.000 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[3]/C
    SLICE_X5Y206         FDPE (Prop_fdpe_C_Q)         0.348     0.348 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[3]/Q
                         net (fo=3, routed)           0.414     0.762    core_inst/eth_mac_inst/rx_fifo/fifo_inst/D[0]
    SLICE_X5Y207         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X5Y207         FDRE (Setup_fdre_C_D)       -0.169     7.831    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                          7.831    
                         arrival time                          -0.762    
  -------------------------------------------------------------------
                         slack                                  7.069    

Slack (MET) :             7.074ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.760ns  (logic 0.348ns (45.799%)  route 0.412ns (54.201%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y215                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
    SLICE_X3Y215         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.412     0.760    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X3Y216         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X3Y216         FDRE (Setup_fdre_C_D)       -0.166     7.834    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -0.760    
  -------------------------------------------------------------------
                         slack                                  7.074    

Slack (MET) :             7.089ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             phy_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.878ns  (logic 0.379ns (43.145%)  route 0.499ns (56.855%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y209                                      0.000     0.000 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/C
    SLICE_X7Y209         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.499     0.878    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[0]
    SLICE_X6Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X6Y211         FDRE (Setup_fdre_C_D)       -0.033     7.967    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -0.878    
  -------------------------------------------------------------------
                         slack                                  7.089    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_mmcm_out
  To Clock:  clk_mmcm_out

Setup :            0  Failing Endpoints,  Worst Slack        6.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.806ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_mmcm_out rise@8.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.379ns (46.789%)  route 0.431ns (53.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 12.855 - 8.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.065     1.907    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.985 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.509    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.590 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.553     5.143    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_int
    SLICE_X4Y199         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y199         FDPE (Prop_fdpe_C_Q)         0.379     5.522 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/Q
                         net (fo=30, routed)          0.431     5.953    core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]_2[0]
    SLICE_X6Y199         FDPE                                         f  core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  clk_p (IN)
                         net (fo=0)                   0.000     8.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     8.804 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.004     9.808    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     9.882 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.452    11.334    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    11.411 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.444    12.855    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X6Y199         FDPE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/C
                         clock pessimism              0.260    13.115    
                         clock uncertainty           -0.064    13.051    
    SLICE_X6Y199         FDPE (Recov_fdpe_C_PRE)     -0.292    12.759    core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         12.759    
                         arrival time                          -5.953    
  -------------------------------------------------------------------
                         slack                                  6.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mmcm_out rise@0.000ns - clk_mmcm_out rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.725%)  route 0.189ns (57.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.653     2.060    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_int
    SLICE_X4Y199         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y199         FDPE (Prop_fdpe_C_Q)         0.141     2.201 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/Q
                         net (fo=30, routed)          0.189     2.390    core_inst/eth_mac_inst/tx_fifo/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]_2[0]
    SLICE_X6Y199         FDPE                                         f  core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.927     2.459    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X6Y199         FDPE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/C
                         clock pessimism             -0.382     2.076    
    SLICE_X6Y199         FDPE (Remov_fdpe_C_PRE)     -0.071     2.005    core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.385    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  phy_rx_clk
  To Clock:  phy_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.515ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (phy_rx_clk rise@8.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.379ns (37.127%)  route 0.642ns (62.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 10.732 - 8.000 ) 
    Source Clock Delay      (SCD):    2.899ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.449     1.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.384     2.239 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.660     2.899    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/output_clk
    SLICE_X4Y216         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y216         FDPE (Prop_fdpe_C_Q)         0.379     3.278 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/Q
                         net (fo=44, routed)          0.642     3.920    core_inst/eth_mac_inst/rx_fifo/fifo_inst/SR[0]
    SLICE_X6Y217         FDPE                                         f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      8.000     8.000 r  
    B17                                               0.000     8.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     8.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.415     9.755    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.362    10.117 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.615    10.732    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y217         FDPE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism              0.141    10.873    
                         clock uncertainty           -0.035    10.838    
    SLICE_X6Y217         FDPE (Recov_fdpe_C_PRE)     -0.292    10.546    core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         10.546    
                         arrival time                          -3.920    
  -------------------------------------------------------------------
                         slack                                  6.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (phy_rx_clk rise@0.000ns - phy_rx_clk rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.866%)  route 0.316ns (69.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.799ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.258     0.799    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/output_clk
    SLICE_X4Y216         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y216         FDPE (Prop_fdpe_C_Q)         0.141     0.940 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/Q
                         net (fo=44, routed)          0.316     1.256    core_inst/eth_mac_inst/rx_fifo/fifo_inst/SR[0]
    SLICE_X6Y217         FDPE                                         f  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.254     0.996 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.292     1.288    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y217         FDPE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism             -0.476     0.812    
    SLICE_X6Y217         FDPE (Remov_fdpe_C_PRE)     -0.071     0.741    core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.515    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_mmcm_out
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_reset_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.783ns  (logic 3.790ns (43.157%)  route 4.992ns (56.843%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.065     1.907    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.985 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.509    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.590 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.479     5.069    sync_reset_inst/clk_int
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433     5.502 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         3.450     8.952    sync_reset_inst/Q[0]
    SLICE_X0Y231         LUT1 (Prop_lut1_I0_O)        0.105     9.057 r  sync_reset_inst/phy_reset_n_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.542    10.599    phy_reset_n_OBUF
    D16                  OBUF (Prop_obuf_I_O)         3.252    13.852 r  phy_reset_n_OBUF_inst/O
                         net (fo=0)                   0.000    13.852    phy_reset_n
    D16                                                               r  phy_reset_n (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_reset_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.727ns  (logic 1.417ns (38.015%)  route 2.310ns (61.985%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.621     2.028    sync_reset_inst/clk_int
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.164     2.192 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         1.894     4.087    sync_reset_inst/Q[0]
    SLICE_X0Y231         LUT1 (Prop_lut1_I0_O)        0.045     4.132 r  sync_reset_inst/phy_reset_n_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.416     4.548    phy_reset_n_OBUF
    D16                  OBUF (Prop_obuf_I_O)         1.208     5.756 r  phy_reset_n_OBUF_inst/O
                         net (fo=0)                   0.000     5.756    phy_reset_n
    D16                                                               r  phy_reset_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_mmcm_out
  To Clock:  clk90_mmcm_out

Max Delay             0 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/D1
                            (rising edge-triggered cell ODDR clocked by clk90_mmcm_out  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.439%)  route 0.226ns (61.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns = ( 4.537 - 2.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.735     2.143    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_int
    SLICE_X0Y218         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y218         FDRE (Prop_fdre_C_Q)         0.141     2.284 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_1_reg/Q
                         net (fo=3, routed)           0.226     2.510    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/rgmii_tx_clk_1
    OLOGIC_X0Y219        ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock clk90_mmcm_out rise edge)
                                                      2.000     2.000 r  
    R4                                                0.000     2.000 r  clk_p (IN)
                         net (fo=0)                   0.000     2.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     2.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     2.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     2.925 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.579     3.503    clk90_mmcm_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.532 r  clk90_bufg_inst/O
                         net (fo=1, routed)           1.005     4.537    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/clk90_int
    OLOGIC_X0Y219        ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/D2
                            (rising edge-triggered cell ODDR clocked by clk90_mmcm_out  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.143%)  route 0.249ns (63.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.537ns = ( 4.537 - 2.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.735     2.143    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_int
    SLICE_X1Y218         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y218         FDRE (Prop_fdre_C_Q)         0.141     2.284 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_2_reg/Q
                         net (fo=3, routed)           0.249     2.533    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst_0
    OLOGIC_X0Y219        ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk90_mmcm_out rise edge)
                                                      2.000     2.000 r  
    R4                                                0.000     2.000 r  clk_p (IN)
                         net (fo=0)                   0.000     2.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     2.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     2.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.054     2.925 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.579     3.503    clk90_mmcm_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.532 r  clk90_bufg_inst/O
                         net (fo=1, routed)           1.005     4.537    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/clk90_int
    OLOGIC_X0Y219        ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_mmcm_out

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm_inst/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.646ns  (logic 0.105ns (1.580%)  route 6.541ns (98.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clk_mmcm_inst/LOCKED
                         net (fo=1, routed)           6.139     6.139    sync_reset_inst/mmcm_locked
    SLICE_X12Y165        LUT1 (Prop_lut1_I0_O)        0.105     6.244 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.402     6.646    sync_reset_inst/rst0
    SLICE_X12Y165        FDPE                                         f  sync_reset_inst/sync_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.004     1.808    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     1.882 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.452     3.334    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.411 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.371     4.782    sync_reset_inst/clk_int
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 clk_mmcm_inst/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.646ns  (logic 0.105ns (1.580%)  route 6.541ns (98.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clk_mmcm_inst/LOCKED
                         net (fo=1, routed)           6.139     6.139    sync_reset_inst/mmcm_locked
    SLICE_X12Y165        LUT1 (Prop_lut1_I0_O)        0.105     6.244 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.402     6.646    sync_reset_inst/rst0
    SLICE_X12Y165        FDPE                                         f  sync_reset_inst/sync_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.004     1.808    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     1.882 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.452     3.334    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.411 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.371     4.782    sync_reset_inst/clk_int
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 clk_mmcm_inst/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.646ns  (logic 0.105ns (1.580%)  route 6.541ns (98.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clk_mmcm_inst/LOCKED
                         net (fo=1, routed)           6.139     6.139    sync_reset_inst/mmcm_locked
    SLICE_X12Y165        LUT1 (Prop_lut1_I0_O)        0.105     6.244 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.402     6.646    sync_reset_inst/rst0
    SLICE_X12Y165        FDPE                                         f  sync_reset_inst/sync_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.004     1.808    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     1.882 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.452     3.334    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.411 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.371     4.782    sync_reset_inst/clk_int
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[2]/C

Slack:                    inf
  Source:                 clk_mmcm_inst/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[3]/PRE
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.646ns  (logic 0.105ns (1.580%)  route 6.541ns (98.420%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clk_mmcm_inst/LOCKED
                         net (fo=1, routed)           6.139     6.139    sync_reset_inst/mmcm_locked
    SLICE_X12Y165        LUT1 (Prop_lut1_I0_O)        0.105     6.244 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.402     6.646    sync_reset_inst/rst0
    SLICE_X12Y165        FDPE                                         f  sync_reset_inst/sync_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.004     1.808    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     1.882 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.452     3.334    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.411 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.371     4.782    sync_reset_inst/clk_int
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm_inst/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.624ns  (logic 0.045ns (1.242%)  route 3.579ns (98.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clk_mmcm_inst/LOCKED
                         net (fo=1, routed)           3.409     3.409    sync_reset_inst/mmcm_locked
    SLICE_X12Y165        LUT1 (Prop_lut1_I0_O)        0.045     3.454 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.170     3.624    sync_reset_inst/rst0
    SLICE_X12Y165        FDPE                                         f  sync_reset_inst/sync_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.891     2.423    sync_reset_inst/clk_int
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 clk_mmcm_inst/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.624ns  (logic 0.045ns (1.242%)  route 3.579ns (98.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clk_mmcm_inst/LOCKED
                         net (fo=1, routed)           3.409     3.409    sync_reset_inst/mmcm_locked
    SLICE_X12Y165        LUT1 (Prop_lut1_I0_O)        0.045     3.454 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.170     3.624    sync_reset_inst/rst0
    SLICE_X12Y165        FDPE                                         f  sync_reset_inst/sync_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.891     2.423    sync_reset_inst/clk_int
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 clk_mmcm_inst/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.624ns  (logic 0.045ns (1.242%)  route 3.579ns (98.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clk_mmcm_inst/LOCKED
                         net (fo=1, routed)           3.409     3.409    sync_reset_inst/mmcm_locked
    SLICE_X12Y165        LUT1 (Prop_lut1_I0_O)        0.045     3.454 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.170     3.624    sync_reset_inst/rst0
    SLICE_X12Y165        FDPE                                         f  sync_reset_inst/sync_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.891     2.423    sync_reset_inst/clk_int
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[2]/C

Slack:                    inf
  Source:                 clk_mmcm_inst/LOCKED
                            (internal pin)
  Destination:            sync_reset_inst/sync_reg_reg[3]/PRE
                            (removal check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.624ns  (logic 0.045ns (1.242%)  route 3.579ns (98.758%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clk_mmcm_inst/LOCKED
                         net (fo=1, routed)           3.409     3.409    sync_reset_inst/mmcm_locked
    SLICE_X12Y165        LUT1 (Prop_lut1_I0_O)        0.045     3.454 f  sync_reset_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.170     3.624    sync_reset_inst/rst0
    SLICE_X12Y165        FDPE                                         f  sync_reset_inst/sync_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.891     2.423    sync_reset_inst/clk_int
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_mmcm_out
  To Clock:  clk_mmcm_out

Max Delay             4 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[3]/PRE
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.178ns  (logic 0.433ns (7.008%)  route 5.745ns (92.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.065     1.907    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.985 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.509    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.590 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.479     5.069    sync_reset_inst/clk_int
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433     5.502 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         5.745    11.247    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/Q[0]
    SLICE_X5Y206         FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.004     1.808    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     1.882 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.452     3.334    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.411 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.611     5.022    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_int
    SLICE_X5Y206         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.952ns  (logic 0.433ns (14.667%)  route 2.519ns (85.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.065     1.907    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.985 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.509    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.590 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.479     5.069    sync_reset_inst/clk_int
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433     5.502 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         2.519     8.021    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/Q[0]
    SLICE_X4Y199         FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.004     1.808    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     1.882 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.452     3.334    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.411 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.444     4.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_int
    SLICE_X4Y199         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.952ns  (logic 0.433ns (14.667%)  route 2.519ns (85.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.065     1.907    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.985 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.509    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.590 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.479     5.069    sync_reset_inst/clk_int
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433     5.502 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         2.519     8.021    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/Q[0]
    SLICE_X4Y199         FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.004     1.808    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     1.882 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.452     3.334    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.411 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.444     4.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_int
    SLICE_X4Y199         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.952ns  (logic 0.433ns (14.667%)  route 2.519ns (85.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.065     1.907    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.985 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.509    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.590 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.479     5.069    sync_reset_inst/clk_int
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433     5.502 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         2.519     8.021    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/Q[0]
    SLICE_X4Y199         FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     0.804 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.004     1.808    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.074     1.882 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.452     3.334    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.411 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.444     4.855    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_int
    SLICE_X4Y199         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.905%)  route 0.145ns (53.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.650     2.057    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X3Y187         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y187         FDRE (Prop_fdre_C_Q)         0.128     2.185 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/Q
                         net (fo=1, routed)           0.145     2.330    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[5]
    SLICE_X2Y187         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.923     2.455    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X2Y187         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.905%)  route 0.145ns (53.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.651     2.058    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X3Y188         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y188         FDRE (Prop_fdre_C_Q)         0.128     2.186 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/Q
                         net (fo=1, routed)           0.145     2.331    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[11]
    SLICE_X2Y188         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.925     2.457    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X2Y188         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.730%)  route 0.111ns (40.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.653     2.060    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X6Y199         FDPE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y199         FDPE (Prop_fdpe_C_Q)         0.164     2.224 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.111     2.335    core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg
    SLICE_X6Y198         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.927     2.459    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X6Y198         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync2_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.128ns (45.133%)  route 0.156ns (54.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.648     2.055    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X4Y184         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y184         FDRE (Prop_fdre_C_Q)         0.128     2.183 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.156     2.339    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[4]
    SLICE_X7Y185         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.920     2.453    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X7Y185         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.653%)  route 0.165ns (56.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.648     2.055    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X4Y184         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y184         FDRE (Prop_fdre_C_Q)         0.128     2.183 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.165     2.349    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[6]
    SLICE_X5Y184         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.920     2.452    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X5Y184         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.106%)  route 0.169ns (56.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.651     2.058    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X3Y188         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y188         FDRE (Prop_fdre_C_Q)         0.128     2.186 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.169     2.355    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X2Y187         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.923     2.455    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X2Y187         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.776%)  route 0.178ns (58.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.648     2.055    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X4Y184         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y184         FDRE (Prop_fdre_C_Q)         0.128     2.183 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/Q
                         net (fo=1, routed)           0.178     2.362    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[8]
    SLICE_X4Y183         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.919     2.451    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X4Y183         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.040%)  route 0.165ns (53.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.650     2.057    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X3Y187         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y187         FDRE (Prop_fdre_C_Q)         0.141     2.198 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/Q
                         net (fo=1, routed)           0.165     2.364    core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[2]
    SLICE_X2Y187         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.923     2.455    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X2Y187         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.589%)  route 0.168ns (54.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.647     2.054    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X5Y183         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y183         FDRE (Prop_fdre_C_Q)         0.141     2.195 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.168     2.364    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[0]
    SLICE_X4Y183         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.919     2.451    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X4Y183         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.489%)  route 0.169ns (54.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    2.055ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.648     2.055    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X4Y184         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y184         FDRE (Prop_fdre_C_Q)         0.141     2.196 r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.169     2.365    core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[7]
    SLICE_X4Y183         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.919     2.451    core_inst/eth_mac_inst/tx_fifo/fifo_inst/clk_int
    SLICE_X4Y183         FDRE                                         r  core_inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  phy_rx_clk
  To Clock:  clk_mmcm_out

Max Delay             0 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.293%)  route 0.104ns (38.707%))
  Logic Levels:           0  
  Clock Path Skew:        1.744ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    0.798ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.257     0.798    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y217         FDPE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y217         FDPE (Prop_fdpe_C_Q)         0.164     0.962 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.104     1.066    core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg
    SLICE_X7Y217         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.010     2.542    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X7Y217         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.957%)  route 0.145ns (53.043%))
  Logic Levels:           0  
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.551ns
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.261     0.802    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y210         FDRE (Prop_fdre_C_Q)         0.128     0.930 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/Q
                         net (fo=1, routed)           0.145     1.075    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[5]
    SLICE_X3Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.019     2.551    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X3Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.024%)  route 0.141ns (49.976%))
  Logic Levels:           0  
  Clock Path Skew:        1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.259     0.800    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y214         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDRE (Prop_fdre_C_Q)         0.141     0.941 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/Q
                         net (fo=1, routed)           0.141     1.082    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[0]
    SLICE_X3Y212         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.016     2.548    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X3Y212         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.716%)  route 0.143ns (50.284%))
  Logic Levels:           0  
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.551ns
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.261     0.802    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y210         FDRE (Prop_fdre_C_Q)         0.141     0.943 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/Q
                         net (fo=1, routed)           0.143     1.086    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[2]
    SLICE_X2Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.019     2.551    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X2Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.174%)  route 0.168ns (56.826%))
  Logic Levels:           0  
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.551ns
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.261     0.802    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y210         FDRE (Prop_fdre_C_Q)         0.128     0.930 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/Q
                         net (fo=1, routed)           0.168     1.099    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[11]
    SLICE_X2Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.019     2.551    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X2Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.825%)  route 0.171ns (57.175%))
  Logic Levels:           0  
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.551ns
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.261     0.802    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y210         FDRE (Prop_fdre_C_Q)         0.128     0.930 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           0.171     1.101    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[3]
    SLICE_X2Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.019     2.551    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X2Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.394%)  route 0.170ns (54.606%))
  Logic Levels:           0  
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.551ns
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.261     0.802    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y210         FDRE (Prop_fdre_C_Q)         0.141     0.943 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/Q
                         net (fo=1, routed)           0.170     1.113    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[10]
    SLICE_X2Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.019     2.551    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X2Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.641%)  route 0.175ns (55.359%))
  Logic Levels:           0  
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.551ns
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.261     0.802    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y210         FDRE (Prop_fdre_C_Q)         0.141     0.943 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/Q
                         net (fo=1, routed)           0.175     1.118    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[8]
    SLICE_X3Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.019     2.551    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X3Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.782%)  route 0.202ns (61.218%))
  Logic Levels:           0  
  Clock Path Skew:        1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.551ns
    Source Clock Delay      (SCD):    0.802ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.261     0.802    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y210         FDRE (Prop_fdre_C_Q)         0.128     0.930 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/Q
                         net (fo=1, routed)           0.202     1.132    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[9]
    SLICE_X3Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.019     2.551    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X3Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.128ns (36.979%)  route 0.218ns (63.021%))
  Logic Levels:           0  
  Clock Path Skew:        1.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.449    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.092     0.541 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.259     0.800    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y214         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y214         FDRE (Prop_fdre_C_Q)         0.128     0.928 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/Q
                         net (fo=1, routed)           0.218     1.146    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[7]
    SLICE_X3Y212         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.480     0.871    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.925 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.579     1.503    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.532 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.016     2.548    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X3Y212         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_mmcm_out
  To Clock:  phy_rx_clk

Max Delay             4 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.701ns  (logic 0.433ns (7.596%)  route 5.268ns (92.404%))
  Logic Levels:           0  
  Clock Path Skew:        -2.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.065     1.907    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.985 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.509    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.590 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.479     5.069    sync_reset_inst/clk_int
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433     5.502 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         5.268    10.769    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/Q[0]
    SLICE_X4Y216         FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.415     1.755    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.362     2.117 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.616     2.733    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/output_clk
    SLICE_X4Y216         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.701ns  (logic 0.433ns (7.596%)  route 5.268ns (92.404%))
  Logic Levels:           0  
  Clock Path Skew:        -2.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.065     1.907    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.985 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.509    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.590 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.479     5.069    sync_reset_inst/clk_int
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433     5.502 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         5.268    10.769    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/Q[0]
    SLICE_X4Y216         FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.415     1.755    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.362     2.117 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.616     2.733    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/output_clk
    SLICE_X4Y216         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.701ns  (logic 0.433ns (7.596%)  route 5.268ns (92.404%))
  Logic Levels:           0  
  Clock Path Skew:        -2.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.065     1.907    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.985 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.509    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.590 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.479     5.069    sync_reset_inst/clk_int
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433     5.502 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         5.268    10.769    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/Q[0]
    SLICE_X4Y216         FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.415     1.755    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.362     2.117 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.616     2.733    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/output_clk
    SLICE_X4Y216         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[3]/PRE
                            (recovery check against rising-edge clock phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.701ns  (logic 0.433ns (7.596%)  route 5.268ns (92.404%))
  Logic Levels:           0  
  Clock Path Skew:        -2.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.065     1.907    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     1.985 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.524     3.509    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.590 r  clk_bufg_inst/O
                         net (fo=2759, routed)        1.479     5.069    sync_reset_inst/clk_int
    SLICE_X12Y165        FDPE                                         r  sync_reset_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y165        FDPE (Prop_fdpe_C_Q)         0.433     5.502 f  sync_reset_inst/sync_reg_reg[3]/Q
                         net (fo=311, routed)         5.268    10.769    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/Q[0]
    SLICE_X4Y216         FDPE                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.415     1.755    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.362     2.117 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.616     2.733    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/output_clk
    SLICE_X4Y216         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.009%)  route 0.147ns (50.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.738     2.146    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X7Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y210         FDRE (Prop_fdre_C_Q)         0.141     2.287 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.147     2.434    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[7]
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.254     0.996 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.298     1.294    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.148ns (49.787%)  route 0.149ns (50.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.738     2.146    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X6Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y210         FDRE (Prop_fdre_C_Q)         0.148     2.294 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/Q
                         net (fo=1, routed)           0.149     2.443    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[9]
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.254     0.996 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.298     1.294    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.934%)  route 0.159ns (53.066%))
  Logic Levels:           0  
  Clock Path Skew:        -0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.739     2.147    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X7Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y209         FDRE (Prop_fdre_C_Q)         0.141     2.288 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.159     2.447    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[3]
    SLICE_X7Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.254     0.996 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.298     1.294    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X7Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.947%)  route 0.146ns (47.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.738     2.146    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X6Y210         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y210         FDRE (Prop_fdre_C_Q)         0.164     2.310 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[10]/Q
                         net (fo=1, routed)           0.146     2.456    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[10]
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.254     0.996 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.298     1.294    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[10]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.311%)  route 0.182ns (58.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.738     2.146    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X3Y215         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y215         FDRE (Prop_fdre_C_Q)         0.128     2.274 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.182     2.456    core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X3Y216         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.254     0.996 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.292     1.288    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X3Y216         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.403%)  route 0.170ns (54.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.739     2.147    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X7Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y209         FDRE (Prop_fdre_C_Q)         0.141     2.288 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.170     2.457    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[5]
    SLICE_X6Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.254     0.996 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.298     1.294    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.818%)  route 0.186ns (59.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.740     2.148    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_int
    SLICE_X5Y206         FDPE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y206         FDPE (Prop_fdpe_C_Q)         0.128     2.276 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[3]/Q
                         net (fo=3, routed)           0.186     2.461    core_inst/eth_mac_inst/rx_fifo/fifo_inst/D[0]
    SLICE_X5Y207         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.254     0.996 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.299     1.295    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X5Y207         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync2_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.396%)  route 0.161ns (49.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.739     2.147    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X6Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y209         FDRE (Prop_fdre_C_Q)         0.164     2.311 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[12]/Q
                         net (fo=1, routed)           0.161     2.472    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[12]
    SLICE_X6Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.254     0.996 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.298     1.294    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y211         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.816%)  route 0.202ns (61.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.739     2.147    core_inst/eth_mac_inst/rx_fifo/fifo_inst/clk_int
    SLICE_X7Y209         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y209         FDRE (Prop_fdre_C_Q)         0.128     2.275 r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.202     2.477    core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_0[6]
    SLICE_X6Y212         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.254     0.996 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.296     1.292    core_inst/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X6Y212         FDRE                                         r  core_inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/mii_select_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.598%)  route 0.196ns (54.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.737     2.145    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/clk_int
    SLICE_X2Y216         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/mii_select_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y216         FDRE (Prop_fdre_C_Q)         0.164     2.309 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/mii_select_reg_reg/Q
                         net (fo=3, routed)           0.196     2.504    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/mii_select_reg_reg_n_0
    SLICE_X2Y218         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk rise edge)
                                                      0.000     0.000 r  
    B17                                               0.000     0.000 r  phy_rx_clk (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.742    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFR_X0Y17           BUFR (Prop_bufr_I_O)         0.254     0.996 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufr/O
                         net (fo=195, routed)         0.290     1.286    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/output_clk
    SLICE_X2Y218         FDRE                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_mii_select_sync_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk90_mmcm_out
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/C
                            (falling edge-triggered cell ODDR clocked by clk90_mmcm_out  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            phy_tx_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.156ns  (logic 3.155ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_mmcm_out fall edge)
                                                      6.000     6.000 f  
    R4                                                0.000     6.000 f  clk_p (IN)
                         net (fo=0)                   0.000     6.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     6.842 f  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.065     7.907    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.078     7.985 f  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.524     9.509    clk90_mmcm_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     9.590 f  clk90_bufg_inst/O
                         net (fo=1, routed)           1.734    11.324    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/clk90_int
    OLOGIC_X0Y219        ODDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y219        ODDR (Prop_oddr_C_Q)         0.418    11.742 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/Q
                         net (fo=1, routed)           0.001    11.743    phy_tx_clk_OBUF
    E18                  OBUF (Prop_obuf_I_O)         2.737    14.480 r  phy_tx_clk_OBUF_inst/O
                         net (fo=0)                   0.000    14.480    phy_tx_clk
    E18                                                               r  phy_tx_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/C
                            (rising edge-triggered cell ODDR clocked by clk90_mmcm_out  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            phy_tx_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.290ns  (logic 1.289ns (99.922%)  route 0.001ns (0.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_mmcm_out rise edge)
                                                      2.000     2.000 r  
    R4                                                0.000     2.000 r  clk_p (IN)
                         net (fo=0)                   0.000     2.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     2.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     2.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.051     2.851 r  clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.531     3.382    clk90_mmcm_out
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.408 r  clk90_bufg_inst/O
                         net (fo=1, routed)           0.727     4.135    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/clk90_int
    OLOGIC_X0Y219        ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y219        ODDR (Prop_oddr_C_Q)         0.177     4.312 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/clk_oddr_inst/oddr[0].oddr_inst/Q
                         net (fo=1, routed)           0.001     4.313    phy_tx_clk_OBUF
    E18                  OBUF (Prop_obuf_I_O)         1.112     5.425 r  phy_tx_clk_OBUF_inst/O
                         net (fo=0)                   0.000     5.425    phy_tx_clk
    E18                                                               r  phy_tx_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_200_mmcm_out
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm_inst/CLKOUT2
                            (clock source 'clk_200_mmcm_out'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            idelayctrl_inst/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.077ns  (logic 0.081ns (2.633%)  route 2.996ns (97.367%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_mmcm_out fall edge)
                                                      2.500     2.500 f  
    R4                                                0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     3.342 f  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.065     4.407    clk_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.078     4.485 f  clk_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.524     6.009    clk_200_mmcm_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     6.090 f  clk_200_bufg_inst/O
                         net (fo=1, routed)           1.472     7.562    clk_200_int
    IDELAYCTRL_X0Y4      IDELAYCTRL                                   f  idelayctrl_inst/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm_inst/CLKOUT2
                            (clock source 'clk_200_mmcm_out'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            idelayctrl_inst/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.198ns  (logic 0.026ns (2.170%)  route 1.172ns (97.830%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.531     1.382    clk_200_mmcm_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_200_bufg_inst/O
                         net (fo=1, routed)           0.641     2.049    clk_200_int
    IDELAYCTRL_X0Y4      IDELAYCTRL                                   r  idelayctrl_inst/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_mmcm_out
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[4].oddr_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_txd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.189ns  (logic 3.188ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk_p (IN)
                         net (fo=0)                   0.000     4.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     4.842 f  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.065     5.907    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     5.985 f  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.524     7.509    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     7.590 f  clk_bufg_inst/O
                         net (fo=2759, routed)        1.740     9.330    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/clk_int
    OLOGIC_X0Y216        ODDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[4].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y216        ODDR (Prop_oddr_C_Q)         0.418     9.748 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[4].oddr_inst/Q
                         net (fo=1, routed)           0.001     9.749    phy_txd_OBUF[3]
    A18                  OBUF (Prop_obuf_I_O)         2.770    12.518 r  phy_txd_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.518    phy_txd[3]
    A18                                                               r  phy_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[3].oddr_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_txd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.183ns  (logic 3.182ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk_p (IN)
                         net (fo=0)                   0.000     4.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     4.842 f  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.065     5.907    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     5.985 f  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.524     7.509    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     7.590 f  clk_bufg_inst/O
                         net (fo=2759, routed)        1.740     9.330    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/clk_int
    OLOGIC_X0Y215        ODDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[3].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y215        ODDR (Prop_oddr_C_Q)         0.418     9.748 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[3].oddr_inst/Q
                         net (fo=1, routed)           0.001     9.749    phy_txd_OBUF[2]
    A19                  OBUF (Prop_obuf_I_O)         2.764    12.512 r  phy_txd_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.512    phy_txd[2]
    A19                                                               r  phy_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[1].oddr_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.172ns  (logic 3.171ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk_p (IN)
                         net (fo=0)                   0.000     4.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     4.842 f  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.065     5.907    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     5.985 f  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.524     7.509    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     7.590 f  clk_bufg_inst/O
                         net (fo=2759, routed)        1.743     9.333    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/clk_int
    OLOGIC_X0Y211        ODDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[1].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y211        ODDR (Prop_oddr_C_Q)         0.418     9.751 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[1].oddr_inst/Q
                         net (fo=1, routed)           0.001     9.752    phy_txd_OBUF[0]
    C20                  OBUF (Prop_obuf_I_O)         2.753    12.505 r  phy_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.505    phy_txd[0]
    C20                                                               r  phy_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[2].oddr_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_txd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.170ns  (logic 3.169ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk_p (IN)
                         net (fo=0)                   0.000     4.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     4.842 f  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.065     5.907    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     5.985 f  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.524     7.509    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     7.590 f  clk_bufg_inst/O
                         net (fo=2759, routed)        1.743     9.333    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/clk_int
    OLOGIC_X0Y212        ODDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[2].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y212        ODDR (Prop_oddr_C_Q)         0.418     9.751 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[2].oddr_inst/Q
                         net (fo=1, routed)           0.001     9.752    phy_txd_OBUF[1]
    D20                  OBUF (Prop_obuf_I_O)         2.751    12.503 r  phy_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.503    phy_txd[1]
    D20                                                               r  phy_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[0].oddr_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_tx_ctl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.159ns  (logic 3.158ns (99.968%)  route 0.001ns (0.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out fall edge)
                                                      4.000     4.000 f  
    R4                                                0.000     4.000 f  clk_p (IN)
                         net (fo=0)                   0.000     4.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     4.842 f  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.065     5.907    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.078     5.985 f  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.524     7.509    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     7.590 f  clk_bufg_inst/O
                         net (fo=2759, routed)        1.734     9.324    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/clk_int
    OLOGIC_X0Y220        ODDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[0].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y220        ODDR (Prop_oddr_C_Q)         0.418     9.742 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[0].oddr_inst/Q
                         net (fo=1, routed)           0.001     9.743    phy_tx_ctl_OBUF
    F18                  OBUF (Prop_obuf_I_O)         2.740    12.483 r  phy_tx_ctl_OBUF_inst/O
                         net (fo=0)                   0.000    12.483    phy_tx_ctl
    F18                                                               r  phy_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[0].oddr_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_tx_ctl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.293ns  (logic 1.292ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.727     2.135    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/clk_int
    OLOGIC_X0Y220        ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[0].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y220        ODDR (Prop_oddr_C_Q)         0.177     2.312 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[0].oddr_inst/Q
                         net (fo=1, routed)           0.001     2.313    phy_tx_ctl_OBUF
    F18                  OBUF (Prop_obuf_I_O)         1.115     3.428 r  phy_tx_ctl_OBUF_inst/O
                         net (fo=0)                   0.000     3.428    phy_tx_ctl
    F18                                                               r  phy_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[2].oddr_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_txd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.303ns  (logic 1.302ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.732     2.140    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/clk_int
    OLOGIC_X0Y212        ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[2].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y212        ODDR (Prop_oddr_C_Q)         0.177     2.317 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[2].oddr_inst/Q
                         net (fo=1, routed)           0.001     2.318    phy_txd_OBUF[1]
    D20                  OBUF (Prop_obuf_I_O)         1.125     3.443 r  phy_txd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.443    phy_txd[1]
    D20                                                               r  phy_txd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[1].oddr_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.306ns  (logic 1.305ns (99.923%)  route 0.001ns (0.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.732     2.140    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/clk_int
    OLOGIC_X0Y211        ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[1].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y211        ODDR (Prop_oddr_C_Q)         0.177     2.317 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[1].oddr_inst/Q
                         net (fo=1, routed)           0.001     2.318    phy_txd_OBUF[0]
    C20                  OBUF (Prop_obuf_I_O)         1.128     3.445 r  phy_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.445    phy_txd[0]
    C20                                                               r  phy_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[3].oddr_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_txd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.316ns  (logic 1.315ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.730     2.138    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/clk_int
    OLOGIC_X0Y215        ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[3].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y215        ODDR (Prop_oddr_C_Q)         0.177     2.315 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[3].oddr_inst/Q
                         net (fo=1, routed)           0.001     2.316    phy_txd_OBUF[2]
    A19                  OBUF (Prop_obuf_I_O)         1.138     3.454 r  phy_txd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.454    phy_txd[2]
    A19                                                               r  phy_txd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[4].oddr_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            phy_txd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.322ns  (logic 1.321ns (99.924%)  route 0.001ns (0.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mmcm_out rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.382    clk_mmcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.408 r  clk_bufg_inst/O
                         net (fo=2759, routed)        0.730     2.138    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/clk_int
    OLOGIC_X0Y216        ODDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[4].oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y216        ODDR (Prop_oddr_C_Q)         0.177     2.315 r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/data_oddr_inst/oddr[4].oddr_inst/Q
                         net (fo=1, routed)           0.001     2.316    phy_txd_OBUF[3]
    A18                  OBUF (Prop_obuf_I_O)         1.144     3.459 r  phy_txd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.459    phy_txd[3]
    A18                                                               r  phy_txd[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm_clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm_inst/CLKFBOUT
                            (clock source 'mmcm_clkfb'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.012ns  (logic 0.000ns (0.000%)  route 0.012ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkfb fall edge)
                                                      2.500     2.500 f  
    R4                                                0.000     2.500 f  clk_p (IN)
                         net (fo=0)                   0.000     2.500    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     3.342 f  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           1.065     4.407    clk_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.078     4.485 f  clk_mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.012     4.497    mmcm_clkfb
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm_inst/CLKFBOUT
                            (clock source 'mmcm_clkfb'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkfb rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  clk_200mhz_ibufgds_inst/O
                         net (fo=1, routed)           0.440     0.800    clk_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.051     0.851 r  clk_mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.856    mmcm_clkfb
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  phy_rx_clk

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 phy_rxd[0]
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[1].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.097ns  (logic 2.097ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.143ns = ( 7.143 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  phy_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    phy_rxd[0]
    A16                  IBUF (Prop_ibuf_I_O)         1.418     1.418 r  phy_rxd_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     1.418    phy_rxd_IBUF[0]
    IDELAY_X0Y231        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     2.097 r  phy_rxd_idelay_0/DATAOUT
                         net (fo=1, routed)           0.000     2.097    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/input_d[1]
    ILOGIC_X0Y231        IDDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[1].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk fall edge)
                                                      4.000     4.000 f  
    B17                                               0.000     4.000 f  phy_rx_clk (IN)
                         net (fo=0)                   0.000     4.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     5.340 f  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.341     5.681    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFIO_X0Y19          BUFIO (Prop_bufio_I_O)       1.223     6.904 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/O
                         net (fo=5, routed)           0.239     7.143    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/clk_io
    ILOGIC_X0Y231        IDDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[1].iddr_inst/C

Slack:                    inf
  Source:                 phy_rx_ctl
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[0].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.095ns  (logic 2.095ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.143ns = ( 7.143 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  phy_rx_ctl (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_ctl
    A15                  IBUF (Prop_ibuf_I_O)         1.416     1.416 r  phy_rx_ctl_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.416    phy_rx_ctl_IBUF
    IDELAY_X0Y232        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     2.095 r  phy_rx_ctl_idelay/DATAOUT
                         net (fo=1, routed)           0.000     2.095    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/input_d[0]
    ILOGIC_X0Y232        IDDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[0].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk fall edge)
                                                      4.000     4.000 f  
    B17                                               0.000     4.000 f  phy_rx_clk (IN)
                         net (fo=0)                   0.000     4.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     5.340 f  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.341     5.681    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFIO_X0Y19          BUFIO (Prop_bufio_I_O)       1.223     6.904 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/O
                         net (fo=5, routed)           0.239     7.143    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/clk_io
    ILOGIC_X0Y232        IDDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[0].iddr_inst/C

Slack:                    inf
  Source:                 phy_rxd[2]
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[3].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.088ns  (logic 2.088ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 7.135 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C18                                               0.000     0.000 r  phy_rxd[2] (IN)
                         net (fo=0)                   0.000     0.000    phy_rxd[2]
    C18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  phy_rxd_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     1.409    phy_rxd_IBUF[2]
    IDELAY_X0Y224        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     2.088 r  phy_rxd_idelay_2/DATAOUT
                         net (fo=1, routed)           0.000     2.088    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/input_d[3]
    ILOGIC_X0Y224        IDDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[3].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk fall edge)
                                                      4.000     4.000 f  
    B17                                               0.000     4.000 f  phy_rx_clk (IN)
                         net (fo=0)                   0.000     4.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     5.340 f  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.341     5.681    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFIO_X0Y19          BUFIO (Prop_bufio_I_O)       1.223     6.904 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/O
                         net (fo=5, routed)           0.231     7.135    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/clk_io
    ILOGIC_X0Y224        IDDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[3].iddr_inst/C

Slack:                    inf
  Source:                 phy_rxd[1]
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[2].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.088ns  (logic 2.088ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.137ns = ( 7.137 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  phy_rxd[1] (IN)
                         net (fo=0)                   0.000     0.000    phy_rxd[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  phy_rxd_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     1.409    phy_rxd_IBUF[1]
    IDELAY_X0Y227        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     2.088 r  phy_rxd_idelay_1/DATAOUT
                         net (fo=1, routed)           0.000     2.088    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/input_d[2]
    ILOGIC_X0Y227        IDDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[2].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk fall edge)
                                                      4.000     4.000 f  
    B17                                               0.000     4.000 f  phy_rx_clk (IN)
                         net (fo=0)                   0.000     4.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     5.340 f  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.341     5.681    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFIO_X0Y19          BUFIO (Prop_bufio_I_O)       1.223     6.904 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/O
                         net (fo=5, routed)           0.233     7.137    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/clk_io
    ILOGIC_X0Y227        IDDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[2].iddr_inst/C

Slack:                    inf
  Source:                 phy_rxd[3]
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[4].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.085ns  (logic 2.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        3.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 7.135 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C19                                               0.000     0.000 r  phy_rxd[3] (IN)
                         net (fo=0)                   0.000     0.000    phy_rxd[3]
    C19                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  phy_rxd_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     1.406    phy_rxd_IBUF[3]
    IDELAY_X0Y223        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.679     2.085 r  phy_rxd_idelay_3/DATAOUT
                         net (fo=1, routed)           0.000     2.085    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/input_d[4]
    ILOGIC_X0Y223        IDDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[4].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk fall edge)
                                                      4.000     4.000 f  
    B17                                               0.000     4.000 f  phy_rx_clk (IN)
                         net (fo=0)                   0.000     4.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         1.340     5.340 f  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.341     5.681    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFIO_X0Y19          BUFIO (Prop_bufio_I_O)       1.223     6.904 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/O
                         net (fo=5, routed)           0.231     7.135    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/clk_io
    ILOGIC_X0Y223        IDDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[4].iddr_inst/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 phy_rxd[3]
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[4].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.486ns  (logic 0.486ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        1.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 5.324 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C19                                               0.000     0.000 r  phy_rxd[3] (IN)
                         net (fo=0)                   0.000     0.000    phy_rxd[3]
    C19                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  phy_rxd_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     0.243    phy_rxd_IBUF[3]
    IDELAY_X0Y223        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.486 r  phy_rxd_idelay_3/DATAOUT
                         net (fo=1, routed)           0.000     0.486    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/input_d[4]
    ILOGIC_X0Y223        IDDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[4].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk fall edge)
                                                      4.000     4.000 f  
    B17                                               0.000     4.000 f  phy_rx_clk (IN)
                         net (fo=0)                   0.000     4.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.280     4.711    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFIO_X0Y19          BUFIO (Prop_bufio_I_O)       0.516     5.227 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/O
                         net (fo=5, routed)           0.097     5.324    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/clk_io
    ILOGIC_X0Y223        IDDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[4].iddr_inst/C

Slack:                    inf
  Source:                 phy_rxd[1]
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[2].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.489ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        1.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 5.327 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  phy_rxd[1] (IN)
                         net (fo=0)                   0.000     0.000    phy_rxd[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  phy_rxd_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     0.246    phy_rxd_IBUF[1]
    IDELAY_X0Y227        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.489 r  phy_rxd_idelay_1/DATAOUT
                         net (fo=1, routed)           0.000     0.489    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/input_d[2]
    ILOGIC_X0Y227        IDDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[2].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk fall edge)
                                                      4.000     4.000 f  
    B17                                               0.000     4.000 f  phy_rx_clk (IN)
                         net (fo=0)                   0.000     4.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.280     4.711    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFIO_X0Y19          BUFIO (Prop_bufio_I_O)       0.516     5.227 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/O
                         net (fo=5, routed)           0.100     5.327    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/clk_io
    ILOGIC_X0Y227        IDDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[2].iddr_inst/C

Slack:                    inf
  Source:                 phy_rxd[2]
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[3].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.489ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        1.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 5.324 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C18                                               0.000     0.000 r  phy_rxd[2] (IN)
                         net (fo=0)                   0.000     0.000    phy_rxd[2]
    C18                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  phy_rxd_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     0.246    phy_rxd_IBUF[2]
    IDELAY_X0Y224        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.489 r  phy_rxd_idelay_2/DATAOUT
                         net (fo=1, routed)           0.000     0.489    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/input_d[3]
    ILOGIC_X0Y224        IDDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[3].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk fall edge)
                                                      4.000     4.000 f  
    B17                                               0.000     4.000 f  phy_rx_clk (IN)
                         net (fo=0)                   0.000     4.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.280     4.711    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFIO_X0Y19          BUFIO (Prop_bufio_I_O)       0.516     5.227 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/O
                         net (fo=5, routed)           0.097     5.324    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/clk_io
    ILOGIC_X0Y224        IDDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[3].iddr_inst/C

Slack:                    inf
  Source:                 phy_rx_ctl
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[0].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.496ns  (logic 0.496ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        1.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 5.332 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  phy_rx_ctl (IN)
                         net (fo=0)                   0.000     0.000    phy_rx_ctl
    A15                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  phy_rx_ctl_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.253    phy_rx_ctl_IBUF
    IDELAY_X0Y232        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.496 r  phy_rx_ctl_idelay/DATAOUT
                         net (fo=1, routed)           0.000     0.496    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/input_d[0]
    ILOGIC_X0Y232        IDDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[0].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk fall edge)
                                                      4.000     4.000 f  
    B17                                               0.000     4.000 f  phy_rx_clk (IN)
                         net (fo=0)                   0.000     4.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.280     4.711    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFIO_X0Y19          BUFIO (Prop_bufio_I_O)       0.516     5.227 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/O
                         net (fo=5, routed)           0.105     5.332    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/clk_io
    ILOGIC_X0Y232        IDDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[0].iddr_inst/C

Slack:                    inf
  Source:                 phy_rxd[0]
                            (input port)
  Destination:            core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[1].iddr_inst/D
                            (rising edge-triggered cell IDDR clocked by phy_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.498ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        1.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 5.332 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  phy_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    phy_rxd[0]
    A16                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  phy_rxd_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.255    phy_rxd_IBUF[0]
    IDELAY_X0Y231        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.498 r  phy_rxd_idelay_0/DATAOUT
                         net (fo=1, routed)           0.000     0.498    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/input_d[1]
    ILOGIC_X0Y231        IDDR                                         r  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[1].iddr_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock phy_rx_clk fall edge)
                                                      4.000     4.000 f  
    B17                                               0.000     4.000 f  phy_rx_clk (IN)
                         net (fo=0)                   0.000     4.000    phy_rx_clk
    B17                  IBUF (Prop_ibuf_I_O)         0.431     4.431 f  phy_rx_clk_IBUF_inst/O
                         net (fo=2, routed)           0.280     4.711    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/input_clk
    BUFIO_X0Y19          BUFIO (Prop_bufio_I_O)       0.516     5.227 f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/clk_bufio/O
                         net (fo=5, routed)           0.105     5.332    core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/clk_io
    ILOGIC_X0Y231        IDDR                                         f  core_inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/data_iddr_inst/iddr[1].iddr_inst/C





