============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Oct 08 2025  11:01:23 pm
  Module:                 neuron_intra_Nbits
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (8940 ps) Setup Check with Pin Out_reg[2]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[12]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[2]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     126                  
     Required Time:=    9874                  
      Launch Clock:-       0                  
         Data Path:-     934                  
             Slack:=    8940                  

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[12]/CK -       -      R     (arrival)     23    -     0     0       0    (-,-) 
  acc_reg[12]/Q  -       CK->Q  F     SDFFRHQX1      2  4.2   116   255     255    (-,-) 
  g695__1881/Y   -       A->Y   R     NOR4X2         1  2.5   198   238     493    (-,-) 
  g2__7482/Y     -       A0N->Y R     OAI2BB1X4      7 11.2    99   285     779    (-,-) 
  g666__4319/Y   -       B->Y   F     NAND2X1        1  2.4   170   155     934    (-,-) 
  Out_reg[2]/D   -       -      F     DFFRHQX1       1    -     -     0     934    (-,-) 
#----------------------------------------------------------------------------------------



Path 2: MET (8940 ps) Setup Check with Pin Out_reg[5]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[12]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[5]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     126                  
     Required Time:=    9874                  
      Launch Clock:-       0                  
         Data Path:-     934                  
             Slack:=    8940                  

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[12]/CK -       -      R     (arrival)     23    -     0     0       0    (-,-) 
  acc_reg[12]/Q  -       CK->Q  F     SDFFRHQX1      2  4.2   116   255     255    (-,-) 
  g695__1881/Y   -       A->Y   R     NOR4X2         1  2.5   198   238     493    (-,-) 
  g2__7482/Y     -       A0N->Y R     OAI2BB1X4      7 11.2    99   285     779    (-,-) 
  g665__6260/Y   -       B->Y   F     NAND2X1        1  2.4   170   155     934    (-,-) 
  Out_reg[5]/D   -       -      F     DFFRHQX1       1    -     -     0     934    (-,-) 
#----------------------------------------------------------------------------------------



Path 3: MET (8940 ps) Setup Check with Pin Out_reg[6]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[12]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[6]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     126                  
     Required Time:=    9874                  
      Launch Clock:-       0                  
         Data Path:-     934                  
             Slack:=    8940                  

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[12]/CK -       -      R     (arrival)     23    -     0     0       0    (-,-) 
  acc_reg[12]/Q  -       CK->Q  F     SDFFRHQX1      2  4.2   116   255     255    (-,-) 
  g695__1881/Y   -       A->Y   R     NOR4X2         1  2.5   198   238     493    (-,-) 
  g2__7482/Y     -       A0N->Y R     OAI2BB1X4      7 11.2    99   285     779    (-,-) 
  g668__5526/Y   -       B->Y   F     NAND2X1        1  2.4   170   155     934    (-,-) 
  Out_reg[6]/D   -       -      F     DFFRHQX1       1    -     -     0     934    (-,-) 
#----------------------------------------------------------------------------------------



Path 4: MET (8940 ps) Setup Check with Pin Out_reg[1]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[12]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[1]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     126                  
     Required Time:=    9874                  
      Launch Clock:-       0                  
         Data Path:-     934                  
             Slack:=    8940                  

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[12]/CK -       -      R     (arrival)     23    -     0     0       0    (-,-) 
  acc_reg[12]/Q  -       CK->Q  F     SDFFRHQX1      2  4.2   116   255     255    (-,-) 
  g695__1881/Y   -       A->Y   R     NOR4X2         1  2.5   198   238     493    (-,-) 
  g2__7482/Y     -       A0N->Y R     OAI2BB1X4      7 11.2    99   285     779    (-,-) 
  g667__8428/Y   -       B->Y   F     NAND2X1        1  2.4   170   155     934    (-,-) 
  Out_reg[1]/D   -       -      F     DFFRHQX1       1    -     -     0     934    (-,-) 
#----------------------------------------------------------------------------------------



Path 5: MET (8940 ps) Setup Check with Pin Out_reg[4]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[12]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[4]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     126                  
     Required Time:=    9874                  
      Launch Clock:-       0                  
         Data Path:-     934                  
             Slack:=    8940                  

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[12]/CK -       -      R     (arrival)     23    -     0     0       0    (-,-) 
  acc_reg[12]/Q  -       CK->Q  F     SDFFRHQX1      2  4.2   116   255     255    (-,-) 
  g695__1881/Y   -       A->Y   R     NOR4X2         1  2.5   198   238     493    (-,-) 
  g2__7482/Y     -       A0N->Y R     OAI2BB1X4      7 11.2    99   285     779    (-,-) 
  g663__2398/Y   -       B->Y   F     NAND2X1        1  2.4   170   155     934    (-,-) 
  Out_reg[4]/D   -       -      F     DFFRHQX1       1    -     -     0     934    (-,-) 
#----------------------------------------------------------------------------------------



Path 6: MET (8940 ps) Setup Check with Pin Out_reg[3]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[12]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[3]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     126                  
     Required Time:=    9874                  
      Launch Clock:-       0                  
         Data Path:-     934                  
             Slack:=    8940                  

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[12]/CK -       -      R     (arrival)     23    -     0     0       0    (-,-) 
  acc_reg[12]/Q  -       CK->Q  F     SDFFRHQX1      2  4.2   116   255     255    (-,-) 
  g695__1881/Y   -       A->Y   R     NOR4X2         1  2.5   198   238     493    (-,-) 
  g2__7482/Y     -       A0N->Y R     OAI2BB1X4      7 11.2    99   285     779    (-,-) 
  g664__5107/Y   -       B->Y   F     NAND2X1        1  2.4   170   155     934    (-,-) 
  Out_reg[3]/D   -       -      F     DFFRHQX1       1    -     -     0     934    (-,-) 
#----------------------------------------------------------------------------------------



Path 7: MET (8940 ps) Setup Check with Pin Out_reg[0]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[12]/CK
          Clock: (R) clock
       Endpoint: (F) Out_reg[0]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     126                  
     Required Time:=    9874                  
      Launch Clock:-       0                  
         Data Path:-     934                  
             Slack:=    8940                  

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  acc_reg[12]/CK -       -      R     (arrival)     23    -     0     0       0    (-,-) 
  acc_reg[12]/Q  -       CK->Q  F     SDFFRHQX1      2  4.2   116   255     255    (-,-) 
  g695__1881/Y   -       A->Y   R     NOR4X2         1  2.5   198   238     493    (-,-) 
  g2__7482/Y     -       A0N->Y R     OAI2BB1X4      7 11.2    99   285     779    (-,-) 
  g669__6783/Y   -       B->Y   F     NAND2X1        1  2.4   170   155     934    (-,-) 
  Out_reg[0]/D   -       -      F     DFFRHQX1       1    -     -     0     934    (-,-) 
#----------------------------------------------------------------------------------------



Path 8: MET (9457 ps) Setup Check with Pin acc_reg[15]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[15]/CK
          Clock: (R) clock
       Endpoint: (R) acc_reg[15]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     256                  
     Required Time:=    9744                  
      Launch Clock:-       0                  
         Data Path:-     287                  
             Slack:=    9457                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  acc_reg[15]/CK -       -     R     (arrival)     23    -     0     0       0    (-,-) 
  acc_reg[15]/Q  -       CK->Q R     SDFFRHQX1      2  5.2   121   287     287    (-,-) 
  acc_reg[15]/D  -       -     R     SDFFRHQX1      2    -     -     0     287    (-,-) 
#---------------------------------------------------------------------------------------



Path 9: MET (9475 ps) Setup Check with Pin acc_reg[7]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[7]/CK
          Clock: (R) clock
       Endpoint: (R) acc_reg[7]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     248                  
     Required Time:=    9752                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    9475                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  acc_reg[7]/CK  -       -     R     (arrival)     23    -     0     0       0    (-,-) 
  acc_reg[7]/Q   -       CK->Q R     SDFFRHQX1      2  4.4   104   278     278    (-,-) 
  acc_reg[7]/D   -       -     R     SDFFRHQX1      2    -     -     0     278    (-,-) 
#---------------------------------------------------------------------------------------



Path 10: MET (9475 ps) Setup Check with Pin acc_reg[9]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[9]/CK
          Clock: (R) clock
       Endpoint: (R) acc_reg[9]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     248                  
     Required Time:=    9752                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    9475                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  acc_reg[9]/CK  -       -     R     (arrival)     23    -     0     0       0    (-,-) 
  acc_reg[9]/Q   -       CK->Q R     SDFFRHQX1      2  4.4   104   278     278    (-,-) 
  acc_reg[9]/D   -       -     R     SDFFRHQX1      2    -     -     0     278    (-,-) 
#---------------------------------------------------------------------------------------



Path 11: MET (9475 ps) Setup Check with Pin acc_reg[8]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[8]/CK
          Clock: (R) clock
       Endpoint: (R) acc_reg[8]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     248                  
     Required Time:=    9752                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    9475                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  acc_reg[8]/CK  -       -     R     (arrival)     23    -     0     0       0    (-,-) 
  acc_reg[8]/Q   -       CK->Q R     SDFFRHQX1      2  4.4   104   278     278    (-,-) 
  acc_reg[8]/D   -       -     R     SDFFRHQX1      2    -     -     0     278    (-,-) 
#---------------------------------------------------------------------------------------



Path 12: MET (9475 ps) Setup Check with Pin acc_reg[10]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[10]/CK
          Clock: (R) clock
       Endpoint: (R) acc_reg[10]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     248                  
     Required Time:=    9752                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    9475                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  acc_reg[10]/CK -       -     R     (arrival)     23    -     0     0       0    (-,-) 
  acc_reg[10]/Q  -       CK->Q R     SDFFRHQX1      2  4.4   104   278     278    (-,-) 
  acc_reg[10]/D  -       -     R     SDFFRHQX1      2    -     -     0     278    (-,-) 
#---------------------------------------------------------------------------------------



Path 13: MET (9475 ps) Setup Check with Pin acc_reg[14]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[14]/CK
          Clock: (R) clock
       Endpoint: (R) acc_reg[14]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     248                  
     Required Time:=    9752                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    9475                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  acc_reg[14]/CK -       -     R     (arrival)     23    -     0     0       0    (-,-) 
  acc_reg[14]/Q  -       CK->Q R     SDFFRHQX1      2  4.4   104   278     278    (-,-) 
  acc_reg[14]/D  -       -     R     SDFFRHQX1      2    -     -     0     278    (-,-) 
#---------------------------------------------------------------------------------------



Path 14: MET (9475 ps) Setup Check with Pin acc_reg[13]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[13]/CK
          Clock: (R) clock
       Endpoint: (R) acc_reg[13]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     248                  
     Required Time:=    9752                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    9475                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  acc_reg[13]/CK -       -     R     (arrival)     23    -     0     0       0    (-,-) 
  acc_reg[13]/Q  -       CK->Q R     SDFFRHQX1      2  4.4   104   278     278    (-,-) 
  acc_reg[13]/D  -       -     R     SDFFRHQX1      2    -     -     0     278    (-,-) 
#---------------------------------------------------------------------------------------



Path 15: MET (9475 ps) Setup Check with Pin acc_reg[12]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[12]/CK
          Clock: (R) clock
       Endpoint: (R) acc_reg[12]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     248                  
     Required Time:=    9752                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    9475                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  acc_reg[12]/CK -       -     R     (arrival)     23    -     0     0       0    (-,-) 
  acc_reg[12]/Q  -       CK->Q R     SDFFRHQX1      2  4.4   104   278     278    (-,-) 
  acc_reg[12]/D  -       -     R     SDFFRHQX1      2    -     -     0     278    (-,-) 
#---------------------------------------------------------------------------------------



Path 16: MET (9475 ps) Setup Check with Pin acc_reg[11]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[11]/CK
          Clock: (R) clock
       Endpoint: (R) acc_reg[11]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     248                  
     Required Time:=    9752                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=    9475                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  acc_reg[11]/CK -       -     R     (arrival)     23    -     0     0       0    (-,-) 
  acc_reg[11]/Q  -       CK->Q R     SDFFRHQX1      2  4.4   104   278     278    (-,-) 
  acc_reg[11]/D  -       -     R     SDFFRHQX1      2    -     -     0     278    (-,-) 
#---------------------------------------------------------------------------------------



Path 17: MET (9484 ps) Setup Check with Pin acc_reg[6]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[6]/CK
          Clock: (R) clock
       Endpoint: (R) acc_reg[6]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     243                  
     Required Time:=    9757                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    9484                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  acc_reg[6]/CK  -       -     R     (arrival)     23    -     0     0       0    (-,-) 
  acc_reg[6]/Q   -       CK->Q R     SDFFRHQX1      2  4.0    96   273     273    (-,-) 
  acc_reg[6]/D   -       -     R     SDFFRHQX1      2    -     -     0     273    (-,-) 
#---------------------------------------------------------------------------------------



Path 18: MET (9484 ps) Setup Check with Pin acc_reg[5]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[5]/CK
          Clock: (R) clock
       Endpoint: (R) acc_reg[5]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     243                  
     Required Time:=    9757                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    9484                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  acc_reg[5]/CK  -       -     R     (arrival)     23    -     0     0       0    (-,-) 
  acc_reg[5]/Q   -       CK->Q R     SDFFRHQX1      2  4.0    96   273     273    (-,-) 
  acc_reg[5]/D   -       -     R     SDFFRHQX1      2    -     -     0     273    (-,-) 
#---------------------------------------------------------------------------------------



Path 19: MET (9484 ps) Setup Check with Pin acc_reg[4]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[4]/CK
          Clock: (R) clock
       Endpoint: (R) acc_reg[4]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     243                  
     Required Time:=    9757                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    9484                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  acc_reg[4]/CK  -       -     R     (arrival)     23    -     0     0       0    (-,-) 
  acc_reg[4]/Q   -       CK->Q R     SDFFRHQX1      2  4.0    96   273     273    (-,-) 
  acc_reg[4]/D   -       -     R     SDFFRHQX1      2    -     -     0     273    (-,-) 
#---------------------------------------------------------------------------------------



Path 20: MET (9484 ps) Setup Check with Pin acc_reg[3]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[3]/CK
          Clock: (R) clock
       Endpoint: (R) acc_reg[3]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     243                  
     Required Time:=    9757                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    9484                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  acc_reg[3]/CK  -       -     R     (arrival)     23    -     0     0       0    (-,-) 
  acc_reg[3]/Q   -       CK->Q R     SDFFRHQX1      2  4.0    96   273     273    (-,-) 
  acc_reg[3]/D   -       -     R     SDFFRHQX1      2    -     -     0     273    (-,-) 
#---------------------------------------------------------------------------------------



Path 21: MET (9484 ps) Setup Check with Pin acc_reg[2]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[2]/CK
          Clock: (R) clock
       Endpoint: (R) acc_reg[2]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     243                  
     Required Time:=    9757                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    9484                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  acc_reg[2]/CK  -       -     R     (arrival)     23    -     0     0       0    (-,-) 
  acc_reg[2]/Q   -       CK->Q R     SDFFRHQX1      2  4.0    96   273     273    (-,-) 
  acc_reg[2]/D   -       -     R     SDFFRHQX1      2    -     -     0     273    (-,-) 
#---------------------------------------------------------------------------------------



Path 22: MET (9484 ps) Setup Check with Pin acc_reg[1]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[1]/CK
          Clock: (R) clock
       Endpoint: (R) acc_reg[1]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     243                  
     Required Time:=    9757                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    9484                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  acc_reg[1]/CK  -       -     R     (arrival)     23    -     0     0       0    (-,-) 
  acc_reg[1]/Q   -       CK->Q R     SDFFRHQX1      2  4.0    96   273     273    (-,-) 
  acc_reg[1]/D   -       -     R     SDFFRHQX1      2    -     -     0     273    (-,-) 
#---------------------------------------------------------------------------------------



Path 23: MET (9484 ps) Setup Check with Pin acc_reg[0]/CK->D
          Group: clock
     Startpoint: (R) acc_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) acc_reg[0]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     243                  
     Required Time:=    9757                  
      Launch Clock:-       0                  
         Data Path:-     273                  
             Slack:=    9484                  

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  acc_reg[0]/CK  -       -     R     (arrival)     23    -     0     0       0    (-,-) 
  acc_reg[0]/Q   -       CK->Q R     SDFFRHQX1      2  4.0    96   273     273    (-,-) 
  acc_reg[0]/D   -       -     R     SDFFRHQX1      2    -     -     0     273    (-,-) 
#---------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

