
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version U-2022.12-SP7 for linux64 - Oct 10, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Thu Apr 18 10:04:15 2024
Hostname:           opal.clear.rice.edu
CPU Model:          Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz
CPU Details:        Cores = 40 : Sockets = 2 : Cache Size = 25600 KB : Freq = 2.78 GHz
OS:                 Linux 4.18.0-513.9.1.el8_9.x86_64
RAM:                125 GB (Free  92 GB)
Swap:                19 GB (Free   3 GB)
Work Filesystem:    /storage-home/l/ltr1 mounted to clearstor.clear.rice.edu:/clear-home/ltr1
Tmp Filesystem:     /tmp mounted to /dev/mapper/vg0-tmp
Work Disk:          5038 GB (Free 1444 GB)
Tmp Disk:             5 GB (Free   4 GB)

CPU Load: 9%, Ram Free: 92 GB, Swap Free: 3 GB, Work Disk Free: 1444 GB, Tmp Disk Free: 4 GB
#/**************************************************/
#/* Compile Script for Synopsys                    */
#/*                                                */
#/* dc_shell-t -f compile_dc.tcl                   */
#/*                                                */
#/* OSU FreePDK 45nm                               */
#/* Modified for OSU ami05 - Rice U. 2018          */
#/*                                                */
#/**************************************************/
#/* User Input Data Section: List files, module, clock, frequency below. */
#/* Edit this part only of the file.                                     */
#/* Add all verilog files, separated by spaces after keyword "list"      */
set my_verilog_files [list clear.v dp.v main_FSM.v move_piece.v rng.v top_module.v]
clear.v dp.v main_FSM.v move_piece.v rng.v top_module.v
#/* Top-level Module Name update                            */
set my_toplevel top_module
top_module
#/* The name of the clock pin. If no clock-pin     */
#/* exists, pick anything                          */
set my_clock_pin clka
clka
#/* Target frequency in MHz for optimization       */
set my_clk_freq_MHz 10
10
#/* Delay of input signals (Clock-to-Q, Package etc.)  */
set my_input_delay_ns 1
1
#/* Reserved time for output signals (Holdtime etc.)   */
set my_output_delay_ns 1
1
#/********************************************************************/
#/* No modifications needed below. Do not edit or remove.            */
#/*                                                                  */
#/* Paths updated for Rice U. on clear version 2 cluster 2018.       */
#/********************************************************************/
#/* Start of Synopsys library cells location data.               */
set OSUcells "/clear/apps/osu/soc/synopsys/lib/ami05"
/clear/apps/osu/soc/synopsys/lib/ami05
set search_path [concat  $search_path $OSUcells]
. /clear/apps/synopsys-2023/syn/latest/libraries/syn /clear/apps/synopsys-2023/syn/latest/dw/syn_ver /clear/apps/synopsys-2023/syn/latest/dw/sim_ver /clear/apps/osu/soc/synopsys/lib/ami05
set alib_library_analysis_path $OSUcells
/clear/apps/osu/soc/synopsys/lib/ami05
set link_library [set target_library [concat  [list osu05_stdcells.db] [list dw_foundation.sldb]]]
osu05_stdcells.db dw_foundation.sldb
set target_library "osu05_stdcells.db"
osu05_stdcells.db
#/* End of Synopsys library cells location data.                  */
define_design_lib WORK -path ./WORK
1
set verilogout_show_unconnected_pins "true"
true
analyze -f verilog $my_verilog_files
Running PRESTO HDLC
Compiling source file ./clear.v
Compiling source file ./dp.v
Compiling source file ./main_FSM.v
Compiling source file ./move_piece.v
Compiling source file ./rng.v
Compiling source file ./top_module.v
Presto compilation completed successfully.
Loading db file '/clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/clear/apps/synopsys-2023/syn/latest/libraries/syn/dw_foundation.sldb'
1
elaborate $my_toplevel
Loading db file '/clear/apps/synopsys-2023/syn/latest/libraries/syn/gtech.db'
Loading db file '/clear/apps/synopsys-2023/syn/latest/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (top_module)
Elaborated 1 design.
Current design is now 'top_module'.
Information: Building the design 'dp'. (HDL-193)
Presto compilation completed successfully. (dp)
Information: Building the design 'main_FSM'. (HDL-193)

Statistics for case statements in always block at line 30 in file
	'./main_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 70 in file
	'./main_FSM.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            73            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine main_FSM line 60 in file
		'./main_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   next_state_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   prev_state_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine main_FSM line 70 in file
		'./main_FSM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    old_state_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (main_FSM)
Information: Building the design 'rng'. (HDL-193)
Warning:  ./rng.v:14: The statements in initial blocks are ignored. (VER-281)
Warning:  ./rng.v:24: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Inferred memory devices in process
	in routine rng line 19 in file
		'./rng.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    temp_rand_reg    | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine rng line 30 in file
		'./rng.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     random_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (rng)
Information: Building the design 'clear_redraw'. (HDL-193)
Warning:  ./clear.v:118: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ./clear.v:145: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 17 in file
	'./clear.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            22            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine clear_redraw line 17 in file
		'./clear.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   temp_error_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   temp_board_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine clear_redraw line 310 in file
		'./clear.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      error_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    board_out_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (clear_redraw)
Information: Building the design 'move_piece'. (HDL-193)

Statistics for case statements in always block at line 83 in file
	'./move_piece.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           100            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine move_piece line 31 in file
		'./move_piece.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  rotation_temp_reg  | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  old_rotation_reg   | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|  location_temp_reg  | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|  old_location_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine move_piece line 83 in file
		'./move_piece.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  new_location_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|  new_rotation_reg   | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
| new_board_state_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     touched_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (move_piece)
1
current_design $my_toplevel
Current design is 'top_module'.
{top_module}
link

  Linking design 'top_module'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  osu05_stdcells (library)    /clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db
  dw_foundation.sldb (library) /clear/apps/synopsys-2023/syn/latest/libraries/syn/dw_foundation.sldb

1
uniquify
1
set my_period [expr 1000 / $my_clk_freq_MHz]
100
set find_clock [ find port [list $my_clock_pin] ]
Warning: Can't find port 'clka' in design 'top_module'. (UID-95)
if {  $find_clock != [list] } {
   set clk_name $my_clock_pin
   create_clock -period $my_period $clk_name
} else {
   set clk_name vclk
   create_clock -period $my_period -name $clk_name
}
Warning: Creating virtual clock named 'vclk' with no sources. (UID-348)
1
set_driving_cell  -lib_cell INVX1  [all_inputs]
Warning: Design rule attributes from the driving cell will be set on the port 'in_clka'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_clkb'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_restart'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_move[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'in_move[0]'. (UID-401)
1
set_input_delay $my_input_delay_ns -clock $clk_name [remove_from_collection [all_inputs] $my_clock_pin]
Warning: Nothing implicitly matched 'clka' (SEL-003)
1
set_output_delay $my_output_delay_ns -clock $clk_name [all_outputs]
1
compile -ungroup_all -map_effort medium
CPU Load: 9%, Ram Free: 92 GB, Swap Free: 3 GB, Work Disk Free: 1444 GB, Tmp Disk Free: 4 GB
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | U-2022.12-DWBB_202212.5 |     *     |
| Licensed DW Building Blocks        | U-2022.12-DWBB_202212.5 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 4679                                   |
| Number of User Hierarchies                              | 5                                      |
| Sequential Cell Count                                   | 136                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 1773                                   |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 55 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'main_FSM'
  Processing 'move_piece'
Information: Added key list 'DesignWare' to design 'move_piece'. (DDB-72)
  Processing 'clear_redraw'
  Processing 'rng'
  Processing 'dp'
  Processing 'top_module'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	dp_tetris/U4/A dp_tetris/U4/Y dp_tetris/U55/B dp_tetris/U55/Y 
Information: Timing loop detected. (OPT-150)
	dp_tetris/U59/A dp_tetris/U59/Y dp_tetris/U6/A dp_tetris/U6/Y 
Warning: Disabling timing arc between pins 'A' and 'Y' on cell 'dp_tetris/U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Y' on cell 'dp_tetris/U59'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Y' on cell 'dp_tetris/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Y' on cell 'dp_tetris/U57'
         to break a timing loop. (OPT-314)
Information: Ungrouping hierarchy dp_tetris. (OPT-772)
Information: Ungrouping hierarchy fsm_tetris. (OPT-772)
Information: Ungrouping hierarchy dp_tetris/myrng. (OPT-772)
Information: Ungrouping hierarchy dp_tetris/myredraw. (OPT-772)
Information: Ungrouping hierarchy dp_tetris/mymove. (OPT-772)
Warning: Design 'top_module' inherited license information from design 'move_piece'. (DDB-74)
Information: Added key list 'DesignWare' to design 'top_module'. (DDB-72)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'DW01_dec_width5_DW01_dec_0'
  Processing 'DW01_inc_width5_DW01_inc_2'
  Processing 'DW01_add_width5_DW01_add_0'
  Mapping 'DW_cmp'
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04  611748.0      0.00       0.0       0.0                          
    0:00:04  611748.0      0.00       0.0       0.0                          
    0:00:04  611748.0      0.00       0.0       0.0                          
    0:00:04  611748.0      0.00       0.0       0.0                          
    0:00:04  611748.0      0.00       0.0       0.0                          
    0:00:05  587484.0      0.00       0.0       0.0                          
    0:00:05  587484.0      0.00       0.0       0.0                          
    0:00:05  587484.0      0.00       0.0       0.0                          
    0:00:05  587484.0      0.00       0.0       0.0                          
    0:00:05  587484.0      0.00       0.0       0.0                          
    0:00:05  587484.0      0.00       0.0       0.0                          
    0:00:05  587484.0      0.00       0.0       0.0                          
    0:00:05  587484.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05  587484.0      0.00       0.0       0.0                          
    0:00:05  587484.0      0.00       0.0       0.0                          
    0:00:05  587484.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05  587484.0      0.00       0.0       0.0                          
    0:00:05  587484.0      0.00       0.0       0.0                          
    0:00:05  581868.0      0.00       0.0       0.0                          
    0:00:05  578700.0      0.00       0.0       0.0                          
    0:00:05  577548.0      0.00       0.0       0.0                          
    0:00:05  577548.0      0.00       0.0       0.0                          
    0:00:05  577548.0      0.00       0.0       0.0                          
    0:00:05  577548.0      0.00       0.0       0.0                          
    0:00:05  577548.0      0.00       0.0       0.0                          
    0:00:05  577548.0      0.00       0.0       0.0                          
    0:00:05  577548.0      0.00       0.0       0.0                          
    0:00:05  577548.0      0.00       0.0       0.0                          
    0:00:05  577548.0      0.00       0.0       0.0                          
    0:00:05  577548.0      0.00       0.0       0.0                          
    0:00:05  577548.0      0.00       0.0       0.0                          
Loading db file '/clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
CPU Load: 10%, Ram Free: 91 GB, Swap Free: 3 GB, Work Disk Free: 1444 GB, Tmp Disk Free: 4 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
compile -incremental_mapping -map_effort medium
CPU Load: 10%, Ram Free: 92 GB, Swap Free: 3 GB, Work Disk Free: 1444 GB, Tmp Disk Free: 4 GB
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 2027                                   |
| Number of User Hierarchies                              | 0                                      |
| Sequential Cell Count                                   | 136                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 0                                      |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 4                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================


  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	dp_tetris/U3/A dp_tetris/U3/Y dp_tetris/U54/B dp_tetris/U54/Y 
Information: Timing loop detected. (OPT-150)
	dp_tetris/U57/A dp_tetris/U57/Y dp_tetris/U5/A dp_tetris/U5/Y 
Warning: Disabling timing arc between pins 'A' and 'Y' on cell 'dp_tetris/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Y' on cell 'dp_tetris/U57'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Y' on cell 'dp_tetris/U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Y' on cell 'dp_tetris/U59'
         to break a timing loop. (OPT-314)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00  577548.0      0.00       0.0       0.0                          
    0:00:00  577548.0      0.00       0.0       0.0                          
    0:00:00  577548.0      0.00       0.0       0.0                          
Loading db file '/clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
CPU Load: 10%, Ram Free: 92 GB, Swap Free: 3 GB, Work Disk Free: 1444 GB, Tmp Disk Free: 4 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
check_design
1
report_constraint -all_violators
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	dp_tetris/U3/A dp_tetris/U3/Y dp_tetris/U54/B dp_tetris/U54/Y 
Information: Timing loop detected. (OPT-150)
	dp_tetris/U57/A dp_tetris/U57/Y dp_tetris/U5/A dp_tetris/U5/Y 
Warning: Disabling timing arc between pins 'A' and 'Y' on cell 'dp_tetris/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Y' on cell 'dp_tetris/U57'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Y' on cell 'dp_tetris/U4'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Y' on cell 'dp_tetris/U59'
         to break a timing loop. (OPT-314)
 
****************************************
Report : constraint
        -all_violators
Design : top_module
Version: U-2022.12-SP7
Date   : Thu Apr 18 10:04:24 2024
****************************************

This design has no violated constraints.

1
set filename [format "%s%s"  $my_toplevel ".vh"]
top_module.vh
write -f verilog -output $filename
Writing verilog file '/storage-home/l/ltr1/elec422/FinalProject/Synthesis/top_module.vh'.
1
set filename [format "%s%s"  $my_toplevel ".sdc"]
top_module.sdc
write_sdc $filename
1
report_cell 
 
****************************************
Report : cell
Design : top_module
Version: U-2022.12-SP7
Date   : Thu Apr 18 10:04:24 2024
****************************************

Attributes:
    b - black box (unknown)
    d - dont_touch
    h - hierarchical
   mo - map_only
    n - noncombinational
    r - removable
   so - sizing only
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U1                        AND2X2          osu05_stdcells  288.000000
U2                        AND2X2          osu05_stdcells  288.000000
U3                        AND2X2          osu05_stdcells  288.000000
U4                        AND2X2          osu05_stdcells  288.000000
U5                        AND2X2          osu05_stdcells  288.000000
U6                        AND2X2          osu05_stdcells  288.000000
                                                                    d
U7                        AND2X2          osu05_stdcells  288.000000
U8                        AND2X2          osu05_stdcells  288.000000
U9                        AND2X2          osu05_stdcells  288.000000
U10                       AND2X2          osu05_stdcells  288.000000
U11                       AND2X2          osu05_stdcells  288.000000
U12                       AND2X2          osu05_stdcells  288.000000
U13                       AND2X2          osu05_stdcells  288.000000
U14                       AND2X2          osu05_stdcells  288.000000
U15                       AND2X2          osu05_stdcells  288.000000
U16                       BUFX2           osu05_stdcells  216.000000
U17                       BUFX2           osu05_stdcells  216.000000
U18                       BUFX2           osu05_stdcells  216.000000
U19                       BUFX2           osu05_stdcells  216.000000
U20                       INVX2           osu05_stdcells  144.000000
U21                       INVX2           osu05_stdcells  144.000000
U22                       INVX2           osu05_stdcells  144.000000
U23                       INVX2           osu05_stdcells  144.000000
U24                       INVX2           osu05_stdcells  144.000000
U25                       BUFX2           osu05_stdcells  216.000000
U26                       BUFX2           osu05_stdcells  216.000000
U27                       BUFX2           osu05_stdcells  216.000000
U28                       BUFX2           osu05_stdcells  216.000000
U29                       BUFX2           osu05_stdcells  216.000000
U30                       BUFX2           osu05_stdcells  216.000000
U31                       BUFX2           osu05_stdcells  216.000000
U32                       INVX2           osu05_stdcells  144.000000
U33                       BUFX2           osu05_stdcells  216.000000
U34                       INVX2           osu05_stdcells  144.000000
U35                       BUFX2           osu05_stdcells  216.000000
U36                       BUFX2           osu05_stdcells  216.000000
U37                       INVX2           osu05_stdcells  144.000000
U38                       INVX2           osu05_stdcells  144.000000
U39                       INVX2           osu05_stdcells  144.000000
U40                       INVX2           osu05_stdcells  144.000000
U41                       INVX2           osu05_stdcells  144.000000
U42                       INVX2           osu05_stdcells  144.000000
U43                       INVX2           osu05_stdcells  144.000000
U44                       BUFX2           osu05_stdcells  216.000000
U45                       BUFX2           osu05_stdcells  216.000000
U46                       BUFX2           osu05_stdcells  216.000000
U47                       INVX2           osu05_stdcells  144.000000
U48                       INVX2           osu05_stdcells  144.000000
U49                       INVX2           osu05_stdcells  144.000000
U50                       INVX2           osu05_stdcells  144.000000
U51                       INVX2           osu05_stdcells  144.000000
U52                       INVX2           osu05_stdcells  144.000000
U53                       INVX2           osu05_stdcells  144.000000
U54                       INVX2           osu05_stdcells  144.000000
U55                       INVX2           osu05_stdcells  144.000000
U56                       INVX2           osu05_stdcells  144.000000
U57                       INVX2           osu05_stdcells  144.000000
U58                       BUFX2           osu05_stdcells  216.000000
U59                       BUFX2           osu05_stdcells  216.000000
U60                       BUFX2           osu05_stdcells  216.000000
U61                       BUFX2           osu05_stdcells  216.000000
U62                       BUFX2           osu05_stdcells  216.000000
U63                       BUFX2           osu05_stdcells  216.000000
U64                       BUFX2           osu05_stdcells  216.000000
U65                       BUFX2           osu05_stdcells  216.000000
U66                       INVX2           osu05_stdcells  144.000000
U67                       INVX2           osu05_stdcells  144.000000
U68                       INVX2           osu05_stdcells  144.000000
U69                       INVX2           osu05_stdcells  144.000000
U70                       INVX2           osu05_stdcells  144.000000
U71                       OR2X1           osu05_stdcells  288.000000
U72                       BUFX2           osu05_stdcells  216.000000
U73                       BUFX2           osu05_stdcells  216.000000
U74                       BUFX2           osu05_stdcells  216.000000
U75                       BUFX2           osu05_stdcells  216.000000
U76                       OR2X1           osu05_stdcells  288.000000
U77                       OR2X1           osu05_stdcells  288.000000
U78                       BUFX2           osu05_stdcells  216.000000
U79                       BUFX2           osu05_stdcells  216.000000
U80                       BUFX2           osu05_stdcells  216.000000
U81                       INVX2           osu05_stdcells  144.000000
U82                       AND2X2          osu05_stdcells  288.000000
U83                       INVX2           osu05_stdcells  144.000000
U84                       OR2X1           osu05_stdcells  288.000000
U85                       OR2X1           osu05_stdcells  288.000000
U86                       INVX2           osu05_stdcells  144.000000
U87                       AND2X2          osu05_stdcells  288.000000
U88                       INVX2           osu05_stdcells  144.000000
U89                       BUFX2           osu05_stdcells  216.000000
U90                       BUFX2           osu05_stdcells  216.000000
U91                       BUFX2           osu05_stdcells  216.000000
U92                       BUFX2           osu05_stdcells  216.000000
U93                       BUFX2           osu05_stdcells  216.000000
U94                       BUFX2           osu05_stdcells  216.000000
U95                       INVX2           osu05_stdcells  144.000000
U96                       BUFX2           osu05_stdcells  216.000000
U97                       INVX2           osu05_stdcells  144.000000
U98                       BUFX2           osu05_stdcells  216.000000
U99                       INVX2           osu05_stdcells  144.000000
U100                      BUFX2           osu05_stdcells  216.000000
U101                      BUFX2           osu05_stdcells  216.000000
U102                      BUFX2           osu05_stdcells  216.000000
U103                      BUFX2           osu05_stdcells  216.000000
U104                      BUFX2           osu05_stdcells  216.000000
U105                      INVX2           osu05_stdcells  144.000000
U106                      BUFX2           osu05_stdcells  216.000000
U107                      BUFX2           osu05_stdcells  216.000000
U108                      BUFX2           osu05_stdcells  216.000000
U109                      XOR2X1          osu05_stdcells  504.000000
U110                      XOR2X1          osu05_stdcells  504.000000
U111                      INVX2           osu05_stdcells  144.000000
U112                      INVX2           osu05_stdcells  144.000000
U113                      INVX2           osu05_stdcells  144.000000
U114                      INVX2           osu05_stdcells  144.000000
U115                      INVX2           osu05_stdcells  144.000000
U116                      INVX2           osu05_stdcells  144.000000
U117                      INVX2           osu05_stdcells  144.000000
U118                      INVX2           osu05_stdcells  144.000000
U119                      INVX2           osu05_stdcells  144.000000
U120                      INVX2           osu05_stdcells  144.000000
U121                      INVX2           osu05_stdcells  144.000000
U122                      INVX2           osu05_stdcells  144.000000
U123                      INVX2           osu05_stdcells  144.000000
U124                      INVX2           osu05_stdcells  144.000000
U125                      INVX2           osu05_stdcells  144.000000
U126                      INVX2           osu05_stdcells  144.000000
U127                      INVX2           osu05_stdcells  144.000000
U128                      INVX2           osu05_stdcells  144.000000
U129                      INVX2           osu05_stdcells  144.000000
U130                      INVX2           osu05_stdcells  144.000000
U131                      INVX2           osu05_stdcells  144.000000
U132                      INVX2           osu05_stdcells  144.000000
U133                      INVX2           osu05_stdcells  144.000000
U134                      INVX2           osu05_stdcells  144.000000
U135                      INVX2           osu05_stdcells  144.000000
U136                      INVX2           osu05_stdcells  144.000000
U137                      INVX2           osu05_stdcells  144.000000
U138                      INVX2           osu05_stdcells  144.000000
U139                      INVX2           osu05_stdcells  144.000000
U140                      INVX2           osu05_stdcells  144.000000
U141                      INVX2           osu05_stdcells  144.000000
U142                      INVX2           osu05_stdcells  144.000000
U143                      INVX2           osu05_stdcells  144.000000
U144                      INVX2           osu05_stdcells  144.000000
U145                      INVX2           osu05_stdcells  144.000000
U146                      INVX2           osu05_stdcells  144.000000
U147                      INVX2           osu05_stdcells  144.000000
U148                      INVX2           osu05_stdcells  144.000000
U149                      INVX2           osu05_stdcells  144.000000
U150                      INVX2           osu05_stdcells  144.000000
U151                      INVX2           osu05_stdcells  144.000000
U152                      INVX2           osu05_stdcells  144.000000
U153                      INVX2           osu05_stdcells  144.000000
U154                      INVX2           osu05_stdcells  144.000000
U155                      INVX2           osu05_stdcells  144.000000
U156                      INVX2           osu05_stdcells  144.000000
U157                      INVX2           osu05_stdcells  144.000000
U158                      INVX2           osu05_stdcells  144.000000
U159                      INVX2           osu05_stdcells  144.000000
U160                      INVX2           osu05_stdcells  144.000000
U161                      INVX2           osu05_stdcells  144.000000
U162                      INVX2           osu05_stdcells  144.000000
U163                      INVX2           osu05_stdcells  144.000000
U164                      INVX2           osu05_stdcells  144.000000
U165                      INVX2           osu05_stdcells  144.000000
U166                      INVX2           osu05_stdcells  144.000000
U167                      INVX2           osu05_stdcells  144.000000
U168                      INVX2           osu05_stdcells  144.000000
U169                      INVX2           osu05_stdcells  144.000000
U170                      INVX2           osu05_stdcells  144.000000
U171                      INVX2           osu05_stdcells  144.000000
U172                      INVX2           osu05_stdcells  144.000000
U173                      INVX2           osu05_stdcells  144.000000
U174                      INVX2           osu05_stdcells  144.000000
U175                      INVX2           osu05_stdcells  144.000000
U176                      INVX2           osu05_stdcells  144.000000
U177                      INVX2           osu05_stdcells  144.000000
U178                      INVX2           osu05_stdcells  144.000000
U179                      INVX2           osu05_stdcells  144.000000
U180                      INVX2           osu05_stdcells  144.000000
U181                      INVX2           osu05_stdcells  144.000000
U182                      INVX2           osu05_stdcells  144.000000
U183                      INVX2           osu05_stdcells  144.000000
U184                      INVX2           osu05_stdcells  144.000000
U185                      INVX2           osu05_stdcells  144.000000
U186                      INVX2           osu05_stdcells  144.000000
U187                      INVX2           osu05_stdcells  144.000000
U188                      INVX2           osu05_stdcells  144.000000
U189                      INVX2           osu05_stdcells  144.000000
U190                      INVX2           osu05_stdcells  144.000000
U191                      INVX2           osu05_stdcells  144.000000
U192                      INVX2           osu05_stdcells  144.000000
U193                      INVX2           osu05_stdcells  144.000000
U194                      INVX2           osu05_stdcells  144.000000
U195                      INVX2           osu05_stdcells  144.000000
U196                      INVX2           osu05_stdcells  144.000000
U197                      INVX2           osu05_stdcells  144.000000
U198                      INVX2           osu05_stdcells  144.000000
U199                      INVX2           osu05_stdcells  144.000000
U200                      INVX2           osu05_stdcells  144.000000
U201                      INVX2           osu05_stdcells  144.000000
U202                      INVX2           osu05_stdcells  144.000000
U203                      INVX2           osu05_stdcells  144.000000
U204                      INVX2           osu05_stdcells  144.000000
U205                      INVX2           osu05_stdcells  144.000000
U206                      INVX2           osu05_stdcells  144.000000
U207                      INVX2           osu05_stdcells  144.000000
U208                      INVX2           osu05_stdcells  144.000000
U209                      INVX2           osu05_stdcells  144.000000
U210                      INVX2           osu05_stdcells  144.000000
U211                      INVX2           osu05_stdcells  144.000000
U212                      INVX2           osu05_stdcells  144.000000
U213                      INVX2           osu05_stdcells  144.000000
U214                      INVX2           osu05_stdcells  144.000000
U215                      INVX2           osu05_stdcells  144.000000
U216                      INVX2           osu05_stdcells  144.000000
U217                      INVX2           osu05_stdcells  144.000000
U218                      INVX2           osu05_stdcells  144.000000
U219                      INVX2           osu05_stdcells  144.000000
U220                      INVX2           osu05_stdcells  144.000000
U221                      INVX2           osu05_stdcells  144.000000
U222                      INVX2           osu05_stdcells  144.000000
U223                      INVX2           osu05_stdcells  144.000000
U224                      INVX2           osu05_stdcells  144.000000
U225                      INVX2           osu05_stdcells  144.000000
U226                      INVX2           osu05_stdcells  144.000000
U227                      INVX2           osu05_stdcells  144.000000
U228                      INVX2           osu05_stdcells  144.000000
U229                      INVX2           osu05_stdcells  144.000000
U230                      INVX2           osu05_stdcells  144.000000
U231                      INVX2           osu05_stdcells  144.000000
U232                      INVX2           osu05_stdcells  144.000000
U233                      INVX2           osu05_stdcells  144.000000
U234                      INVX2           osu05_stdcells  144.000000
U235                      INVX2           osu05_stdcells  144.000000
U236                      INVX2           osu05_stdcells  144.000000
U237                      INVX2           osu05_stdcells  144.000000
U238                      INVX2           osu05_stdcells  144.000000
U239                      INVX2           osu05_stdcells  144.000000
U240                      INVX2           osu05_stdcells  144.000000
U241                      INVX2           osu05_stdcells  144.000000
U242                      INVX2           osu05_stdcells  144.000000
U243                      INVX2           osu05_stdcells  144.000000
U244                      INVX2           osu05_stdcells  144.000000
U245                      INVX2           osu05_stdcells  144.000000
U246                      INVX2           osu05_stdcells  144.000000
U247                      INVX2           osu05_stdcells  144.000000
U248                      INVX2           osu05_stdcells  144.000000
U249                      INVX2           osu05_stdcells  144.000000
U250                      INVX2           osu05_stdcells  144.000000
U251                      INVX2           osu05_stdcells  144.000000
U252                      INVX2           osu05_stdcells  144.000000
U253                      INVX2           osu05_stdcells  144.000000
U254                      INVX2           osu05_stdcells  144.000000
U255                      INVX2           osu05_stdcells  144.000000
U256                      INVX2           osu05_stdcells  144.000000
U257                      INVX2           osu05_stdcells  144.000000
U258                      INVX2           osu05_stdcells  144.000000
U259                      INVX2           osu05_stdcells  144.000000
U260                      INVX2           osu05_stdcells  144.000000
U261                      INVX2           osu05_stdcells  144.000000
U262                      INVX2           osu05_stdcells  144.000000
U263                      INVX2           osu05_stdcells  144.000000
U264                      INVX2           osu05_stdcells  144.000000
U265                      INVX2           osu05_stdcells  144.000000
U266                      INVX2           osu05_stdcells  144.000000
U267                      INVX2           osu05_stdcells  144.000000
U268                      INVX2           osu05_stdcells  144.000000
U269                      INVX2           osu05_stdcells  144.000000
U270                      INVX2           osu05_stdcells  144.000000
U271                      INVX2           osu05_stdcells  144.000000
U272                      INVX2           osu05_stdcells  144.000000
U273                      INVX2           osu05_stdcells  144.000000
U274                      INVX2           osu05_stdcells  144.000000
U275                      INVX2           osu05_stdcells  144.000000
U276                      INVX2           osu05_stdcells  144.000000
U277                      INVX2           osu05_stdcells  144.000000
U278                      INVX2           osu05_stdcells  144.000000
U279                      INVX2           osu05_stdcells  144.000000
U280                      INVX2           osu05_stdcells  144.000000
U281                      INVX2           osu05_stdcells  144.000000
U282                      INVX2           osu05_stdcells  144.000000
U283                      INVX2           osu05_stdcells  144.000000
U284                      INVX2           osu05_stdcells  144.000000
U285                      INVX2           osu05_stdcells  144.000000
U286                      INVX2           osu05_stdcells  144.000000
U287                      INVX2           osu05_stdcells  144.000000
U288                      INVX2           osu05_stdcells  144.000000
U289                      INVX2           osu05_stdcells  144.000000
U290                      INVX2           osu05_stdcells  144.000000
U291                      INVX2           osu05_stdcells  144.000000
U292                      INVX2           osu05_stdcells  144.000000
U293                      INVX2           osu05_stdcells  144.000000
U294                      INVX2           osu05_stdcells  144.000000
U295                      INVX2           osu05_stdcells  144.000000
U296                      INVX2           osu05_stdcells  144.000000
U297                      INVX2           osu05_stdcells  144.000000
U298                      INVX2           osu05_stdcells  144.000000
U299                      INVX2           osu05_stdcells  144.000000
U300                      INVX2           osu05_stdcells  144.000000
U301                      INVX2           osu05_stdcells  144.000000
U302                      INVX2           osu05_stdcells  144.000000
U303                      INVX2           osu05_stdcells  144.000000
U304                      INVX2           osu05_stdcells  144.000000
U305                      INVX2           osu05_stdcells  144.000000
U306                      INVX2           osu05_stdcells  144.000000
U307                      INVX2           osu05_stdcells  144.000000
U308                      INVX2           osu05_stdcells  144.000000
U309                      INVX2           osu05_stdcells  144.000000
U310                      INVX2           osu05_stdcells  144.000000
U311                      INVX2           osu05_stdcells  144.000000
U312                      INVX2           osu05_stdcells  144.000000
U313                      INVX2           osu05_stdcells  144.000000
U314                      INVX2           osu05_stdcells  144.000000
U315                      INVX2           osu05_stdcells  144.000000
U316                      INVX2           osu05_stdcells  144.000000
U317                      INVX2           osu05_stdcells  144.000000
U318                      INVX2           osu05_stdcells  144.000000
U319                      INVX2           osu05_stdcells  144.000000
U320                      INVX2           osu05_stdcells  144.000000
U321                      INVX2           osu05_stdcells  144.000000
U322                      INVX2           osu05_stdcells  144.000000
U323                      INVX2           osu05_stdcells  144.000000
U324                      INVX2           osu05_stdcells  144.000000
U325                      INVX2           osu05_stdcells  144.000000
U326                      INVX2           osu05_stdcells  144.000000
U327                      INVX2           osu05_stdcells  144.000000
U328                      INVX2           osu05_stdcells  144.000000
U329                      INVX2           osu05_stdcells  144.000000
U330                      INVX2           osu05_stdcells  144.000000
U331                      INVX2           osu05_stdcells  144.000000
U332                      INVX2           osu05_stdcells  144.000000
U333                      INVX2           osu05_stdcells  144.000000
U334                      INVX2           osu05_stdcells  144.000000
U335                      INVX2           osu05_stdcells  144.000000
U336                      INVX2           osu05_stdcells  144.000000
U337                      INVX2           osu05_stdcells  144.000000
U338                      INVX2           osu05_stdcells  144.000000
U339                      INVX2           osu05_stdcells  144.000000
U340                      INVX2           osu05_stdcells  144.000000
U341                      INVX2           osu05_stdcells  144.000000
U342                      INVX2           osu05_stdcells  144.000000
U343                      INVX2           osu05_stdcells  144.000000
U344                      INVX2           osu05_stdcells  144.000000
U345                      INVX2           osu05_stdcells  144.000000
U346                      INVX2           osu05_stdcells  144.000000
U347                      INVX2           osu05_stdcells  144.000000
U348                      INVX2           osu05_stdcells  144.000000
U349                      INVX2           osu05_stdcells  144.000000
U350                      INVX2           osu05_stdcells  144.000000
U351                      INVX2           osu05_stdcells  144.000000
U352                      INVX2           osu05_stdcells  144.000000
U353                      INVX2           osu05_stdcells  144.000000
U354                      INVX2           osu05_stdcells  144.000000
U355                      INVX2           osu05_stdcells  144.000000
U356                      INVX2           osu05_stdcells  144.000000
U357                      INVX2           osu05_stdcells  144.000000
U358                      INVX2           osu05_stdcells  144.000000
U359                      INVX2           osu05_stdcells  144.000000
U360                      INVX2           osu05_stdcells  144.000000
U361                      INVX2           osu05_stdcells  144.000000
U362                      INVX2           osu05_stdcells  144.000000
U363                      INVX2           osu05_stdcells  144.000000
U364                      INVX2           osu05_stdcells  144.000000
U365                      INVX2           osu05_stdcells  144.000000
U366                      INVX2           osu05_stdcells  144.000000
U367                      INVX2           osu05_stdcells  144.000000
U368                      INVX2           osu05_stdcells  144.000000
U369                      INVX2           osu05_stdcells  144.000000
U370                      INVX2           osu05_stdcells  144.000000
U371                      INVX2           osu05_stdcells  144.000000
U372                      INVX2           osu05_stdcells  144.000000
U373                      INVX2           osu05_stdcells  144.000000
U374                      INVX2           osu05_stdcells  144.000000
U375                      INVX2           osu05_stdcells  144.000000
U376                      INVX2           osu05_stdcells  144.000000
U377                      INVX2           osu05_stdcells  144.000000
U378                      INVX2           osu05_stdcells  144.000000
U379                      INVX2           osu05_stdcells  144.000000
U380                      INVX2           osu05_stdcells  144.000000
U381                      INVX2           osu05_stdcells  144.000000
U382                      INVX2           osu05_stdcells  144.000000
U383                      INVX2           osu05_stdcells  144.000000
U384                      INVX2           osu05_stdcells  144.000000
U385                      INVX2           osu05_stdcells  144.000000
U386                      INVX2           osu05_stdcells  144.000000
U387                      INVX2           osu05_stdcells  144.000000
U388                      INVX2           osu05_stdcells  144.000000
U389                      INVX2           osu05_stdcells  144.000000
U390                      INVX2           osu05_stdcells  144.000000
U391                      INVX2           osu05_stdcells  144.000000
U392                      INVX2           osu05_stdcells  144.000000
U393                      INVX2           osu05_stdcells  144.000000
U394                      INVX2           osu05_stdcells  144.000000
U395                      INVX2           osu05_stdcells  144.000000
U396                      INVX2           osu05_stdcells  144.000000
U397                      INVX2           osu05_stdcells  144.000000
U398                      INVX2           osu05_stdcells  144.000000
U399                      INVX2           osu05_stdcells  144.000000
U400                      INVX2           osu05_stdcells  144.000000
U401                      INVX2           osu05_stdcells  144.000000
U402                      INVX2           osu05_stdcells  144.000000
U403                      INVX2           osu05_stdcells  144.000000
U404                      INVX2           osu05_stdcells  144.000000
U405                      INVX2           osu05_stdcells  144.000000
U406                      INVX2           osu05_stdcells  144.000000
U407                      INVX2           osu05_stdcells  144.000000
U408                      INVX2           osu05_stdcells  144.000000
U409                      INVX2           osu05_stdcells  144.000000
U410                      INVX2           osu05_stdcells  144.000000
U411                      NAND3X1         osu05_stdcells  324.000000
U412                      XOR2X1          osu05_stdcells  504.000000
U413                      NOR2X1          osu05_stdcells  216.000000
U414                      AOI21X1         osu05_stdcells  288.000000
U415                      NAND2X1         osu05_stdcells  216.000000
U416                      OAI21X1         osu05_stdcells  207.000000
U417                      XNOR2X1         osu05_stdcells  504.000000
U418                      NOR2X1          osu05_stdcells  216.000000
U419                      XOR2X1          osu05_stdcells  504.000000
dp_tetris/U3              INVX2           osu05_stdcells  144.000000
                                                                    so
dp_tetris/U4              INVX2           osu05_stdcells  144.000000
                                                                    so
dp_tetris/U5              INVX2           osu05_stdcells  144.000000
                                                                    d, so
dp_tetris/U6              INVX2           osu05_stdcells  144.000000
                                                                    d, so
dp_tetris/U7              AND2X2          osu05_stdcells  288.000000
dp_tetris/U8              AND2X2          osu05_stdcells  288.000000
dp_tetris/U9              AND2X2          osu05_stdcells  288.000000
dp_tetris/U10             AND2X2          osu05_stdcells  288.000000
dp_tetris/U11             AND2X2          osu05_stdcells  288.000000
dp_tetris/U54             OAI22X1         osu05_stdcells  360.000000
                                                                    d, so
dp_tetris/U55             OAI22X1         osu05_stdcells  360.000000
                                                                    d, so
dp_tetris/U56             NAND2X1         osu05_stdcells  216.000000
dp_tetris/U57             OAI21X1         osu05_stdcells  207.000000
                                                                    so
dp_tetris/U58             NAND2X1         osu05_stdcells  216.000000
dp_tetris/U59             OAI21X1         osu05_stdcells  207.000000
                                                                    so
dp_tetris/U60             NAND2X1         osu05_stdcells  216.000000
dp_tetris/U61             OAI21X1         osu05_stdcells  207.000000
dp_tetris/U62             NAND3X1         osu05_stdcells  324.000000
dp_tetris/U63             NOR2X1          osu05_stdcells  216.000000
dp_tetris/U64             NOR2X1          osu05_stdcells  216.000000
dp_tetris/U65             OAI21X1         osu05_stdcells  207.000000
dp_tetris/U66             OAI21X1         osu05_stdcells  207.000000
                                                                    d
dp_tetris/U67             OR2X1           osu05_stdcells  288.000000
dp_tetris/U68             NAND2X1         osu05_stdcells  216.000000
dp_tetris/U69             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U70             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U71             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U72             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U73             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U74             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U75             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U76             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U77             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U78             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U79             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U80             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U81             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U82             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U83             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U84             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U85             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U86             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U87             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U88             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U89             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U90             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U91             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U92             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U93             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U94             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U95             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U96             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U97             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U98             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U99             AOI22X1         osu05_stdcells  360.000000
dp_tetris/U100            AOI22X1         osu05_stdcells  360.000000
dp_tetris/U101            NAND3X1         osu05_stdcells  324.000000
dp_tetris/U102            AOI21X1         osu05_stdcells  288.000000
dp_tetris/U103            NOR2X1          osu05_stdcells  216.000000
dp_tetris/U104            NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U3       AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U4       AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U5       AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U6       AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U7       AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U8       AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U9       AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U10      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U11      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U12      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U13      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U14      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U15      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U16      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U20      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U21      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U22      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U23      AND2X2          osu05_stdcells  288.000000
dp_tetris/mymove/U25      INVX2           osu05_stdcells  144.000000
dp_tetris/mymove/U27      INVX2           osu05_stdcells  144.000000
dp_tetris/mymove/U139     INVX2           osu05_stdcells  144.000000
dp_tetris/mymove/U270     INVX2           osu05_stdcells  144.000000
dp_tetris/mymove/U272     INVX2           osu05_stdcells  144.000000
dp_tetris/mymove/U274     INVX2           osu05_stdcells  144.000000
                                                                    d
dp_tetris/mymove/U276     INVX2           osu05_stdcells  144.000000
                                                                    d
dp_tetris/mymove/U279     INVX2           osu05_stdcells  144.000000
dp_tetris/mymove/U291     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U292     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U293     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U294     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U295     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U296     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U297     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U298     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U299     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U300     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U301     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U302     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U303     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U304     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U305     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U306     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U307     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U308     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U309     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U310     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U311     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U312     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U313     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U314     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U315     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U316     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U317     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U318     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U319     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U320     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U321     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U322     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U323     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U324     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U325     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U326     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U327     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U328     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U329     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U330     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U331     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U332     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U333     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U334     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U335     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U336     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U337     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U338     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U339     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U340     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U341     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U342     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U343     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U344     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U345     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U346     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U347     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U348     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U349     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U350     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U351     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U352     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U353     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U354     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U355     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U356     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U357     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U358     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U359     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U360     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U361     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U362     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U363     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U364     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U365     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U366     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U367     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U368     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U369     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U370     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U371     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U372     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U373     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U374     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U375     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U376     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U377     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U378     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U379     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U380     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U381     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U382     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U383     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U384     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U385     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U386     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U387     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U388     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U389     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U390     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U391     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U392     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U393     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U394     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U395     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U396     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U397     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U398     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U399     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U400     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U401     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U402     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U403     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U404     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U405     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U406     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U407     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U408     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U409     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U410     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U411     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U412     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U413     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U414     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U415     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U416     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U417     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U418     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U419     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U420     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U421     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U422     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U423     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U424     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U425     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U426     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U427     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U428     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U429     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U430     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U431     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U432     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U433     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U434     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U435     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U436     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U437     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U438     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U439     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U440     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U441     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U442     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U443     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U444     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U445     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U446     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U447     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U448     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U449     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U450     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U451     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U452     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U453     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U454     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U455     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U456     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U457     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U458     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U459     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U460     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U461     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U462     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U463     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U464     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U465     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U466     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U467     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U468     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U469     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U470     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U471     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U472     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U473     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U474     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U475     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U476     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U477     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U478     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U479     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U480     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U481     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U482     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U483     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U484     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U485     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U486     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U487     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U488     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U489     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U490     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U491     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U492     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U493     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U494     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U495     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U496     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U497     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U498     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U499     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U500     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U501     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U502     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U503     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U504     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U505     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U506     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U507     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U508     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U509     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U510     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U511     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U512     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U513     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U514     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U515     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U516     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U517     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U518     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U519     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U520     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U521     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U522     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U523     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U524     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U525     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U526     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U527     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U528     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U529     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U530     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U531     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U532     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U533     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U534     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U535     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U536     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U537     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U538     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U539     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U540     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U541     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U542     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U543     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U544     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U545     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U546     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U547     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U548     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U549     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U550     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U551     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U552     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U553     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U554     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U555     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U556     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U557     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U558     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U559     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U560     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U561     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U562     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U563     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U564     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U565     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U566     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U567     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U568     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U569     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U570     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U571     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U572     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U573     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U574     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U575     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U576     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U577     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U578     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U579     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U580     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U581     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U582     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U583     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U584     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U585     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U586     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U587     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U588     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U589     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U590     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U591     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U592     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U593     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U594     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U595     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U596     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U597     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U598     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U599     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U600     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U601     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U602     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U603     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U604     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U605     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U606     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U607     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U608     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U609     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U610     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U611     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U612     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U613     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U614     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U615     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U616     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U617     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U618     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U619     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U620     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U621     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U622     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U623     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U624     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U625     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U626     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U627     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U628     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U629     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U630     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U631     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U632     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U633     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U634     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U635     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U636     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U637     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U638     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U639     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U640     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U641     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U642     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U643     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U644     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U645     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U646     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U647     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U648     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U649     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U650     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U651     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U652     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U653     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U654     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U655     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U656     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U657     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U658     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U659     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U660     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U661     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U662     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U663     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U664     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U665     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U666     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U667     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U668     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U669     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U670     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U671     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U672     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U673     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U674     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U675     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U676     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U677     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U678     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U679     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U680     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U681     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U682     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U683     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U684     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U685     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U686     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U687     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U688     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U689     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U690     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U691     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U692     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U693     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U694     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U695     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U696     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U697     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U698     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U699     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U700     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U701     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U702     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U703     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U705     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U706     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U707     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U708     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U709     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U710     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U711     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U712     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U713     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U714     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U715     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U716     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U717     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U718     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U719     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U720     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U721     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U722     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U723     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U724     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U725     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U726     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U727     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U728     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U729     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U730     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U731     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U732     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U733     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U734     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U735     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U736     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U737     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U738     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U739     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U740     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U741     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U742     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U743     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U744     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U745     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U746     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U747     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U748     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U749     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U750     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U751     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U752     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U753     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U754     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U755     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U756     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U757     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U758     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U759     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U760     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U761     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U762     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U763     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U764     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U765     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U766     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U767     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U768     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U769     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U770     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U771     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U772     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U773     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U774     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U775     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U776     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U777     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U778     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U779     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U780     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U781     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U782     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U783     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U784     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U785     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U786     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U787     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U788     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U790     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U792     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U793     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U794     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U795     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U796     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U797     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U798     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U799     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U800     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U801     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U802     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U803     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U804     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U805     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U806     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U807     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U808     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U809     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U810     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U811     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U812     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U813     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U814     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U815     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U816     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U817     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U818     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U819     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U820     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U821     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U822     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U823     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U824     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U825     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U826     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U827     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U828     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U829     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U830     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U831     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U832     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U833     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U834     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U835     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U836     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U837     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U838     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U839     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U840     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U842     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U843     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U844     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U845     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U846     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U847     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U848     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U849     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U850     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U851     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U852     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U853     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U854     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U855     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U856     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U857     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U858     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U859     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U860     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U861     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U862     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U863     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U864     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U865     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U866     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U867     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U868     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U869     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U870     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U871     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U872     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U873     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U874     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U875     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U876     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U877     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U878     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U879     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U880     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U881     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U882     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U883     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U884     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U885     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U886     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U887     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U888     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U889     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U890     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U891     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U892     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U893     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U894     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U895     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U897     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U898     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U899     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U900     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U901     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U902     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U903     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U904     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U905     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U906     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U907     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U908     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U909     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U910     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U911     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U912     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U913     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U914     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U915     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U916     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U917     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U918     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U919     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U920     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U921     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U922     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U923     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U924     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U925     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U926     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U927     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U928     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U929     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U930     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U931     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U932     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U933     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U934     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U935     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U936     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U937     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U938     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U939     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U940     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U941     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U942     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U943     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U944     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U945     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U946     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U947     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U948     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U949     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U950     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U951     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U952     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U953     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U954     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U955     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U957     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U958     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U959     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U960     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U961     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U962     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U963     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U964     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U965     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U966     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U967     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U968     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U969     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U970     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U971     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U972     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U973     OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U974     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U975     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U976     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U977     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U978     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U979     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U980     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U981     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U982     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U983     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U984     NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U985     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U986     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U987     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U988     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U989     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U990     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U991     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U992     NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U993     AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U994     OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U995     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U996     OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U997     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U998     NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U999     AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1000    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1001    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1002    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1003    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1004    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1005    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1006    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1007    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1008    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1009    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1010    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1011    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1012    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1014    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1015    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1016    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1017    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1018    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1019    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1020    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1021    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1022    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1023    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1024    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1025    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1026    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1027    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1028    OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U1029    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1030    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1031    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1032    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1033    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1034    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1035    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1036    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1037    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1038    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1039    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1040    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1041    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1042    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1043    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1044    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1045    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1046    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1047    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1048    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1050    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1051    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1052    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1053    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1054    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1055    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1056    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1057    OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U1058    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1059    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1060    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1061    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1062    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1063    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1064    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1065    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1066    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1067    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1068    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1069    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1070    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1071    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1072    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1073    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1074    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1075    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1076    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1077    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1078    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1079    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1080    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1081    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1082    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1083    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1084    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1085    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1086    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1087    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1088    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1089    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1090    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1091    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1092    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1093    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1094    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1095    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1096    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1097    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1098    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1099    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1100    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1101    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1102    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1103    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1104    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1105    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1106    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1107    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1108    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1109    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1110    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1111    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1112    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1113    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1114    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1115    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1116    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1117    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1118    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1119    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1120    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1121    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1122    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1123    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1124    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1125    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1126    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1127    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1128    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1129    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1130    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1131    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1132    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1133    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1134    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1135    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1136    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1138    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1139    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1140    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1141    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1142    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1143    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1144    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1145    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1146    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1147    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1148    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1149    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1150    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1151    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1152    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1153    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1154    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1155    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1156    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1157    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1158    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1159    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1160    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1161    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1162    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1163    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1164    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1165    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1166    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1167    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1168    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1169    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1170    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1171    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1172    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1173    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1174    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1175    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1176    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1177    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1178    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1179    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1180    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1181    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1182    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1183    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1184    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1185    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1186    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1187    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1188    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1189    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1190    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1191    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1192    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1193    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1194    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1195    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1196    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1197    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1198    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1199    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1200    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1201    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1202    OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U1203    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1204    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1205    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1206    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1207    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1208    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1209    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1210    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1211    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1212    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1213    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1214    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1215    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1217    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1218    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1219    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1222    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1223    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1225    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1226    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1227    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1228    OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U1229    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1230    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1231    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1232    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1233    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1234    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1235    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1236    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1237    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1238    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1239    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1240    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1241    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1242    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1243    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1244    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1245    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1246    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1247    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1248    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1249    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1250    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1251    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1252    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1253    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1254    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1255    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1256    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1257    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1258    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1259    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1260    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1261    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1262    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1263    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1264    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1265    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1266    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1267    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1268    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1269    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1270    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1271    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1272    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1273    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1274    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1275    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1276    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1278    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1279    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1280    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1281    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1282    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1283    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1284    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1285    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1286    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1287    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1288    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1289    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1290    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1291    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1292    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1293    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1294    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1295    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1296    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1297    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1298    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1299    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1300    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1301    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1302    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1303    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1304    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1305    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1306    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1307    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1308    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1309    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1310    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1311    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1312    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1313    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1314    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1315    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1316    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1317    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1318    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1319    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1320    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1321    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1322    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1323    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1324    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1325    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1326    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1327    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1328    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1329    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1330    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1331    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1332    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1333    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1334    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1335    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1336    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1337    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1338    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1339    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1340    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1341    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1342    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1343    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1344    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1345    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1346    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1349    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1350    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1351    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1352    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1353    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1354    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1356    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1357    AOI21X1         osu05_stdcells  288.000000
dp_tetris/mymove/U1358    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1359    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1360    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1361    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1363    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1364    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1365    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1366    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1367    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1368    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1369    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1370    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1371    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1372    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1373    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1374    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1375    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1376    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1377    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1378    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1379    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1380    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1381    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1382    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1383    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1384    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1386    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1387    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1388    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1389    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1390    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1391    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1392    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1393    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1394    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1395    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1396    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1397    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1398    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1399    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1400    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1401    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1402    XOR2X1          osu05_stdcells  504.000000
dp_tetris/mymove/U1403    XOR2X1          osu05_stdcells  504.000000
dp_tetris/mymove/U1404    XOR2X1          osu05_stdcells  504.000000
dp_tetris/mymove/U1405    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1406    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/U1407    XOR2X1          osu05_stdcells  504.000000
dp_tetris/mymove/U1408    XOR2X1          osu05_stdcells  504.000000
dp_tetris/mymove/U1409    XOR2X1          osu05_stdcells  504.000000
dp_tetris/mymove/U1410    XOR2X1          osu05_stdcells  504.000000
dp_tetris/mymove/U1411    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1412    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1413    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1414    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1415    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1416    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1417    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1418    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1419    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1420    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1421    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1422    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1423    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1424    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1425    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1426    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1427    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1428    AOI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1429    OAI22X1         osu05_stdcells  360.000000
dp_tetris/mymove/U1430    OR2X1           osu05_stdcells  288.000000
dp_tetris/mymove/U1431    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1432    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1433    NAND2X1         osu05_stdcells  216.000000
                                                                    d
dp_tetris/mymove/U1434    OAI21X1         osu05_stdcells  207.000000
dp_tetris/mymove/U1435    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1436    NAND2X1         osu05_stdcells  216.000000
                                                                    d
dp_tetris/mymove/U1437    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1438    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1439    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1440    NAND3X1         osu05_stdcells  324.000000
dp_tetris/mymove/U1441    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1442    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1443    NAND2X1         osu05_stdcells  216.000000
dp_tetris/mymove/U1445    NOR2X1          osu05_stdcells  216.000000
dp_tetris/mymove/location_temp_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/location_temp_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/location_temp_reg[2]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/location_temp_reg[3]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/location_temp_reg[4]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[2]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[3]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[4]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[5]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[6]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[7]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[8]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[9]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[10]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[11]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[12]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[13]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[14]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[15]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[16]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[17]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[18]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[19]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[20]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[21]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[22]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[23]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[24]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[25]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[26]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[27]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[28]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[29]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[30]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_board_state_reg[31]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_location_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_location_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_location_reg[2]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_location_reg[3]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_location_reg[4]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_rotation_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/new_rotation_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/old_location_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/old_location_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/old_location_reg[2]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/old_location_reg[3]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/old_location_reg[4]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/old_rotation_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/old_rotation_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/r1433/U1_1_1
                          HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_tetris/mymove/r1433/U1_1_2
                          HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_tetris/mymove/r1433/U1_1_3
                          HAX1            osu05_stdcells  720.000000
                                                                    mo, r
dp_tetris/mymove/rotation_temp_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/rotation_temp_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/mymove/touched_reg
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/U3     AND2X2          osu05_stdcells  288.000000
dp_tetris/myredraw/U4     AND2X2          osu05_stdcells  288.000000
dp_tetris/myredraw/U5     AND2X2          osu05_stdcells  288.000000
dp_tetris/myredraw/U6     AND2X2          osu05_stdcells  288.000000
dp_tetris/myredraw/U7     AND2X2          osu05_stdcells  288.000000
dp_tetris/myredraw/U8     AND2X2          osu05_stdcells  288.000000
dp_tetris/myredraw/U9     AND2X2          osu05_stdcells  288.000000
dp_tetris/myredraw/U10    AND2X2          osu05_stdcells  288.000000
dp_tetris/myredraw/U11    AND2X2          osu05_stdcells  288.000000
dp_tetris/myredraw/U12    AND2X2          osu05_stdcells  288.000000
dp_tetris/myredraw/U45    INVX2           osu05_stdcells  144.000000
dp_tetris/myredraw/U46    INVX2           osu05_stdcells  144.000000
dp_tetris/myredraw/U47    INVX2           osu05_stdcells  144.000000
dp_tetris/myredraw/U98    OAI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U99    OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U100   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U101   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U102   AOI21X1         osu05_stdcells  288.000000
                                                                    d
dp_tetris/myredraw/U103   OAI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U104   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U105   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U106   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U107   OAI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U108   AOI21X1         osu05_stdcells  288.000000
dp_tetris/myredraw/U109   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U110   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U111   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U112   OAI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U113   AOI21X1         osu05_stdcells  288.000000
dp_tetris/myredraw/U114   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U115   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U116   NOR2X1          osu05_stdcells  216.000000
                                                                    d
dp_tetris/myredraw/U117   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U118   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U119   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U120   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U121   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U122   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U123   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U124   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U125   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U126   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U127   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U128   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U129   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U130   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U131   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U132   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U133   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U134   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U135   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U136   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U137   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U138   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U139   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U140   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U141   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U142   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U143   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U144   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U145   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U146   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U147   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U148   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U149   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U150   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U151   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U152   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U153   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U154   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U155   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U156   AOI21X1         osu05_stdcells  288.000000
dp_tetris/myredraw/U157   AOI21X1         osu05_stdcells  288.000000
dp_tetris/myredraw/U158   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U159   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U160   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U161   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U162   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U163   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U164   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U165   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U166   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U167   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U168   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U169   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U170   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U171   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U172   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U173   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U174   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U175   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U176   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U177   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U178   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U179   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U180   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U181   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U182   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U183   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U184   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U185   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U186   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U187   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U188   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U189   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U190   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U191   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U192   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U193   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U194   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U195   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U196   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U197   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U198   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U199   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U200   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U201   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U202   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U203   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U204   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U205   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U206   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U207   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U208   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U209   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U210   AOI21X1         osu05_stdcells  288.000000
dp_tetris/myredraw/U211   AOI21X1         osu05_stdcells  288.000000
dp_tetris/myredraw/U212   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U213   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U214   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U215   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U216   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U217   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U218   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U219   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U220   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U221   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U222   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U223   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U224   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U225   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U226   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U227   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U228   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U229   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U230   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U231   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U232   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U233   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U234   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U235   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U236   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U237   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U238   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U239   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U240   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U241   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U242   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U243   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U244   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U245   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U246   AOI22X1         osu05_stdcells  360.000000
                                                                    d
dp_tetris/myredraw/U247   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U248   AOI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U249   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U250   OAI22X1         osu05_stdcells  360.000000
dp_tetris/myredraw/U251   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U252   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U253   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U254   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U255   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U256   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U257   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U258   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U259   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U260   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U261   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U262   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U263   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U264   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U265   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U266   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U267   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U268   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U269   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U270   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U271   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U272   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U273   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U274   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U275   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U276   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U277   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U278   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U279   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U280   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U281   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U282   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U283   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U284   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U285   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U286   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U287   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U288   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U289   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U290   OAI21X1         osu05_stdcells  207.000000
dp_tetris/myredraw/U291   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U292   AOI21X1         osu05_stdcells  288.000000
dp_tetris/myredraw/U294   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U295   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U296   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U297   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U298   NAND2X1         osu05_stdcells  216.000000
dp_tetris/myredraw/U299   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U300   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U301   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U302   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U303   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U304   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U305   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U306   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U307   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U308   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U309   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U310   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U311   NOR2X1          osu05_stdcells  216.000000
dp_tetris/myredraw/U312   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U313   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/U314   NAND3X1         osu05_stdcells  324.000000
dp_tetris/myredraw/board_out_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[2]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[3]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[4]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[5]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[6]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[7]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[8]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[9]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[10]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[11]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[12]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[13]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[14]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[15]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[16]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[17]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[18]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[19]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[20]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[21]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[22]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[23]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[24]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[25]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[26]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[27]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[28]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[29]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[30]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/board_out_reg[31]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/error_reg
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[2]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[3]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[4]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[5]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[6]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[7]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[8]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[9]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[10]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[11]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[12]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[13]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[14]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[15]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[16]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[17]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[18]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[19]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[20]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[21]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[22]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[23]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[24]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[25]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[26]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[27]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[28]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[29]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[30]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_board_reg[31]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myredraw/temp_error_reg
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myrng/U3        AND2X2          osu05_stdcells  288.000000
dp_tetris/myrng/U4        AND2X2          osu05_stdcells  288.000000
dp_tetris/myrng/U8        OAI21X1         osu05_stdcells  207.000000
dp_tetris/myrng/U9        OAI21X1         osu05_stdcells  207.000000
dp_tetris/myrng/U10       NOR2X1          osu05_stdcells  216.000000
dp_tetris/myrng/random_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myrng/random_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myrng/temp_rand_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
dp_tetris/myrng/temp_rand_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
fsm_tetris/U4             AOI22X1         osu05_stdcells  360.000000
fsm_tetris/U6             AOI22X1         osu05_stdcells  360.000000
fsm_tetris/U8             AOI22X1         osu05_stdcells  360.000000
fsm_tetris/U9             NAND3X1         osu05_stdcells  324.000000
fsm_tetris/U10            AOI22X1         osu05_stdcells  360.000000
fsm_tetris/U11            OAI21X1         osu05_stdcells  207.000000
fsm_tetris/U12            NOR2X1          osu05_stdcells  216.000000
fsm_tetris/U13            NAND2X1         osu05_stdcells  216.000000
fsm_tetris/U14            NAND2X1         osu05_stdcells  216.000000
fsm_tetris/U16            NOR2X1          osu05_stdcells  216.000000
fsm_tetris/U17            AOI22X1         osu05_stdcells  360.000000
fsm_tetris/U19            OAI22X1         osu05_stdcells  360.000000
fsm_tetris/U22            NAND3X1         osu05_stdcells  324.000000
fsm_tetris/U25            NOR2X1          osu05_stdcells  216.000000
fsm_tetris/next_state_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
fsm_tetris/next_state_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
fsm_tetris/next_state_reg[2]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
fsm_tetris/old_state_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
fsm_tetris/old_state_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
fsm_tetris/old_state_reg[2]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
fsm_tetris/prev_state_reg[0]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
fsm_tetris/prev_state_reg[1]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
fsm_tetris/prev_state_reg[2]
                          DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
fsm_tetris/state_reg[0]   DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
fsm_tetris/state_reg[1]   DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
fsm_tetris/state_reg[2]   DFFNEGX1        osu05_stdcells  864.000000
                                                                    n
--------------------------------------------------------------------------------
Total 2027 cells                                          577548.000000
1
report_area 
 
****************************************
Report : area
Design : top_module
Version: U-2022.12-SP7
Date   : Thu Apr 18 10:04:24 2024
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    osu05_stdcells (File: /clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db)

Number of ports:                           37
Number of nets:                          2035
Number of cells:                         2027
Number of combinational cells:           1891
Number of sequential cells:               136
Number of macros/black boxes:               0
Number of buf/inv:                        401
Number of references:                      15

Combinational area:             460044.000000
Buf/Inv area:                    61200.000000
Noncombinational area:          117504.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                577548.000000
Total area:                 undefined
1
report_timing -path full -delay max -max_paths 3 -nworst 1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 3
Design : top_module
Version: U-2022.12-SP7
Date   : Thu Apr 18 10:04:24 2024
****************************************

Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top

  Startpoint: fsm_tetris/state_reg[0]
              (falling edge-triggered flip-flop)
  Endpoint: board_out[9]
            (output port clocked by vclk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fsm_tetris/state_reg[0]/CLK (DFFNEGX1)                  0.00       0.00 f
  fsm_tetris/state_reg[0]/Q (DFFNEGX1)                    0.65       0.65 f
  U259/Y (INVX2)                                          0.26       0.91 r
  dp_tetris/U102/Y (AOI21X1)                              0.17       1.08 f
  dp_tetris/U101/Y (NAND3X1)                              0.29       1.37 r
  U73/Y (BUFX2)                                           0.33       1.70 r
  U37/Y (INVX2)                                           0.58       2.28 f
  dp_tetris/U69/Y (AOI22X1)                               0.49       2.77 r
  U243/Y (INVX2)                                          0.27       3.04 f
  board_out[9] (out)                                      0.00       3.04 f
  data arrival time                                                  3.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fsm_tetris/state_reg[0]
              (falling edge-triggered flip-flop)
  Endpoint: board_out[10]
            (output port clocked by vclk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fsm_tetris/state_reg[0]/CLK (DFFNEGX1)                  0.00       0.00 f
  fsm_tetris/state_reg[0]/Q (DFFNEGX1)                    0.65       0.65 f
  U259/Y (INVX2)                                          0.26       0.91 r
  dp_tetris/U102/Y (AOI21X1)                              0.17       1.08 f
  dp_tetris/U101/Y (NAND3X1)                              0.29       1.37 r
  U74/Y (BUFX2)                                           0.33       1.70 r
  U38/Y (INVX2)                                           0.58       2.28 f
  dp_tetris/U99/Y (AOI22X1)                               0.40       2.68 r
  U136/Y (INVX2)                                          0.28       2.96 f
  board_out[10] (out)                                     0.00       2.96 f
  data arrival time                                                  2.96
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: fsm_tetris/state_reg[0]
              (falling edge-triggered flip-flop)
  Endpoint: board_out[5]
            (output port clocked by vclk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  fsm_tetris/state_reg[0]/CLK (DFFNEGX1)                  0.00       0.00 f
  fsm_tetris/state_reg[0]/Q (DFFNEGX1)                    0.65       0.65 f
  U259/Y (INVX2)                                          0.26       0.91 r
  dp_tetris/U102/Y (AOI21X1)                              0.17       1.08 f
  dp_tetris/U101/Y (NAND3X1)                              0.29       1.37 r
  U73/Y (BUFX2)                                           0.33       1.70 r
  U37/Y (INVX2)                                           0.58       2.28 f
  dp_tetris/U73/Y (AOI22X1)                               0.40       2.68 r
  U229/Y (INVX2)                                          0.28       2.96 f
  board_out[5] (out)                                      0.00       2.96 f
  data arrival time                                                  2.96
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
report_power
Loading db file '/clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : top_module
Version: U-2022.12-SP7
Date   : Thu Apr 18 10:04:24 2024
****************************************


Library(s) Used:

    osu05_stdcells (File: /clear/apps/osu/soc/synopsys/lib/ami05/osu05_stdcells.db)


Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top


Global Operating Voltage = 5    
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  = 417.5773 uW   (69%)
  Net Switching Power  = 184.6217 uW   (31%)
                         ---------
Total Dynamic Power    = 602.1990 uW  (100%)

Cell Leakage Power     = 159.5255 nW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)  i
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential         0.3487        2.3937e-03           33.6146            0.3511  (  58.29%)
combinational  6.8888e-02            0.1822          125.9109            0.2512  (  41.71%)
--------------------------------------------------------------------------------------------------
Total              0.4176 mW         0.1846 mW       159.5255 nW         0.6024 mW
1
redirect timing.rep { report_timing }
redirect cell.rep { report_cell }
redirect power.rep { report_power }
quit

Memory usage for this session 164 Mbytes.
Memory usage for this session including child processes 164 Mbytes.
CPU usage for this session 9 seconds ( 0.00 hours ).
Elapsed time for this session 15 seconds ( 0.00 hours ).

Thank you...
