<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-579</identifier><datestamp>2011-12-15T09:56:56Z</datestamp><dc:title>Capacitance degradation due to fringing field in deep sub-micron MOSFETs with High-K gate dielectrics</dc:title><dc:creator>INANI, A</dc:creator><dc:creator>RAMGOPAL RAO, V</dc:creator><dc:creator>CHENG, B</dc:creator><dc:creator>ZEITZOFF, P</dc:creator><dc:creator>WOO, JCS</dc:creator><dc:subject>capacitance</dc:subject><dc:subject>mosfet</dc:subject><dc:subject>semiconductor device models</dc:subject><dc:description>High-K gate dielectrics have been under extensive investigation for use in sub -100nm MOSFET's to suppress gate leakage.However,thicker gate dielectrics can result in degradation of the electrical performance due to increased fringing fields from the gate to source/drain. In this paper the capacitance degradation resulting from this effect is analyzed &amp; simple technique to model this effect is presented.</dc:description><dc:publisher>IEEE</dc:publisher><dc:date>2009-01-22T05:57:43Z</dc:date><dc:date>2011-11-28T07:14:59Z</dc:date><dc:date>2011-12-15T09:56:56Z</dc:date><dc:date>2009-01-22T05:57:43Z</dc:date><dc:date>2011-11-28T07:14:59Z</dc:date><dc:date>2011-12-15T09:56:56Z</dc:date><dc:date>1999</dc:date><dc:type>Article</dc:type><dc:identifier>Proceeding of the 29th European Solid-State Device Research Conference (V 1), Leuven, Belgium, 13-15 September 1999, 160-163</dc:identifier><dc:identifier>2-86332-245-1</dc:identifier><dc:identifier>http://hdl.handle.net/10054/579</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/579</dc:identifier><dc:language>en</dc:language></oai_dc:dc>