Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Dec 13 21:40:42 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 nolabel_line504/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_blue/tmds_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.137ns  (logic 2.184ns (19.610%)  route 8.953ns (80.390%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 11.910 - 13.468 ) 
    Source Clock Delay      (SCD):    -1.032ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  mhdmicw/clkout1_buf/O
                         net (fo=1127, estimated)     1.558    -1.032    nolabel_line504/clk_pixel
    SLICE_X9Y29          FDRE                                         r  nolabel_line504/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.576 f  nolabel_line504/data_out_reg[5]/Q
                         net (fo=3, estimated)        0.779     0.203    nolabel_line504/sprite_pipe[5]
    SLICE_X9Y29          LUT4 (Prop_lut4_I1_O)        0.124     0.327 f  nolabel_line504/tmds_out[5]_i_7__0/O
                         net (fo=1, estimated)        0.971     1.298    nolabel_line504/tmds_out[5]_i_7__0_n_0
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124     1.422 r  nolabel_line504/tmds_out[5]_i_5__0/O
                         net (fo=23, estimated)       0.721     2.143    nolabel_line504/tmds_out[5]_i_5__0_n_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I5_O)        0.124     2.267 f  nolabel_line504/tmds_out[3]_i_4/O
                         net (fo=4, estimated)        0.734     3.001    nolabel_line504/tmds_out[3]_i_4_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I1_O)        0.124     3.125 r  nolabel_line504/tally[1]_i_5/O
                         net (fo=2, estimated)        0.940     4.065    nolabel_line504/tally[1]_i_5_n_0
    SLICE_X5Y30          LUT5 (Prop_lut5_I2_O)        0.124     4.189 r  nolabel_line504/tally[1]_i_2__1/O
                         net (fo=37, estimated)       0.655     4.844    nolabel_line504/tally[1]_i_2__1_n_0
    SLICE_X4Y29          LUT2 (Prop_lut2_I1_O)        0.153     4.997 r  nolabel_line504/tmds_out[3]_i_2/O
                         net (fo=12, estimated)       0.874     5.871    nolabel_line504/tmds_out[3]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I2_O)        0.327     6.198 r  nolabel_line504/tally[4]_i_11/O
                         net (fo=2, estimated)        0.748     6.946    nolabel_line504/tally[4]_i_11_n_0
    SLICE_X2Y27          LUT3 (Prop_lut3_I0_O)        0.124     7.070 r  nolabel_line504/tally[4]_i_3/O
                         net (fo=8, estimated)        0.770     7.840    nolabel_line504/tally[4]_i_3_n_0
    SLICE_X4Y26          LUT3 (Prop_lut3_I0_O)        0.150     7.990 r  nolabel_line504/tmds_out[9]_i_2/O
                         net (fo=6, estimated)        0.971     8.961    mvg/tmds_out_reg[9]
    SLICE_X1Y26          LUT5 (Prop_lut5_I0_O)        0.354     9.315 r  mvg/tmds_out[9]_i_1/O
                         net (fo=1, estimated)        0.790    10.105    tmds_blue/tmds_out_reg[9]_0[0]
    SLICE_X1Y24          FDRE                                         r  tmds_blue/tmds_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    16.010    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     8.731 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583    10.314    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.405 r  mhdmicw/clkout1_buf/O
                         net (fo=1127, estimated)     1.505    11.910    tmds_blue/clk_pixel
    SLICE_X1Y24          FDRE                                         r  tmds_blue/tmds_out_reg[9]/C
                         clock pessimism              0.553    12.462    
                         clock uncertainty           -0.168    12.294    
    SLICE_X1Y24          FDRE (Setup_fdre_C_D)       -0.305    11.989    tmds_blue/tmds_out_reg[9]
  -------------------------------------------------------------------
                         required time                         11.989    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                  1.884    




