----------------------------------------------------------------------------------
-- Entity: tb_pc
-- Name: Kelly Velten
----------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
library work;
use work.risc_constants.ALL;

entity ram is
generic (
        ram_content : ram_type := (others => (others => '0'))
        );
Port (  clk_in           : in STD_LOGIC;
        write_enable_in  : in STD_LOGIC;
        enable_in        : in STD_LOGIC;
        data_in          : in STD_LOGIC_VECTOR (15 downto 0);
        addr_in          : in STD_LOGIC_VECTOR (7 downto 0);
        
        data_out         : out STD_LOGIC_VECTOR (15 downto 0)
       );
end ram;

architecture Behavioral of ram is
   signal ram: ram_type := ram_content;
   
begin
process (clk_in, enable_in)
	begin
		if rising_edge(clk_in) and enable_in = '1' then
			-- put the input data into the RAM at the specified address if the write enable signal is high
			if (write_enable_in = '1') then
				ram(to_integer(unsigned(addr_in))) <= data_in;
			else
			-- ouput the stored data at addr_in if the ram is enabled
				data_out <= ram(to_integer(unsigned(addr_in)));
			end if;
		end if;
	end process;

end Behavioral;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity tb_pc is
-- Keine Ports, da es eine Testbench ist
end tb_pc;

architecture Behavioral of tb_pc is

    -- Konstanten f체r Operationen
    constant PC_OP_NOP   : STD_LOGIC_VECTOR(1 downto 0) := "00";
    constant PC_OP_INC   : STD_LOGIC_VECTOR(1 downto 0) := "01";
    constant PC_OP_RESET : STD_LOGIC_VECTOR(1 downto 0) := "11";

    -- Komponenten-Deklaration f체r den PC
    component pc
        Port (
            clk_in      : in STD_LOGIC;
            pc_op_in    : in STD_LOGIC_VECTOR (1 downto 0);
            pc_in       : in STD_LOGIC_VECTOR (15 downto 0);
            branch_in   : in STD_LOGIC;
            pc_out      : out STD_LOGIC_VECTOR (7 downto 0)
        );
    end component;

    -- Signale f체r den Test
    signal clk_in      : STD_LOGIC := '0';
    signal pc_op_in    : STD_LOGIC_VECTOR(1 downto 0) := PC_OP_NOP;
    signal pc_in       : STD_LOGIC_VECTOR(15 downto 0) := X"0000";
    signal branch_in   : STD_LOGIC := '0';
    signal pc_out      : STD_LOGIC_VECTOR(7 downto 0);

    -- Test-Taktperiode
    constant clk_period : time := 10 ns;

begin

    -- Instanziierung des DUT (Device Under Test)
    uut: pc
        Port map (
            clk_in      => clk_in,
            pc_op_in    => pc_op_in,
            pc_in       => pc_in,
            branch_in   => branch_in,
            pc_out      => pc_out
        );

    -- Takt-Generator
    clk_process: process
    begin
        while true loop
            clk_in <= '0';
            wait for clk_period / 2;
            clk_in <= '1';
            wait for clk_period / 2;
        end loop;
    end process;

    -- Testf채lle
    test_process: process
    begin
        -- Testfall 1: Initialzustand
        wait for clk_period;
        assert pc_out = "00000000"
        report "Initial PC value incorrect" severity error;

        -- Testfall 2: Inkrementieren
        pc_op_in <= PC_OP_INC;
        wait for clk_period;
        assert pc_out = "00000001"
        report "PC increment incorrect" severity error;

        -- Testfall 3: Branch (Setzen des PC)
        branch_in <= '1';
        pc_in <= X"0055";
        wait for clk_period;
        branch_in <= '0';
        assert pc_out = "01010101"
        report "Branch operation incorrect" severity error;

        -- Testfall 4: Reset
        pc_op_in <= PC_OP_RESET;
        wait for clk_period;
        assert pc_out = "00000000"
        report "PC reset incorrect" severity error;

        -- Testfall 5: No operation (NOP)
        pc_op_in <= PC_OP_NOP;
        wait for clk_period;
        assert pc_out = "00000000"
        report "PC NOP operation incorrect" severity error;

        -- Test abgeschlossen
        report "All test cases passed" severity note;
        wait;
    end process;

end Behavioral;
