#Timing report of worst 76 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: i_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
i_dff_Q_15.QCK[0] (Q_FRAG)                                                                                  13.100    13.100
i_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.393    14.493
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12.t_frag.XAB[0] (T_FRAG)                       2.487    16.980
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                        0.909    17.889
i_dff_Q_15.QD[0] (Q_FRAG)                                                                                    0.000    17.889
data arrival time                                                                                                     17.889

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
i_dff_Q_15.QCK[0] (Q_FRAG)                                                                                  13.100    13.100
clock uncertainty                                                                                            0.000    13.100
cell hold time                                                                                               0.571    13.671
data required time                                                                                                    13.671
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -13.671
data arrival time                                                                                                     17.889
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            4.218


#Path 2
Startpoint: i_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
i_dff_Q_21.QCK[0] (Q_FRAG)                                                                                  14.768    14.768
i_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.393    16.160
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18.t_frag.XAB[0] (T_FRAG)                       2.487    18.648
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_18.t_frag.XZ[0] (T_FRAG)                        0.909    19.557
i_dff_Q_21.QD[0] (Q_FRAG)                                                                                    0.000    19.557
data arrival time                                                                                                     19.557

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
i_dff_Q_21.QCK[0] (Q_FRAG)                                                                                  14.768    14.768
clock uncertainty                                                                                            0.000    14.768
cell hold time                                                                                               0.571    15.338
data required time                                                                                                    15.338
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -15.338
data arrival time                                                                                                     19.557
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            4.218


#Path 3
Startpoint: i_dff_Q_17.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
i_dff_Q_17.QCK[0] (Q_FRAG)                                                                                  16.622    16.622
i_dff_Q_17.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.393    18.015
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14.t_frag.XAB[0] (T_FRAG)                       2.487    20.502
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_14.t_frag.XZ[0] (T_FRAG)                        0.909    21.412
i_dff_Q_17.QD[0] (Q_FRAG)                                                                                    0.000    21.412
data arrival time                                                                                                     21.412

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
i_dff_Q_17.QCK[0] (Q_FRAG)                                                                                  16.622    16.622
clock uncertainty                                                                                            0.000    16.622
cell hold time                                                                                               0.571    17.193
data required time                                                                                                    17.193
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -17.193
data arrival time                                                                                                     21.412
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            4.218


#Path 4
Startpoint: i_dff_Q_4.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
i_dff_Q_4.QCK[0] (Q_FRAG)                                                                                11.172    11.172
i_dff_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    12.565
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.c_frag.BB1[0] (C_FRAG)                       2.208    14.773
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.418    16.191
i_dff_Q_4.QD[0] (Q_FRAG)                                                                                  0.000    16.191
data arrival time                                                                                                  16.191

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
i_dff_Q_4.QCK[0] (Q_FRAG)                                                                                11.172    11.172
clock uncertainty                                                                                         0.000    11.172
cell hold time                                                                                            0.571    11.743
data required time                                                                                                 11.743
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -11.743
data arrival time                                                                                                  16.191
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         4.448


#Path 5
Startpoint: i_dff_Q_22.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
i_dff_Q_22.QCK[0] (Q_FRAG)                                                                                  13.831    13.831
i_dff_Q_22.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.393    15.224
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_19.t_frag.XA1[0] (T_FRAG)                       2.280    17.504
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_19.t_frag.XZ[0] (T_FRAG)                        1.392    18.896
i_dff_Q_22.QD[0] (Q_FRAG)                                                                                    0.000    18.896
data arrival time                                                                                                     18.896

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
i_dff_Q_22.QCK[0] (Q_FRAG)                                                                                  13.831    13.831
clock uncertainty                                                                                            0.000    13.831
cell hold time                                                                                               0.571    14.402
data required time                                                                                                    14.402
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -14.402
data arrival time                                                                                                     18.896
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            4.493


#Path 6
Startpoint: i_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
i_dff_Q_24.QCK[0] (Q_FRAG)                                                                                  13.862    13.862
i_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.393    15.255
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_21.t_frag.XA1[0] (T_FRAG)                       2.280    17.535
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_21.t_frag.XZ[0] (T_FRAG)                        1.392    18.926
i_dff_Q_24.QD[0] (Q_FRAG)                                                                                    0.000    18.926
data arrival time                                                                                                     18.926

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
i_dff_Q_24.QCK[0] (Q_FRAG)                                                                                  13.862    13.862
clock uncertainty                                                                                            0.000    13.862
cell hold time                                                                                               0.571    14.433
data required time                                                                                                    14.433
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -14.433
data arrival time                                                                                                     18.926
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            4.493


#Path 7
Startpoint: i_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
i_dff_Q_25.QCK[0] (Q_FRAG)                                                                                  13.997    13.997
i_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.393    15.389
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.t_frag.XA1[0] (T_FRAG)                       2.280    17.669
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_22.t_frag.XZ[0] (T_FRAG)                        1.392    19.061
i_dff_Q_25.QD[0] (Q_FRAG)                                                                                    0.000    19.061
data arrival time                                                                                                     19.061

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
i_dff_Q_25.QCK[0] (Q_FRAG)                                                                                  13.997    13.997
clock uncertainty                                                                                            0.000    13.997
cell hold time                                                                                               0.571    14.568
data required time                                                                                                    14.568
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -14.568
data arrival time                                                                                                     19.061
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            4.493


#Path 8
Startpoint: i_dff_Q_19.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
i_dff_Q_19.QCK[0] (Q_FRAG)                                                                                  14.897    14.897
i_dff_Q_19.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.393    16.290
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16.t_frag.XA1[0] (T_FRAG)                       2.280    18.569
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_16.t_frag.XZ[0] (T_FRAG)                        1.392    19.961
i_dff_Q_19.QD[0] (Q_FRAG)                                                                                    0.000    19.961
data arrival time                                                                                                     19.961

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
i_dff_Q_19.QCK[0] (Q_FRAG)                                                                                  14.897    14.897
clock uncertainty                                                                                            0.000    14.897
cell hold time                                                                                               0.571    15.468
data required time                                                                                                    15.468
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -15.468
data arrival time                                                                                                     19.961
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            4.493


#Path 9
Startpoint: i_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                  15.805    15.805
i_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.393    17.198
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13.t_frag.XA1[0] (T_FRAG)                       2.280    19.478
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                        1.392    20.870
i_dff_Q_16.QD[0] (Q_FRAG)                                                                                    0.000    20.870
data arrival time                                                                                                     20.870

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
i_dff_Q_16.QCK[0] (Q_FRAG)                                                                                  15.805    15.805
clock uncertainty                                                                                            0.000    15.805
cell hold time                                                                                               0.571    16.376
data required time                                                                                                    16.376
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -16.376
data arrival time                                                                                                     20.870
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            4.493


#Path 10
Startpoint: i_dff_Q_13.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
i_dff_Q_13.QCK[0] (Q_FRAG)                                                                                  14.945    14.945
i_dff_Q_13.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.393    16.338
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_10.t_frag.XA1[0] (T_FRAG)                       2.280    18.617
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                        1.392    20.009
i_dff_Q_13.QD[0] (Q_FRAG)                                                                                    0.000    20.009
data arrival time                                                                                                     20.009

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
i_dff_Q_13.QCK[0] (Q_FRAG)                                                                                  14.945    14.945
clock uncertainty                                                                                            0.000    14.945
cell hold time                                                                                               0.571    15.516
data required time                                                                                                    15.516
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -15.516
data arrival time                                                                                                     20.009
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            4.493


#Path 11
Startpoint: i_dff_Q_12.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dff_Q_12.QCK[0] (Q_FRAG)                                                                                 14.902    14.902
i_dff_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                                                                 1.393    16.294
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.c_frag.BA1[0] (C_FRAG)                       2.280    18.574
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_2.c_frag.CZ[0] (C_FRAG)                        1.392    19.966
i_dff_Q_12.QD[0] (Q_FRAG)                                                                                   0.000    19.966
data arrival time                                                                                                    19.966

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dff_Q_12.QCK[0] (Q_FRAG)                                                                                 14.902    14.902
clock uncertainty                                                                                           0.000    14.902
cell hold time                                                                                              0.571    15.472
data required time                                                                                                   15.472
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -15.472
data arrival time                                                                                                    19.966
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.493


#Path 12
Startpoint: i_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                  13.022    13.022
i_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.393    14.415
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6.t_frag.XA1[0] (T_FRAG)                       2.280    16.694
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                        1.392    18.086
i_dff_Q_8.QD[0] (Q_FRAG)                                                                                    0.000    18.086
data arrival time                                                                                                    18.086

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dff_Q_8.QCK[0] (Q_FRAG)                                                                                  13.022    13.022
clock uncertainty                                                                                           0.000    13.022
cell hold time                                                                                              0.571    13.593
data required time                                                                                                   13.593
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -13.593
data arrival time                                                                                                    18.086
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.493


#Path 13
Startpoint: i_dff_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dff_Q_11.QCK[0] (Q_FRAG)                                                                                 12.893    12.893
i_dff_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                                                 1.393    14.286
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_9.t_frag.XA1[0] (T_FRAG)                       2.280    16.566
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                        1.392    17.957
i_dff_Q_11.QD[0] (Q_FRAG)                                                                                   0.000    17.957
data arrival time                                                                                                    17.957

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dff_Q_11.QCK[0] (Q_FRAG)                                                                                 12.893    12.893
clock uncertainty                                                                                           0.000    12.893
cell hold time                                                                                              0.571    13.464
data required time                                                                                                   13.464
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -13.464
data arrival time                                                                                                    17.957
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.493


#Path 14
Startpoint: i_dff_Q_7.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dff_Q_7.QCK[0] (Q_FRAG)                                                                                  12.006    12.006
i_dff_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.393    13.399
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5.t_frag.XA1[0] (T_FRAG)                       2.280    15.679
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                        1.392    17.070
i_dff_Q_7.QD[0] (Q_FRAG)                                                                                    0.000    17.070
data arrival time                                                                                                    17.070

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dff_Q_7.QCK[0] (Q_FRAG)                                                                                  12.006    12.006
clock uncertainty                                                                                           0.000    12.006
cell hold time                                                                                              0.571    12.577
data required time                                                                                                   12.577
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -12.577
data arrival time                                                                                                    17.070
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.493


#Path 15
Startpoint: i_dff_Q_6.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dff_Q_6.QCK[0] (Q_FRAG)                                                                                  11.173    11.173
i_dff_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.393    12.566
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.c_frag.BA1[0] (C_FRAG)                       2.280    14.845
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT4_O_1.c_frag.CZ[0] (C_FRAG)                        1.392    16.237
i_dff_Q_6.QD[0] (Q_FRAG)                                                                                    0.000    16.237
data arrival time                                                                                                    16.237

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dff_Q_6.QCK[0] (Q_FRAG)                                                                                  11.173    11.173
clock uncertainty                                                                                           0.000    11.173
cell hold time                                                                                              0.571    11.744
data required time                                                                                                   11.744
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -11.744
data arrival time                                                                                                    16.237
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.493


#Path 16
Startpoint: i_dff_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dff_Q_1.QCK[0] (Q_FRAG)                                                                                  12.161    12.161
i_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.393    13.554
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_1.t_frag.XA2[0] (T_FRAG)                       2.241    15.795
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                        1.435    17.229
i_dff_Q_1.QD[0] (Q_FRAG)                                                                                    0.000    17.229
data arrival time                                                                                                    17.229

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dff_Q_1.QCK[0] (Q_FRAG)                                                                                  12.161    12.161
clock uncertainty                                                                                           0.000    12.161
cell hold time                                                                                              0.571    12.732
data required time                                                                                                   12.732
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -12.732
data arrival time                                                                                                    17.229
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.497


#Path 17
Startpoint: i_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dff_Q_5.QCK[0] (Q_FRAG)                                                                                  11.301    11.301
i_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.393    12.694
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_4.t_frag.XA2[0] (T_FRAG)                       2.241    14.934
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                        1.435    16.369
i_dff_Q_5.QD[0] (Q_FRAG)                                                                                    0.000    16.369
data arrival time                                                                                                    16.369

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dff_Q_5.QCK[0] (Q_FRAG)                                                                                  11.301    11.301
clock uncertainty                                                                                           0.000    11.301
cell hold time                                                                                              0.571    11.872
data required time                                                                                                   11.872
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -11.872
data arrival time                                                                                                    16.369
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.497


#Path 18
Startpoint: i_dff_Q_20.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
i_dff_Q_20.QCK[0] (Q_FRAG)                                                                                  15.785    15.785
i_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.393    17.177
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17.t_frag.XA2[0] (T_FRAG)                       2.277    19.455
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_17.t_frag.XZ[0] (T_FRAG)                        1.435    20.889
i_dff_Q_20.QD[0] (Q_FRAG)                                                                                    0.000    20.889
data arrival time                                                                                                     20.889

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
i_dff_Q_20.QCK[0] (Q_FRAG)                                                                                  15.785    15.785
clock uncertainty                                                                                            0.000    15.785
cell hold time                                                                                               0.571    16.356
data required time                                                                                                    16.356
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -16.356
data arrival time                                                                                                     20.889
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            4.534


#Path 19
Startpoint: i_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dff_Q_3.QCK[0] (Q_FRAG)                                                                                  13.005    13.005
i_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.393    14.397
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3.t_frag.XA1[0] (T_FRAG)                       2.354    16.751
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                        1.392    18.143
i_dff_Q_3.QD[0] (Q_FRAG)                                                                                    0.000    18.143
data arrival time                                                                                                    18.143

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dff_Q_3.QCK[0] (Q_FRAG)                                                                                  13.005    13.005
clock uncertainty                                                                                           0.000    13.005
cell hold time                                                                                              0.571    13.576
data required time                                                                                                   13.576
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -13.576
data arrival time                                                                                                    18.143
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.567


#Path 20
Startpoint: i_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
i_dff_Q_14.QCK[0] (Q_FRAG)                                                                                  12.929    12.929
i_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.393    14.322
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11.t_frag.XA1[0] (T_FRAG)                       2.354    16.675
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                        1.392    18.067
i_dff_Q_14.QD[0] (Q_FRAG)                                                                                    0.000    18.067
data arrival time                                                                                                     18.067

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
i_dff_Q_14.QCK[0] (Q_FRAG)                                                                                  12.929    12.929
clock uncertainty                                                                                            0.000    12.929
cell hold time                                                                                               0.571    13.500
data required time                                                                                                    13.500
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -13.500
data arrival time                                                                                                     18.067
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            4.567


#Path 21
Startpoint: i_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                      Incr      Path
-------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
i_dff_Q.QCK[0] (Q_FRAG)                                                                                  12.144    12.144
i_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.393    13.537
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O.t_frag.XA1[0] (T_FRAG)                       2.354    15.891
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.392    17.282
i_dff_Q.QD[0] (Q_FRAG)                                                                                    0.000    17.282
data arrival time                                                                                                  17.282

clock clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                      0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                  0.000     0.000
i_dff_Q.QCK[0] (Q_FRAG)                                                                                  12.144    12.144
clock uncertainty                                                                                         0.000    12.144
cell hold time                                                                                            0.571    12.715
data required time                                                                                                 12.715
-------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                -12.715
data arrival time                                                                                                  17.282
-------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                         4.567


#Path 22
Startpoint: i_dff_Q_9.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dff_Q_9.QCK[0] (Q_FRAG)                                                                                  13.049    13.049
i_dff_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.393    14.442
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_7.t_frag.XA1[0] (T_FRAG)                       2.354    16.796
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                        1.392    18.187
i_dff_Q_9.QD[0] (Q_FRAG)                                                                                    0.000    18.187
data arrival time                                                                                                    18.187

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dff_Q_9.QCK[0] (Q_FRAG)                                                                                  13.049    13.049
clock uncertainty                                                                                           0.000    13.049
cell hold time                                                                                              0.571    13.620
data required time                                                                                                   13.620
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -13.620
data arrival time                                                                                                    18.187
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.567


#Path 23
Startpoint: i_dff_Q_18.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
i_dff_Q_18.QCK[0] (Q_FRAG)                                                                                  14.856    14.856
i_dff_Q_18.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.393    16.249
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15.t_frag.XA1[0] (T_FRAG)                       2.354    18.602
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_15.t_frag.XZ[0] (T_FRAG)                        1.392    19.994
i_dff_Q_18.QD[0] (Q_FRAG)                                                                                    0.000    19.994
data arrival time                                                                                                     19.994

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                     0.000     0.000
i_dff_Q_18.QCK[0] (Q_FRAG)                                                                                  14.856    14.856
clock uncertainty                                                                                            0.000    14.856
cell hold time                                                                                               0.571    15.427
data required time                                                                                                    15.427
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -15.427
data arrival time                                                                                                     19.994
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            4.567


#Path 24
Startpoint: i_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dff_Q_2.QCK[0] (Q_FRAG)                                                                                  12.189    12.189
i_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                                  1.393    13.581
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2.t_frag.XA2[0] (T_FRAG)                       2.371    15.953
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                        1.435    17.387
i_dff_Q_2.QD[0] (Q_FRAG)                                                                                    0.000    17.387
data arrival time                                                                                                    17.387

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
i_dff_Q_2.QCK[0] (Q_FRAG)                                                                                  12.189    12.189
clock uncertainty                                                                                           0.000    12.189
cell hold time                                                                                              0.571    12.760
data required time                                                                                                   12.760
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -12.760
data arrival time                                                                                                    17.387
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           4.627


#Path 25
Startpoint: i_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : LCD_RS_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
i_dff_Q.QCK[0] (Q_FRAG)                                            12.144    12.144
i_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                            1.393    13.537
LCD_RS_dffe_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       4.220    17.757
LCD_RS_dffe_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    18.798
LCD_RS_dffe_Q.QD[0] (Q_FRAG)                                        0.000    18.798
data arrival time                                                            18.798

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
LCD_RS_dffe_Q.QCK[0] (Q_FRAG)                                      12.902    12.902
clock uncertainty                                                   0.000    12.902
cell hold time                                                      0.571    13.473
data required time                                                           13.473
-----------------------------------------------------------------------------------
data required time                                                          -13.473
data arrival time                                                            18.798
-----------------------------------------------------------------------------------
slack (MET)                                                                   5.325


#Path 26
Startpoint: i_dff_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                                  Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_11.QCK[0] (Q_FRAG)                                                                                           12.893    12.893
i_dff_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                                                           1.393    14.286
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.147    17.433
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852    18.285
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8.t_frag.XAB[0] (T_FRAG)                                 2.400    20.685
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                  0.909    21.594
i_dff_Q_10.QD[0] (Q_FRAG)                                                                                             0.000    21.594
data arrival time                                                                                                              21.594

clock clk (rise edge)                                                                                                 0.000     0.000
clock source latency                                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                              0.000     0.000
i_dff_Q_10.QCK[0] (Q_FRAG)                                                                                           13.726    13.726
clock uncertainty                                                                                                     0.000    13.726
cell hold time                                                                                                        0.571    14.297
data required time                                                                                                             14.297
-------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            -14.297
data arrival time                                                                                                              21.594
-------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     7.297


#Path 27
Startpoint: count_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
count_dff_Q_2.QCK[0] (Q_FRAG)                                                                                        8.747     8.747
count_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                                       1.393    10.140
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.c_frag.TAB[0] (C_FRAG)                       2.719    12.859
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.987    13.846
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O.t_frag.XSL[0] (T_FRAG)                                                     2.839    16.686
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                      1.041    17.727
count_dff_Q.QD[0] (Q_FRAG)                                                                                           0.000    17.727
data arrival time                                                                                                             17.727

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                             0.000     0.000
count_dff_Q.QCK[0] (Q_FRAG)                                                                                          9.452     9.452
clock uncertainty                                                                                                    0.000     9.452
cell hold time                                                                                                       0.571    10.023
data required time                                                                                                            10.023
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -10.023
data arrival time                                                                                                             17.727
------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                    7.704


#Path 28
Startpoint: i_dff_Q_31.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_31.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
i_dff_Q_31.QCK[0] (Q_FRAG)                                                                                            14.072    14.072
i_dff_Q_31.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.393    15.465
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.519    17.983
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    18.958
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27.t_frag.XAB[0] (T_FRAG)                                 2.483    21.441
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_27.t_frag.XZ[0] (T_FRAG)                                  0.909    22.350
i_dff_Q_31.QD[0] (Q_FRAG)                                                                                              0.000    22.350
data arrival time                                                                                                               22.350

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
i_dff_Q_31.QCK[0] (Q_FRAG)                                                                                            14.072    14.072
clock uncertainty                                                                                                      0.000    14.072
cell hold time                                                                                                         0.571    14.643
data required time                                                                                                              14.643
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -14.643
data arrival time                                                                                                               22.350
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                      7.708


#Path 29
Startpoint: count_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                       0.000     0.000
count_dff_Q_16.QCK[0] (Q_FRAG)                                                11.455    11.455
count_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                1.393    12.848
LCD_E_dffe_Q_D_LUT2_I1_O_mux4x0_B.t_frag.XA1[0] (T_FRAG)                       2.264    15.112
LCD_E_dffe_Q_D_LUT2_I1_O_mux4x0_B.t_frag.XZ[0] (T_FRAG)                        1.365    16.477
LCD_E_dffe_Q_D_LUT2_I1_O_LUT3_I1.t_frag.XAB[0] (T_FRAG)                        2.400    18.877
LCD_E_dffe_Q_D_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                         0.909    19.786
count_dff_Q_16.QD[0] (Q_FRAG)                                                  0.000    19.786
data arrival time                                                                       19.786

clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                       0.000     0.000
count_dff_Q_16.QCK[0] (Q_FRAG)                                                11.455    11.455
clock uncertainty                                                              0.000    11.455
cell hold time                                                                 0.571    12.026
data required time                                                                      12.026
----------------------------------------------------------------------------------------------
data required time                                                                     -12.026
data arrival time                                                                       19.786
----------------------------------------------------------------------------------------------
slack (MET)                                                                              7.760


#Path 30
Startpoint: count_dff_Q_17.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
count_dff_Q_17.QCK[0] (Q_FRAG)                                                   9.770     9.770
count_dff_Q_17.QZ[0] (Q_FRAG) [clock-to-output]                                  1.393    11.163
LCD_E_dffe_Q_D_LUT2_I1_1_O_mux4x0_B.t_frag.XA1[0] (T_FRAG)                       2.264    13.427
LCD_E_dffe_Q_D_LUT2_I1_1_O_mux4x0_B.t_frag.XZ[0] (T_FRAG)                        1.365    14.792
LCD_E_dffe_Q_D_LUT2_I1_1_O_LUT3_I1.t_frag.XAB[0] (T_FRAG)                        2.400    17.192
LCD_E_dffe_Q_D_LUT2_I1_1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                         0.909    18.101
count_dff_Q_17.QD[0] (Q_FRAG)                                                    0.000    18.101
data arrival time                                                                         18.101

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
count_dff_Q_17.QCK[0] (Q_FRAG)                                                   9.770     9.770
clock uncertainty                                                                0.000     9.770
cell hold time                                                                   0.571    10.341
data required time                                                                        10.341
------------------------------------------------------------------------------------------------
data required time                                                                       -10.341
data arrival time                                                                         18.101
------------------------------------------------------------------------------------------------
slack (MET)                                                                                7.760


#Path 31
Startpoint: count_dff_Q_9.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
count_dff_Q_9.QCK[0] (Q_FRAG)                                                                       10.320    10.320
count_dff_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.393    11.713
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9_I2_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                       2.264    13.977
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                        1.365    15.342
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9.t_frag.XAB[0] (T_FRAG)                                   2.400    17.742
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                                    0.909    18.651
count_dff_Q_9.QD[0] (Q_FRAG)                                                                         0.000    18.651
data arrival time                                                                                             18.651

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
count_dff_Q_9.QCK[0] (Q_FRAG)                                                                       10.320    10.320
clock uncertainty                                                                                    0.000    10.320
cell hold time                                                                                       0.571    10.891
data required time                                                                                            10.891
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -10.891
data arrival time                                                                                             18.651
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    7.760


#Path 32
Startpoint: count_dff_Q_22.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
count_dff_Q_22.QCK[0] (Q_FRAG)                                                                       12.343    12.343
count_dff_Q_22.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.393    13.736
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19_I2_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                       2.264    16.000
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                        1.365    17.365
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19.t_frag.XAB[0] (T_FRAG)                                   2.400    19.765
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_19.t_frag.XZ[0] (T_FRAG)                                    0.909    20.674
count_dff_Q_22.QD[0] (Q_FRAG)                                                                         0.000    20.674
data arrival time                                                                                              20.674

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
count_dff_Q_22.QCK[0] (Q_FRAG)                                                                       12.343    12.343
clock uncertainty                                                                                     0.000    12.343
cell hold time                                                                                        0.571    12.914
data required time                                                                                             12.914
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -12.914
data arrival time                                                                                              20.674
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     7.760


#Path 33
Startpoint: count_dff_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
count_dff_Q_11.QCK[0] (Q_FRAG)                                                                       11.154    11.154
count_dff_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.393    12.547
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11_I2_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                       2.264    14.811
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                        1.365    16.176
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11.t_frag.XAB[0] (T_FRAG)                                   2.400    18.576
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                                    0.909    19.485
count_dff_Q_11.QD[0] (Q_FRAG)                                                                         0.000    19.485
data arrival time                                                                                              19.485

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
count_dff_Q_11.QCK[0] (Q_FRAG)                                                                       11.154    11.154
clock uncertainty                                                                                     0.000    11.154
cell hold time                                                                                        0.571    11.725
data required time                                                                                             11.725
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -11.725
data arrival time                                                                                              19.485
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     7.760


#Path 34
Startpoint: i_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
i_dff_Q_26.QCK[0] (Q_FRAG)                                                                                            14.884    14.884
i_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.393    16.277
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2_LUT3_O.t_frag.XB1[0] (T_FRAG)                       2.324    18.601
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.333    19.934
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23.t_frag.XAB[0] (T_FRAG)                                 2.400    22.334
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_23.t_frag.XZ[0] (T_FRAG)                                  0.909    23.243
i_dff_Q_26.QD[0] (Q_FRAG)                                                                                              0.000    23.243
data arrival time                                                                                                               23.243

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
i_dff_Q_26.QCK[0] (Q_FRAG)                                                                                            14.884    14.884
clock uncertainty                                                                                                      0.000    14.884
cell hold time                                                                                                         0.571    15.455
data required time                                                                                                              15.455
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -15.455
data arrival time                                                                                                               23.243
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                      7.788


#Path 35
Startpoint: i_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
i_dff_Q_23.QCK[0] (Q_FRAG)                                                                                            12.967    12.967
i_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.393    14.359
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                       2.339    16.698
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.346    18.044
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20.t_frag.XAB[0] (T_FRAG)                                 2.400    20.444
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_20.t_frag.XZ[0] (T_FRAG)                                  0.909    21.353
i_dff_Q_23.QD[0] (Q_FRAG)                                                                                              0.000    21.353
data arrival time                                                                                                               21.353

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
i_dff_Q_23.QCK[0] (Q_FRAG)                                                                                            12.967    12.967
clock uncertainty                                                                                                      0.000    12.967
cell hold time                                                                                                         0.571    13.538
data required time                                                                                                              13.538
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -13.538
data arrival time                                                                                                               21.353
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                      7.816


#Path 36
Startpoint: count_dff_Q_12.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
count_dff_Q_12.QCK[0] (Q_FRAG)                                                                       12.208    12.208
count_dff_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.393    13.601
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12_I2_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                       2.266    15.867
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                        1.365    17.232
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12.t_frag.XAB[0] (T_FRAG)                                   2.483    19.715
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                                    0.909    20.624
count_dff_Q_12.QD[0] (Q_FRAG)                                                                         0.000    20.624
data arrival time                                                                                              20.624

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
count_dff_Q_12.QCK[0] (Q_FRAG)                                                                       12.208    12.208
clock uncertainty                                                                                     0.000    12.208
cell hold time                                                                                        0.571    12.779
data required time                                                                                             12.779
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -12.779
data arrival time                                                                                              20.624
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     7.845


#Path 37
Startpoint: count_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                       0.000     0.000
count_dff_Q_25.QCK[0] (Q_FRAG)                                                14.084    14.084
count_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                1.393    15.477
LCD_E_dffe_Q_D_LUT2_I0_O_mux4x0_B.t_frag.XA1[0] (T_FRAG)                       2.389    17.866
LCD_E_dffe_Q_D_LUT2_I0_O_mux4x0_B.t_frag.XZ[0] (T_FRAG)                        1.365    19.231
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1.t_frag.XAB[0] (T_FRAG)                        2.400    21.631
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                         0.909    22.540
count_dff_Q_25.QD[0] (Q_FRAG)                                                  0.000    22.540
data arrival time                                                                       22.540

clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                       0.000     0.000
count_dff_Q_25.QCK[0] (Q_FRAG)                                                14.084    14.084
clock uncertainty                                                              0.000    14.084
cell hold time                                                                 0.571    14.655
data required time                                                                      14.655
----------------------------------------------------------------------------------------------
data required time                                                                     -14.655
data arrival time                                                                       22.540
----------------------------------------------------------------------------------------------
slack (MET)                                                                              7.885


#Path 38
Startpoint: count_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                       14.044    14.044
count_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.393    15.437
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21_I2_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                       2.389    17.825
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                        1.365    19.191
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21.t_frag.XAB[0] (T_FRAG)                                   2.400    21.591
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_21.t_frag.XZ[0] (T_FRAG)                                    0.909    22.500
count_dff_Q_24.QD[0] (Q_FRAG)                                                                         0.000    22.500
data arrival time                                                                                              22.500

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
count_dff_Q_24.QCK[0] (Q_FRAG)                                                                       14.044    14.044
clock uncertainty                                                                                     0.000    14.044
cell hold time                                                                                        0.571    14.615
data required time                                                                                             14.615
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -14.615
data arrival time                                                                                              22.500
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     7.885


#Path 39
Startpoint: count_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
count_dff_Q_23.QCK[0] (Q_FRAG)                                                                       14.041    14.041
count_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.393    15.434
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20_I2_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                       2.389    17.822
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                        1.365    19.187
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20.t_frag.XAB[0] (T_FRAG)                                   2.400    21.587
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_20.t_frag.XZ[0] (T_FRAG)                                    0.909    22.497
count_dff_Q_23.QD[0] (Q_FRAG)                                                                         0.000    22.497
data arrival time                                                                                              22.497

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
count_dff_Q_23.QCK[0] (Q_FRAG)                                                                       14.041    14.041
clock uncertainty                                                                                     0.000    14.041
cell hold time                                                                                        0.571    14.612
data required time                                                                                             14.612
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -14.612
data arrival time                                                                                              22.497
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     7.885


#Path 40
Startpoint: count_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
count_dff_Q_3.QCK[0] (Q_FRAG)                                                                       10.313    10.313
count_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.393    11.705
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3_I2_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                       2.389    14.094
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                        1.365    15.459
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3.t_frag.XAB[0] (T_FRAG)                                   2.400    17.859
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                    0.909    18.768
count_dff_Q_3.QD[0] (Q_FRAG)                                                                         0.000    18.768
data arrival time                                                                                             18.768

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
count_dff_Q_3.QCK[0] (Q_FRAG)                                                                       10.313    10.313
clock uncertainty                                                                                    0.000    10.313
cell hold time                                                                                       0.571    10.883
data required time                                                                                            10.883
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -10.883
data arrival time                                                                                             18.768
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    7.885


#Path 41
Startpoint: count_dff_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
count_dff_Q_1.QCK[0] (Q_FRAG)                                                                        9.608     9.608
count_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.393    11.000
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1_I2_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                       2.389    13.389
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                        1.365    14.754
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                   2.400    17.154
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                    0.909    18.063
count_dff_Q_1.QD[0] (Q_FRAG)                                                                         0.000    18.063
data arrival time                                                                                             18.063

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
count_dff_Q_1.QCK[0] (Q_FRAG)                                                                        9.608     9.608
clock uncertainty                                                                                    0.000     9.608
cell hold time                                                                                       0.571    10.178
data required time                                                                                            10.178
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -10.178
data arrival time                                                                                             18.063
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    7.885


#Path 42
Startpoint: count_dff_Q_20.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
count_dff_Q_20.QCK[0] (Q_FRAG)                                                  12.364    12.364
count_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                  1.393    13.756
LCD_E_dffe_Q_D_LUT2_I1_2_O_mux4x0_B.t_frag.XA1[0] (T_FRAG)                       2.389    16.145
LCD_E_dffe_Q_D_LUT2_I1_2_O_mux4x0_B.t_frag.XZ[0] (T_FRAG)                        1.365    17.510
LCD_E_dffe_Q_D_LUT2_I1_2_O_LUT3_I1.t_frag.XAB[0] (T_FRAG)                        2.400    19.910
LCD_E_dffe_Q_D_LUT2_I1_2_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                         0.909    20.819
count_dff_Q_20.QD[0] (Q_FRAG)                                                    0.000    20.819
data arrival time                                                                         20.819

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
count_dff_Q_20.QCK[0] (Q_FRAG)                                                  12.364    12.364
clock uncertainty                                                                0.000    12.364
cell hold time                                                                   0.571    12.935
data required time                                                                        12.935
------------------------------------------------------------------------------------------------
data required time                                                                       -12.935
data arrival time                                                                         20.819
------------------------------------------------------------------------------------------------
slack (MET)                                                                                7.885


#Path 43
Startpoint: count_dff_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
count_dff_Q_8.QCK[0] (Q_FRAG)                                                                       12.041    12.041
count_dff_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.393    13.434
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8_I2_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                       2.389    15.822
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                        1.365    17.188
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8.t_frag.XAB[0] (T_FRAG)                                   2.400    19.587
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                    0.909    20.497
count_dff_Q_8.QD[0] (Q_FRAG)                                                                         0.000    20.497
data arrival time                                                                                             20.497

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
count_dff_Q_8.QCK[0] (Q_FRAG)                                                                       12.041    12.041
clock uncertainty                                                                                    0.000    12.041
cell hold time                                                                                       0.571    12.612
data required time                                                                                            12.612
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -12.612
data arrival time                                                                                             20.497
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    7.885


#Path 44
Startpoint: count_dff_Q_7.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
count_dff_Q_7.QCK[0] (Q_FRAG)                                                                        9.658     9.658
count_dff_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.393    11.051
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7_I2_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                       2.389    13.440
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                        1.365    14.805
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7.t_frag.XAB[0] (T_FRAG)                                   2.400    17.205
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                    0.909    18.114
count_dff_Q_7.QD[0] (Q_FRAG)                                                                         0.000    18.114
data arrival time                                                                                             18.114

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
count_dff_Q_7.QCK[0] (Q_FRAG)                                                                        9.658     9.658
clock uncertainty                                                                                    0.000     9.658
cell hold time                                                                                       0.571    10.229
data required time                                                                                            10.229
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -10.229
data arrival time                                                                                             18.114
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    7.885


#Path 45
Startpoint: count_dff_Q_4.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
count_dff_Q_4.QCK[0] (Q_FRAG)                                                                        8.720     8.720
count_dff_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.393    10.112
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4_I2_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                       2.389    12.501
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                        1.365    13.866
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4.t_frag.XAB[0] (T_FRAG)                                   2.400    16.266
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                    0.909    17.175
count_dff_Q_4.QD[0] (Q_FRAG)                                                                         0.000    17.175
data arrival time                                                                                             17.175

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
count_dff_Q_4.QCK[0] (Q_FRAG)                                                                        8.720     8.720
clock uncertainty                                                                                    0.000     8.720
cell hold time                                                                                       0.571     9.291
data required time                                                                                             9.291
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -9.291
data arrival time                                                                                             17.175
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    7.885


#Path 46
Startpoint: count_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
count_dff_Q_21.QCK[0] (Q_FRAG)                                                                       12.351    12.351
count_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.393    13.743
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18_I2_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                       2.389    16.132
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                        1.365    17.497
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18.t_frag.XAB[0] (T_FRAG)                                   2.400    19.897
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_18.t_frag.XZ[0] (T_FRAG)                                    0.909    20.806
count_dff_Q_21.QD[0] (Q_FRAG)                                                                         0.000    20.806
data arrival time                                                                                              20.806

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
count_dff_Q_21.QCK[0] (Q_FRAG)                                                                       12.351    12.351
clock uncertainty                                                                                     0.000    12.351
cell hold time                                                                                        0.571    12.922
data required time                                                                                             12.922
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -12.922
data arrival time                                                                                              20.806
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     7.885


#Path 47
Startpoint: count_dff_Q_19.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
count_dff_Q_19.QCK[0] (Q_FRAG)                                                                       12.316    12.316
count_dff_Q_19.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.393    13.708
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17_I2_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                       2.389    16.097
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                        1.365    17.462
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17.t_frag.XAB[0] (T_FRAG)                                   2.400    19.862
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_17.t_frag.XZ[0] (T_FRAG)                                    0.909    20.771
count_dff_Q_19.QD[0] (Q_FRAG)                                                                         0.000    20.771
data arrival time                                                                                              20.771

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
count_dff_Q_19.QCK[0] (Q_FRAG)                                                                       12.316    12.316
clock uncertainty                                                                                     0.000    12.316
cell hold time                                                                                        0.571    12.887
data required time                                                                                             12.887
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -12.887
data arrival time                                                                                              20.771
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     7.885


#Path 48
Startpoint: count_dff_Q_18.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
count_dff_Q_18.QCK[0] (Q_FRAG)                                                                       12.251    12.251
count_dff_Q_18.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.393    13.644
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16_I2_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                       2.389    16.033
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                        1.365    17.398
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16.t_frag.XAB[0] (T_FRAG)                                   2.400    19.798
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_16.t_frag.XZ[0] (T_FRAG)                                    0.909    20.707
count_dff_Q_18.QD[0] (Q_FRAG)                                                                         0.000    20.707
data arrival time                                                                                              20.707

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
count_dff_Q_18.QCK[0] (Q_FRAG)                                                                       12.251    12.251
clock uncertainty                                                                                     0.000    12.251
cell hold time                                                                                        0.571    12.822
data required time                                                                                             12.822
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -12.822
data arrival time                                                                                              20.707
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     7.885


#Path 49
Startpoint: count_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
count_dff_Q_14.QCK[0] (Q_FRAG)                                                                       11.208    11.208
count_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.393    12.601
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14_I2_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                       2.389    14.989
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                        1.365    16.354
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14.t_frag.XAB[0] (T_FRAG)                                   2.400    18.754
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_14.t_frag.XZ[0] (T_FRAG)                                    0.909    19.664
count_dff_Q_14.QD[0] (Q_FRAG)                                                                         0.000    19.664
data arrival time                                                                                              19.664

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
count_dff_Q_14.QCK[0] (Q_FRAG)                                                                       11.208    11.208
clock uncertainty                                                                                     0.000    11.208
cell hold time                                                                                        0.571    11.779
data required time                                                                                             11.779
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -11.779
data arrival time                                                                                              19.664
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     7.885


#Path 50
Startpoint: count_dff_Q_10.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
count_dff_Q_10.QCK[0] (Q_FRAG)                                                                       10.487    10.487
count_dff_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.393    11.880
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10_I2_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                       2.389    14.268
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                        1.365    15.634
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10.t_frag.XAB[0] (T_FRAG)                                   2.400    18.034
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                                    0.909    18.943
count_dff_Q_10.QD[0] (Q_FRAG)                                                                         0.000    18.943
data arrival time                                                                                              18.943

clock clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                              0.000     0.000
count_dff_Q_10.QCK[0] (Q_FRAG)                                                                       10.487    10.487
clock uncertainty                                                                                     0.000    10.487
cell hold time                                                                                        0.571    11.058
data required time                                                                                             11.058
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -11.058
data arrival time                                                                                              18.943
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     7.885


#Path 51
Startpoint: count_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
count_dff_Q_2.QCK[0] (Q_FRAG)                                                                        8.747     8.747
count_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.393    10.140
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2_I2_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                       2.389    12.528
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                        1.365    13.893
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                                   2.400    16.293
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                    0.909    17.203
count_dff_Q_2.QD[0] (Q_FRAG)                                                                         0.000    17.203
data arrival time                                                                                             17.203

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
count_dff_Q_2.QCK[0] (Q_FRAG)                                                                        8.747     8.747
clock uncertainty                                                                                    0.000     8.747
cell hold time                                                                                       0.571     9.318
data required time                                                                                             9.318
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -9.318
data arrival time                                                                                             17.203
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    7.885


#Path 52
Startpoint: count_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
count_dff_Q_5.QCK[0] (Q_FRAG)                                                                        8.703     8.703
count_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                                       1.393    10.095
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5_I2_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                       2.389    12.484
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5_I2_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                        1.365    13.849
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5.t_frag.XAB[0] (T_FRAG)                                   2.483    16.332
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                    0.909    17.241
count_dff_Q_5.QD[0] (Q_FRAG)                                                                         0.000    17.241
data arrival time                                                                                             17.241

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
count_dff_Q_5.QCK[0] (Q_FRAG)                                                                        8.703     8.703
clock uncertainty                                                                                    0.000     8.703
cell hold time                                                                                       0.571     9.274
data required time                                                                                             9.274
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -9.274
data arrival time                                                                                             17.241
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    7.968


#Path 53
Startpoint: i_dff_Q_30.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_30.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dff_Q_30.QCK[0] (Q_FRAG)                                                                                14.905    14.905
i_dff_Q_30.QZ[0] (Q_FRAG) [clock-to-output]                                                                1.393    16.298
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.779    20.076
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852    20.928
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0.t_frag.XAB[0] (T_FRAG)                                 3.160    24.088
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  0.909    24.998
i_dff_Q_30.QD[0] (Q_FRAG)                                                                                  0.000    24.998
data arrival time                                                                                                   24.998

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                   0.000     0.000
i_dff_Q_30.QCK[0] (Q_FRAG)                                                                                14.905    14.905
clock uncertainty                                                                                          0.000    14.905
cell hold time                                                                                             0.571    15.476
data required time                                                                                                  15.476
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                 -15.476
data arrival time                                                                                                   24.998
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          9.522


#Path 54
Startpoint: i_dff_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_28.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
i_dff_Q_28.QCK[0] (Q_FRAG)                                                                                            15.753    15.753
i_dff_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.393    17.145
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I2_LUT3_O.t_frag.XB2[0] (T_FRAG)                       3.348    20.493
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.333    21.826
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.t_frag.XAB[0] (T_FRAG)                                 3.256    25.082
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_25.t_frag.XZ[0] (T_FRAG)                                  0.909    25.992
i_dff_Q_28.QD[0] (Q_FRAG)                                                                                              0.000    25.992
data arrival time                                                                                                               25.992

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
i_dff_Q_28.QCK[0] (Q_FRAG)                                                                                            15.753    15.753
clock uncertainty                                                                                                      0.000    15.753
cell hold time                                                                                                         0.571    16.324
data required time                                                                                                              16.324
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -16.324
data arrival time                                                                                                               25.992
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                      9.668


#Path 55
Startpoint: count_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
count_dff_Q_15.QCK[0] (Q_FRAG)                                                                             12.351    12.351
count_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                             1.393    13.744
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1.t_frag.XSL[0] (T_FRAG)                       3.671    17.414
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1.t_frag.XZ[0] (T_FRAG)                        1.041    18.456
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15.t_frag.XSL[0] (T_FRAG)                                         3.305    21.761
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_15.t_frag.XZ[0] (T_FRAG)                                          1.041    22.802
count_dff_Q_15.QD[0] (Q_FRAG)                                                                               0.000    22.802
data arrival time                                                                                                    22.802

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                    0.000     0.000
count_dff_Q_15.QCK[0] (Q_FRAG)                                                                             12.351    12.351
clock uncertainty                                                                                           0.000    12.351
cell hold time                                                                                              0.571    12.922
data required time                                                                                                   12.922
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -12.922
data arrival time                                                                                                    22.802
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           9.880


#Path 56
Startpoint: i_dff_Q_27.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_27.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
i_dff_Q_27.QCK[0] (Q_FRAG)                                                                                            13.112    13.112
i_dff_Q_27.QZ[0] (Q_FRAG) [clock-to-output]                                                                            1.393    14.504
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.c_frag.BB1[0] (C_FRAG)                       3.391    17.896
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.418    19.314
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24.t_frag.XAB[0] (T_FRAG)                                 3.721    23.035
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_24.t_frag.XZ[0] (T_FRAG)                                  0.909    23.945
i_dff_Q_27.QD[0] (Q_FRAG)                                                                                              0.000    23.945
data arrival time                                                                                                               23.945

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
i_dff_Q_27.QCK[0] (Q_FRAG)                                                                                            13.112    13.112
clock uncertainty                                                                                                      0.000    13.112
cell hold time                                                                                                         0.571    13.683
data required time                                                                                                              13.683
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -13.683
data arrival time                                                                                                               23.945
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     10.262


#Path 57
Startpoint: count_dff_Q_6.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
count_dff_Q_6.QCK[0] (Q_FRAG)                                                                                         10.546    10.546
count_dff_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                                         1.393    11.939
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3.t_frag.XSL[0] (T_FRAG)                       3.419    15.358
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_3.t_frag.XZ[0] (T_FRAG)                        1.041    16.399
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6.t_frag.XSL[0] (T_FRAG)                                                     4.657    21.056
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                                      1.041    22.098
count_dff_Q_6.QD[0] (Q_FRAG)                                                                                           0.000    22.098
data arrival time                                                                                                               22.098

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
count_dff_Q_6.QCK[0] (Q_FRAG)                                                                                         10.546    10.546
clock uncertainty                                                                                                      0.000    10.546
cell hold time                                                                                                         0.571    11.117
data required time                                                                                                              11.117
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -11.117
data arrival time                                                                                                               22.098
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     10.981


#Path 58
Startpoint: count_dff_Q_13.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : count_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                                   Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
count_dff_Q_13.QCK[0] (Q_FRAG)                                                                                        10.519    10.519
count_dff_Q_13.QZ[0] (Q_FRAG) [clock-to-output]                                                                        1.393    11.911
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_8.t_frag.XSL[0] (T_FRAG)                       3.384    15.295
LCD_E_dffe_Q_D_LUT2_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_I0_O_LUT2_I1_O_LUT2_O_8.t_frag.XZ[0] (T_FRAG)                        1.041    16.336
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13.t_frag.XSL[0] (T_FRAG)                                                    4.903    21.239
LCD_E_dffe_Q_D_LUT2_I0_O_LUT3_I1_O_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                                                     1.041    22.280
count_dff_Q_13.QD[0] (Q_FRAG)                                                                                          0.000    22.280
data arrival time                                                                                                               22.280

clock clk (rise edge)                                                                                                  0.000     0.000
clock source latency                                                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                               0.000     0.000
count_dff_Q_13.QCK[0] (Q_FRAG)                                                                                        10.519    10.519
clock uncertainty                                                                                                      0.000    10.519
cell hold time                                                                                                         0.571    11.090
data required time                                                                                                              11.090
--------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             -11.090
data arrival time                                                                                                               22.280
--------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                     11.191


#Path 59
Startpoint: i_dff_Q_27.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : DATA_dffe_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                0.000     0.000
i_dff_Q_27.QCK[0] (Q_FRAG)                                                             13.112    13.112
i_dff_Q_27.QZ[0] (Q_FRAG) [clock-to-output]                                             1.393    14.504
DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.846    19.351
DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    20.203
DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                 3.834    24.037
DATA_dffe_Q_D_LUT3_O_1_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  0.975    25.012
DATA_dffe_Q_D_LUT3_O_1.t_frag.XSL[0] (T_FRAG)                                           3.280    28.292
DATA_dffe_Q_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                            1.041    29.333
DATA_dffe_Q_2.QD[0] (Q_FRAG)                                                            0.000    29.333
data arrival time                                                                                29.333

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                0.000     0.000
DATA_dffe_Q_2.QCK[0] (Q_FRAG)                                                          16.605    16.605
clock uncertainty                                                                       0.000    16.605
cell hold time                                                                          0.571    17.176
data required time                                                                               17.176
-------------------------------------------------------------------------------------------------------
data required time                                                                              -17.176
data arrival time                                                                                29.333
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      12.157


#Path 60
Startpoint: i_dff_Q_29.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : i_dff_Q_29.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
i_dff_Q_29.QCK[0] (Q_FRAG)                                                                                                      14.833    14.833
i_dff_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                                                                      1.393    16.225
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                       3.527    19.752
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.041    20.793
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 2.672    23.465
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  0.852    24.317
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.t_frag.XB1[0] (T_FRAG)                                           2.309    26.626
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I0_LUT3_I2_O_LUT3_I0_O_LUT3_O_26.t_frag.XZ[0] (T_FRAG)                                            1.418    28.044
i_dff_Q_29.QD[0] (Q_FRAG)                                                                                                        0.000    28.044
data arrival time                                                                                                                         28.044

clock clk (rise edge)                                                                                                            0.000     0.000
clock source latency                                                                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                         0.000     0.000
i_dff_Q_29.QCK[0] (Q_FRAG)                                                                                                      14.833    14.833
clock uncertainty                                                                                                                0.000    14.833
cell hold time                                                                                                                   0.571    15.404
data required time                                                                                                                        15.404
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -15.404
data arrival time                                                                                                                         28.044
------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                               12.641


#Path 61
Startpoint: i_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : DATA_dffe_Q_3.QEN[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
i_dff_Q.QCK[0] (Q_FRAG)                                                                           12.144    12.144
i_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                           1.393    13.537
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XA2[0] (T_FRAG)                       4.052    17.589
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.346    18.935
DATA_dffe_Q_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                       3.519    22.454
DATA_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                        1.041    23.495
DATA_dffe_Q_3.QEN[0] (Q_FRAG)                                                                      5.924    29.419
data arrival time                                                                                           29.419

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
DATA_dffe_Q_3.QCK[0] (Q_FRAG)                                                                     16.610    16.610
clock uncertainty                                                                                  0.000    16.610
cell hold time                                                                                    -0.394    16.215
data required time                                                                                          16.215
------------------------------------------------------------------------------------------------------------------
data required time                                                                                         -16.215
data arrival time                                                                                           29.419
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 13.203


#Path 62
Startpoint: i_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : DATA_dffe_Q_2.QEN[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
i_dff_Q.QCK[0] (Q_FRAG)                                                                           12.144    12.144
i_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                           1.393    13.537
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XA2[0] (T_FRAG)                       4.052    17.589
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.346    18.935
DATA_dffe_Q_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                       3.519    22.454
DATA_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                        1.041    23.495
DATA_dffe_Q_2.QEN[0] (Q_FRAG)                                                                      6.231    29.726
data arrival time                                                                                           29.726

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
DATA_dffe_Q_2.QCK[0] (Q_FRAG)                                                                     16.605    16.605
clock uncertainty                                                                                  0.000    16.605
cell hold time                                                                                    -0.394    16.211
data required time                                                                                          16.211
------------------------------------------------------------------------------------------------------------------
data required time                                                                                         -16.211
data arrival time                                                                                           29.726
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 13.515


#Path 63
Startpoint: i_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : DATA_dffe_Q_1.QEN[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
i_dff_Q.QCK[0] (Q_FRAG)                                                                           12.144    12.144
i_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                           1.393    13.537
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XA2[0] (T_FRAG)                       4.052    17.589
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.346    18.935
DATA_dffe_Q_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                       3.519    22.454
DATA_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                        1.041    23.495
DATA_dffe_Q_1.QEN[0] (Q_FRAG)                                                                      5.420    28.915
data arrival time                                                                                           28.915

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
DATA_dffe_Q_1.QCK[0] (Q_FRAG)                                                                     15.745    15.745
clock uncertainty                                                                                  0.000    15.745
cell hold time                                                                                    -0.394    15.351
data required time                                                                                          15.351
------------------------------------------------------------------------------------------------------------------
data required time                                                                                         -15.351
data arrival time                                                                                           28.915
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 13.565


#Path 64
Startpoint: i_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : DATA_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
i_dff_Q.QCK[0] (Q_FRAG)                                                                           12.144    12.144
i_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                           1.393    13.537
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XA2[0] (T_FRAG)                       4.052    17.589
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.346    18.935
DATA_dffe_Q_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                       3.519    22.454
DATA_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                        1.041    23.495
DATA_dffe_Q.QEN[0] (Q_FRAG)                                                                        6.772    30.267
data arrival time                                                                                           30.267

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
DATA_dffe_Q.QCK[0] (Q_FRAG)                                                                       16.443    16.443
clock uncertainty                                                                                  0.000    16.443
cell hold time                                                                                    -0.394    16.049
data required time                                                                                          16.049
------------------------------------------------------------------------------------------------------------------
data required time                                                                                         -16.049
data arrival time                                                                                           30.267
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 14.218


#Path 65
Startpoint: count_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : LCD_E_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                               0.000     0.000
count_dff_Q.QCK[0] (Q_FRAG)                                                            9.452     9.452
count_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                           1.393    10.845
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                       4.224    15.069
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.975    16.044
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                                 3.582    19.625
LCD_E_dffe_Q_D_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.333    20.958
LCD_E_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           2.400    23.358
LCD_E_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            0.909    24.267
LCD_E_dffe_Q.QD[0] (Q_FRAG)                                                            4.009    28.276
data arrival time                                                                               28.276

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                               0.000     0.000
LCD_E_dffe_Q.QCK[0] (Q_FRAG)                                                          13.068    13.068
clock uncertainty                                                                      0.000    13.068
cell hold time                                                                         0.571    13.639
data required time                                                                              13.639
------------------------------------------------------------------------------------------------------
data required time                                                                             -13.639
data arrival time                                                                               28.276
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                     14.637


#Path 66
Startpoint: i_dff_Q_29.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : DATA_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                              0.000     0.000
i_dff_Q_29.QCK[0] (Q_FRAG)                                                           14.833    14.833
i_dff_Q_29.QZ[0] (Q_FRAG) [clock-to-output]                                           1.393    16.225
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       4.094    20.319
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.909    21.228
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 2.613    23.841
DATA_dffe_Q_D_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  0.975    24.816
DATA_dffe_Q_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                           6.091    30.906
DATA_dffe_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                            1.041    31.947
DATA_dffe_Q.QD[0] (Q_FRAG)                                                            0.000    31.947
data arrival time                                                                              31.947

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                              0.000     0.000
DATA_dffe_Q.QCK[0] (Q_FRAG)                                                          16.443    16.443
clock uncertainty                                                                     0.000    16.443
cell hold time                                                                        0.571    17.014
data required time                                                                             17.014
-----------------------------------------------------------------------------------------------------
data required time                                                                            -17.014
data arrival time                                                                              31.947
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    14.933


#Path 67
Startpoint: i_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : DATA_dffe_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                               0.000     0.000
i_dff_Q_26.QCK[0] (Q_FRAG)                                                            14.884    14.884
i_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                            1.393    16.277
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                       5.135    21.413
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.041    22.454
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 4.711    27.165
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  0.852    28.017
DATA_dffe_Q_D_mux4x0_Q_1.t_frag.XB1[0] (T_FRAG)                                        2.909    30.926
DATA_dffe_Q_D_mux4x0_Q_1.t_frag.XZ[0] (T_FRAG)                                         1.418    32.344
DATA_dffe_Q_3.QD[0] (Q_FRAG)                                                           0.000    32.344
data arrival time                                                                               32.344

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                               0.000     0.000
DATA_dffe_Q_3.QCK[0] (Q_FRAG)                                                         16.610    16.610
clock uncertainty                                                                      0.000    16.610
cell hold time                                                                         0.571    17.181
data required time                                                                              17.181
------------------------------------------------------------------------------------------------------
data required time                                                                             -17.181
data arrival time                                                                               32.344
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                     15.164


#Path 68
Startpoint: i_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : DATA_dffe_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                               0.000     0.000
i_dff_Q_26.QCK[0] (Q_FRAG)                                                            14.884    14.884
i_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                                            1.393    16.277
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.t_frag.XSL[0] (T_FRAG)                       5.135    21.413
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.041    22.454
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.t_frag.XAB[0] (T_FRAG)                                 4.711    27.165
DATA_dffe_Q_D_mux4x0_Q_C_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  0.852    28.017
DATA_dffe_Q_D_mux4x0_Q.t_frag.XB1[0] (T_FRAG)                                          2.474    30.492
DATA_dffe_Q_D_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                           1.418    31.910
DATA_dffe_Q_1.QD[0] (Q_FRAG)                                                           0.000    31.910
data arrival time                                                                               31.910

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                               0.000     0.000
DATA_dffe_Q_1.QCK[0] (Q_FRAG)                                                         15.745    15.745
clock uncertainty                                                                      0.000    15.745
cell hold time                                                                         0.571    16.316
data required time                                                                              16.316
------------------------------------------------------------------------------------------------------
data required time                                                                             -16.316
data arrival time                                                                               31.910
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                     15.594


#Path 69
Startpoint: i_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : LCD_RS_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
i_dff_Q.QCK[0] (Q_FRAG)                                                                           12.144    12.144
i_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                           1.393    13.537
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XA2[0] (T_FRAG)                       4.052    17.589
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.346    18.935
DATA_dffe_Q_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                       3.519    22.454
DATA_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                        1.041    23.495
LCD_RS_dffe_Q.QEN[0] (Q_FRAG)                                                                      5.339    28.834
data arrival time                                                                                           28.834

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
LCD_RS_dffe_Q.QCK[0] (Q_FRAG)                                                                     12.902    12.902
clock uncertainty                                                                                  0.000    12.902
cell hold time                                                                                    -0.394    12.507
data required time                                                                                          12.507
------------------------------------------------------------------------------------------------------------------
data required time                                                                                         -12.507
data arrival time                                                                                           28.834
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 16.327


#Path 70
Startpoint: i_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : LCD_E_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
i_dff_Q.QCK[0] (Q_FRAG)                                                                           12.144    12.144
i_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                                           1.393    13.537
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XA2[0] (T_FRAG)                       4.052    17.589
LCD_RS_dffe_Q_D_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag.XZ[0] (T_FRAG)                        1.346    18.935
DATA_dffe_Q_EN_LUT2_O.t_frag.XSL[0] (T_FRAG)                                                       3.519    22.454
DATA_dffe_Q_EN_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                        1.041    23.495
LCD_E_dffe_Q.QEN[0] (Q_FRAG)                                                                       6.578    30.073
data arrival time                                                                                           30.073

clock clk (rise edge)                                                                              0.000     0.000
clock source latency                                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                           0.000     0.000
LCD_E_dffe_Q.QCK[0] (Q_FRAG)                                                                      13.068    13.068
clock uncertainty                                                                                  0.000    13.068
cell hold time                                                                                    -0.394    12.674
data required time                                                                                          12.674
------------------------------------------------------------------------------------------------------------------
data required time                                                                                         -12.674
data arrival time                                                                                           30.073
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 17.399


#Path 71
Startpoint: LCD_RS_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:LCD_RS.outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
LCD_RS_dffe_Q.QCK[0] (Q_FRAG)                                                   12.902    12.902
LCD_RS_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.393    14.294
$iopadmap$helloworldfpga.LCD_RS.O_DAT[0] (BIDIR_CELL)                            7.377    21.671
$iopadmap$helloworldfpga.LCD_RS.O_PAD_$out[0] (BIDIR_CELL)                       9.726    31.397
out:LCD_RS.outpad[0] (.output)                                                   0.000    31.397
data arrival time                                                                         31.397

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clock uncertainty                                                                0.000     0.000
output external delay                                                            0.000     0.000
data required time                                                                         0.000
------------------------------------------------------------------------------------------------
data required time                                                                        -0.000
data arrival time                                                                         31.397
------------------------------------------------------------------------------------------------
slack (MET)                                                                               31.397


#Path 72
Startpoint: LCD_E_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:LCD_E.outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
LCD_E_dffe_Q.QCK[0] (Q_FRAG)                                                   13.068    13.068
LCD_E_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                   1.393    14.461
$iopadmap$helloworldfpga.LCD_E.O_DAT[0] (BIDIR_CELL)                            8.303    22.764
$iopadmap$helloworldfpga.LCD_E.O_PAD_$out[0] (BIDIR_CELL)                       9.726    32.490
out:LCD_E.outpad[0] (.output)                                                   0.000    32.490
data arrival time                                                                        32.490

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
clock uncertainty                                                               0.000     0.000
output external delay                                                           0.000     0.000
data required time                                                                        0.000
-----------------------------------------------------------------------------------------------
data required time                                                                       -0.000
data arrival time                                                                        32.490
-----------------------------------------------------------------------------------------------
slack (MET)                                                                              32.490


#Path 73
Startpoint: DATA_dffe_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:DATA(6).outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
DATA_dffe_Q_1.QCK[0] (Q_FRAG)                                                   15.745    15.745
DATA_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                   1.393    17.138
$iopadmap$helloworldfpga.DATA_2.O_DAT[0] (BIDIR_CELL)                            7.355    24.492
$iopadmap$helloworldfpga.DATA_2.O_PAD_$out[0] (BIDIR_CELL)                       9.726    34.218
out:DATA(6).outpad[0] (.output)                                                  0.000    34.218
data arrival time                                                                         34.218

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clock uncertainty                                                                0.000     0.000
output external delay                                                            0.000     0.000
data required time                                                                         0.000
------------------------------------------------------------------------------------------------
data required time                                                                        -0.000
data arrival time                                                                         34.218
------------------------------------------------------------------------------------------------
slack (MET)                                                                               34.218


#Path 74
Startpoint: DATA_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:DATA(7).outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
DATA_dffe_Q.QCK[0] (Q_FRAG)                                                     16.443    16.443
DATA_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                     1.393    17.836
$iopadmap$helloworldfpga.DATA_3.O_DAT[0] (BIDIR_CELL)                            6.855    24.691
$iopadmap$helloworldfpga.DATA_3.O_PAD_$out[0] (BIDIR_CELL)                       9.726    34.417
out:DATA(7).outpad[0] (.output)                                                  0.000    34.417
data arrival time                                                                         34.417

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clock uncertainty                                                                0.000     0.000
output external delay                                                            0.000     0.000
data required time                                                                         0.000
------------------------------------------------------------------------------------------------
data required time                                                                        -0.000
data arrival time                                                                         34.417
------------------------------------------------------------------------------------------------
slack (MET)                                                                               34.417


#Path 75
Startpoint: DATA_dffe_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:DATA(5).outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
DATA_dffe_Q_2.QCK[0] (Q_FRAG)                                                   16.605    16.605
DATA_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                   1.393    17.998
$iopadmap$helloworldfpga.DATA_1.O_DAT[0] (BIDIR_CELL)                            7.355    25.353
$iopadmap$helloworldfpga.DATA_1.O_PAD_$out[0] (BIDIR_CELL)                       9.726    35.079
out:DATA(5).outpad[0] (.output)                                                  0.000    35.079
data arrival time                                                                         35.079

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clock uncertainty                                                                0.000     0.000
output external delay                                                            0.000     0.000
data required time                                                                         0.000
------------------------------------------------------------------------------------------------
data required time                                                                        -0.000
data arrival time                                                                         35.079
------------------------------------------------------------------------------------------------
slack (MET)                                                                               35.079


#Path 76
Startpoint: DATA_dffe_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:DATA(4).outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                       0.000     0.000
DATA_dffe_Q_3.QCK[0] (Q_FRAG)                                                 16.610    16.610
DATA_dffe_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                 1.393    18.002
$iopadmap$helloworldfpga.DATA.O_DAT[0] (BIDIR_CELL)                            7.405    25.408
$iopadmap$helloworldfpga.DATA.O_PAD_$out[0] (BIDIR_CELL)                       9.726    35.134
out:DATA(4).outpad[0] (.output)                                                0.000    35.134
data arrival time                                                                       35.134

clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
clock uncertainty                                                              0.000     0.000
output external delay                                                          0.000     0.000
data required time                                                                       0.000
----------------------------------------------------------------------------------------------
data required time                                                                      -0.000
data arrival time                                                                       35.134
----------------------------------------------------------------------------------------------
slack (MET)                                                                             35.134


#End of timing report
