# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab5-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:45 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 20:36:45 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:45 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 20:36:45 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:45 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 20:36:45 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:45 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 20:36:45 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:45 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 20:36:45 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:45 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 20:36:45 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:45 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 20:36:45 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:45 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 20:36:45 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:45 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 20:36:45 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:45 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 20:36:45 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:45 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 20:36:45 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:45 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 20:36:45 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:45 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 20:36:45 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:36:45 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 20:36:45 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 20:36:45 on Feb 23,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.reg_16
# Loading work.HexDriver
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
add wave -position insertpoint sim:/testbench_1/SLC3/PC_Unit/#ALWAYS#5/*
restart -f 1000ns
do lab5-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:30 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 20:37:30 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:30 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 20:37:30 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:31 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 20:37:31 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:31 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 20:37:31 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:31 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 20:37:31 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:31 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 20:37:31 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:31 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 20:37:31 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:31 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 20:37:31 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:31 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 20:37:31 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:31 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 20:37:31 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:31 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 20:37:31 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:31 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 20:37:31 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:31 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 20:37:31 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:37:31 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 20:37:31 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 20:37:32 on Feb 23,2022, Elapsed time: 0:00:47
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 20:37:32 on Feb 23,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.reg_16
# Loading work.HexDriver
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
add wave -position insertpoint sim:/testbench_1/SLC3/PC_Unit/#ALWAYS#5/*
restart -f; 1000ns
# invalid command name "1000ns"
restart -f; run 1000ns
restart -f; run 1000ns
do lab5-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:28 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 20:43:28 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:28 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 20:43:28 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:28 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 20:43:28 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:28 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 20:43:28 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:28 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 20:43:28 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:28 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 20:43:28 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:28 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 20:43:28 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:28 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 20:43:28 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:28 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 20:43:28 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:28 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 20:43:28 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:28 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 20:43:28 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:28 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 20:43:28 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:28 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 20:43:28 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:43:28 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 20:43:28 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 20:43:29 on Feb 23,2022, Elapsed time: 0:05:57
# Errors: 1, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 20:43:29 on Feb 23,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.reg_16
# Loading work.HexDriver
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
do lab5-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:34 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 20:45:34 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:34 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 20:45:34 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:34 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 20:45:34 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:34 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 20:45:34 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:34 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 20:45:34 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:34 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 20:45:34 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:34 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 20:45:34 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:34 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 20:45:34 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:34 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 20:45:34 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:34 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 20:45:34 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:34 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 20:45:34 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:34 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 20:45:34 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:34 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 20:45:34 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:45:34 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 20:45:34 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 20:45:35 on Feb 23,2022, Elapsed time: 0:02:06
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 20:45:35 on Feb 23,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.reg_16
# Loading work.HexDriver
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
do lab5-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:42 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 21:05:42 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:42 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 21:05:42 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:42 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 21:05:42 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:42 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 21:05:42 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:42 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 21:05:42 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:42 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 21:05:42 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:42 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 21:05:42 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:42 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 21:05:42 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:42 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 21:05:42 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:42 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 21:05:42 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:42 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 21:05:42 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:42 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 21:05:43 on Feb 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:43 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 21:05:43 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:43 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 21:05:43 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 21:05:43 on Feb 23,2022, Elapsed time: 0:20:08
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 21:05:43 on Feb 23,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.reg_16
# Loading work.HexDriver
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
do lab5-ECE385_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:35 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 21:12:35 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:35 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 21:12:35 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:35 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 21:12:35 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:35 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 21:12:35 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:35 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 21:12:35 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:35 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 21:12:35 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/gate_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:35 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/gate_mux.sv 
# -- Compiling module gate_mux
# 
# Top level modules:
# 	gate_mux
# End time: 21:12:36 on Feb 23,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/pc_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:36 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 21:12:36 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/two_to_one_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:36 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/two_to_one_mux.sv 
# -- Compiling module two_to_one_mux
# 
# Top level modules:
# 	two_to_one_mux
# End time: 21:12:36 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:36 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 21:12:36 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:36 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 21:12:36 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:36 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 21:12:36 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:36 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/lab5-givenModules/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 21:12:36 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385 {C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/testbench_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:36 on Feb 23,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385" C:/Users/ALIJH2/Documents/ECE385/lab5-ECE385/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 21:12:36 on Feb 23,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_1
# End time: 21:12:37 on Feb 23,2022, Elapsed time: 0:06:54
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_1 
# Start time: 21:12:37 on Feb 23,2022
# Loading sv_std.std
# Loading work.testbench_1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.pc_mux
# Loading work.two_to_one_mux
# Loading work.gate_mux
# Loading work.reg_16
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# Can't move the Now cursor.
# End time: 21:13:32 on Feb 23,2022, Elapsed time: 0:00:55
# Errors: 1, Warnings: 0
