EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 1 7
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 1800 2750 1750 1000
U 5F4290F0
F0 "FPGA-Power" 50
F1 "FPGA-Power.sch" 50
$EndSheet
$Sheet
S 1800 1450 1800 900 
U 5F3E46DE
F0 "FPGA-IO" 50
F1 "FPGA-IO.sch" 50
$EndSheet
$Sheet
S 3900 1450 1750 900 
U 5F7B735C
F0 "Memory" 50
F1 "Memory.sch" 50
$EndSheet
$Sheet
S 6000 1450 1500 900 
U 5F43B1FD
F0 "Interface-N64" 50
F1 "Interface-N64.sch" 50
$EndSheet
$Sheet
S 8000 1450 1550 900 
U 5F483803
F0 "Power" 50
F1 "Power.sch" 50
$EndSheet
$Sheet
S 6000 2700 1500 950 
U 5F4552C5
F0 "Interface-USB" 50
F1 "Interface-USB.sch" 50
$EndSheet
Text Notes 16850 1200 0    50   ~ 0
LENGTH MATCHING:\nid: hram_dq0\nnetnames: “/(HRAM_DQ[0-7])$”\ntolerance: 0.85 mm\nvialength: 1.6 mm
$EndSCHEMATC
