
Battery_analyzer_F103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006384  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000fc  08006494  08006494  00007494  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006590  08006590  00008068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006590  08006590  00007590  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006598  08006598  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006598  08006598  00007598  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800659c  0800659c  0000759c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080065a0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003d8  20000068  08006608  00008068  2**2
                  ALLOC
 10 ._user_heap_stack 00000300  20000440  08006608  00008440  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c334  00000000  00000000  00008091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002742  00000000  00000000  000143c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cb8  00000000  00000000  00016b08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009ba  00000000  00000000  000177c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018c72  00000000  00000000  0001817a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010270  00000000  00000000  00030dec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008dd77  00000000  00000000  0004105c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cedd3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000039e8  00000000  00000000  000cee18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  000d2800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000068 	.word	0x20000068
 800012c:	00000000 	.word	0x00000000
 8000130:	0800647c 	.word	0x0800647c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000006c 	.word	0x2000006c
 800014c:	0800647c 	.word	0x0800647c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__aeabi_d2uiz>:
 80008fc:	004a      	lsls	r2, r1, #1
 80008fe:	d211      	bcs.n	8000924 <__aeabi_d2uiz+0x28>
 8000900:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000904:	d211      	bcs.n	800092a <__aeabi_d2uiz+0x2e>
 8000906:	d50d      	bpl.n	8000924 <__aeabi_d2uiz+0x28>
 8000908:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800090c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000910:	d40e      	bmi.n	8000930 <__aeabi_d2uiz+0x34>
 8000912:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000916:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800091a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800091e:	fa23 f002 	lsr.w	r0, r3, r2
 8000922:	4770      	bx	lr
 8000924:	f04f 0000 	mov.w	r0, #0
 8000928:	4770      	bx	lr
 800092a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800092e:	d102      	bne.n	8000936 <__aeabi_d2uiz+0x3a>
 8000930:	f04f 30ff 	mov.w	r0, #4294967295
 8000934:	4770      	bx	lr
 8000936:	f04f 0000 	mov.w	r0, #0
 800093a:	4770      	bx	lr

0800093c <__aeabi_d2f>:
 800093c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000940:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000944:	bf24      	itt	cs
 8000946:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800094a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800094e:	d90d      	bls.n	800096c <__aeabi_d2f+0x30>
 8000950:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000954:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000958:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800095c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000960:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000964:	bf08      	it	eq
 8000966:	f020 0001 	biceq.w	r0, r0, #1
 800096a:	4770      	bx	lr
 800096c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000970:	d121      	bne.n	80009b6 <__aeabi_d2f+0x7a>
 8000972:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000976:	bfbc      	itt	lt
 8000978:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800097c:	4770      	bxlt	lr
 800097e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000982:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000986:	f1c2 0218 	rsb	r2, r2, #24
 800098a:	f1c2 0c20 	rsb	ip, r2, #32
 800098e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000992:	fa20 f002 	lsr.w	r0, r0, r2
 8000996:	bf18      	it	ne
 8000998:	f040 0001 	orrne.w	r0, r0, #1
 800099c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009a0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009a4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009a8:	ea40 000c 	orr.w	r0, r0, ip
 80009ac:	fa23 f302 	lsr.w	r3, r3, r2
 80009b0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009b4:	e7cc      	b.n	8000950 <__aeabi_d2f+0x14>
 80009b6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009ba:	d107      	bne.n	80009cc <__aeabi_d2f+0x90>
 80009bc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009c0:	bf1e      	ittt	ne
 80009c2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80009c6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80009ca:	4770      	bxne	lr
 80009cc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80009d0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80009d4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop

080009dc <__aeabi_frsub>:
 80009dc:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80009e0:	e002      	b.n	80009e8 <__addsf3>
 80009e2:	bf00      	nop

080009e4 <__aeabi_fsub>:
 80009e4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080009e8 <__addsf3>:
 80009e8:	0042      	lsls	r2, r0, #1
 80009ea:	bf1f      	itttt	ne
 80009ec:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80009f0:	ea92 0f03 	teqne	r2, r3
 80009f4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009f8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009fc:	d06a      	beq.n	8000ad4 <__addsf3+0xec>
 80009fe:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a02:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a06:	bfc1      	itttt	gt
 8000a08:	18d2      	addgt	r2, r2, r3
 8000a0a:	4041      	eorgt	r1, r0
 8000a0c:	4048      	eorgt	r0, r1
 8000a0e:	4041      	eorgt	r1, r0
 8000a10:	bfb8      	it	lt
 8000a12:	425b      	neglt	r3, r3
 8000a14:	2b19      	cmp	r3, #25
 8000a16:	bf88      	it	hi
 8000a18:	4770      	bxhi	lr
 8000a1a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000a1e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a22:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000a26:	bf18      	it	ne
 8000a28:	4240      	negne	r0, r0
 8000a2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a2e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000a32:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000a36:	bf18      	it	ne
 8000a38:	4249      	negne	r1, r1
 8000a3a:	ea92 0f03 	teq	r2, r3
 8000a3e:	d03f      	beq.n	8000ac0 <__addsf3+0xd8>
 8000a40:	f1a2 0201 	sub.w	r2, r2, #1
 8000a44:	fa41 fc03 	asr.w	ip, r1, r3
 8000a48:	eb10 000c 	adds.w	r0, r0, ip
 8000a4c:	f1c3 0320 	rsb	r3, r3, #32
 8000a50:	fa01 f103 	lsl.w	r1, r1, r3
 8000a54:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000a58:	d502      	bpl.n	8000a60 <__addsf3+0x78>
 8000a5a:	4249      	negs	r1, r1
 8000a5c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a60:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000a64:	d313      	bcc.n	8000a8e <__addsf3+0xa6>
 8000a66:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000a6a:	d306      	bcc.n	8000a7a <__addsf3+0x92>
 8000a6c:	0840      	lsrs	r0, r0, #1
 8000a6e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a72:	f102 0201 	add.w	r2, r2, #1
 8000a76:	2afe      	cmp	r2, #254	@ 0xfe
 8000a78:	d251      	bcs.n	8000b1e <__addsf3+0x136>
 8000a7a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000a7e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a82:	bf08      	it	eq
 8000a84:	f020 0001 	biceq.w	r0, r0, #1
 8000a88:	ea40 0003 	orr.w	r0, r0, r3
 8000a8c:	4770      	bx	lr
 8000a8e:	0049      	lsls	r1, r1, #1
 8000a90:	eb40 0000 	adc.w	r0, r0, r0
 8000a94:	3a01      	subs	r2, #1
 8000a96:	bf28      	it	cs
 8000a98:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000a9c:	d2ed      	bcs.n	8000a7a <__addsf3+0x92>
 8000a9e:	fab0 fc80 	clz	ip, r0
 8000aa2:	f1ac 0c08 	sub.w	ip, ip, #8
 8000aa6:	ebb2 020c 	subs.w	r2, r2, ip
 8000aaa:	fa00 f00c 	lsl.w	r0, r0, ip
 8000aae:	bfaa      	itet	ge
 8000ab0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ab4:	4252      	neglt	r2, r2
 8000ab6:	4318      	orrge	r0, r3
 8000ab8:	bfbc      	itt	lt
 8000aba:	40d0      	lsrlt	r0, r2
 8000abc:	4318      	orrlt	r0, r3
 8000abe:	4770      	bx	lr
 8000ac0:	f092 0f00 	teq	r2, #0
 8000ac4:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000ac8:	bf06      	itte	eq
 8000aca:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000ace:	3201      	addeq	r2, #1
 8000ad0:	3b01      	subne	r3, #1
 8000ad2:	e7b5      	b.n	8000a40 <__addsf3+0x58>
 8000ad4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ad8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000adc:	bf18      	it	ne
 8000ade:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ae2:	d021      	beq.n	8000b28 <__addsf3+0x140>
 8000ae4:	ea92 0f03 	teq	r2, r3
 8000ae8:	d004      	beq.n	8000af4 <__addsf3+0x10c>
 8000aea:	f092 0f00 	teq	r2, #0
 8000aee:	bf08      	it	eq
 8000af0:	4608      	moveq	r0, r1
 8000af2:	4770      	bx	lr
 8000af4:	ea90 0f01 	teq	r0, r1
 8000af8:	bf1c      	itt	ne
 8000afa:	2000      	movne	r0, #0
 8000afc:	4770      	bxne	lr
 8000afe:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000b02:	d104      	bne.n	8000b0e <__addsf3+0x126>
 8000b04:	0040      	lsls	r0, r0, #1
 8000b06:	bf28      	it	cs
 8000b08:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000b0c:	4770      	bx	lr
 8000b0e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000b12:	bf3c      	itt	cc
 8000b14:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000b18:	4770      	bxcc	lr
 8000b1a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b1e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000b22:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b26:	4770      	bx	lr
 8000b28:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000b2c:	bf16      	itet	ne
 8000b2e:	4608      	movne	r0, r1
 8000b30:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000b34:	4601      	movne	r1, r0
 8000b36:	0242      	lsls	r2, r0, #9
 8000b38:	bf06      	itte	eq
 8000b3a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000b3e:	ea90 0f01 	teqeq	r0, r1
 8000b42:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_ui2f>:
 8000b48:	f04f 0300 	mov.w	r3, #0
 8000b4c:	e004      	b.n	8000b58 <__aeabi_i2f+0x8>
 8000b4e:	bf00      	nop

08000b50 <__aeabi_i2f>:
 8000b50:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000b54:	bf48      	it	mi
 8000b56:	4240      	negmi	r0, r0
 8000b58:	ea5f 0c00 	movs.w	ip, r0
 8000b5c:	bf08      	it	eq
 8000b5e:	4770      	bxeq	lr
 8000b60:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000b64:	4601      	mov	r1, r0
 8000b66:	f04f 0000 	mov.w	r0, #0
 8000b6a:	e01c      	b.n	8000ba6 <__aeabi_l2f+0x2a>

08000b6c <__aeabi_ul2f>:
 8000b6c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b70:	bf08      	it	eq
 8000b72:	4770      	bxeq	lr
 8000b74:	f04f 0300 	mov.w	r3, #0
 8000b78:	e00a      	b.n	8000b90 <__aeabi_l2f+0x14>
 8000b7a:	bf00      	nop

08000b7c <__aeabi_l2f>:
 8000b7c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b80:	bf08      	it	eq
 8000b82:	4770      	bxeq	lr
 8000b84:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000b88:	d502      	bpl.n	8000b90 <__aeabi_l2f+0x14>
 8000b8a:	4240      	negs	r0, r0
 8000b8c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b90:	ea5f 0c01 	movs.w	ip, r1
 8000b94:	bf02      	ittt	eq
 8000b96:	4684      	moveq	ip, r0
 8000b98:	4601      	moveq	r1, r0
 8000b9a:	2000      	moveq	r0, #0
 8000b9c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000ba0:	bf08      	it	eq
 8000ba2:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000ba6:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000baa:	fabc f28c 	clz	r2, ip
 8000bae:	3a08      	subs	r2, #8
 8000bb0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000bb4:	db10      	blt.n	8000bd8 <__aeabi_l2f+0x5c>
 8000bb6:	fa01 fc02 	lsl.w	ip, r1, r2
 8000bba:	4463      	add	r3, ip
 8000bbc:	fa00 fc02 	lsl.w	ip, r0, r2
 8000bc0:	f1c2 0220 	rsb	r2, r2, #32
 8000bc4:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000bc8:	fa20 f202 	lsr.w	r2, r0, r2
 8000bcc:	eb43 0002 	adc.w	r0, r3, r2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f102 0220 	add.w	r2, r2, #32
 8000bdc:	fa01 fc02 	lsl.w	ip, r1, r2
 8000be0:	f1c2 0220 	rsb	r2, r2, #32
 8000be4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000be8:	fa21 f202 	lsr.w	r2, r1, r2
 8000bec:	eb43 0002 	adc.w	r0, r3, r2
 8000bf0:	bf08      	it	eq
 8000bf2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_fmul>:
 8000bf8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000bfc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c00:	bf1e      	ittt	ne
 8000c02:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c06:	ea92 0f0c 	teqne	r2, ip
 8000c0a:	ea93 0f0c 	teqne	r3, ip
 8000c0e:	d06f      	beq.n	8000cf0 <__aeabi_fmul+0xf8>
 8000c10:	441a      	add	r2, r3
 8000c12:	ea80 0c01 	eor.w	ip, r0, r1
 8000c16:	0240      	lsls	r0, r0, #9
 8000c18:	bf18      	it	ne
 8000c1a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000c1e:	d01e      	beq.n	8000c5e <__aeabi_fmul+0x66>
 8000c20:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000c24:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000c28:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000c2c:	fba0 3101 	umull	r3, r1, r0, r1
 8000c30:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000c34:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000c38:	bf3e      	ittt	cc
 8000c3a:	0049      	lslcc	r1, r1, #1
 8000c3c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000c40:	005b      	lslcc	r3, r3, #1
 8000c42:	ea40 0001 	orr.w	r0, r0, r1
 8000c46:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000c4a:	2afd      	cmp	r2, #253	@ 0xfd
 8000c4c:	d81d      	bhi.n	8000c8a <__aeabi_fmul+0x92>
 8000c4e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000c52:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c56:	bf08      	it	eq
 8000c58:	f020 0001 	biceq.w	r0, r0, #1
 8000c5c:	4770      	bx	lr
 8000c5e:	f090 0f00 	teq	r0, #0
 8000c62:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000c66:	bf08      	it	eq
 8000c68:	0249      	lsleq	r1, r1, #9
 8000c6a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c6e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c72:	3a7f      	subs	r2, #127	@ 0x7f
 8000c74:	bfc2      	ittt	gt
 8000c76:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000c7a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c7e:	4770      	bxgt	lr
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	f04f 0300 	mov.w	r3, #0
 8000c88:	3a01      	subs	r2, #1
 8000c8a:	dc5d      	bgt.n	8000d48 <__aeabi_fmul+0x150>
 8000c8c:	f112 0f19 	cmn.w	r2, #25
 8000c90:	bfdc      	itt	le
 8000c92:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000c96:	4770      	bxle	lr
 8000c98:	f1c2 0200 	rsb	r2, r2, #0
 8000c9c:	0041      	lsls	r1, r0, #1
 8000c9e:	fa21 f102 	lsr.w	r1, r1, r2
 8000ca2:	f1c2 0220 	rsb	r2, r2, #32
 8000ca6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000caa:	ea5f 0031 	movs.w	r0, r1, rrx
 8000cae:	f140 0000 	adc.w	r0, r0, #0
 8000cb2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000cb6:	bf08      	it	eq
 8000cb8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cbc:	4770      	bx	lr
 8000cbe:	f092 0f00 	teq	r2, #0
 8000cc2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000cc6:	bf02      	ittt	eq
 8000cc8:	0040      	lsleq	r0, r0, #1
 8000cca:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000cce:	3a01      	subeq	r2, #1
 8000cd0:	d0f9      	beq.n	8000cc6 <__aeabi_fmul+0xce>
 8000cd2:	ea40 000c 	orr.w	r0, r0, ip
 8000cd6:	f093 0f00 	teq	r3, #0
 8000cda:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000cde:	bf02      	ittt	eq
 8000ce0:	0049      	lsleq	r1, r1, #1
 8000ce2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000ce6:	3b01      	subeq	r3, #1
 8000ce8:	d0f9      	beq.n	8000cde <__aeabi_fmul+0xe6>
 8000cea:	ea41 010c 	orr.w	r1, r1, ip
 8000cee:	e78f      	b.n	8000c10 <__aeabi_fmul+0x18>
 8000cf0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000cf4:	ea92 0f0c 	teq	r2, ip
 8000cf8:	bf18      	it	ne
 8000cfa:	ea93 0f0c 	teqne	r3, ip
 8000cfe:	d00a      	beq.n	8000d16 <__aeabi_fmul+0x11e>
 8000d00:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000d04:	bf18      	it	ne
 8000d06:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000d0a:	d1d8      	bne.n	8000cbe <__aeabi_fmul+0xc6>
 8000d0c:	ea80 0001 	eor.w	r0, r0, r1
 8000d10:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000d14:	4770      	bx	lr
 8000d16:	f090 0f00 	teq	r0, #0
 8000d1a:	bf17      	itett	ne
 8000d1c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000d20:	4608      	moveq	r0, r1
 8000d22:	f091 0f00 	teqne	r1, #0
 8000d26:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000d2a:	d014      	beq.n	8000d56 <__aeabi_fmul+0x15e>
 8000d2c:	ea92 0f0c 	teq	r2, ip
 8000d30:	d101      	bne.n	8000d36 <__aeabi_fmul+0x13e>
 8000d32:	0242      	lsls	r2, r0, #9
 8000d34:	d10f      	bne.n	8000d56 <__aeabi_fmul+0x15e>
 8000d36:	ea93 0f0c 	teq	r3, ip
 8000d3a:	d103      	bne.n	8000d44 <__aeabi_fmul+0x14c>
 8000d3c:	024b      	lsls	r3, r1, #9
 8000d3e:	bf18      	it	ne
 8000d40:	4608      	movne	r0, r1
 8000d42:	d108      	bne.n	8000d56 <__aeabi_fmul+0x15e>
 8000d44:	ea80 0001 	eor.w	r0, r0, r1
 8000d48:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000d4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d54:	4770      	bx	lr
 8000d56:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d5a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000d5e:	4770      	bx	lr

08000d60 <__aeabi_fdiv>:
 8000d60:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d64:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d68:	bf1e      	ittt	ne
 8000d6a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d6e:	ea92 0f0c 	teqne	r2, ip
 8000d72:	ea93 0f0c 	teqne	r3, ip
 8000d76:	d069      	beq.n	8000e4c <__aeabi_fdiv+0xec>
 8000d78:	eba2 0203 	sub.w	r2, r2, r3
 8000d7c:	ea80 0c01 	eor.w	ip, r0, r1
 8000d80:	0249      	lsls	r1, r1, #9
 8000d82:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d86:	d037      	beq.n	8000df8 <__aeabi_fdiv+0x98>
 8000d88:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000d8c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d90:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d94:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d98:	428b      	cmp	r3, r1
 8000d9a:	bf38      	it	cc
 8000d9c:	005b      	lslcc	r3, r3, #1
 8000d9e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000da2:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000da6:	428b      	cmp	r3, r1
 8000da8:	bf24      	itt	cs
 8000daa:	1a5b      	subcs	r3, r3, r1
 8000dac:	ea40 000c 	orrcs.w	r0, r0, ip
 8000db0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000db4:	bf24      	itt	cs
 8000db6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000dba:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000dbe:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000dc2:	bf24      	itt	cs
 8000dc4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000dc8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000dcc:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000dd0:	bf24      	itt	cs
 8000dd2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000dd6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000dda:	011b      	lsls	r3, r3, #4
 8000ddc:	bf18      	it	ne
 8000dde:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000de2:	d1e0      	bne.n	8000da6 <__aeabi_fdiv+0x46>
 8000de4:	2afd      	cmp	r2, #253	@ 0xfd
 8000de6:	f63f af50 	bhi.w	8000c8a <__aeabi_fmul+0x92>
 8000dea:	428b      	cmp	r3, r1
 8000dec:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000df0:	bf08      	it	eq
 8000df2:	f020 0001 	biceq.w	r0, r0, #1
 8000df6:	4770      	bx	lr
 8000df8:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000dfc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e00:	327f      	adds	r2, #127	@ 0x7f
 8000e02:	bfc2      	ittt	gt
 8000e04:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e08:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0c:	4770      	bxgt	lr
 8000e0e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e12:	f04f 0300 	mov.w	r3, #0
 8000e16:	3a01      	subs	r2, #1
 8000e18:	e737      	b.n	8000c8a <__aeabi_fmul+0x92>
 8000e1a:	f092 0f00 	teq	r2, #0
 8000e1e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e22:	bf02      	ittt	eq
 8000e24:	0040      	lsleq	r0, r0, #1
 8000e26:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e2a:	3a01      	subeq	r2, #1
 8000e2c:	d0f9      	beq.n	8000e22 <__aeabi_fdiv+0xc2>
 8000e2e:	ea40 000c 	orr.w	r0, r0, ip
 8000e32:	f093 0f00 	teq	r3, #0
 8000e36:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e3a:	bf02      	ittt	eq
 8000e3c:	0049      	lsleq	r1, r1, #1
 8000e3e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e42:	3b01      	subeq	r3, #1
 8000e44:	d0f9      	beq.n	8000e3a <__aeabi_fdiv+0xda>
 8000e46:	ea41 010c 	orr.w	r1, r1, ip
 8000e4a:	e795      	b.n	8000d78 <__aeabi_fdiv+0x18>
 8000e4c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e50:	ea92 0f0c 	teq	r2, ip
 8000e54:	d108      	bne.n	8000e68 <__aeabi_fdiv+0x108>
 8000e56:	0242      	lsls	r2, r0, #9
 8000e58:	f47f af7d 	bne.w	8000d56 <__aeabi_fmul+0x15e>
 8000e5c:	ea93 0f0c 	teq	r3, ip
 8000e60:	f47f af70 	bne.w	8000d44 <__aeabi_fmul+0x14c>
 8000e64:	4608      	mov	r0, r1
 8000e66:	e776      	b.n	8000d56 <__aeabi_fmul+0x15e>
 8000e68:	ea93 0f0c 	teq	r3, ip
 8000e6c:	d104      	bne.n	8000e78 <__aeabi_fdiv+0x118>
 8000e6e:	024b      	lsls	r3, r1, #9
 8000e70:	f43f af4c 	beq.w	8000d0c <__aeabi_fmul+0x114>
 8000e74:	4608      	mov	r0, r1
 8000e76:	e76e      	b.n	8000d56 <__aeabi_fmul+0x15e>
 8000e78:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e7c:	bf18      	it	ne
 8000e7e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e82:	d1ca      	bne.n	8000e1a <__aeabi_fdiv+0xba>
 8000e84:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000e88:	f47f af5c 	bne.w	8000d44 <__aeabi_fmul+0x14c>
 8000e8c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000e90:	f47f af3c 	bne.w	8000d0c <__aeabi_fmul+0x114>
 8000e94:	e75f      	b.n	8000d56 <__aeabi_fmul+0x15e>
 8000e96:	bf00      	nop

08000e98 <__aeabi_f2iz>:
 8000e98:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e9c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000ea0:	d30f      	bcc.n	8000ec2 <__aeabi_f2iz+0x2a>
 8000ea2:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000ea6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000eaa:	d90d      	bls.n	8000ec8 <__aeabi_f2iz+0x30>
 8000eac:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000eb0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000eb4:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000eb8:	fa23 f002 	lsr.w	r0, r3, r2
 8000ebc:	bf18      	it	ne
 8000ebe:	4240      	negne	r0, r0
 8000ec0:	4770      	bx	lr
 8000ec2:	f04f 0000 	mov.w	r0, #0
 8000ec6:	4770      	bx	lr
 8000ec8:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000ecc:	d101      	bne.n	8000ed2 <__aeabi_f2iz+0x3a>
 8000ece:	0242      	lsls	r2, r0, #9
 8000ed0:	d105      	bne.n	8000ede <__aeabi_f2iz+0x46>
 8000ed2:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000ed6:	bf08      	it	eq
 8000ed8:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000edc:	4770      	bx	lr
 8000ede:	f04f 0000 	mov.w	r0, #0
 8000ee2:	4770      	bx	lr

08000ee4 <__aeabi_f2uiz>:
 8000ee4:	0042      	lsls	r2, r0, #1
 8000ee6:	d20e      	bcs.n	8000f06 <__aeabi_f2uiz+0x22>
 8000ee8:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000eec:	d30b      	bcc.n	8000f06 <__aeabi_f2uiz+0x22>
 8000eee:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000ef2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000ef6:	d409      	bmi.n	8000f0c <__aeabi_f2uiz+0x28>
 8000ef8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000efc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f00:	fa23 f002 	lsr.w	r0, r3, r2
 8000f04:	4770      	bx	lr
 8000f06:	f04f 0000 	mov.w	r0, #0
 8000f0a:	4770      	bx	lr
 8000f0c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000f10:	d101      	bne.n	8000f16 <__aeabi_f2uiz+0x32>
 8000f12:	0242      	lsls	r2, r0, #9
 8000f14:	d102      	bne.n	8000f1c <__aeabi_f2uiz+0x38>
 8000f16:	f04f 30ff 	mov.w	r0, #4294967295
 8000f1a:	4770      	bx	lr
 8000f1c:	f04f 0000 	mov.w	r0, #0
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b08a      	sub	sp, #40	@ 0x28
 8000f28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f2a:	f107 031c 	add.w	r3, r7, #28
 8000f2e:	2200      	movs	r2, #0
 8000f30:	601a      	str	r2, [r3, #0]
 8000f32:	605a      	str	r2, [r3, #4]
 8000f34:	609a      	str	r2, [r3, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000f36:	463b      	mov	r3, r7
 8000f38:	2200      	movs	r2, #0
 8000f3a:	601a      	str	r2, [r3, #0]
 8000f3c:	605a      	str	r2, [r3, #4]
 8000f3e:	609a      	str	r2, [r3, #8]
 8000f40:	60da      	str	r2, [r3, #12]
 8000f42:	611a      	str	r2, [r3, #16]
 8000f44:	615a      	str	r2, [r3, #20]
 8000f46:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f48:	4b2e      	ldr	r3, [pc, #184]	@ (8001004 <MX_ADC1_Init+0xe0>)
 8000f4a:	4a2f      	ldr	r2, [pc, #188]	@ (8001008 <MX_ADC1_Init+0xe4>)
 8000f4c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000f4e:	4b2d      	ldr	r3, [pc, #180]	@ (8001004 <MX_ADC1_Init+0xe0>)
 8000f50:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f54:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f56:	4b2b      	ldr	r3, [pc, #172]	@ (8001004 <MX_ADC1_Init+0xe0>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f5c:	4b29      	ldr	r3, [pc, #164]	@ (8001004 <MX_ADC1_Init+0xe0>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8000f62:	4b28      	ldr	r3, [pc, #160]	@ (8001004 <MX_ADC1_Init+0xe0>)
 8000f64:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000f68:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f6a:	4b26      	ldr	r3, [pc, #152]	@ (8001004 <MX_ADC1_Init+0xe0>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8000f70:	4b24      	ldr	r3, [pc, #144]	@ (8001004 <MX_ADC1_Init+0xe0>)
 8000f72:	2202      	movs	r2, #2
 8000f74:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f76:	4823      	ldr	r0, [pc, #140]	@ (8001004 <MX_ADC1_Init+0xe0>)
 8000f78:	f001 fa78 	bl	800246c <HAL_ADC_Init>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <MX_ADC1_Init+0x62>
  {
    Error_Handler();
 8000f82:	f000 ff65 	bl	8001e50 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000f86:	2300      	movs	r3, #0
 8000f88:	61fb      	str	r3, [r7, #28]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	623b      	str	r3, [r7, #32]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8000f8e:	2303      	movs	r3, #3
 8000f90:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f92:	f107 031c 	add.w	r3, r7, #28
 8000f96:	4619      	mov	r1, r3
 8000f98:	481a      	ldr	r0, [pc, #104]	@ (8001004 <MX_ADC1_Init+0xe0>)
 8000f9a:	f001 fcef 	bl	800297c <HAL_ADC_ConfigChannel>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d001      	beq.n	8000fa8 <MX_ADC1_Init+0x84>
  {
    Error_Handler();
 8000fa4:	f000 ff54 	bl	8001e50 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000fa8:	2301      	movs	r3, #1
 8000faa:	61fb      	str	r3, [r7, #28]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000fac:	2302      	movs	r3, #2
 8000fae:	623b      	str	r3, [r7, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fb0:	f107 031c 	add.w	r3, r7, #28
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	4813      	ldr	r0, [pc, #76]	@ (8001004 <MX_ADC1_Init+0xe0>)
 8000fb8:	f001 fce0 	bl	800297c <HAL_ADC_ConfigChannel>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d001      	beq.n	8000fc6 <MX_ADC1_Init+0xa2>
  {
    Error_Handler();
 8000fc2:	f000 ff45 	bl	8001e50 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_VREFINT;
 8000fc6:	2311      	movs	r3, #17
 8000fc8:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedNbrOfConversion = 1;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 8000fd2:	2306      	movs	r3, #6
 8000fd4:	60bb      	str	r3, [r7, #8]
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000fd6:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8000fda:	61bb      	str	r3, [r7, #24]
  sConfigInjected.AutoInjectedConv = DISABLE;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	757b      	strb	r3, [r7, #21]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	753b      	strb	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000fe8:	463b      	mov	r3, r7
 8000fea:	4619      	mov	r1, r3
 8000fec:	4805      	ldr	r0, [pc, #20]	@ (8001004 <MX_ADC1_Init+0xe0>)
 8000fee:	f002 f923 	bl	8003238 <HAL_ADCEx_InjectedConfigChannel>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8000ff8:	f000 ff2a 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ffc:	bf00      	nop
 8000ffe:	3728      	adds	r7, #40	@ 0x28
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	20000084 	.word	0x20000084
 8001008:	40012400 	.word	0x40012400

0800100c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b088      	sub	sp, #32
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001014:	f107 0310 	add.w	r3, r7, #16
 8001018:	2200      	movs	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
 800101c:	605a      	str	r2, [r3, #4]
 800101e:	609a      	str	r2, [r3, #8]
 8001020:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	4a2c      	ldr	r2, [pc, #176]	@ (80010d8 <HAL_ADC_MspInit+0xcc>)
 8001028:	4293      	cmp	r3, r2
 800102a:	d151      	bne.n	80010d0 <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800102c:	4b2b      	ldr	r3, [pc, #172]	@ (80010dc <HAL_ADC_MspInit+0xd0>)
 800102e:	699b      	ldr	r3, [r3, #24]
 8001030:	4a2a      	ldr	r2, [pc, #168]	@ (80010dc <HAL_ADC_MspInit+0xd0>)
 8001032:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001036:	6193      	str	r3, [r2, #24]
 8001038:	4b28      	ldr	r3, [pc, #160]	@ (80010dc <HAL_ADC_MspInit+0xd0>)
 800103a:	699b      	ldr	r3, [r3, #24]
 800103c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001040:	60fb      	str	r3, [r7, #12]
 8001042:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001044:	4b25      	ldr	r3, [pc, #148]	@ (80010dc <HAL_ADC_MspInit+0xd0>)
 8001046:	699b      	ldr	r3, [r3, #24]
 8001048:	4a24      	ldr	r2, [pc, #144]	@ (80010dc <HAL_ADC_MspInit+0xd0>)
 800104a:	f043 0304 	orr.w	r3, r3, #4
 800104e:	6193      	str	r3, [r2, #24]
 8001050:	4b22      	ldr	r3, [pc, #136]	@ (80010dc <HAL_ADC_MspInit+0xd0>)
 8001052:	699b      	ldr	r3, [r3, #24]
 8001054:	f003 0304 	and.w	r3, r3, #4
 8001058:	60bb      	str	r3, [r7, #8]
 800105a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800105c:	2303      	movs	r3, #3
 800105e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001060:	2303      	movs	r3, #3
 8001062:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001064:	f107 0310 	add.w	r3, r7, #16
 8001068:	4619      	mov	r1, r3
 800106a:	481d      	ldr	r0, [pc, #116]	@ (80010e0 <HAL_ADC_MspInit+0xd4>)
 800106c:	f002 fd7a 	bl	8003b64 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001070:	4b1c      	ldr	r3, [pc, #112]	@ (80010e4 <HAL_ADC_MspInit+0xd8>)
 8001072:	4a1d      	ldr	r2, [pc, #116]	@ (80010e8 <HAL_ADC_MspInit+0xdc>)
 8001074:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001076:	4b1b      	ldr	r3, [pc, #108]	@ (80010e4 <HAL_ADC_MspInit+0xd8>)
 8001078:	2200      	movs	r2, #0
 800107a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800107c:	4b19      	ldr	r3, [pc, #100]	@ (80010e4 <HAL_ADC_MspInit+0xd8>)
 800107e:	2200      	movs	r2, #0
 8001080:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001082:	4b18      	ldr	r3, [pc, #96]	@ (80010e4 <HAL_ADC_MspInit+0xd8>)
 8001084:	2280      	movs	r2, #128	@ 0x80
 8001086:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001088:	4b16      	ldr	r3, [pc, #88]	@ (80010e4 <HAL_ADC_MspInit+0xd8>)
 800108a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800108e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001090:	4b14      	ldr	r3, [pc, #80]	@ (80010e4 <HAL_ADC_MspInit+0xd8>)
 8001092:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001096:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001098:	4b12      	ldr	r3, [pc, #72]	@ (80010e4 <HAL_ADC_MspInit+0xd8>)
 800109a:	2220      	movs	r2, #32
 800109c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800109e:	4b11      	ldr	r3, [pc, #68]	@ (80010e4 <HAL_ADC_MspInit+0xd8>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80010a4:	480f      	ldr	r0, [pc, #60]	@ (80010e4 <HAL_ADC_MspInit+0xd8>)
 80010a6:	f002 fb6f 	bl	8003788 <HAL_DMA_Init>
 80010aa:	4603      	mov	r3, r0
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d001      	beq.n	80010b4 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 80010b0:	f000 fece 	bl	8001e50 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	4a0b      	ldr	r2, [pc, #44]	@ (80010e4 <HAL_ADC_MspInit+0xd8>)
 80010b8:	621a      	str	r2, [r3, #32]
 80010ba:	4a0a      	ldr	r2, [pc, #40]	@ (80010e4 <HAL_ADC_MspInit+0xd8>)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	6253      	str	r3, [r2, #36]	@ 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80010c0:	2200      	movs	r2, #0
 80010c2:	2100      	movs	r1, #0
 80010c4:	2012      	movs	r0, #18
 80010c6:	f002 fb28 	bl	800371a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80010ca:	2012      	movs	r0, #18
 80010cc:	f002 fb41 	bl	8003752 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80010d0:	bf00      	nop
 80010d2:	3720      	adds	r7, #32
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	40012400 	.word	0x40012400
 80010dc:	40021000 	.word	0x40021000
 80010e0:	40010800 	.word	0x40010800
 80010e4:	200000b4 	.word	0x200000b4
 80010e8:	40020008 	.word	0x40020008

080010ec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80010f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001124 <MX_DMA_Init+0x38>)
 80010f4:	695b      	ldr	r3, [r3, #20]
 80010f6:	4a0b      	ldr	r2, [pc, #44]	@ (8001124 <MX_DMA_Init+0x38>)
 80010f8:	f043 0301 	orr.w	r3, r3, #1
 80010fc:	6153      	str	r3, [r2, #20]
 80010fe:	4b09      	ldr	r3, [pc, #36]	@ (8001124 <MX_DMA_Init+0x38>)
 8001100:	695b      	ldr	r3, [r3, #20]
 8001102:	f003 0301 	and.w	r3, r3, #1
 8001106:	607b      	str	r3, [r7, #4]
 8001108:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800110a:	2200      	movs	r2, #0
 800110c:	2100      	movs	r1, #0
 800110e:	200b      	movs	r0, #11
 8001110:	f002 fb03 	bl	800371a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001114:	200b      	movs	r0, #11
 8001116:	f002 fb1c 	bl	8003752 <HAL_NVIC_EnableIRQ>

}
 800111a:	bf00      	nop
 800111c:	3708      	adds	r7, #8
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	40021000 	.word	0x40021000

08001128 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b088      	sub	sp, #32
 800112c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800112e:	f107 0310 	add.w	r3, r7, #16
 8001132:	2200      	movs	r2, #0
 8001134:	601a      	str	r2, [r3, #0]
 8001136:	605a      	str	r2, [r3, #4]
 8001138:	609a      	str	r2, [r3, #8]
 800113a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800113c:	4b47      	ldr	r3, [pc, #284]	@ (800125c <MX_GPIO_Init+0x134>)
 800113e:	699b      	ldr	r3, [r3, #24]
 8001140:	4a46      	ldr	r2, [pc, #280]	@ (800125c <MX_GPIO_Init+0x134>)
 8001142:	f043 0310 	orr.w	r3, r3, #16
 8001146:	6193      	str	r3, [r2, #24]
 8001148:	4b44      	ldr	r3, [pc, #272]	@ (800125c <MX_GPIO_Init+0x134>)
 800114a:	699b      	ldr	r3, [r3, #24]
 800114c:	f003 0310 	and.w	r3, r3, #16
 8001150:	60fb      	str	r3, [r7, #12]
 8001152:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001154:	4b41      	ldr	r3, [pc, #260]	@ (800125c <MX_GPIO_Init+0x134>)
 8001156:	699b      	ldr	r3, [r3, #24]
 8001158:	4a40      	ldr	r2, [pc, #256]	@ (800125c <MX_GPIO_Init+0x134>)
 800115a:	f043 0320 	orr.w	r3, r3, #32
 800115e:	6193      	str	r3, [r2, #24]
 8001160:	4b3e      	ldr	r3, [pc, #248]	@ (800125c <MX_GPIO_Init+0x134>)
 8001162:	699b      	ldr	r3, [r3, #24]
 8001164:	f003 0320 	and.w	r3, r3, #32
 8001168:	60bb      	str	r3, [r7, #8]
 800116a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800116c:	4b3b      	ldr	r3, [pc, #236]	@ (800125c <MX_GPIO_Init+0x134>)
 800116e:	699b      	ldr	r3, [r3, #24]
 8001170:	4a3a      	ldr	r2, [pc, #232]	@ (800125c <MX_GPIO_Init+0x134>)
 8001172:	f043 0304 	orr.w	r3, r3, #4
 8001176:	6193      	str	r3, [r2, #24]
 8001178:	4b38      	ldr	r3, [pc, #224]	@ (800125c <MX_GPIO_Init+0x134>)
 800117a:	699b      	ldr	r3, [r3, #24]
 800117c:	f003 0304 	and.w	r3, r3, #4
 8001180:	607b      	str	r3, [r7, #4]
 8001182:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001184:	4b35      	ldr	r3, [pc, #212]	@ (800125c <MX_GPIO_Init+0x134>)
 8001186:	699b      	ldr	r3, [r3, #24]
 8001188:	4a34      	ldr	r2, [pc, #208]	@ (800125c <MX_GPIO_Init+0x134>)
 800118a:	f043 0308 	orr.w	r3, r3, #8
 800118e:	6193      	str	r3, [r2, #24]
 8001190:	4b32      	ldr	r3, [pc, #200]	@ (800125c <MX_GPIO_Init+0x134>)
 8001192:	699b      	ldr	r3, [r3, #24]
 8001194:	f003 0308 	and.w	r3, r3, #8
 8001198:	603b      	str	r3, [r7, #0]
 800119a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, USER_LED_Pin|CHARGING_STATE_Pin, GPIO_PIN_RESET);
 800119c:	2200      	movs	r2, #0
 800119e:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 80011a2:	482f      	ldr	r0, [pc, #188]	@ (8001260 <MX_GPIO_Init+0x138>)
 80011a4:	f002 fe79 	bl	8003e9a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS_Pin|RW_Pin|EN_Pin, GPIO_PIN_RESET);
 80011a8:	2200      	movs	r2, #0
 80011aa:	f44f 6160 	mov.w	r1, #3584	@ 0xe00
 80011ae:	482d      	ldr	r0, [pc, #180]	@ (8001264 <MX_GPIO_Init+0x13c>)
 80011b0:	f002 fe73 	bl	8003e9a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D4_Pin|D5_Pin|D6_Pin|D7_Pin, GPIO_PIN_RESET);
 80011b4:	2200      	movs	r2, #0
 80011b6:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 80011ba:	482b      	ldr	r0, [pc, #172]	@ (8001268 <MX_GPIO_Init+0x140>)
 80011bc:	f002 fe6d 	bl	8003e9a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : USER_LED_Pin CHARGING_STATE_Pin */
  GPIO_InitStruct.Pin = USER_LED_Pin|CHARGING_STATE_Pin;
 80011c0:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80011c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011c6:	2301      	movs	r3, #1
 80011c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ca:	2300      	movs	r3, #0
 80011cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ce:	2302      	movs	r3, #2
 80011d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011d2:	f107 0310 	add.w	r3, r7, #16
 80011d6:	4619      	mov	r1, r3
 80011d8:	4821      	ldr	r0, [pc, #132]	@ (8001260 <MX_GPIO_Init+0x138>)
 80011da:	f002 fcc3 	bl	8003b64 <HAL_GPIO_Init>

  /*Configure GPIO pins : Button_mode_Pin Button_sub_Pin Button_add_Pin */
  GPIO_InitStruct.Pin = Button_mode_Pin|Button_sub_Pin|Button_add_Pin;
 80011de:	f640 4302 	movw	r3, #3074	@ 0xc02
 80011e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011e4:	4b21      	ldr	r3, [pc, #132]	@ (800126c <MX_GPIO_Init+0x144>)
 80011e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80011e8:	2302      	movs	r3, #2
 80011ea:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ec:	f107 0310 	add.w	r3, r7, #16
 80011f0:	4619      	mov	r1, r3
 80011f2:	481d      	ldr	r0, [pc, #116]	@ (8001268 <MX_GPIO_Init+0x140>)
 80011f4:	f002 fcb6 	bl	8003b64 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS_Pin RW_Pin EN_Pin */
  GPIO_InitStruct.Pin = RS_Pin|RW_Pin|EN_Pin;
 80011f8:	f44f 6360 	mov.w	r3, #3584	@ 0xe00
 80011fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011fe:	2301      	movs	r3, #1
 8001200:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001202:	2302      	movs	r3, #2
 8001204:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001206:	2303      	movs	r3, #3
 8001208:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800120a:	f107 0310 	add.w	r3, r7, #16
 800120e:	4619      	mov	r1, r3
 8001210:	4814      	ldr	r0, [pc, #80]	@ (8001264 <MX_GPIO_Init+0x13c>)
 8001212:	f002 fca7 	bl	8003b64 <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin;
 8001216:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 800121a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800121c:	2301      	movs	r3, #1
 800121e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001220:	2300      	movs	r3, #0
 8001222:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001224:	2303      	movs	r3, #3
 8001226:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001228:	f107 0310 	add.w	r3, r7, #16
 800122c:	4619      	mov	r1, r3
 800122e:	480e      	ldr	r0, [pc, #56]	@ (8001268 <MX_GPIO_Init+0x140>)
 8001230:	f002 fc98 	bl	8003b64 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001234:	2200      	movs	r2, #0
 8001236:	2100      	movs	r1, #0
 8001238:	2007      	movs	r0, #7
 800123a:	f002 fa6e 	bl	800371a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800123e:	2007      	movs	r0, #7
 8001240:	f002 fa87 	bl	8003752 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001244:	2200      	movs	r2, #0
 8001246:	2100      	movs	r1, #0
 8001248:	2028      	movs	r0, #40	@ 0x28
 800124a:	f002 fa66 	bl	800371a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800124e:	2028      	movs	r0, #40	@ 0x28
 8001250:	f002 fa7f 	bl	8003752 <HAL_NVIC_EnableIRQ>

}
 8001254:	bf00      	nop
 8001256:	3720      	adds	r7, #32
 8001258:	46bd      	mov	sp, r7
 800125a:	bd80      	pop	{r7, pc}
 800125c:	40021000 	.word	0x40021000
 8001260:	40011000 	.word	0x40011000
 8001264:	40010800 	.word	0x40010800
 8001268:	40010c00 	.word	0x40010c00
 800126c:	10110000 	.word	0x10110000

08001270 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001270:	b590      	push	{r4, r7, lr}
 8001272:	b085      	sub	sp, #20
 8001274:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001276:	f001 f873 	bl	8002360 <HAL_Init>

	/* USER CODE BEGIN Init */
	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800127a:	f000 f9f9 	bl	8001670 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800127e:	f7ff ff53 	bl	8001128 <MX_GPIO_Init>
	MX_DMA_Init();
 8001282:	f7ff ff33 	bl	80010ec <MX_DMA_Init>
	MX_TIM4_Init();
 8001286:	f000 ff4f 	bl	8002128 <MX_TIM4_Init>
	MX_TIM3_Init();
 800128a:	f000 feff 	bl	800208c <MX_TIM3_Init>
	MX_ADC1_Init();
 800128e:	f7ff fe49 	bl	8000f24 <MX_ADC1_Init>
	MX_TIM2_Init();
 8001292:	f000 feaf 	bl	8001ff4 <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */
	if(HAL_ADCEx_Calibration_Start(&hadc1) !=HAL_OK)
 8001296:	48a6      	ldr	r0, [pc, #664]	@ (8001530 <main+0x2c0>)
 8001298:	f001 fd6a 	bl	8002d70 <HAL_ADCEx_Calibration_Start>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d007      	beq.n	80012b2 <main+0x42>
	{
		HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_SET);
 80012a2:	2201      	movs	r2, #1
 80012a4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012a8:	48a2      	ldr	r0, [pc, #648]	@ (8001534 <main+0x2c4>)
 80012aa:	f002 fdf6 	bl	8003e9a <HAL_GPIO_WritePin>
		Error_Handler();
 80012ae:	f000 fdcf 	bl	8001e50 <Error_Handler>
	}
	if(HAL_TIM_Base_Start_IT(&htim2)!=HAL_OK)//TIM2 for DELAY_US
 80012b2:	48a1      	ldr	r0, [pc, #644]	@ (8001538 <main+0x2c8>)
 80012b4:	f003 fbda 	bl	8004a6c <HAL_TIM_Base_Start_IT>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d007      	beq.n	80012ce <main+0x5e>
	{
		HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_SET);
 80012be:	2201      	movs	r2, #1
 80012c0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012c4:	489b      	ldr	r0, [pc, #620]	@ (8001534 <main+0x2c4>)
 80012c6:	f002 fde8 	bl	8003e9a <HAL_GPIO_WritePin>
		Error_Handler();
 80012ca:	f000 fdc1 	bl	8001e50 <Error_Handler>
	}

	HAL_Delay(500);// wait for DC point
 80012ce:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80012d2:	f001 f8a7 	bl	8002424 <HAL_Delay>

	//Read internal reference for VDDA
	HAL_ADCEx_InjectedStart(&hadc1);
 80012d6:	4896      	ldr	r0, [pc, #600]	@ (8001530 <main+0x2c0>)
 80012d8:	f001 fdf8 	bl	8002ecc <HAL_ADCEx_InjectedStart>
	HAL_ADCEx_InjectedPollForConversion(&hadc1, 500);
 80012dc:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80012e0:	4893      	ldr	r0, [pc, #588]	@ (8001530 <main+0x2c0>)
 80012e2:	f001 fe79 	bl	8002fd8 <HAL_ADCEx_InjectedPollForConversion>
	uint16_t Vadc = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1);
 80012e6:	2101      	movs	r1, #1
 80012e8:	4891      	ldr	r0, [pc, #580]	@ (8001530 <main+0x2c0>)
 80012ea:	f001 ff6d 	bl	80031c8 <HAL_ADCEx_InjectedGetValue>
 80012ee:	4603      	mov	r3, r0
 80012f0:	81fb      	strh	r3, [r7, #14]
	Vdda = 1.0*ADC_steps/Vadc*Vrefint;
 80012f2:	89fb      	ldrh	r3, [r7, #14]
 80012f4:	4618      	mov	r0, r3
 80012f6:	f7ff f885 	bl	8000404 <__aeabi_i2d>
 80012fa:	4602      	mov	r2, r0
 80012fc:	460b      	mov	r3, r1
 80012fe:	f04f 0000 	mov.w	r0, #0
 8001302:	498e      	ldr	r1, [pc, #568]	@ (800153c <main+0x2cc>)
 8001304:	f7ff fa12 	bl	800072c <__aeabi_ddiv>
 8001308:	4602      	mov	r2, r0
 800130a:	460b      	mov	r3, r1
 800130c:	4610      	mov	r0, r2
 800130e:	4619      	mov	r1, r3
 8001310:	f04f 3233 	mov.w	r2, #858993459	@ 0x33333333
 8001314:	4b8a      	ldr	r3, [pc, #552]	@ (8001540 <main+0x2d0>)
 8001316:	f7ff f8df 	bl	80004d8 <__aeabi_dmul>
 800131a:	4602      	mov	r2, r0
 800131c:	460b      	mov	r3, r1
 800131e:	4610      	mov	r0, r2
 8001320:	4619      	mov	r1, r3
 8001322:	f7ff fb0b 	bl	800093c <__aeabi_d2f>
 8001326:	4603      	mov	r3, r0
 8001328:	4a86      	ldr	r2, [pc, #536]	@ (8001544 <main+0x2d4>)
 800132a:	6013      	str	r3, [r2, #0]

	/*
	 * @brief Init in 4 bit LCD 16x2
	 */
	LCD_Init();
 800132c:	f004 fb64 	bl	80059f8 <LCD_Init>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		if(updateScreenRequest)//only perfrom LCD switch states on gpio change
 8001330:	4b85      	ldr	r3, [pc, #532]	@ (8001548 <main+0x2d8>)
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	b2db      	uxtb	r3, r3
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <main+0xce>
		{
			updateScreen();
 800133a:	f000 fa19 	bl	8001770 <updateScreen>
		}

		switch(STATE_MCU_CURRENT)
 800133e:	4b83      	ldr	r3, [pc, #524]	@ (800154c <main+0x2dc>)
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	b2db      	uxtb	r3, r3
 8001344:	3b01      	subs	r3, #1
 8001346:	2b03      	cmp	r3, #3
 8001348:	f200 80c9 	bhi.w	80014de <main+0x26e>
 800134c:	a201      	add	r2, pc, #4	@ (adr r2, 8001354 <main+0xe4>)
 800134e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001352:	bf00      	nop
 8001354:	080014df 	.word	0x080014df
 8001358:	08001365 	.word	0x08001365
 800135c:	080014df 	.word	0x080014df
 8001360:	080014df 	.word	0x080014df
			break;
		}
		case  DISCHARGE:
		{
			//ONCE TO DO
			if(STATE_MCU_CURRENT != STATE_MCU_PREVIOUS)
 8001364:	4b79      	ldr	r3, [pc, #484]	@ (800154c <main+0x2dc>)
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	b2da      	uxtb	r2, r3
 800136a:	4b79      	ldr	r3, [pc, #484]	@ (8001550 <main+0x2e0>)
 800136c:	781b      	ldrb	r3, [r3, #0]
 800136e:	b2db      	uxtb	r3, r3
 8001370:	429a      	cmp	r2, r3
 8001372:	d036      	beq.n	80013e2 <main+0x172>
			{
				if(HAL_TIM_Base_Start_IT(&htim3)!=HAL_OK)//TIM3 for SAMPLING
 8001374:	4877      	ldr	r0, [pc, #476]	@ (8001554 <main+0x2e4>)
 8001376:	f003 fb79 	bl	8004a6c <HAL_TIM_Base_Start_IT>
 800137a:	4603      	mov	r3, r0
 800137c:	2b00      	cmp	r3, #0
 800137e:	d007      	beq.n	8001390 <main+0x120>
				{
					HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_SET);
 8001380:	2201      	movs	r2, #1
 8001382:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001386:	486b      	ldr	r0, [pc, #428]	@ (8001534 <main+0x2c4>)
 8001388:	f002 fd87 	bl	8003e9a <HAL_GPIO_WritePin>
					Error_Handler();
 800138c:	f000 fd60 	bl	8001e50 <Error_Handler>
				}
				if(HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADC_Values, ADC_DMA_SIZE)!=HAL_OK)//ADC SAMPLING DMA
 8001390:	2264      	movs	r2, #100	@ 0x64
 8001392:	4971      	ldr	r1, [pc, #452]	@ (8001558 <main+0x2e8>)
 8001394:	4866      	ldr	r0, [pc, #408]	@ (8001530 <main+0x2c0>)
 8001396:	f001 f941 	bl	800261c <HAL_ADC_Start_DMA>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d007      	beq.n	80013b0 <main+0x140>
				{
					HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_SET);
 80013a0:	2201      	movs	r2, #1
 80013a2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013a6:	4863      	ldr	r0, [pc, #396]	@ (8001534 <main+0x2c4>)
 80013a8:	f002 fd77 	bl	8003e9a <HAL_GPIO_WritePin>
					Error_Handler();
 80013ac:	f000 fd50 	bl	8001e50 <Error_Handler>
				}
				if(HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1)!=HAL_OK)//TIM4 for MOSFET PWM
 80013b0:	2100      	movs	r1, #0
 80013b2:	486a      	ldr	r0, [pc, #424]	@ (800155c <main+0x2ec>)
 80013b4:	f003 fc04 	bl	8004bc0 <HAL_TIM_PWM_Start>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d007      	beq.n	80013ce <main+0x15e>
				{
					HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_SET);
 80013be:	2201      	movs	r2, #1
 80013c0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013c4:	485b      	ldr	r0, [pc, #364]	@ (8001534 <main+0x2c4>)
 80013c6:	f002 fd68 	bl	8003e9a <HAL_GPIO_WritePin>
					Error_Handler();
 80013ca:	f000 fd41 	bl	8001e50 <Error_Handler>
				}
				STATE_MCU_PREVIOUS = STATE_MCU_CURRENT;
 80013ce:	4b5f      	ldr	r3, [pc, #380]	@ (800154c <main+0x2dc>)
 80013d0:	781b      	ldrb	r3, [r3, #0]
 80013d2:	b2da      	uxtb	r2, r3
 80013d4:	4b5e      	ldr	r3, [pc, #376]	@ (8001550 <main+0x2e0>)
 80013d6:	701a      	strb	r2, [r3, #0]
				last_tick = uwTick;
 80013d8:	4b61      	ldr	r3, [pc, #388]	@ (8001560 <main+0x2f0>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a61      	ldr	r2, [pc, #388]	@ (8001564 <main+0x2f4>)
 80013de:	6013      	str	r3, [r2, #0]
				break;
 80013e0:	e080      	b.n	80014e4 <main+0x274>
			}

			//PERIODIC UPDATE
			if(uwTick - last_tick > 500)// 0.5s refresh rate
 80013e2:	4b5f      	ldr	r3, [pc, #380]	@ (8001560 <main+0x2f0>)
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	4b5f      	ldr	r3, [pc, #380]	@ (8001564 <main+0x2f4>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	1ad3      	subs	r3, r2, r3
 80013ec:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80013f0:	d977      	bls.n	80014e2 <main+0x272>
			{
				updateScreenRequest=1;
 80013f2:	4b55      	ldr	r3, [pc, #340]	@ (8001548 <main+0x2d8>)
 80013f4:	2201      	movs	r2, #1
 80013f6:	701a      	strb	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013f8:	b672      	cpsid	i
}
 80013fa:	bf00      	nop
				uint32_t local_temp_volt;
				uint32_t local_temp_curr;
				uint16_t local_temp_count;

				__disable_irq();
				local_temp_volt = ADC_VOLTAGE_ACCUM;
 80013fc:	4b5a      	ldr	r3, [pc, #360]	@ (8001568 <main+0x2f8>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	60bb      	str	r3, [r7, #8]
				local_temp_curr = ADC_CURRENT_ACCUM;
 8001402:	4b5a      	ldr	r3, [pc, #360]	@ (800156c <main+0x2fc>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	607b      	str	r3, [r7, #4]
				local_temp_count = ADC_READING_COUNTER;
 8001408:	4b59      	ldr	r3, [pc, #356]	@ (8001570 <main+0x300>)
 800140a:	881b      	ldrh	r3, [r3, #0]
 800140c:	807b      	strh	r3, [r7, #2]

				ADC_READING_COUNTER=0;
 800140e:	4b58      	ldr	r3, [pc, #352]	@ (8001570 <main+0x300>)
 8001410:	2200      	movs	r2, #0
 8001412:	801a      	strh	r2, [r3, #0]
				ADC_CURRENT_ACCUM=0;
 8001414:	4b55      	ldr	r3, [pc, #340]	@ (800156c <main+0x2fc>)
 8001416:	2200      	movs	r2, #0
 8001418:	601a      	str	r2, [r3, #0]
				ADC_VOLTAGE_ACCUM=0;
 800141a:	4b53      	ldr	r3, [pc, #332]	@ (8001568 <main+0x2f8>)
 800141c:	2200      	movs	r2, #0
 800141e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001420:	b662      	cpsie	i
}
 8001422:	bf00      	nop
				__enable_irq();



				DischargeDisplayData.voltage = Vdda*local_temp_volt/local_temp_count/ADC_steps;//convert from ADC to Voltage
 8001424:	68b8      	ldr	r0, [r7, #8]
 8001426:	f7ff fb8f 	bl	8000b48 <__aeabi_ui2f>
 800142a:	4602      	mov	r2, r0
 800142c:	4b45      	ldr	r3, [pc, #276]	@ (8001544 <main+0x2d4>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4619      	mov	r1, r3
 8001432:	4610      	mov	r0, r2
 8001434:	f7ff fbe0 	bl	8000bf8 <__aeabi_fmul>
 8001438:	4603      	mov	r3, r0
 800143a:	461c      	mov	r4, r3
 800143c:	887b      	ldrh	r3, [r7, #2]
 800143e:	4618      	mov	r0, r3
 8001440:	f7ff fb86 	bl	8000b50 <__aeabi_i2f>
 8001444:	4603      	mov	r3, r0
 8001446:	4619      	mov	r1, r3
 8001448:	4620      	mov	r0, r4
 800144a:	f7ff fc89 	bl	8000d60 <__aeabi_fdiv>
 800144e:	4603      	mov	r3, r0
 8001450:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 8001454:	4618      	mov	r0, r3
 8001456:	f7ff fc83 	bl	8000d60 <__aeabi_fdiv>
 800145a:	4603      	mov	r3, r0
 800145c:	461a      	mov	r2, r3
 800145e:	4b45      	ldr	r3, [pc, #276]	@ (8001574 <main+0x304>)
 8001460:	601a      	str	r2, [r3, #0]
				DischargeDisplayData.current_ma = Vdda*local_temp_curr/local_temp_count/R_load/ADC_steps*1000;//curr is voltage(XD)
 8001462:	6878      	ldr	r0, [r7, #4]
 8001464:	f7ff fb70 	bl	8000b48 <__aeabi_ui2f>
 8001468:	4602      	mov	r2, r0
 800146a:	4b36      	ldr	r3, [pc, #216]	@ (8001544 <main+0x2d4>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	4619      	mov	r1, r3
 8001470:	4610      	mov	r0, r2
 8001472:	f7ff fbc1 	bl	8000bf8 <__aeabi_fmul>
 8001476:	4603      	mov	r3, r0
 8001478:	461c      	mov	r4, r3
 800147a:	887b      	ldrh	r3, [r7, #2]
 800147c:	4618      	mov	r0, r3
 800147e:	f7ff fb67 	bl	8000b50 <__aeabi_i2f>
 8001482:	4603      	mov	r3, r0
 8001484:	4619      	mov	r1, r3
 8001486:	4620      	mov	r0, r4
 8001488:	f7ff fc6a 	bl	8000d60 <__aeabi_fdiv>
 800148c:	4603      	mov	r3, r0
 800148e:	4618      	mov	r0, r3
 8001490:	f7fe ffca 	bl	8000428 <__aeabi_f2d>
 8001494:	a324      	add	r3, pc, #144	@ (adr r3, 8001528 <main+0x2b8>)
 8001496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800149a:	f7ff f947 	bl	800072c <__aeabi_ddiv>
 800149e:	4602      	mov	r2, r0
 80014a0:	460b      	mov	r3, r1
 80014a2:	4610      	mov	r0, r2
 80014a4:	4619      	mov	r1, r3
 80014a6:	f04f 0200 	mov.w	r2, #0
 80014aa:	4b24      	ldr	r3, [pc, #144]	@ (800153c <main+0x2cc>)
 80014ac:	f7ff f93e 	bl	800072c <__aeabi_ddiv>
 80014b0:	4602      	mov	r2, r0
 80014b2:	460b      	mov	r3, r1
 80014b4:	4610      	mov	r0, r2
 80014b6:	4619      	mov	r1, r3
 80014b8:	f04f 0200 	mov.w	r2, #0
 80014bc:	4b2e      	ldr	r3, [pc, #184]	@ (8001578 <main+0x308>)
 80014be:	f7ff f80b 	bl	80004d8 <__aeabi_dmul>
 80014c2:	4602      	mov	r2, r0
 80014c4:	460b      	mov	r3, r1
 80014c6:	4610      	mov	r0, r2
 80014c8:	4619      	mov	r1, r3
 80014ca:	f7ff fa37 	bl	800093c <__aeabi_d2f>
 80014ce:	4603      	mov	r3, r0
 80014d0:	4a28      	ldr	r2, [pc, #160]	@ (8001574 <main+0x304>)
 80014d2:	6053      	str	r3, [r2, #4]

				last_tick = uwTick;
 80014d4:	4b22      	ldr	r3, [pc, #136]	@ (8001560 <main+0x2f0>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4a22      	ldr	r2, [pc, #136]	@ (8001564 <main+0x2f4>)
 80014da:	6013      	str	r3, [r2, #0]
			}
			break;
 80014dc:	e001      	b.n	80014e2 <main+0x272>
			break;
		}
		default:
		{

			break;
 80014de:	bf00      	nop
 80014e0:	e000      	b.n	80014e4 <main+0x274>
			break;
 80014e2:	bf00      	nop
		}
		}

		if(button_activity)
 80014e4:	4b25      	ldr	r3, [pc, #148]	@ (800157c <main+0x30c>)
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	f43f af20 	beq.w	8001330 <main+0xc0>
		{
			if(STATE_MCU_CURRENT == SETUP)
 80014f0:	4b16      	ldr	r3, [pc, #88]	@ (800154c <main+0x2dc>)
 80014f2:	781b      	ldrb	r3, [r3, #0]
 80014f4:	b2db      	uxtb	r3, r3
 80014f6:	2b01      	cmp	r3, #1
 80014f8:	f040 80a4 	bne.w	8001644 <main+0x3d4>
			{
				if(HAL_GPIO_ReadPin(Button_mode_GPIO_Port, Button_mode_Pin) == GPIO_PIN_SET)
 80014fc:	2102      	movs	r1, #2
 80014fe:	4820      	ldr	r0, [pc, #128]	@ (8001580 <main+0x310>)
 8001500:	f002 fcb4 	bl	8003e6c <HAL_GPIO_ReadPin>
 8001504:	4603      	mov	r3, r0
 8001506:	2b01      	cmp	r3, #1
 8001508:	d13e      	bne.n	8001588 <main+0x318>
				{
					SETUP_CONFIGURATION = 	(SETUP_CONFIGURATION+1)%SETUP_PARAM_COUNT;
 800150a:	4b1e      	ldr	r3, [pc, #120]	@ (8001584 <main+0x314>)
 800150c:	781b      	ldrb	r3, [r3, #0]
 800150e:	b2db      	uxtb	r3, r3
 8001510:	3301      	adds	r3, #1
 8001512:	2b00      	cmp	r3, #0
 8001514:	f003 0301 	and.w	r3, r3, #1
 8001518:	bfb8      	it	lt
 800151a:	425b      	neglt	r3, r3
 800151c:	b2da      	uxtb	r2, r3
 800151e:	4b19      	ldr	r3, [pc, #100]	@ (8001584 <main+0x314>)
 8001520:	701a      	strb	r2, [r3, #0]
 8001522:	e08c      	b.n	800163e <main+0x3ce>
 8001524:	f3af 8000 	nop.w
 8001528:	c28f5c29 	.word	0xc28f5c29
 800152c:	3fcc28f5 	.word	0x3fcc28f5
 8001530:	20000084 	.word	0x20000084
 8001534:	40011000 	.word	0x40011000
 8001538:	20000218 	.word	0x20000218
 800153c:	40b00000 	.word	0x40b00000
 8001540:	3ff33333 	.word	0x3ff33333
 8001544:	20000000 	.word	0x20000000
 8001548:	20000004 	.word	0x20000004
 800154c:	200000f8 	.word	0x200000f8
 8001550:	200000f9 	.word	0x200000f9
 8001554:	20000260 	.word	0x20000260
 8001558:	2000011c 	.word	0x2000011c
 800155c:	200002a8 	.word	0x200002a8
 8001560:	200002f0 	.word	0x200002f0
 8001564:	20000204 	.word	0x20000204
 8001568:	200001e8 	.word	0x200001e8
 800156c:	200001ec 	.word	0x200001ec
 8001570:	200001f0 	.word	0x200001f0
 8001574:	200001f4 	.word	0x200001f4
 8001578:	408f4000 	.word	0x408f4000
 800157c:	200001e4 	.word	0x200001e4
 8001580:	40010c00 	.word	0x40010c00
 8001584:	200000fa 	.word	0x200000fa
				}
				else if(HAL_GPIO_ReadPin(Button_add_GPIO_Port, Button_add_Pin) == GPIO_PIN_SET)
 8001588:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800158c:	4832      	ldr	r0, [pc, #200]	@ (8001658 <main+0x3e8>)
 800158e:	f002 fc6d 	bl	8003e6c <HAL_GPIO_ReadPin>
 8001592:	4603      	mov	r3, r0
 8001594:	2b01      	cmp	r3, #1
 8001596:	d125      	bne.n	80015e4 <main+0x374>
				{
					if(SETUP_CONFIGURATION == SETUP_PARAM_CUTOFF_VOLTAGE)
 8001598:	4b30      	ldr	r3, [pc, #192]	@ (800165c <main+0x3ec>)
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	b2db      	uxtb	r3, r3
 800159e:	2b01      	cmp	r3, #1
 80015a0:	d113      	bne.n	80015ca <main+0x35a>
					{
						Cutoff_voltage += 0.1;// 100 mV step
 80015a2:	4b2f      	ldr	r3, [pc, #188]	@ (8001660 <main+0x3f0>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4618      	mov	r0, r3
 80015a8:	f7fe ff3e 	bl	8000428 <__aeabi_f2d>
 80015ac:	a328      	add	r3, pc, #160	@ (adr r3, 8001650 <main+0x3e0>)
 80015ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015b2:	f7fe fddb 	bl	800016c <__adddf3>
 80015b6:	4602      	mov	r2, r0
 80015b8:	460b      	mov	r3, r1
 80015ba:	4610      	mov	r0, r2
 80015bc:	4619      	mov	r1, r3
 80015be:	f7ff f9bd 	bl	800093c <__aeabi_d2f>
 80015c2:	4603      	mov	r3, r0
 80015c4:	4a26      	ldr	r2, [pc, #152]	@ (8001660 <main+0x3f0>)
 80015c6:	6013      	str	r3, [r2, #0]
 80015c8:	e039      	b.n	800163e <main+0x3ce>
					}
					else if(SETUP_CONFIGURATION == SETUP_PARAM_DISCHARGE_CURRENT)
 80015ca:	4b24      	ldr	r3, [pc, #144]	@ (800165c <main+0x3ec>)
 80015cc:	781b      	ldrb	r3, [r3, #0]
 80015ce:	b2db      	uxtb	r3, r3
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d134      	bne.n	800163e <main+0x3ce>
					{
						Discharge_current+=10;// 10 mA step
 80015d4:	4b23      	ldr	r3, [pc, #140]	@ (8001664 <main+0x3f4>)
 80015d6:	881b      	ldrh	r3, [r3, #0]
 80015d8:	b29b      	uxth	r3, r3
 80015da:	330a      	adds	r3, #10
 80015dc:	b29a      	uxth	r2, r3
 80015de:	4b21      	ldr	r3, [pc, #132]	@ (8001664 <main+0x3f4>)
 80015e0:	801a      	strh	r2, [r3, #0]
 80015e2:	e02c      	b.n	800163e <main+0x3ce>
					}
				}
				else if(HAL_GPIO_ReadPin(Button_sub_GPIO_Port, Button_sub_Pin) == GPIO_PIN_SET)
 80015e4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80015e8:	481b      	ldr	r0, [pc, #108]	@ (8001658 <main+0x3e8>)
 80015ea:	f002 fc3f 	bl	8003e6c <HAL_GPIO_ReadPin>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b01      	cmp	r3, #1
 80015f2:	d124      	bne.n	800163e <main+0x3ce>
				{
					if(SETUP_CONFIGURATION == SETUP_PARAM_CUTOFF_VOLTAGE)
 80015f4:	4b19      	ldr	r3, [pc, #100]	@ (800165c <main+0x3ec>)
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	2b01      	cmp	r3, #1
 80015fc:	d113      	bne.n	8001626 <main+0x3b6>
					{
						Cutoff_voltage -= 0.1;// 100 mV step
 80015fe:	4b18      	ldr	r3, [pc, #96]	@ (8001660 <main+0x3f0>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4618      	mov	r0, r3
 8001604:	f7fe ff10 	bl	8000428 <__aeabi_f2d>
 8001608:	a311      	add	r3, pc, #68	@ (adr r3, 8001650 <main+0x3e0>)
 800160a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800160e:	f7fe fdab 	bl	8000168 <__aeabi_dsub>
 8001612:	4602      	mov	r2, r0
 8001614:	460b      	mov	r3, r1
 8001616:	4610      	mov	r0, r2
 8001618:	4619      	mov	r1, r3
 800161a:	f7ff f98f 	bl	800093c <__aeabi_d2f>
 800161e:	4603      	mov	r3, r0
 8001620:	4a0f      	ldr	r2, [pc, #60]	@ (8001660 <main+0x3f0>)
 8001622:	6013      	str	r3, [r2, #0]
 8001624:	e00b      	b.n	800163e <main+0x3ce>
					}
					else if(SETUP_CONFIGURATION == SETUP_PARAM_DISCHARGE_CURRENT)
 8001626:	4b0d      	ldr	r3, [pc, #52]	@ (800165c <main+0x3ec>)
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	b2db      	uxtb	r3, r3
 800162c:	2b00      	cmp	r3, #0
 800162e:	d106      	bne.n	800163e <main+0x3ce>
					{
						Discharge_current-=10;// 10 mA step
 8001630:	4b0c      	ldr	r3, [pc, #48]	@ (8001664 <main+0x3f4>)
 8001632:	881b      	ldrh	r3, [r3, #0]
 8001634:	b29b      	uxth	r3, r3
 8001636:	3b0a      	subs	r3, #10
 8001638:	b29a      	uxth	r2, r3
 800163a:	4b0a      	ldr	r3, [pc, #40]	@ (8001664 <main+0x3f4>)
 800163c:	801a      	strh	r2, [r3, #0]
					}
				}
			updateScreenRequest = 1;
 800163e:	4b0a      	ldr	r3, [pc, #40]	@ (8001668 <main+0x3f8>)
 8001640:	2201      	movs	r2, #1
 8001642:	701a      	strb	r2, [r3, #0]
			}
			button_activity = 0;
 8001644:	4b09      	ldr	r3, [pc, #36]	@ (800166c <main+0x3fc>)
 8001646:	2200      	movs	r2, #0
 8001648:	701a      	strb	r2, [r3, #0]
		if(updateScreenRequest)//only perfrom LCD switch states on gpio change
 800164a:	e671      	b.n	8001330 <main+0xc0>
 800164c:	f3af 8000 	nop.w
 8001650:	9999999a 	.word	0x9999999a
 8001654:	3fb99999 	.word	0x3fb99999
 8001658:	40010c00 	.word	0x40010c00
 800165c:	200000fa 	.word	0x200000fa
 8001660:	20000008 	.word	0x20000008
 8001664:	20000006 	.word	0x20000006
 8001668:	20000004 	.word	0x20000004
 800166c:	200001e4 	.word	0x200001e4

08001670 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b094      	sub	sp, #80	@ 0x50
 8001674:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001676:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800167a:	2228      	movs	r2, #40	@ 0x28
 800167c:	2100      	movs	r1, #0
 800167e:	4618      	mov	r0, r3
 8001680:	f004 fa88 	bl	8005b94 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001684:	f107 0314 	add.w	r3, r7, #20
 8001688:	2200      	movs	r2, #0
 800168a:	601a      	str	r2, [r3, #0]
 800168c:	605a      	str	r2, [r3, #4]
 800168e:	609a      	str	r2, [r3, #8]
 8001690:	60da      	str	r2, [r3, #12]
 8001692:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001694:	1d3b      	adds	r3, r7, #4
 8001696:	2200      	movs	r2, #0
 8001698:	601a      	str	r2, [r3, #0]
 800169a:	605a      	str	r2, [r3, #4]
 800169c:	609a      	str	r2, [r3, #8]
 800169e:	60da      	str	r2, [r3, #12]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016a0:	2301      	movs	r3, #1
 80016a2:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016a4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80016a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80016aa:	2300      	movs	r3, #0
 80016ac:	647b      	str	r3, [r7, #68]	@ 0x44
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016ae:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80016b2:	4618      	mov	r0, r3
 80016b4:	f002 fc22 	bl	8003efc <HAL_RCC_OscConfig>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d001      	beq.n	80016c2 <SystemClock_Config+0x52>
	{
		Error_Handler();
 80016be:	f000 fbc7 	bl	8001e50 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016c2:	230f      	movs	r3, #15
 80016c4:	617b      	str	r3, [r7, #20]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80016c6:	2301      	movs	r3, #1
 80016c8:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016ca:	2300      	movs	r3, #0
 80016cc:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016ce:	2300      	movs	r3, #0
 80016d0:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016d2:	2300      	movs	r3, #0
 80016d4:	627b      	str	r3, [r7, #36]	@ 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80016d6:	f107 0314 	add.w	r3, r7, #20
 80016da:	2100      	movs	r1, #0
 80016dc:	4618      	mov	r0, r3
 80016de:	f002 fe8f 	bl	8004400 <HAL_RCC_ClockConfig>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <SystemClock_Config+0x7c>
	{
		Error_Handler();
 80016e8:	f000 fbb2 	bl	8001e50 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80016ec:	2302      	movs	r3, #2
 80016ee:	607b      	str	r3, [r7, #4]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 80016f0:	2300      	movs	r3, #0
 80016f2:	60fb      	str	r3, [r7, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016f4:	1d3b      	adds	r3, r7, #4
 80016f6:	4618      	mov	r0, r3
 80016f8:	f002 fffc 	bl	80046f4 <HAL_RCCEx_PeriphCLKConfig>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <SystemClock_Config+0x96>
	{
		Error_Handler();
 8001702:	f000 fba5 	bl	8001e50 <Error_Handler>
	}
}
 8001706:	bf00      	nop
 8001708:	3750      	adds	r7, #80	@ 0x50
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}

0800170e <DELAY_US>:

/* USER CODE BEGIN 4 */
void DELAY_US(uint16_t TIME_US)
{
 800170e:	b480      	push	{r7}
 8001710:	b085      	sub	sp, #20
 8001712:	af00      	add	r7, sp, #0
 8001714:	4603      	mov	r3, r0
 8001716:	80fb      	strh	r3, [r7, #6]
	uint32_t old_timer_value = TIM2->CNT;
 8001718:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800171c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800171e:	60fb      	str	r3, [r7, #12]
	uint32_t target_time = (old_timer_value + TIME_US) % (TIM2->ARR + 1);
 8001720:	88fa      	ldrh	r2, [r7, #6]
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	4413      	add	r3, r2
 8001726:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800172a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800172c:	3201      	adds	r2, #1
 800172e:	fbb3 f1f2 	udiv	r1, r3, r2
 8001732:	fb01 f202 	mul.w	r2, r1, r2
 8001736:	1a9b      	subs	r3, r3, r2
 8001738:	60bb      	str	r3, [r7, #8]

	if (target_time < old_timer_value)  // Handle timer overflow
 800173a:	68ba      	ldr	r2, [r7, #8]
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	429a      	cmp	r2, r3
 8001740:	d206      	bcs.n	8001750 <DELAY_US+0x42>
	{
		while (TIM2->CNT >= old_timer_value);  // Wait for overflow
 8001742:	bf00      	nop
 8001744:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800174a:	68fa      	ldr	r2, [r7, #12]
 800174c:	429a      	cmp	r2, r3
 800174e:	d9f9      	bls.n	8001744 <DELAY_US+0x36>
	}
	while (TIM2->CNT < target_time);  // Wait until target time is reached
 8001750:	bf00      	nop
 8001752:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001758:	68ba      	ldr	r2, [r7, #8]
 800175a:	429a      	cmp	r2, r3
 800175c:	d8f9      	bhi.n	8001752 <DELAY_US+0x44>
}
 800175e:	bf00      	nop
 8001760:	bf00      	nop
 8001762:	3714      	adds	r7, #20
 8001764:	46bd      	mov	sp, r7
 8001766:	bc80      	pop	{r7}
 8001768:	4770      	bx	lr
 800176a:	0000      	movs	r0, r0
 800176c:	0000      	movs	r0, r0
	...

08001770 <updateScreen>:
void updateScreen()
{
 8001770:	b5b0      	push	{r4, r5, r7, lr}
 8001772:	b084      	sub	sp, #16
 8001774:	af02      	add	r7, sp, #8
	updateScreenRequest = 0;
 8001776:	4b98      	ldr	r3, [pc, #608]	@ (80019d8 <updateScreen+0x268>)
 8001778:	2200      	movs	r2, #0
 800177a:	701a      	strb	r2, [r3, #0]
	switch(STATE_MCU_CURRENT)
 800177c:	4b97      	ldr	r3, [pc, #604]	@ (80019dc <updateScreen+0x26c>)
 800177e:	781b      	ldrb	r3, [r3, #0]
 8001780:	b2db      	uxtb	r3, r3
 8001782:	2b04      	cmp	r3, #4
 8001784:	f200 811c 	bhi.w	80019c0 <updateScreen+0x250>
 8001788:	a201      	add	r2, pc, #4	@ (adr r2, 8001790 <updateScreen+0x20>)
 800178a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800178e:	bf00      	nop
 8001790:	080017a5 	.word	0x080017a5
 8001794:	080017e1 	.word	0x080017e1
 8001798:	080018a3 	.word	0x080018a3
 800179c:	080019c1 	.word	0x080019c1
 80017a0:	080019c1 	.word	0x080019c1
	{
	case  START:
	{
		LCD_Init();
 80017a4:	f004 f928 	bl	80059f8 <LCD_Init>

		sprintf(LCD_buffer,"Battery analyzer");
 80017a8:	498d      	ldr	r1, [pc, #564]	@ (80019e0 <updateScreen+0x270>)
 80017aa:	488e      	ldr	r0, [pc, #568]	@ (80019e4 <updateScreen+0x274>)
 80017ac:	f004 f9b6 	bl	8005b1c <siprintf>
		formatCharToLCD(LCD_buffer,0,0,ALIGN_LEFT);
 80017b0:	2301      	movs	r3, #1
 80017b2:	2200      	movs	r2, #0
 80017b4:	2100      	movs	r1, #0
 80017b6:	488b      	ldr	r0, [pc, #556]	@ (80019e4 <updateScreen+0x274>)
 80017b8:	f000 f936 	bl	8001a28 <formatCharToLCD>

		sprintf(LCD_buffer,"BatLinux");
 80017bc:	498a      	ldr	r1, [pc, #552]	@ (80019e8 <updateScreen+0x278>)
 80017be:	4889      	ldr	r0, [pc, #548]	@ (80019e4 <updateScreen+0x274>)
 80017c0:	f004 f9ac 	bl	8005b1c <siprintf>
		formatCharToLCD(LCD_buffer,0,1,ALIGN_CENTER);
 80017c4:	2303      	movs	r3, #3
 80017c6:	2201      	movs	r2, #1
 80017c8:	2100      	movs	r1, #0
 80017ca:	4886      	ldr	r0, [pc, #536]	@ (80019e4 <updateScreen+0x274>)
 80017cc:	f000 f92c 	bl	8001a28 <formatCharToLCD>

		HAL_Delay(1000);
 80017d0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80017d4:	f000 fe26 	bl	8002424 <HAL_Delay>
		STATE_MCU_CURRENT = SETUP;
 80017d8:	4b80      	ldr	r3, [pc, #512]	@ (80019dc <updateScreen+0x26c>)
 80017da:	2201      	movs	r2, #1
 80017dc:	701a      	strb	r2, [r3, #0]
		break;
 80017de:	e0f0      	b.n	80019c2 <updateScreen+0x252>
	}
	case  SETUP:
	{
		switch(SETUP_CONFIGURATION)
 80017e0:	4b82      	ldr	r3, [pc, #520]	@ (80019ec <updateScreen+0x27c>)
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d002      	beq.n	80017f0 <updateScreen+0x80>
 80017ea:	2b01      	cmp	r3, #1
 80017ec:	d019      	beq.n	8001822 <updateScreen+0xb2>
 80017ee:	e054      	b.n	800189a <updateScreen+0x12a>
		{
		case(SETUP_PARAM_DISCHARGE_CURRENT):
						{
			sprintf(LCD_buffer,"Current, mA");
 80017f0:	497f      	ldr	r1, [pc, #508]	@ (80019f0 <updateScreen+0x280>)
 80017f2:	487c      	ldr	r0, [pc, #496]	@ (80019e4 <updateScreen+0x274>)
 80017f4:	f004 f992 	bl	8005b1c <siprintf>
			formatCharToLCD(LCD_buffer,0,0,ALIGN_CENTER);
 80017f8:	2303      	movs	r3, #3
 80017fa:	2200      	movs	r2, #0
 80017fc:	2100      	movs	r1, #0
 80017fe:	4879      	ldr	r0, [pc, #484]	@ (80019e4 <updateScreen+0x274>)
 8001800:	f000 f912 	bl	8001a28 <formatCharToLCD>

			sprintf(LCD_buffer,"%d",Discharge_current);
 8001804:	4b7b      	ldr	r3, [pc, #492]	@ (80019f4 <updateScreen+0x284>)
 8001806:	881b      	ldrh	r3, [r3, #0]
 8001808:	b29b      	uxth	r3, r3
 800180a:	461a      	mov	r2, r3
 800180c:	497a      	ldr	r1, [pc, #488]	@ (80019f8 <updateScreen+0x288>)
 800180e:	4875      	ldr	r0, [pc, #468]	@ (80019e4 <updateScreen+0x274>)
 8001810:	f004 f984 	bl	8005b1c <siprintf>
			formatCharToLCD(LCD_buffer,0,1,ALIGN_CENTER);
 8001814:	2303      	movs	r3, #3
 8001816:	2201      	movs	r2, #1
 8001818:	2100      	movs	r1, #0
 800181a:	4872      	ldr	r0, [pc, #456]	@ (80019e4 <updateScreen+0x274>)
 800181c:	f000 f904 	bl	8001a28 <formatCharToLCD>
			break;
 8001820:	e03e      	b.n	80018a0 <updateScreen+0x130>
						}
		case(SETUP_PARAM_CUTOFF_VOLTAGE):
						{
			sprintf(LCD_buffer,"Voltage, V");
 8001822:	4976      	ldr	r1, [pc, #472]	@ (80019fc <updateScreen+0x28c>)
 8001824:	486f      	ldr	r0, [pc, #444]	@ (80019e4 <updateScreen+0x274>)
 8001826:	f004 f979 	bl	8005b1c <siprintf>
			formatCharToLCD(LCD_buffer,0,0,ALIGN_CENTER);
 800182a:	2303      	movs	r3, #3
 800182c:	2200      	movs	r2, #0
 800182e:	2100      	movs	r1, #0
 8001830:	486c      	ldr	r0, [pc, #432]	@ (80019e4 <updateScreen+0x274>)
 8001832:	f000 f8f9 	bl	8001a28 <formatCharToLCD>

			//no float support (+10 kB flash)
			uint8_t separator = 10*Cutoff_voltage-10*(int)Cutoff_voltage;
 8001836:	4b72      	ldr	r3, [pc, #456]	@ (8001a00 <updateScreen+0x290>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4972      	ldr	r1, [pc, #456]	@ (8001a04 <updateScreen+0x294>)
 800183c:	4618      	mov	r0, r3
 800183e:	f7ff f9db 	bl	8000bf8 <__aeabi_fmul>
 8001842:	4603      	mov	r3, r0
 8001844:	461c      	mov	r4, r3
 8001846:	4b6e      	ldr	r3, [pc, #440]	@ (8001a00 <updateScreen+0x290>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4618      	mov	r0, r3
 800184c:	f7ff fb24 	bl	8000e98 <__aeabi_f2iz>
 8001850:	4602      	mov	r2, r0
 8001852:	4613      	mov	r3, r2
 8001854:	009b      	lsls	r3, r3, #2
 8001856:	4413      	add	r3, r2
 8001858:	005b      	lsls	r3, r3, #1
 800185a:	4618      	mov	r0, r3
 800185c:	f7ff f978 	bl	8000b50 <__aeabi_i2f>
 8001860:	4603      	mov	r3, r0
 8001862:	4619      	mov	r1, r3
 8001864:	4620      	mov	r0, r4
 8001866:	f7ff f8bd 	bl	80009e4 <__aeabi_fsub>
 800186a:	4603      	mov	r3, r0
 800186c:	4618      	mov	r0, r3
 800186e:	f7ff fb39 	bl	8000ee4 <__aeabi_f2uiz>
 8001872:	4603      	mov	r3, r0
 8001874:	71bb      	strb	r3, [r7, #6]
			sprintf(LCD_buffer,"%d.%d",(int)Cutoff_voltage,separator);
 8001876:	4b62      	ldr	r3, [pc, #392]	@ (8001a00 <updateScreen+0x290>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4618      	mov	r0, r3
 800187c:	f7ff fb0c 	bl	8000e98 <__aeabi_f2iz>
 8001880:	4602      	mov	r2, r0
 8001882:	79bb      	ldrb	r3, [r7, #6]
 8001884:	4960      	ldr	r1, [pc, #384]	@ (8001a08 <updateScreen+0x298>)
 8001886:	4857      	ldr	r0, [pc, #348]	@ (80019e4 <updateScreen+0x274>)
 8001888:	f004 f948 	bl	8005b1c <siprintf>
			formatCharToLCD(LCD_buffer,1,1,ALIGN_CENTER);
 800188c:	2303      	movs	r3, #3
 800188e:	2201      	movs	r2, #1
 8001890:	2101      	movs	r1, #1
 8001892:	4854      	ldr	r0, [pc, #336]	@ (80019e4 <updateScreen+0x274>)
 8001894:	f000 f8c8 	bl	8001a28 <formatCharToLCD>
			break;
 8001898:	e002      	b.n	80018a0 <updateScreen+0x130>
						}
		default:
			LCD_CLEAR();
 800189a:	f004 f8a5 	bl	80059e8 <LCD_CLEAR>
			break;
 800189e:	bf00      	nop
		}
		break;
 80018a0:	e08f      	b.n	80019c2 <updateScreen+0x252>
	}
	case  DISCHARGE:
	{
		if(STATE_MCU_CURRENT != STATE_MCU_PREVIOUS)
 80018a2:	4b4e      	ldr	r3, [pc, #312]	@ (80019dc <updateScreen+0x26c>)
 80018a4:	781b      	ldrb	r3, [r3, #0]
 80018a6:	b2da      	uxtb	r2, r3
 80018a8:	4b58      	ldr	r3, [pc, #352]	@ (8001a0c <updateScreen+0x29c>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	429a      	cmp	r2, r3
 80018b0:	d013      	beq.n	80018da <updateScreen+0x16a>
		{
			sprintf(LCD_buffer,"Starting");
 80018b2:	4957      	ldr	r1, [pc, #348]	@ (8001a10 <updateScreen+0x2a0>)
 80018b4:	484b      	ldr	r0, [pc, #300]	@ (80019e4 <updateScreen+0x274>)
 80018b6:	f004 f931 	bl	8005b1c <siprintf>
			formatCharToLCD(LCD_buffer,0,0,ALIGN_CENTER);
 80018ba:	2303      	movs	r3, #3
 80018bc:	2200      	movs	r2, #0
 80018be:	2100      	movs	r1, #0
 80018c0:	4848      	ldr	r0, [pc, #288]	@ (80019e4 <updateScreen+0x274>)
 80018c2:	f000 f8b1 	bl	8001a28 <formatCharToLCD>

			sprintf(LCD_buffer,"the discharge...");
 80018c6:	4953      	ldr	r1, [pc, #332]	@ (8001a14 <updateScreen+0x2a4>)
 80018c8:	4846      	ldr	r0, [pc, #280]	@ (80019e4 <updateScreen+0x274>)
 80018ca:	f004 f927 	bl	8005b1c <siprintf>
			formatCharToLCD(LCD_buffer,0,1,ALIGN_CENTER);
 80018ce:	2303      	movs	r3, #3
 80018d0:	2201      	movs	r2, #1
 80018d2:	2100      	movs	r1, #0
 80018d4:	4843      	ldr	r0, [pc, #268]	@ (80019e4 <updateScreen+0x274>)
 80018d6:	f000 f8a7 	bl	8001a28 <formatCharToLCD>
		}
		//Printing the reading values
		uint8_t separator = 10*(DischargeDisplayData.voltage+0.05)-10*(int)(DischargeDisplayData.voltage);
 80018da:	4b4f      	ldr	r3, [pc, #316]	@ (8001a18 <updateScreen+0x2a8>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4618      	mov	r0, r3
 80018e0:	f7fe fda2 	bl	8000428 <__aeabi_f2d>
 80018e4:	a33a      	add	r3, pc, #232	@ (adr r3, 80019d0 <updateScreen+0x260>)
 80018e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ea:	f7fe fc3f 	bl	800016c <__adddf3>
 80018ee:	4602      	mov	r2, r0
 80018f0:	460b      	mov	r3, r1
 80018f2:	4610      	mov	r0, r2
 80018f4:	4619      	mov	r1, r3
 80018f6:	f04f 0200 	mov.w	r2, #0
 80018fa:	4b48      	ldr	r3, [pc, #288]	@ (8001a1c <updateScreen+0x2ac>)
 80018fc:	f7fe fdec 	bl	80004d8 <__aeabi_dmul>
 8001900:	4602      	mov	r2, r0
 8001902:	460b      	mov	r3, r1
 8001904:	4614      	mov	r4, r2
 8001906:	461d      	mov	r5, r3
 8001908:	4b43      	ldr	r3, [pc, #268]	@ (8001a18 <updateScreen+0x2a8>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4618      	mov	r0, r3
 800190e:	f7ff fac3 	bl	8000e98 <__aeabi_f2iz>
 8001912:	4602      	mov	r2, r0
 8001914:	4613      	mov	r3, r2
 8001916:	009b      	lsls	r3, r3, #2
 8001918:	4413      	add	r3, r2
 800191a:	005b      	lsls	r3, r3, #1
 800191c:	4618      	mov	r0, r3
 800191e:	f7fe fd71 	bl	8000404 <__aeabi_i2d>
 8001922:	4602      	mov	r2, r0
 8001924:	460b      	mov	r3, r1
 8001926:	4620      	mov	r0, r4
 8001928:	4629      	mov	r1, r5
 800192a:	f7fe fc1d 	bl	8000168 <__aeabi_dsub>
 800192e:	4602      	mov	r2, r0
 8001930:	460b      	mov	r3, r1
 8001932:	4610      	mov	r0, r2
 8001934:	4619      	mov	r1, r3
 8001936:	f7fe ffe1 	bl	80008fc <__aeabi_d2uiz>
 800193a:	4603      	mov	r3, r0
 800193c:	71fb      	strb	r3, [r7, #7]
		sprintf(LCD_buffer,"%d.%d",(uint16_t)DischargeDisplayData.voltage,separator);
 800193e:	4b36      	ldr	r3, [pc, #216]	@ (8001a18 <updateScreen+0x2a8>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	4618      	mov	r0, r3
 8001944:	f7ff face 	bl	8000ee4 <__aeabi_f2uiz>
 8001948:	4603      	mov	r3, r0
 800194a:	b29b      	uxth	r3, r3
 800194c:	461a      	mov	r2, r3
 800194e:	79fb      	ldrb	r3, [r7, #7]
 8001950:	492d      	ldr	r1, [pc, #180]	@ (8001a08 <updateScreen+0x298>)
 8001952:	4824      	ldr	r0, [pc, #144]	@ (80019e4 <updateScreen+0x274>)
 8001954:	f004 f8e2 	bl	8005b1c <siprintf>
		sprintf(LCD_buffer,"%d mA,   %d.%d V",(uint16_t)DischargeDisplayData.current_ma,(uint16_t)DischargeDisplayData.voltage,separator);
 8001958:	4b2f      	ldr	r3, [pc, #188]	@ (8001a18 <updateScreen+0x2a8>)
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	4618      	mov	r0, r3
 800195e:	f7ff fac1 	bl	8000ee4 <__aeabi_f2uiz>
 8001962:	4603      	mov	r3, r0
 8001964:	b29b      	uxth	r3, r3
 8001966:	461c      	mov	r4, r3
 8001968:	4b2b      	ldr	r3, [pc, #172]	@ (8001a18 <updateScreen+0x2a8>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4618      	mov	r0, r3
 800196e:	f7ff fab9 	bl	8000ee4 <__aeabi_f2uiz>
 8001972:	4603      	mov	r3, r0
 8001974:	b29b      	uxth	r3, r3
 8001976:	461a      	mov	r2, r3
 8001978:	79fb      	ldrb	r3, [r7, #7]
 800197a:	9300      	str	r3, [sp, #0]
 800197c:	4613      	mov	r3, r2
 800197e:	4622      	mov	r2, r4
 8001980:	4927      	ldr	r1, [pc, #156]	@ (8001a20 <updateScreen+0x2b0>)
 8001982:	4818      	ldr	r0, [pc, #96]	@ (80019e4 <updateScreen+0x274>)
 8001984:	f004 f8ca 	bl	8005b1c <siprintf>
		formatCharToLCD(LCD_buffer,0,0,ALIGN_LEFT);
 8001988:	2301      	movs	r3, #1
 800198a:	2200      	movs	r2, #0
 800198c:	2100      	movs	r1, #0
 800198e:	4815      	ldr	r0, [pc, #84]	@ (80019e4 <updateScreen+0x274>)
 8001990:	f000 f84a 	bl	8001a28 <formatCharToLCD>

		sprintf(LCD_buffer,"%d mAh,   %d s",(uint16_t)DischargeDisplayData.capacity_mah,(uint16_t)DischargeDisplayData.elapsed_time_sec);
 8001994:	4b20      	ldr	r3, [pc, #128]	@ (8001a18 <updateScreen+0x2a8>)
 8001996:	689b      	ldr	r3, [r3, #8]
 8001998:	4618      	mov	r0, r3
 800199a:	f7ff faa3 	bl	8000ee4 <__aeabi_f2uiz>
 800199e:	4603      	mov	r3, r0
 80019a0:	b29b      	uxth	r3, r3
 80019a2:	461a      	mov	r2, r3
 80019a4:	4b1c      	ldr	r3, [pc, #112]	@ (8001a18 <updateScreen+0x2a8>)
 80019a6:	68db      	ldr	r3, [r3, #12]
 80019a8:	b29b      	uxth	r3, r3
 80019aa:	491e      	ldr	r1, [pc, #120]	@ (8001a24 <updateScreen+0x2b4>)
 80019ac:	480d      	ldr	r0, [pc, #52]	@ (80019e4 <updateScreen+0x274>)
 80019ae:	f004 f8b5 	bl	8005b1c <siprintf>
		formatCharToLCD(LCD_buffer,0,1,ALIGN_LEFT);
 80019b2:	2301      	movs	r3, #1
 80019b4:	2201      	movs	r2, #1
 80019b6:	2100      	movs	r1, #0
 80019b8:	480a      	ldr	r0, [pc, #40]	@ (80019e4 <updateScreen+0x274>)
 80019ba:	f000 f835 	bl	8001a28 <formatCharToLCD>


		break;
 80019be:	e000      	b.n	80019c2 <updateScreen+0x252>
		break;
	}
	default:
	{

		break;
 80019c0:	bf00      	nop
	}
	}
}
 80019c2:	bf00      	nop
 80019c4:	3708      	adds	r7, #8
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bdb0      	pop	{r4, r5, r7, pc}
 80019ca:	bf00      	nop
 80019cc:	f3af 8000 	nop.w
 80019d0:	9999999a 	.word	0x9999999a
 80019d4:	3fa99999 	.word	0x3fa99999
 80019d8:	20000004 	.word	0x20000004
 80019dc:	200000f8 	.word	0x200000f8
 80019e0:	08006494 	.word	0x08006494
 80019e4:	200000fc 	.word	0x200000fc
 80019e8:	080064a8 	.word	0x080064a8
 80019ec:	200000fa 	.word	0x200000fa
 80019f0:	080064b4 	.word	0x080064b4
 80019f4:	20000006 	.word	0x20000006
 80019f8:	080064c0 	.word	0x080064c0
 80019fc:	080064c4 	.word	0x080064c4
 8001a00:	20000008 	.word	0x20000008
 8001a04:	41200000 	.word	0x41200000
 8001a08:	080064d0 	.word	0x080064d0
 8001a0c:	200000f9 	.word	0x200000f9
 8001a10:	080064d8 	.word	0x080064d8
 8001a14:	080064e4 	.word	0x080064e4
 8001a18:	200001f4 	.word	0x200001f4
 8001a1c:	40240000 	.word	0x40240000
 8001a20:	080064f8 	.word	0x080064f8
 8001a24:	0800650c 	.word	0x0800650c

08001a28 <formatCharToLCD>:
//Add padding for LCD display
//If padding is added, place is 0, level is dependant on LCD top(0) or bottom(1)
void formatCharToLCD(char* message, uint8_t place, uint8_t level, uint8_t Padding)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
 8001a30:	4608      	mov	r0, r1
 8001a32:	4611      	mov	r1, r2
 8001a34:	461a      	mov	r2, r3
 8001a36:	4603      	mov	r3, r0
 8001a38:	70fb      	strb	r3, [r7, #3]
 8001a3a:	460b      	mov	r3, r1
 8001a3c:	70bb      	strb	r3, [r7, #2]
 8001a3e:	4613      	mov	r3, r2
 8001a40:	707b      	strb	r3, [r7, #1]
	static uint8_t buffer_size;
	buffer_size = strlen(message);
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	f7fe fb84 	bl	8000150 <strlen>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	b2da      	uxtb	r2, r3
 8001a4c:	4b25      	ldr	r3, [pc, #148]	@ (8001ae4 <formatCharToLCD+0xbc>)
 8001a4e:	701a      	strb	r2, [r3, #0]
	if(buffer_size != 0 && buffer_size <= LCD_COLS)
 8001a50:	4b24      	ldr	r3, [pc, #144]	@ (8001ae4 <formatCharToLCD+0xbc>)
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d041      	beq.n	8001adc <formatCharToLCD+0xb4>
 8001a58:	4b22      	ldr	r3, [pc, #136]	@ (8001ae4 <formatCharToLCD+0xbc>)
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	2b10      	cmp	r3, #16
 8001a5e:	d83d      	bhi.n	8001adc <formatCharToLCD+0xb4>
	{
		if(Padding==ALIGN_NO)
 8001a60:	787b      	ldrb	r3, [r7, #1]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d106      	bne.n	8001a74 <formatCharToLCD+0x4c>
		{
			LCD_SEND_STR(message,place, level);
 8001a66:	78ba      	ldrb	r2, [r7, #2]
 8001a68:	78fb      	ldrb	r3, [r7, #3]
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	6878      	ldr	r0, [r7, #4]
 8001a6e:	f004 f81b 	bl	8005aa8 <LCD_SEND_STR>
 8001a72:	e033      	b.n	8001adc <formatCharToLCD+0xb4>
		}
		else if(Padding==ALIGN_LEFT)
 8001a74:	787b      	ldrb	r3, [r7, #1]
 8001a76:	2b01      	cmp	r3, #1
 8001a78:	d10d      	bne.n	8001a96 <formatCharToLCD+0x6e>
		{
			charAddPadding(message, ALIGN_LEFT, buffer_size);
 8001a7a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ae4 <formatCharToLCD+0xbc>)
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	461a      	mov	r2, r3
 8001a80:	2101      	movs	r1, #1
 8001a82:	6878      	ldr	r0, [r7, #4]
 8001a84:	f000 f830 	bl	8001ae8 <charAddPadding>
			LCD_SEND_STR(message,0, level);
 8001a88:	78bb      	ldrb	r3, [r7, #2]
 8001a8a:	461a      	mov	r2, r3
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	6878      	ldr	r0, [r7, #4]
 8001a90:	f004 f80a 	bl	8005aa8 <LCD_SEND_STR>
 8001a94:	e022      	b.n	8001adc <formatCharToLCD+0xb4>
		}
		else if(Padding==ALIGN_RIGHT)
 8001a96:	787b      	ldrb	r3, [r7, #1]
 8001a98:	2b02      	cmp	r3, #2
 8001a9a:	d10d      	bne.n	8001ab8 <formatCharToLCD+0x90>
		{
			charAddPadding(message, ALIGN_RIGHT, buffer_size);
 8001a9c:	4b11      	ldr	r3, [pc, #68]	@ (8001ae4 <formatCharToLCD+0xbc>)
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	461a      	mov	r2, r3
 8001aa2:	2102      	movs	r1, #2
 8001aa4:	6878      	ldr	r0, [r7, #4]
 8001aa6:	f000 f81f 	bl	8001ae8 <charAddPadding>
			LCD_SEND_STR(message,0, level);
 8001aaa:	78bb      	ldrb	r3, [r7, #2]
 8001aac:	461a      	mov	r2, r3
 8001aae:	2100      	movs	r1, #0
 8001ab0:	6878      	ldr	r0, [r7, #4]
 8001ab2:	f003 fff9 	bl	8005aa8 <LCD_SEND_STR>
 8001ab6:	e011      	b.n	8001adc <formatCharToLCD+0xb4>
		}
		else if(Padding==ALIGN_CENTER)
 8001ab8:	787b      	ldrb	r3, [r7, #1]
 8001aba:	2b03      	cmp	r3, #3
 8001abc:	d10d      	bne.n	8001ada <formatCharToLCD+0xb2>
		{
			charAddPadding(message, ALIGN_CENTER, buffer_size);
 8001abe:	4b09      	ldr	r3, [pc, #36]	@ (8001ae4 <formatCharToLCD+0xbc>)
 8001ac0:	781b      	ldrb	r3, [r3, #0]
 8001ac2:	461a      	mov	r2, r3
 8001ac4:	2103      	movs	r1, #3
 8001ac6:	6878      	ldr	r0, [r7, #4]
 8001ac8:	f000 f80e 	bl	8001ae8 <charAddPadding>
			LCD_SEND_STR(message,0, level);
 8001acc:	78bb      	ldrb	r3, [r7, #2]
 8001ace:	461a      	mov	r2, r3
 8001ad0:	2100      	movs	r1, #0
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f003 ffe8 	bl	8005aa8 <LCD_SEND_STR>
 8001ad8:	e000      	b.n	8001adc <formatCharToLCD+0xb4>
		}
		else return;
 8001ada:	bf00      	nop
	}
}
 8001adc:	3708      	adds	r7, #8
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	20000208 	.word	0x20000208

08001ae8 <charAddPadding>:

void charAddPadding(char* buffer, uint8_t align,uint8_t size)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b084      	sub	sp, #16
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
 8001af0:	460b      	mov	r3, r1
 8001af2:	70fb      	strb	r3, [r7, #3]
 8001af4:	4613      	mov	r3, r2
 8001af6:	70bb      	strb	r3, [r7, #2]
	if(align == ALIGN_LEFT)
 8001af8:	78fb      	ldrb	r3, [r7, #3]
 8001afa:	2b01      	cmp	r3, #1
 8001afc:	d10e      	bne.n	8001b1c <charAddPadding+0x34>
	{
		for(uint8_t i = size;i<LCD_COLS;i++)
 8001afe:	78bb      	ldrb	r3, [r7, #2]
 8001b00:	73fb      	strb	r3, [r7, #15]
 8001b02:	e007      	b.n	8001b14 <charAddPadding+0x2c>
		{
			buffer[i] = ' ';
 8001b04:	7bfb      	ldrb	r3, [r7, #15]
 8001b06:	687a      	ldr	r2, [r7, #4]
 8001b08:	4413      	add	r3, r2
 8001b0a:	2220      	movs	r2, #32
 8001b0c:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = size;i<LCD_COLS;i++)
 8001b0e:	7bfb      	ldrb	r3, [r7, #15]
 8001b10:	3301      	adds	r3, #1
 8001b12:	73fb      	strb	r3, [r7, #15]
 8001b14:	7bfb      	ldrb	r3, [r7, #15]
 8001b16:	2b0f      	cmp	r3, #15
 8001b18:	d9f4      	bls.n	8001b04 <charAddPadding+0x1c>
 8001b1a:	e054      	b.n	8001bc6 <charAddPadding+0xde>
		}
	}
	else if(align == ALIGN_RIGHT)
 8001b1c:	78fb      	ldrb	r3, [r7, #3]
 8001b1e:	2b02      	cmp	r3, #2
 8001b20:	d11c      	bne.n	8001b5c <charAddPadding+0x74>
	{
		memmove(buffer+(LCD_COLS-size),buffer,size);// shift to the right
 8001b22:	78bb      	ldrb	r3, [r7, #2]
 8001b24:	f1c3 0310 	rsb	r3, r3, #16
 8001b28:	461a      	mov	r2, r3
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	4413      	add	r3, r2
 8001b2e:	78ba      	ldrb	r2, [r7, #2]
 8001b30:	6879      	ldr	r1, [r7, #4]
 8001b32:	4618      	mov	r0, r3
 8001b34:	f004 f814 	bl	8005b60 <memmove>
		for(uint8_t i = 0;i<LCD_COLS-size;i++)
 8001b38:	2300      	movs	r3, #0
 8001b3a:	73bb      	strb	r3, [r7, #14]
 8001b3c:	e007      	b.n	8001b4e <charAddPadding+0x66>
		{
			buffer[i] = ' ';
 8001b3e:	7bbb      	ldrb	r3, [r7, #14]
 8001b40:	687a      	ldr	r2, [r7, #4]
 8001b42:	4413      	add	r3, r2
 8001b44:	2220      	movs	r2, #32
 8001b46:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 0;i<LCD_COLS-size;i++)
 8001b48:	7bbb      	ldrb	r3, [r7, #14]
 8001b4a:	3301      	adds	r3, #1
 8001b4c:	73bb      	strb	r3, [r7, #14]
 8001b4e:	7bba      	ldrb	r2, [r7, #14]
 8001b50:	78bb      	ldrb	r3, [r7, #2]
 8001b52:	f1c3 0310 	rsb	r3, r3, #16
 8001b56:	429a      	cmp	r2, r3
 8001b58:	dbf1      	blt.n	8001b3e <charAddPadding+0x56>
 8001b5a:	e034      	b.n	8001bc6 <charAddPadding+0xde>
		}
	}
	else if(align == ALIGN_CENTER)
 8001b5c:	78fb      	ldrb	r3, [r7, #3]
 8001b5e:	2b03      	cmp	r3, #3
 8001b60:	d130      	bne.n	8001bc4 <charAddPadding+0xdc>
	{
		uint8_t start_place = (LCD_COLS - size)/2;//left side
 8001b62:	78bb      	ldrb	r3, [r7, #2]
 8001b64:	f1c3 0310 	rsb	r3, r3, #16
 8001b68:	0fda      	lsrs	r2, r3, #31
 8001b6a:	4413      	add	r3, r2
 8001b6c:	105b      	asrs	r3, r3, #1
 8001b6e:	72fb      	strb	r3, [r7, #11]
		memmove(buffer+start_place,buffer,size);// shift to the right
 8001b70:	7afb      	ldrb	r3, [r7, #11]
 8001b72:	687a      	ldr	r2, [r7, #4]
 8001b74:	4413      	add	r3, r2
 8001b76:	78ba      	ldrb	r2, [r7, #2]
 8001b78:	6879      	ldr	r1, [r7, #4]
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f003 fff0 	bl	8005b60 <memmove>
		for(uint8_t i = 0;i<start_place;i++)
 8001b80:	2300      	movs	r3, #0
 8001b82:	737b      	strb	r3, [r7, #13]
 8001b84:	e007      	b.n	8001b96 <charAddPadding+0xae>
		{
			buffer[i] = ' ';
 8001b86:	7b7b      	ldrb	r3, [r7, #13]
 8001b88:	687a      	ldr	r2, [r7, #4]
 8001b8a:	4413      	add	r3, r2
 8001b8c:	2220      	movs	r2, #32
 8001b8e:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 0;i<start_place;i++)
 8001b90:	7b7b      	ldrb	r3, [r7, #13]
 8001b92:	3301      	adds	r3, #1
 8001b94:	737b      	strb	r3, [r7, #13]
 8001b96:	7b7a      	ldrb	r2, [r7, #13]
 8001b98:	7afb      	ldrb	r3, [r7, #11]
 8001b9a:	429a      	cmp	r2, r3
 8001b9c:	d3f3      	bcc.n	8001b86 <charAddPadding+0x9e>
		}
		start_place +=size;//right side
 8001b9e:	7afa      	ldrb	r2, [r7, #11]
 8001ba0:	78bb      	ldrb	r3, [r7, #2]
 8001ba2:	4413      	add	r3, r2
 8001ba4:	72fb      	strb	r3, [r7, #11]
		for(uint8_t i = start_place;i<LCD_COLS;i++)
 8001ba6:	7afb      	ldrb	r3, [r7, #11]
 8001ba8:	733b      	strb	r3, [r7, #12]
 8001baa:	e007      	b.n	8001bbc <charAddPadding+0xd4>
		{
			buffer[i] = ' ';
 8001bac:	7b3b      	ldrb	r3, [r7, #12]
 8001bae:	687a      	ldr	r2, [r7, #4]
 8001bb0:	4413      	add	r3, r2
 8001bb2:	2220      	movs	r2, #32
 8001bb4:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = start_place;i<LCD_COLS;i++)
 8001bb6:	7b3b      	ldrb	r3, [r7, #12]
 8001bb8:	3301      	adds	r3, #1
 8001bba:	733b      	strb	r3, [r7, #12]
 8001bbc:	7b3b      	ldrb	r3, [r7, #12]
 8001bbe:	2b0f      	cmp	r3, #15
 8001bc0:	d9f4      	bls.n	8001bac <charAddPadding+0xc4>
 8001bc2:	e000      	b.n	8001bc6 <charAddPadding+0xde>
		}
	}
	else
	{
		return;
 8001bc4:	bf00      	nop
	}
}
 8001bc6:	3710      	adds	r7, #16
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}

08001bcc <HAL_GPIO_EXTI_Callback>:
//INTERRUPT CALLBACKS

//EXTI
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	80fb      	strh	r3, [r7, #6]
	static uint32_t last_button_time = 0;
	if(uwTick-last_button_time > BUTTON_DEBOUNCE_MS)
 8001bd6:	4b09      	ldr	r3, [pc, #36]	@ (8001bfc <HAL_GPIO_EXTI_Callback+0x30>)
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	4b09      	ldr	r3, [pc, #36]	@ (8001c00 <HAL_GPIO_EXTI_Callback+0x34>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	1ad3      	subs	r3, r2, r3
 8001be0:	2b1e      	cmp	r3, #30
 8001be2:	d906      	bls.n	8001bf2 <HAL_GPIO_EXTI_Callback+0x26>
	{
		button_activity = 1;
 8001be4:	4b07      	ldr	r3, [pc, #28]	@ (8001c04 <HAL_GPIO_EXTI_Callback+0x38>)
 8001be6:	2201      	movs	r2, #1
 8001be8:	701a      	strb	r2, [r3, #0]
		last_button_time = uwTick;
 8001bea:	4b04      	ldr	r3, [pc, #16]	@ (8001bfc <HAL_GPIO_EXTI_Callback+0x30>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4a04      	ldr	r2, [pc, #16]	@ (8001c00 <HAL_GPIO_EXTI_Callback+0x34>)
 8001bf0:	6013      	str	r3, [r2, #0]

	//IMPLEMENT THE STARTING PROCESS
	//	STATE_MCU_CURRENT = DISCHARGE;
	//	STATE_MCU_PREVIOUS = SETUP;

}
 8001bf2:	bf00      	nop
 8001bf4:	370c      	adds	r7, #12
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bc80      	pop	{r7}
 8001bfa:	4770      	bx	lr
 8001bfc:	200002f0 	.word	0x200002f0
 8001c00:	2000020c 	.word	0x2000020c
 8001c04:	200001e4 	.word	0x200001e4

08001c08 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b086      	sub	sp, #24
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
	uint32_t adc_sum[2] = {0};
 8001c10:	f107 030c 	add.w	r3, r7, #12
 8001c14:	2200      	movs	r2, #0
 8001c16:	601a      	str	r2, [r3, #0]
 8001c18:	605a      	str	r2, [r3, #4]
	static uint16_t Current_BATT;

	for(uint16_t i = 0; i < (ADC_DMA_SIZE/2)-1; i=i+2)
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	82fb      	strh	r3, [r7, #22]
 8001c1e:	e011      	b.n	8001c44 <HAL_ADC_ConvHalfCpltCallback+0x3c>
	{
		adc_sum[0] += ADC_Values[i];//first channel
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	8afa      	ldrh	r2, [r7, #22]
 8001c24:	4936      	ldr	r1, [pc, #216]	@ (8001d00 <HAL_ADC_ConvHalfCpltCallback+0xf8>)
 8001c26:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8001c2a:	4413      	add	r3, r2
 8001c2c:	60fb      	str	r3, [r7, #12]
		adc_sum[1] += ADC_Values[i+1];//second channel
 8001c2e:	693b      	ldr	r3, [r7, #16]
 8001c30:	8afa      	ldrh	r2, [r7, #22]
 8001c32:	3201      	adds	r2, #1
 8001c34:	4932      	ldr	r1, [pc, #200]	@ (8001d00 <HAL_ADC_ConvHalfCpltCallback+0xf8>)
 8001c36:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8001c3a:	4413      	add	r3, r2
 8001c3c:	613b      	str	r3, [r7, #16]
	for(uint16_t i = 0; i < (ADC_DMA_SIZE/2)-1; i=i+2)
 8001c3e:	8afb      	ldrh	r3, [r7, #22]
 8001c40:	3302      	adds	r3, #2
 8001c42:	82fb      	strh	r3, [r7, #22]
 8001c44:	8afb      	ldrh	r3, [r7, #22]
 8001c46:	2b30      	cmp	r3, #48	@ 0x30
 8001c48:	d9ea      	bls.n	8001c20 <HAL_ADC_ConvHalfCpltCallback+0x18>
	}
	adc_sum[0] = 4*adc_sum[0]/ADC_DMA_SIZE;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	009b      	lsls	r3, r3, #2
 8001c4e:	4a2d      	ldr	r2, [pc, #180]	@ (8001d04 <HAL_ADC_ConvHalfCpltCallback+0xfc>)
 8001c50:	fba2 2303 	umull	r2, r3, r2, r3
 8001c54:	095b      	lsrs	r3, r3, #5
 8001c56:	60fb      	str	r3, [r7, #12]
	adc_sum[1] = 4*adc_sum[1]/ADC_DMA_SIZE;
 8001c58:	693b      	ldr	r3, [r7, #16]
 8001c5a:	009b      	lsls	r3, r3, #2
 8001c5c:	4a29      	ldr	r2, [pc, #164]	@ (8001d04 <HAL_ADC_ConvHalfCpltCallback+0xfc>)
 8001c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c62:	095b      	lsrs	r3, r3, #5
 8001c64:	613b      	str	r3, [r7, #16]
	//ALSO PWM INTEGRATION



	//CURRENT AND MAH CONVERSION
	Current_BATT = 3300*adc_sum[1]/R_load/ADC_steps;//convert to mA
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	f640 42e4 	movw	r2, #3300	@ 0xce4
 8001c6c:	fb02 f303 	mul.w	r3, r2, r3
 8001c70:	4618      	mov	r0, r3
 8001c72:	f7fe fbb7 	bl	80003e4 <__aeabi_ui2d>
 8001c76:	a320      	add	r3, pc, #128	@ (adr r3, 8001cf8 <HAL_ADC_ConvHalfCpltCallback+0xf0>)
 8001c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c7c:	f7fe fd56 	bl	800072c <__aeabi_ddiv>
 8001c80:	4602      	mov	r2, r0
 8001c82:	460b      	mov	r3, r1
 8001c84:	4610      	mov	r0, r2
 8001c86:	4619      	mov	r1, r3
 8001c88:	f04f 0200 	mov.w	r2, #0
 8001c8c:	4b1e      	ldr	r3, [pc, #120]	@ (8001d08 <HAL_ADC_ConvHalfCpltCallback+0x100>)
 8001c8e:	f7fe fd4d 	bl	800072c <__aeabi_ddiv>
 8001c92:	4602      	mov	r2, r0
 8001c94:	460b      	mov	r3, r1
 8001c96:	4610      	mov	r0, r2
 8001c98:	4619      	mov	r1, r3
 8001c9a:	f7fe fe2f 	bl	80008fc <__aeabi_d2uiz>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	b29a      	uxth	r2, r3
 8001ca2:	4b1a      	ldr	r3, [pc, #104]	@ (8001d0c <HAL_ADC_ConvHalfCpltCallback+0x104>)
 8001ca4:	801a      	strh	r2, [r3, #0]
	DischargeDisplayData.capacity_mah += Current_BATT*MAH_CONVERSION;
 8001ca6:	4b1a      	ldr	r3, [pc, #104]	@ (8001d10 <HAL_ADC_ConvHalfCpltCallback+0x108>)
 8001ca8:	689b      	ldr	r3, [r3, #8]
 8001caa:	f04f 0100 	mov.w	r1, #0
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f7fe fe9a 	bl	80009e8 <__addsf3>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	4b15      	ldr	r3, [pc, #84]	@ (8001d10 <HAL_ADC_ConvHalfCpltCallback+0x108>)
 8001cba:	609a      	str	r2, [r3, #8]
  __ASM volatile ("cpsid i" : : : "memory");
 8001cbc:	b672      	cpsid	i
}
 8001cbe:	bf00      	nop

	//defensive guard band
	__disable_irq();
	ADC_VOLTAGE_ACCUM += adc_sum[0];
 8001cc0:	68fa      	ldr	r2, [r7, #12]
 8001cc2:	4b14      	ldr	r3, [pc, #80]	@ (8001d14 <HAL_ADC_ConvHalfCpltCallback+0x10c>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4413      	add	r3, r2
 8001cc8:	4a12      	ldr	r2, [pc, #72]	@ (8001d14 <HAL_ADC_ConvHalfCpltCallback+0x10c>)
 8001cca:	6013      	str	r3, [r2, #0]
	ADC_CURRENT_ACCUM += adc_sum[1];
 8001ccc:	693a      	ldr	r2, [r7, #16]
 8001cce:	4b12      	ldr	r3, [pc, #72]	@ (8001d18 <HAL_ADC_ConvHalfCpltCallback+0x110>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4413      	add	r3, r2
 8001cd4:	4a10      	ldr	r2, [pc, #64]	@ (8001d18 <HAL_ADC_ConvHalfCpltCallback+0x110>)
 8001cd6:	6013      	str	r3, [r2, #0]
	ADC_READING_COUNTER+=1;
 8001cd8:	4b10      	ldr	r3, [pc, #64]	@ (8001d1c <HAL_ADC_ConvHalfCpltCallback+0x114>)
 8001cda:	881b      	ldrh	r3, [r3, #0]
 8001cdc:	b29b      	uxth	r3, r3
 8001cde:	3301      	adds	r3, #1
 8001ce0:	b29a      	uxth	r2, r3
 8001ce2:	4b0e      	ldr	r3, [pc, #56]	@ (8001d1c <HAL_ADC_ConvHalfCpltCallback+0x114>)
 8001ce4:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001ce6:	b662      	cpsie	i
}
 8001ce8:	bf00      	nop
	__enable_irq();
}
 8001cea:	bf00      	nop
 8001cec:	3718      	adds	r7, #24
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	f3af 8000 	nop.w
 8001cf8:	c28f5c29 	.word	0xc28f5c29
 8001cfc:	3fcc28f5 	.word	0x3fcc28f5
 8001d00:	2000011c 	.word	0x2000011c
 8001d04:	51eb851f 	.word	0x51eb851f
 8001d08:	40b00000 	.word	0x40b00000
 8001d0c:	20000210 	.word	0x20000210
 8001d10:	200001f4 	.word	0x200001f4
 8001d14:	200001e8 	.word	0x200001e8
 8001d18:	200001ec 	.word	0x200001ec
 8001d1c:	200001f0 	.word	0x200001f0

08001d20 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b086      	sub	sp, #24
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
	uint32_t adc_sum[2] = {0};
 8001d28:	f107 030c 	add.w	r3, r7, #12
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	601a      	str	r2, [r3, #0]
 8001d30:	605a      	str	r2, [r3, #4]
	static uint16_t Current_BATT;

	for(uint16_t i = (ADC_DMA_SIZE/2); i < ADC_DMA_SIZE; i=i+2)
 8001d32:	2332      	movs	r3, #50	@ 0x32
 8001d34:	82fb      	strh	r3, [r7, #22]
 8001d36:	e011      	b.n	8001d5c <HAL_ADC_ConvCpltCallback+0x3c>
	{
		adc_sum[0] += ADC_Values[i];//first channel
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	8afa      	ldrh	r2, [r7, #22]
 8001d3c:	493a      	ldr	r1, [pc, #232]	@ (8001e28 <HAL_ADC_ConvCpltCallback+0x108>)
 8001d3e:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8001d42:	4413      	add	r3, r2
 8001d44:	60fb      	str	r3, [r7, #12]
		adc_sum[1] += ADC_Values[i+1];//second channel
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	8afa      	ldrh	r2, [r7, #22]
 8001d4a:	3201      	adds	r2, #1
 8001d4c:	4936      	ldr	r1, [pc, #216]	@ (8001e28 <HAL_ADC_ConvCpltCallback+0x108>)
 8001d4e:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8001d52:	4413      	add	r3, r2
 8001d54:	613b      	str	r3, [r7, #16]
	for(uint16_t i = (ADC_DMA_SIZE/2); i < ADC_DMA_SIZE; i=i+2)
 8001d56:	8afb      	ldrh	r3, [r7, #22]
 8001d58:	3302      	adds	r3, #2
 8001d5a:	82fb      	strh	r3, [r7, #22]
 8001d5c:	8afb      	ldrh	r3, [r7, #22]
 8001d5e:	2b63      	cmp	r3, #99	@ 0x63
 8001d60:	d9ea      	bls.n	8001d38 <HAL_ADC_ConvCpltCallback+0x18>
	}
	//AVERAGES
	adc_sum[0] = 4*adc_sum[0]/ADC_DMA_SIZE;
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	009b      	lsls	r3, r3, #2
 8001d66:	4a31      	ldr	r2, [pc, #196]	@ (8001e2c <HAL_ADC_ConvCpltCallback+0x10c>)
 8001d68:	fba2 2303 	umull	r2, r3, r2, r3
 8001d6c:	095b      	lsrs	r3, r3, #5
 8001d6e:	60fb      	str	r3, [r7, #12]
	adc_sum[1] = 4*adc_sum[1]/ADC_DMA_SIZE;
 8001d70:	693b      	ldr	r3, [r7, #16]
 8001d72:	009b      	lsls	r3, r3, #2
 8001d74:	4a2d      	ldr	r2, [pc, #180]	@ (8001e2c <HAL_ADC_ConvCpltCallback+0x10c>)
 8001d76:	fba2 2303 	umull	r2, r3, r2, r3
 8001d7a:	095b      	lsrs	r3, r3, #5
 8001d7c:	613b      	str	r3, [r7, #16]
	//ALSO PWM INTEGRATION



	//CURRENT AND MAH CONVERSION
	Current_BATT = 3300*adc_sum[1]/R_load/ADC_steps;//convert to mA
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	f640 42e4 	movw	r2, #3300	@ 0xce4
 8001d84:	fb02 f303 	mul.w	r3, r2, r3
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f7fe fb2b 	bl	80003e4 <__aeabi_ui2d>
 8001d8e:	a324      	add	r3, pc, #144	@ (adr r3, 8001e20 <HAL_ADC_ConvCpltCallback+0x100>)
 8001d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d94:	f7fe fcca 	bl	800072c <__aeabi_ddiv>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	460b      	mov	r3, r1
 8001d9c:	4610      	mov	r0, r2
 8001d9e:	4619      	mov	r1, r3
 8001da0:	f04f 0200 	mov.w	r2, #0
 8001da4:	4b22      	ldr	r3, [pc, #136]	@ (8001e30 <HAL_ADC_ConvCpltCallback+0x110>)
 8001da6:	f7fe fcc1 	bl	800072c <__aeabi_ddiv>
 8001daa:	4602      	mov	r2, r0
 8001dac:	460b      	mov	r3, r1
 8001dae:	4610      	mov	r0, r2
 8001db0:	4619      	mov	r1, r3
 8001db2:	f7fe fda3 	bl	80008fc <__aeabi_d2uiz>
 8001db6:	4603      	mov	r3, r0
 8001db8:	b29a      	uxth	r2, r3
 8001dba:	4b1e      	ldr	r3, [pc, #120]	@ (8001e34 <HAL_ADC_ConvCpltCallback+0x114>)
 8001dbc:	801a      	strh	r2, [r3, #0]
	DischargeDisplayData.capacity_mah += Current_BATT*MAH_CONVERSION;
 8001dbe:	4b1e      	ldr	r3, [pc, #120]	@ (8001e38 <HAL_ADC_ConvCpltCallback+0x118>)
 8001dc0:	689b      	ldr	r3, [r3, #8]
 8001dc2:	f04f 0100 	mov.w	r1, #0
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f7fe fe0e 	bl	80009e8 <__addsf3>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	461a      	mov	r2, r3
 8001dd0:	4b19      	ldr	r3, [pc, #100]	@ (8001e38 <HAL_ADC_ConvCpltCallback+0x118>)
 8001dd2:	609a      	str	r2, [r3, #8]
	DischargeDisplayData.elapsed_time_sec = uwTick/1000;
 8001dd4:	4b19      	ldr	r3, [pc, #100]	@ (8001e3c <HAL_ADC_ConvCpltCallback+0x11c>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a19      	ldr	r2, [pc, #100]	@ (8001e40 <HAL_ADC_ConvCpltCallback+0x120>)
 8001dda:	fba2 2303 	umull	r2, r3, r2, r3
 8001dde:	099b      	lsrs	r3, r3, #6
 8001de0:	4a15      	ldr	r2, [pc, #84]	@ (8001e38 <HAL_ADC_ConvCpltCallback+0x118>)
 8001de2:	60d3      	str	r3, [r2, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8001de4:	b672      	cpsid	i
}
 8001de6:	bf00      	nop

	//defensive guard band
	__disable_irq();
	ADC_VOLTAGE_ACCUM += adc_sum[0];
 8001de8:	68fa      	ldr	r2, [r7, #12]
 8001dea:	4b16      	ldr	r3, [pc, #88]	@ (8001e44 <HAL_ADC_ConvCpltCallback+0x124>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4413      	add	r3, r2
 8001df0:	4a14      	ldr	r2, [pc, #80]	@ (8001e44 <HAL_ADC_ConvCpltCallback+0x124>)
 8001df2:	6013      	str	r3, [r2, #0]
	ADC_CURRENT_ACCUM += adc_sum[1];
 8001df4:	693a      	ldr	r2, [r7, #16]
 8001df6:	4b14      	ldr	r3, [pc, #80]	@ (8001e48 <HAL_ADC_ConvCpltCallback+0x128>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4413      	add	r3, r2
 8001dfc:	4a12      	ldr	r2, [pc, #72]	@ (8001e48 <HAL_ADC_ConvCpltCallback+0x128>)
 8001dfe:	6013      	str	r3, [r2, #0]
	ADC_READING_COUNTER+=1;
 8001e00:	4b12      	ldr	r3, [pc, #72]	@ (8001e4c <HAL_ADC_ConvCpltCallback+0x12c>)
 8001e02:	881b      	ldrh	r3, [r3, #0]
 8001e04:	b29b      	uxth	r3, r3
 8001e06:	3301      	adds	r3, #1
 8001e08:	b29a      	uxth	r2, r3
 8001e0a:	4b10      	ldr	r3, [pc, #64]	@ (8001e4c <HAL_ADC_ConvCpltCallback+0x12c>)
 8001e0c:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001e0e:	b662      	cpsie	i
}
 8001e10:	bf00      	nop
	__enable_irq();
}
 8001e12:	bf00      	nop
 8001e14:	3718      	adds	r7, #24
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	f3af 8000 	nop.w
 8001e20:	c28f5c29 	.word	0xc28f5c29
 8001e24:	3fcc28f5 	.word	0x3fcc28f5
 8001e28:	2000011c 	.word	0x2000011c
 8001e2c:	51eb851f 	.word	0x51eb851f
 8001e30:	40b00000 	.word	0x40b00000
 8001e34:	20000212 	.word	0x20000212
 8001e38:	200001f4 	.word	0x200001f4
 8001e3c:	200002f0 	.word	0x200002f0
 8001e40:	10624dd3 	.word	0x10624dd3
 8001e44:	200001e8 	.word	0x200001e8
 8001e48:	200001ec 	.word	0x200001ec
 8001e4c:	200001f0 	.word	0x200001f0

08001e50 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001e54:	b672      	cpsid	i
}
 8001e56:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001e58:	bf00      	nop
 8001e5a:	e7fd      	b.n	8001e58 <Error_Handler+0x8>

08001e5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b085      	sub	sp, #20
 8001e60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001e62:	4b15      	ldr	r3, [pc, #84]	@ (8001eb8 <HAL_MspInit+0x5c>)
 8001e64:	699b      	ldr	r3, [r3, #24]
 8001e66:	4a14      	ldr	r2, [pc, #80]	@ (8001eb8 <HAL_MspInit+0x5c>)
 8001e68:	f043 0301 	orr.w	r3, r3, #1
 8001e6c:	6193      	str	r3, [r2, #24]
 8001e6e:	4b12      	ldr	r3, [pc, #72]	@ (8001eb8 <HAL_MspInit+0x5c>)
 8001e70:	699b      	ldr	r3, [r3, #24]
 8001e72:	f003 0301 	and.w	r3, r3, #1
 8001e76:	60bb      	str	r3, [r7, #8]
 8001e78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e7a:	4b0f      	ldr	r3, [pc, #60]	@ (8001eb8 <HAL_MspInit+0x5c>)
 8001e7c:	69db      	ldr	r3, [r3, #28]
 8001e7e:	4a0e      	ldr	r2, [pc, #56]	@ (8001eb8 <HAL_MspInit+0x5c>)
 8001e80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e84:	61d3      	str	r3, [r2, #28]
 8001e86:	4b0c      	ldr	r3, [pc, #48]	@ (8001eb8 <HAL_MspInit+0x5c>)
 8001e88:	69db      	ldr	r3, [r3, #28]
 8001e8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e8e:	607b      	str	r3, [r7, #4]
 8001e90:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001e92:	4b0a      	ldr	r3, [pc, #40]	@ (8001ebc <HAL_MspInit+0x60>)
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	60fb      	str	r3, [r7, #12]
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001e9e:	60fb      	str	r3, [r7, #12]
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001ea6:	60fb      	str	r3, [r7, #12]
 8001ea8:	4a04      	ldr	r2, [pc, #16]	@ (8001ebc <HAL_MspInit+0x60>)
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001eae:	bf00      	nop
 8001eb0:	3714      	adds	r7, #20
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bc80      	pop	{r7}
 8001eb6:	4770      	bx	lr
 8001eb8:	40021000 	.word	0x40021000
 8001ebc:	40010000 	.word	0x40010000

08001ec0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ec4:	bf00      	nop
 8001ec6:	e7fd      	b.n	8001ec4 <NMI_Handler+0x4>

08001ec8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ecc:	bf00      	nop
 8001ece:	e7fd      	b.n	8001ecc <HardFault_Handler+0x4>

08001ed0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ed4:	bf00      	nop
 8001ed6:	e7fd      	b.n	8001ed4 <MemManage_Handler+0x4>

08001ed8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001edc:	bf00      	nop
 8001ede:	e7fd      	b.n	8001edc <BusFault_Handler+0x4>

08001ee0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ee4:	bf00      	nop
 8001ee6:	e7fd      	b.n	8001ee4 <UsageFault_Handler+0x4>

08001ee8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001eec:	bf00      	nop
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bc80      	pop	{r7}
 8001ef2:	4770      	bx	lr

08001ef4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ef8:	bf00      	nop
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bc80      	pop	{r7}
 8001efe:	4770      	bx	lr

08001f00 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f04:	bf00      	nop
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bc80      	pop	{r7}
 8001f0a:	4770      	bx	lr

08001f0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f10:	f000 fa6c 	bl	80023ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f14:	bf00      	nop
 8001f16:	bd80      	pop	{r7, pc}

08001f18 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_mode_Pin);
 8001f1c:	2002      	movs	r0, #2
 8001f1e:	f001 ffd5 	bl	8003ecc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001f22:	bf00      	nop
 8001f24:	bd80      	pop	{r7, pc}
	...

08001f28 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001f2c:	4802      	ldr	r0, [pc, #8]	@ (8001f38 <DMA1_Channel1_IRQHandler+0x10>)
 8001f2e:	f001 fce5 	bl	80038fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001f32:	bf00      	nop
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	200000b4 	.word	0x200000b4

08001f3c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001f40:	4802      	ldr	r0, [pc, #8]	@ (8001f4c <ADC1_2_IRQHandler+0x10>)
 8001f42:	f000 fc49 	bl	80027d8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001f46:	bf00      	nop
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	20000084 	.word	0x20000084

08001f50 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001f54:	4802      	ldr	r0, [pc, #8]	@ (8001f60 <TIM3_IRQHandler+0x10>)
 8001f56:	f002 fed5 	bl	8004d04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001f5a:	bf00      	nop
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	20000260 	.word	0x20000260

08001f64 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button_sub_Pin);
 8001f68:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001f6c:	f001 ffae 	bl	8003ecc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Button_add_Pin);
 8001f70:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001f74:	f001 ffaa 	bl	8003ecc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001f78:	bf00      	nop
 8001f7a:	bd80      	pop	{r7, pc}

08001f7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b086      	sub	sp, #24
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f84:	4a14      	ldr	r2, [pc, #80]	@ (8001fd8 <_sbrk+0x5c>)
 8001f86:	4b15      	ldr	r3, [pc, #84]	@ (8001fdc <_sbrk+0x60>)
 8001f88:	1ad3      	subs	r3, r2, r3
 8001f8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f90:	4b13      	ldr	r3, [pc, #76]	@ (8001fe0 <_sbrk+0x64>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d102      	bne.n	8001f9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f98:	4b11      	ldr	r3, [pc, #68]	@ (8001fe0 <_sbrk+0x64>)
 8001f9a:	4a12      	ldr	r2, [pc, #72]	@ (8001fe4 <_sbrk+0x68>)
 8001f9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f9e:	4b10      	ldr	r3, [pc, #64]	@ (8001fe0 <_sbrk+0x64>)
 8001fa0:	681a      	ldr	r2, [r3, #0]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4413      	add	r3, r2
 8001fa6:	693a      	ldr	r2, [r7, #16]
 8001fa8:	429a      	cmp	r2, r3
 8001faa:	d207      	bcs.n	8001fbc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fac:	f003 fdfa 	bl	8005ba4 <__errno>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	220c      	movs	r2, #12
 8001fb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fb6:	f04f 33ff 	mov.w	r3, #4294967295
 8001fba:	e009      	b.n	8001fd0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fbc:	4b08      	ldr	r3, [pc, #32]	@ (8001fe0 <_sbrk+0x64>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fc2:	4b07      	ldr	r3, [pc, #28]	@ (8001fe0 <_sbrk+0x64>)
 8001fc4:	681a      	ldr	r2, [r3, #0]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	4413      	add	r3, r2
 8001fca:	4a05      	ldr	r2, [pc, #20]	@ (8001fe0 <_sbrk+0x64>)
 8001fcc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fce:	68fb      	ldr	r3, [r7, #12]
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	3718      	adds	r7, #24
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	20005000 	.word	0x20005000
 8001fdc:	00000200 	.word	0x00000200
 8001fe0:	20000214 	.word	0x20000214
 8001fe4:	20000440 	.word	0x20000440

08001fe8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fec:	bf00      	nop
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bc80      	pop	{r7}
 8001ff2:	4770      	bx	lr

08001ff4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b086      	sub	sp, #24
 8001ff8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ffa:	f107 0308 	add.w	r3, r7, #8
 8001ffe:	2200      	movs	r2, #0
 8002000:	601a      	str	r2, [r3, #0]
 8002002:	605a      	str	r2, [r3, #4]
 8002004:	609a      	str	r2, [r3, #8]
 8002006:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002008:	463b      	mov	r3, r7
 800200a:	2200      	movs	r2, #0
 800200c:	601a      	str	r2, [r3, #0]
 800200e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002010:	4b1d      	ldr	r3, [pc, #116]	@ (8002088 <MX_TIM2_Init+0x94>)
 8002012:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002016:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8-1;
 8002018:	4b1b      	ldr	r3, [pc, #108]	@ (8002088 <MX_TIM2_Init+0x94>)
 800201a:	2207      	movs	r2, #7
 800201c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800201e:	4b1a      	ldr	r3, [pc, #104]	@ (8002088 <MX_TIM2_Init+0x94>)
 8002020:	2200      	movs	r2, #0
 8002022:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50000;
 8002024:	4b18      	ldr	r3, [pc, #96]	@ (8002088 <MX_TIM2_Init+0x94>)
 8002026:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800202a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800202c:	4b16      	ldr	r3, [pc, #88]	@ (8002088 <MX_TIM2_Init+0x94>)
 800202e:	2200      	movs	r2, #0
 8002030:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002032:	4b15      	ldr	r3, [pc, #84]	@ (8002088 <MX_TIM2_Init+0x94>)
 8002034:	2200      	movs	r2, #0
 8002036:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002038:	4813      	ldr	r0, [pc, #76]	@ (8002088 <MX_TIM2_Init+0x94>)
 800203a:	f002 fcc7 	bl	80049cc <HAL_TIM_Base_Init>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	d001      	beq.n	8002048 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002044:	f7ff ff04 	bl	8001e50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002048:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800204c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800204e:	f107 0308 	add.w	r3, r7, #8
 8002052:	4619      	mov	r1, r3
 8002054:	480c      	ldr	r0, [pc, #48]	@ (8002088 <MX_TIM2_Init+0x94>)
 8002056:	f003 f807 	bl	8005068 <HAL_TIM_ConfigClockSource>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d001      	beq.n	8002064 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002060:	f7ff fef6 	bl	8001e50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002064:	2300      	movs	r3, #0
 8002066:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002068:	2300      	movs	r3, #0
 800206a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800206c:	463b      	mov	r3, r7
 800206e:	4619      	mov	r1, r3
 8002070:	4805      	ldr	r0, [pc, #20]	@ (8002088 <MX_TIM2_Init+0x94>)
 8002072:	f003 fb9d 	bl	80057b0 <HAL_TIMEx_MasterConfigSynchronization>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d001      	beq.n	8002080 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800207c:	f7ff fee8 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002080:	bf00      	nop
 8002082:	3718      	adds	r7, #24
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	20000218 	.word	0x20000218

0800208c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b086      	sub	sp, #24
 8002090:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002092:	f107 0308 	add.w	r3, r7, #8
 8002096:	2200      	movs	r2, #0
 8002098:	601a      	str	r2, [r3, #0]
 800209a:	605a      	str	r2, [r3, #4]
 800209c:	609a      	str	r2, [r3, #8]
 800209e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020a0:	463b      	mov	r3, r7
 80020a2:	2200      	movs	r2, #0
 80020a4:	601a      	str	r2, [r3, #0]
 80020a6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80020a8:	4b1d      	ldr	r3, [pc, #116]	@ (8002120 <MX_TIM3_Init+0x94>)
 80020aa:	4a1e      	ldr	r2, [pc, #120]	@ (8002124 <MX_TIM3_Init+0x98>)
 80020ac:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8-1;
 80020ae:	4b1c      	ldr	r3, [pc, #112]	@ (8002120 <MX_TIM3_Init+0x94>)
 80020b0:	2207      	movs	r2, #7
 80020b2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020b4:	4b1a      	ldr	r3, [pc, #104]	@ (8002120 <MX_TIM3_Init+0x94>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 500-1;
 80020ba:	4b19      	ldr	r3, [pc, #100]	@ (8002120 <MX_TIM3_Init+0x94>)
 80020bc:	f240 12f3 	movw	r2, #499	@ 0x1f3
 80020c0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020c2:	4b17      	ldr	r3, [pc, #92]	@ (8002120 <MX_TIM3_Init+0x94>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020c8:	4b15      	ldr	r3, [pc, #84]	@ (8002120 <MX_TIM3_Init+0x94>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80020ce:	4814      	ldr	r0, [pc, #80]	@ (8002120 <MX_TIM3_Init+0x94>)
 80020d0:	f002 fc7c 	bl	80049cc <HAL_TIM_Base_Init>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d001      	beq.n	80020de <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80020da:	f7ff feb9 	bl	8001e50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020de:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80020e2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80020e4:	f107 0308 	add.w	r3, r7, #8
 80020e8:	4619      	mov	r1, r3
 80020ea:	480d      	ldr	r0, [pc, #52]	@ (8002120 <MX_TIM3_Init+0x94>)
 80020ec:	f002 ffbc 	bl	8005068 <HAL_TIM_ConfigClockSource>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d001      	beq.n	80020fa <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80020f6:	f7ff feab 	bl	8001e50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80020fa:	2320      	movs	r3, #32
 80020fc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020fe:	2300      	movs	r3, #0
 8002100:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002102:	463b      	mov	r3, r7
 8002104:	4619      	mov	r1, r3
 8002106:	4806      	ldr	r0, [pc, #24]	@ (8002120 <MX_TIM3_Init+0x94>)
 8002108:	f003 fb52 	bl	80057b0 <HAL_TIMEx_MasterConfigSynchronization>
 800210c:	4603      	mov	r3, r0
 800210e:	2b00      	cmp	r3, #0
 8002110:	d001      	beq.n	8002116 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002112:	f7ff fe9d 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002116:	bf00      	nop
 8002118:	3718      	adds	r7, #24
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	20000260 	.word	0x20000260
 8002124:	40000400 	.word	0x40000400

08002128 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b08e      	sub	sp, #56	@ 0x38
 800212c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800212e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002132:	2200      	movs	r2, #0
 8002134:	601a      	str	r2, [r3, #0]
 8002136:	605a      	str	r2, [r3, #4]
 8002138:	609a      	str	r2, [r3, #8]
 800213a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800213c:	f107 0320 	add.w	r3, r7, #32
 8002140:	2200      	movs	r2, #0
 8002142:	601a      	str	r2, [r3, #0]
 8002144:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002146:	1d3b      	adds	r3, r7, #4
 8002148:	2200      	movs	r2, #0
 800214a:	601a      	str	r2, [r3, #0]
 800214c:	605a      	str	r2, [r3, #4]
 800214e:	609a      	str	r2, [r3, #8]
 8002150:	60da      	str	r2, [r3, #12]
 8002152:	611a      	str	r2, [r3, #16]
 8002154:	615a      	str	r2, [r3, #20]
 8002156:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002158:	4b2c      	ldr	r3, [pc, #176]	@ (800220c <MX_TIM4_Init+0xe4>)
 800215a:	4a2d      	ldr	r2, [pc, #180]	@ (8002210 <MX_TIM4_Init+0xe8>)
 800215c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800215e:	4b2b      	ldr	r3, [pc, #172]	@ (800220c <MX_TIM4_Init+0xe4>)
 8002160:	2200      	movs	r2, #0
 8002162:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002164:	4b29      	ldr	r3, [pc, #164]	@ (800220c <MX_TIM4_Init+0xe4>)
 8002166:	2200      	movs	r2, #0
 8002168:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 200-1;
 800216a:	4b28      	ldr	r3, [pc, #160]	@ (800220c <MX_TIM4_Init+0xe4>)
 800216c:	22c7      	movs	r2, #199	@ 0xc7
 800216e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002170:	4b26      	ldr	r3, [pc, #152]	@ (800220c <MX_TIM4_Init+0xe4>)
 8002172:	2200      	movs	r2, #0
 8002174:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002176:	4b25      	ldr	r3, [pc, #148]	@ (800220c <MX_TIM4_Init+0xe4>)
 8002178:	2200      	movs	r2, #0
 800217a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800217c:	4823      	ldr	r0, [pc, #140]	@ (800220c <MX_TIM4_Init+0xe4>)
 800217e:	f002 fc25 	bl	80049cc <HAL_TIM_Base_Init>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d001      	beq.n	800218c <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 8002188:	f7ff fe62 	bl	8001e50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800218c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002190:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002192:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002196:	4619      	mov	r1, r3
 8002198:	481c      	ldr	r0, [pc, #112]	@ (800220c <MX_TIM4_Init+0xe4>)
 800219a:	f002 ff65 	bl	8005068 <HAL_TIM_ConfigClockSource>
 800219e:	4603      	mov	r3, r0
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d001      	beq.n	80021a8 <MX_TIM4_Init+0x80>
  {
    Error_Handler();
 80021a4:	f7ff fe54 	bl	8001e50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80021a8:	4818      	ldr	r0, [pc, #96]	@ (800220c <MX_TIM4_Init+0xe4>)
 80021aa:	f002 fcb1 	bl	8004b10 <HAL_TIM_PWM_Init>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <MX_TIM4_Init+0x90>
  {
    Error_Handler();
 80021b4:	f7ff fe4c 	bl	8001e50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021b8:	2300      	movs	r3, #0
 80021ba:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021bc:	2300      	movs	r3, #0
 80021be:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80021c0:	f107 0320 	add.w	r3, r7, #32
 80021c4:	4619      	mov	r1, r3
 80021c6:	4811      	ldr	r0, [pc, #68]	@ (800220c <MX_TIM4_Init+0xe4>)
 80021c8:	f003 faf2 	bl	80057b0 <HAL_TIMEx_MasterConfigSynchronization>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d001      	beq.n	80021d6 <MX_TIM4_Init+0xae>
  {
    Error_Handler();
 80021d2:	f7ff fe3d 	bl	8001e50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021d6:	2360      	movs	r3, #96	@ 0x60
 80021d8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80021da:	2300      	movs	r3, #0
 80021dc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021de:	2300      	movs	r3, #0
 80021e0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021e2:	2300      	movs	r3, #0
 80021e4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80021e6:	1d3b      	adds	r3, r7, #4
 80021e8:	220c      	movs	r2, #12
 80021ea:	4619      	mov	r1, r3
 80021ec:	4807      	ldr	r0, [pc, #28]	@ (800220c <MX_TIM4_Init+0xe4>)
 80021ee:	f002 fe79 	bl	8004ee4 <HAL_TIM_PWM_ConfigChannel>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d001      	beq.n	80021fc <MX_TIM4_Init+0xd4>
  {
    Error_Handler();
 80021f8:	f7ff fe2a 	bl	8001e50 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80021fc:	4803      	ldr	r0, [pc, #12]	@ (800220c <MX_TIM4_Init+0xe4>)
 80021fe:	f000 f855 	bl	80022ac <HAL_TIM_MspPostInit>

}
 8002202:	bf00      	nop
 8002204:	3738      	adds	r7, #56	@ 0x38
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}
 800220a:	bf00      	nop
 800220c:	200002a8 	.word	0x200002a8
 8002210:	40000800 	.word	0x40000800

08002214 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b086      	sub	sp, #24
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002224:	d10c      	bne.n	8002240 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002226:	4b1e      	ldr	r3, [pc, #120]	@ (80022a0 <HAL_TIM_Base_MspInit+0x8c>)
 8002228:	69db      	ldr	r3, [r3, #28]
 800222a:	4a1d      	ldr	r2, [pc, #116]	@ (80022a0 <HAL_TIM_Base_MspInit+0x8c>)
 800222c:	f043 0301 	orr.w	r3, r3, #1
 8002230:	61d3      	str	r3, [r2, #28]
 8002232:	4b1b      	ldr	r3, [pc, #108]	@ (80022a0 <HAL_TIM_Base_MspInit+0x8c>)
 8002234:	69db      	ldr	r3, [r3, #28]
 8002236:	f003 0301 	and.w	r3, r3, #1
 800223a:	617b      	str	r3, [r7, #20]
 800223c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800223e:	e02a      	b.n	8002296 <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM3)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a17      	ldr	r2, [pc, #92]	@ (80022a4 <HAL_TIM_Base_MspInit+0x90>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d114      	bne.n	8002274 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800224a:	4b15      	ldr	r3, [pc, #84]	@ (80022a0 <HAL_TIM_Base_MspInit+0x8c>)
 800224c:	69db      	ldr	r3, [r3, #28]
 800224e:	4a14      	ldr	r2, [pc, #80]	@ (80022a0 <HAL_TIM_Base_MspInit+0x8c>)
 8002250:	f043 0302 	orr.w	r3, r3, #2
 8002254:	61d3      	str	r3, [r2, #28]
 8002256:	4b12      	ldr	r3, [pc, #72]	@ (80022a0 <HAL_TIM_Base_MspInit+0x8c>)
 8002258:	69db      	ldr	r3, [r3, #28]
 800225a:	f003 0302 	and.w	r3, r3, #2
 800225e:	613b      	str	r3, [r7, #16]
 8002260:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002262:	2200      	movs	r2, #0
 8002264:	2100      	movs	r1, #0
 8002266:	201d      	movs	r0, #29
 8002268:	f001 fa57 	bl	800371a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800226c:	201d      	movs	r0, #29
 800226e:	f001 fa70 	bl	8003752 <HAL_NVIC_EnableIRQ>
}
 8002272:	e010      	b.n	8002296 <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM4)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	4a0b      	ldr	r2, [pc, #44]	@ (80022a8 <HAL_TIM_Base_MspInit+0x94>)
 800227a:	4293      	cmp	r3, r2
 800227c:	d10b      	bne.n	8002296 <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800227e:	4b08      	ldr	r3, [pc, #32]	@ (80022a0 <HAL_TIM_Base_MspInit+0x8c>)
 8002280:	69db      	ldr	r3, [r3, #28]
 8002282:	4a07      	ldr	r2, [pc, #28]	@ (80022a0 <HAL_TIM_Base_MspInit+0x8c>)
 8002284:	f043 0304 	orr.w	r3, r3, #4
 8002288:	61d3      	str	r3, [r2, #28]
 800228a:	4b05      	ldr	r3, [pc, #20]	@ (80022a0 <HAL_TIM_Base_MspInit+0x8c>)
 800228c:	69db      	ldr	r3, [r3, #28]
 800228e:	f003 0304 	and.w	r3, r3, #4
 8002292:	60fb      	str	r3, [r7, #12]
 8002294:	68fb      	ldr	r3, [r7, #12]
}
 8002296:	bf00      	nop
 8002298:	3718      	adds	r7, #24
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	40021000 	.word	0x40021000
 80022a4:	40000400 	.word	0x40000400
 80022a8:	40000800 	.word	0x40000800

080022ac <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b088      	sub	sp, #32
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022b4:	f107 0310 	add.w	r3, r7, #16
 80022b8:	2200      	movs	r2, #0
 80022ba:	601a      	str	r2, [r3, #0]
 80022bc:	605a      	str	r2, [r3, #4]
 80022be:	609a      	str	r2, [r3, #8]
 80022c0:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM4)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4a10      	ldr	r2, [pc, #64]	@ (8002308 <HAL_TIM_MspPostInit+0x5c>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d118      	bne.n	80022fe <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022cc:	4b0f      	ldr	r3, [pc, #60]	@ (800230c <HAL_TIM_MspPostInit+0x60>)
 80022ce:	699b      	ldr	r3, [r3, #24]
 80022d0:	4a0e      	ldr	r2, [pc, #56]	@ (800230c <HAL_TIM_MspPostInit+0x60>)
 80022d2:	f043 0308 	orr.w	r3, r3, #8
 80022d6:	6193      	str	r3, [r2, #24]
 80022d8:	4b0c      	ldr	r3, [pc, #48]	@ (800230c <HAL_TIM_MspPostInit+0x60>)
 80022da:	699b      	ldr	r3, [r3, #24]
 80022dc:	f003 0308 	and.w	r3, r3, #8
 80022e0:	60fb      	str	r3, [r7, #12]
 80022e2:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = PWM_MOSFET_Pin;
 80022e4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80022e8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ea:	2302      	movs	r3, #2
 80022ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ee:	2302      	movs	r3, #2
 80022f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PWM_MOSFET_GPIO_Port, &GPIO_InitStruct);
 80022f2:	f107 0310 	add.w	r3, r7, #16
 80022f6:	4619      	mov	r1, r3
 80022f8:	4805      	ldr	r0, [pc, #20]	@ (8002310 <HAL_TIM_MspPostInit+0x64>)
 80022fa:	f001 fc33 	bl	8003b64 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80022fe:	bf00      	nop
 8002300:	3720      	adds	r7, #32
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	40000800 	.word	0x40000800
 800230c:	40021000 	.word	0x40021000
 8002310:	40010c00 	.word	0x40010c00

08002314 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002314:	f7ff fe68 	bl	8001fe8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002318:	480b      	ldr	r0, [pc, #44]	@ (8002348 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800231a:	490c      	ldr	r1, [pc, #48]	@ (800234c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800231c:	4a0c      	ldr	r2, [pc, #48]	@ (8002350 <LoopFillZerobss+0x16>)
  movs r3, #0
 800231e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002320:	e002      	b.n	8002328 <LoopCopyDataInit>

08002322 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002322:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002324:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002326:	3304      	adds	r3, #4

08002328 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002328:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800232a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800232c:	d3f9      	bcc.n	8002322 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800232e:	4a09      	ldr	r2, [pc, #36]	@ (8002354 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002330:	4c09      	ldr	r4, [pc, #36]	@ (8002358 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002332:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002334:	e001      	b.n	800233a <LoopFillZerobss>

08002336 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002336:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002338:	3204      	adds	r2, #4

0800233a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800233a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800233c:	d3fb      	bcc.n	8002336 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800233e:	f003 fc37 	bl	8005bb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002342:	f7fe ff95 	bl	8001270 <main>
  bx lr
 8002346:	4770      	bx	lr
  ldr r0, =_sdata
 8002348:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800234c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8002350:	080065a0 	.word	0x080065a0
  ldr r2, =_sbss
 8002354:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8002358:	20000440 	.word	0x20000440

0800235c <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800235c:	e7fe      	b.n	800235c <CAN1_RX1_IRQHandler>
	...

08002360 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002364:	4b08      	ldr	r3, [pc, #32]	@ (8002388 <HAL_Init+0x28>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a07      	ldr	r2, [pc, #28]	@ (8002388 <HAL_Init+0x28>)
 800236a:	f043 0310 	orr.w	r3, r3, #16
 800236e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002370:	2003      	movs	r0, #3
 8002372:	f001 f9c7 	bl	8003704 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002376:	200f      	movs	r0, #15
 8002378:	f000 f808 	bl	800238c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800237c:	f7ff fd6e 	bl	8001e5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002380:	2300      	movs	r3, #0
}
 8002382:	4618      	mov	r0, r3
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	40022000 	.word	0x40022000

0800238c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b082      	sub	sp, #8
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002394:	4b12      	ldr	r3, [pc, #72]	@ (80023e0 <HAL_InitTick+0x54>)
 8002396:	681a      	ldr	r2, [r3, #0]
 8002398:	4b12      	ldr	r3, [pc, #72]	@ (80023e4 <HAL_InitTick+0x58>)
 800239a:	781b      	ldrb	r3, [r3, #0]
 800239c:	4619      	mov	r1, r3
 800239e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80023a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80023aa:	4618      	mov	r0, r3
 80023ac:	f001 f9df 	bl	800376e <HAL_SYSTICK_Config>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d001      	beq.n	80023ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
 80023b8:	e00e      	b.n	80023d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2b0f      	cmp	r3, #15
 80023be:	d80a      	bhi.n	80023d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023c0:	2200      	movs	r2, #0
 80023c2:	6879      	ldr	r1, [r7, #4]
 80023c4:	f04f 30ff 	mov.w	r0, #4294967295
 80023c8:	f001 f9a7 	bl	800371a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023cc:	4a06      	ldr	r2, [pc, #24]	@ (80023e8 <HAL_InitTick+0x5c>)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023d2:	2300      	movs	r3, #0
 80023d4:	e000      	b.n	80023d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
}
 80023d8:	4618      	mov	r0, r3
 80023da:	3708      	adds	r7, #8
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	2000000c 	.word	0x2000000c
 80023e4:	20000014 	.word	0x20000014
 80023e8:	20000010 	.word	0x20000010

080023ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023ec:	b480      	push	{r7}
 80023ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023f0:	4b05      	ldr	r3, [pc, #20]	@ (8002408 <HAL_IncTick+0x1c>)
 80023f2:	781b      	ldrb	r3, [r3, #0]
 80023f4:	461a      	mov	r2, r3
 80023f6:	4b05      	ldr	r3, [pc, #20]	@ (800240c <HAL_IncTick+0x20>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4413      	add	r3, r2
 80023fc:	4a03      	ldr	r2, [pc, #12]	@ (800240c <HAL_IncTick+0x20>)
 80023fe:	6013      	str	r3, [r2, #0]
}
 8002400:	bf00      	nop
 8002402:	46bd      	mov	sp, r7
 8002404:	bc80      	pop	{r7}
 8002406:	4770      	bx	lr
 8002408:	20000014 	.word	0x20000014
 800240c:	200002f0 	.word	0x200002f0

08002410 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002410:	b480      	push	{r7}
 8002412:	af00      	add	r7, sp, #0
  return uwTick;
 8002414:	4b02      	ldr	r3, [pc, #8]	@ (8002420 <HAL_GetTick+0x10>)
 8002416:	681b      	ldr	r3, [r3, #0]
}
 8002418:	4618      	mov	r0, r3
 800241a:	46bd      	mov	sp, r7
 800241c:	bc80      	pop	{r7}
 800241e:	4770      	bx	lr
 8002420:	200002f0 	.word	0x200002f0

08002424 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b084      	sub	sp, #16
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800242c:	f7ff fff0 	bl	8002410 <HAL_GetTick>
 8002430:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	f1b3 3fff 	cmp.w	r3, #4294967295
 800243c:	d005      	beq.n	800244a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800243e:	4b0a      	ldr	r3, [pc, #40]	@ (8002468 <HAL_Delay+0x44>)
 8002440:	781b      	ldrb	r3, [r3, #0]
 8002442:	461a      	mov	r2, r3
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	4413      	add	r3, r2
 8002448:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800244a:	bf00      	nop
 800244c:	f7ff ffe0 	bl	8002410 <HAL_GetTick>
 8002450:	4602      	mov	r2, r0
 8002452:	68bb      	ldr	r3, [r7, #8]
 8002454:	1ad3      	subs	r3, r2, r3
 8002456:	68fa      	ldr	r2, [r7, #12]
 8002458:	429a      	cmp	r2, r3
 800245a:	d8f7      	bhi.n	800244c <HAL_Delay+0x28>
  {
  }
}
 800245c:	bf00      	nop
 800245e:	bf00      	nop
 8002460:	3710      	adds	r7, #16
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	20000014 	.word	0x20000014

0800246c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b086      	sub	sp, #24
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002474:	2300      	movs	r3, #0
 8002476:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002478:	2300      	movs	r3, #0
 800247a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800247c:	2300      	movs	r3, #0
 800247e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002480:	2300      	movs	r3, #0
 8002482:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d101      	bne.n	800248e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e0be      	b.n	800260c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	689b      	ldr	r3, [r3, #8]
 8002492:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002498:	2b00      	cmp	r3, #0
 800249a:	d109      	bne.n	80024b0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2200      	movs	r2, #0
 80024a0:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2200      	movs	r2, #0
 80024a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	f7fe fdae 	bl	800100c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80024b0:	6878      	ldr	r0, [r7, #4]
 80024b2:	f000 fbb5 	bl	8002c20 <ADC_ConversionStop_Disable>
 80024b6:	4603      	mov	r3, r0
 80024b8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024be:	f003 0310 	and.w	r3, r3, #16
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	f040 8099 	bne.w	80025fa <HAL_ADC_Init+0x18e>
 80024c8:	7dfb      	ldrb	r3, [r7, #23]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	f040 8095 	bne.w	80025fa <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024d4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80024d8:	f023 0302 	bic.w	r3, r3, #2
 80024dc:	f043 0202 	orr.w	r2, r3, #2
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80024ec:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	7b1b      	ldrb	r3, [r3, #12]
 80024f2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80024f4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80024f6:	68ba      	ldr	r2, [r7, #8]
 80024f8:	4313      	orrs	r3, r2
 80024fa:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002504:	d003      	beq.n	800250e <HAL_ADC_Init+0xa2>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	689b      	ldr	r3, [r3, #8]
 800250a:	2b01      	cmp	r3, #1
 800250c:	d102      	bne.n	8002514 <HAL_ADC_Init+0xa8>
 800250e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002512:	e000      	b.n	8002516 <HAL_ADC_Init+0xaa>
 8002514:	2300      	movs	r3, #0
 8002516:	693a      	ldr	r2, [r7, #16]
 8002518:	4313      	orrs	r3, r2
 800251a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	7d1b      	ldrb	r3, [r3, #20]
 8002520:	2b01      	cmp	r3, #1
 8002522:	d119      	bne.n	8002558 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	7b1b      	ldrb	r3, [r3, #12]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d109      	bne.n	8002540 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	699b      	ldr	r3, [r3, #24]
 8002530:	3b01      	subs	r3, #1
 8002532:	035a      	lsls	r2, r3, #13
 8002534:	693b      	ldr	r3, [r7, #16]
 8002536:	4313      	orrs	r3, r2
 8002538:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800253c:	613b      	str	r3, [r7, #16]
 800253e:	e00b      	b.n	8002558 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002544:	f043 0220 	orr.w	r2, r3, #32
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002550:	f043 0201 	orr.w	r2, r3, #1
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	693a      	ldr	r2, [r7, #16]
 8002568:	430a      	orrs	r2, r1
 800256a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	689a      	ldr	r2, [r3, #8]
 8002572:	4b28      	ldr	r3, [pc, #160]	@ (8002614 <HAL_ADC_Init+0x1a8>)
 8002574:	4013      	ands	r3, r2
 8002576:	687a      	ldr	r2, [r7, #4]
 8002578:	6812      	ldr	r2, [r2, #0]
 800257a:	68b9      	ldr	r1, [r7, #8]
 800257c:	430b      	orrs	r3, r1
 800257e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	689b      	ldr	r3, [r3, #8]
 8002584:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002588:	d003      	beq.n	8002592 <HAL_ADC_Init+0x126>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	2b01      	cmp	r3, #1
 8002590:	d104      	bne.n	800259c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	691b      	ldr	r3, [r3, #16]
 8002596:	3b01      	subs	r3, #1
 8002598:	051b      	lsls	r3, r3, #20
 800259a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025a2:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	68fa      	ldr	r2, [r7, #12]
 80025ac:	430a      	orrs	r2, r1
 80025ae:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	689a      	ldr	r2, [r3, #8]
 80025b6:	4b18      	ldr	r3, [pc, #96]	@ (8002618 <HAL_ADC_Init+0x1ac>)
 80025b8:	4013      	ands	r3, r2
 80025ba:	68ba      	ldr	r2, [r7, #8]
 80025bc:	429a      	cmp	r2, r3
 80025be:	d10b      	bne.n	80025d8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2200      	movs	r2, #0
 80025c4:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025ca:	f023 0303 	bic.w	r3, r3, #3
 80025ce:	f043 0201 	orr.w	r2, r3, #1
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80025d6:	e018      	b.n	800260a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025dc:	f023 0312 	bic.w	r3, r3, #18
 80025e0:	f043 0210 	orr.w	r2, r3, #16
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025ec:	f043 0201 	orr.w	r2, r3, #1
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80025f8:	e007      	b.n	800260a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025fe:	f043 0210 	orr.w	r2, r3, #16
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800260a:	7dfb      	ldrb	r3, [r7, #23]
}
 800260c:	4618      	mov	r0, r3
 800260e:	3718      	adds	r7, #24
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}
 8002614:	ffe1f7fd 	.word	0xffe1f7fd
 8002618:	ff1f0efe 	.word	0xff1f0efe

0800261c <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b086      	sub	sp, #24
 8002620:	af00      	add	r7, sp, #0
 8002622:	60f8      	str	r0, [r7, #12]
 8002624:	60b9      	str	r1, [r7, #8]
 8002626:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002628:	2300      	movs	r3, #0
 800262a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a64      	ldr	r2, [pc, #400]	@ (80027c4 <HAL_ADC_Start_DMA+0x1a8>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d004      	beq.n	8002640 <HAL_ADC_Start_DMA+0x24>
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a63      	ldr	r2, [pc, #396]	@ (80027c8 <HAL_ADC_Start_DMA+0x1ac>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d106      	bne.n	800264e <HAL_ADC_Start_DMA+0x32>
 8002640:	4b60      	ldr	r3, [pc, #384]	@ (80027c4 <HAL_ADC_Start_DMA+0x1a8>)
 8002642:	685b      	ldr	r3, [r3, #4]
 8002644:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002648:	2b00      	cmp	r3, #0
 800264a:	f040 80b3 	bne.w	80027b4 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002654:	2b01      	cmp	r3, #1
 8002656:	d101      	bne.n	800265c <HAL_ADC_Start_DMA+0x40>
 8002658:	2302      	movs	r3, #2
 800265a:	e0ae      	b.n	80027ba <HAL_ADC_Start_DMA+0x19e>
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	2201      	movs	r2, #1
 8002660:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002664:	68f8      	ldr	r0, [r7, #12]
 8002666:	f000 fa81 	bl	8002b6c <ADC_Enable>
 800266a:	4603      	mov	r3, r0
 800266c:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800266e:	7dfb      	ldrb	r3, [r7, #23]
 8002670:	2b00      	cmp	r3, #0
 8002672:	f040 809a 	bne.w	80027aa <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800267a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800267e:	f023 0301 	bic.w	r3, r3, #1
 8002682:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4a4e      	ldr	r2, [pc, #312]	@ (80027c8 <HAL_ADC_Start_DMA+0x1ac>)
 8002690:	4293      	cmp	r3, r2
 8002692:	d105      	bne.n	80026a0 <HAL_ADC_Start_DMA+0x84>
 8002694:	4b4b      	ldr	r3, [pc, #300]	@ (80027c4 <HAL_ADC_Start_DMA+0x1a8>)
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800269c:	2b00      	cmp	r3, #0
 800269e:	d115      	bne.n	80026cc <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026a4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d026      	beq.n	8002708 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026be:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80026c2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80026ca:	e01d      	b.n	8002708 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026d0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a39      	ldr	r2, [pc, #228]	@ (80027c4 <HAL_ADC_Start_DMA+0x1a8>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d004      	beq.n	80026ec <HAL_ADC_Start_DMA+0xd0>
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a38      	ldr	r2, [pc, #224]	@ (80027c8 <HAL_ADC_Start_DMA+0x1ac>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d10d      	bne.n	8002708 <HAL_ADC_Start_DMA+0xec>
 80026ec:	4b35      	ldr	r3, [pc, #212]	@ (80027c4 <HAL_ADC_Start_DMA+0x1a8>)
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d007      	beq.n	8002708 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026fc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002700:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800270c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002710:	2b00      	cmp	r3, #0
 8002712:	d006      	beq.n	8002722 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002718:	f023 0206 	bic.w	r2, r3, #6
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002720:	e002      	b.n	8002728 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	2200      	movs	r2, #0
 8002726:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	2200      	movs	r2, #0
 800272c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	6a1b      	ldr	r3, [r3, #32]
 8002734:	4a25      	ldr	r2, [pc, #148]	@ (80027cc <HAL_ADC_Start_DMA+0x1b0>)
 8002736:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	6a1b      	ldr	r3, [r3, #32]
 800273c:	4a24      	ldr	r2, [pc, #144]	@ (80027d0 <HAL_ADC_Start_DMA+0x1b4>)
 800273e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	6a1b      	ldr	r3, [r3, #32]
 8002744:	4a23      	ldr	r2, [pc, #140]	@ (80027d4 <HAL_ADC_Start_DMA+0x1b8>)
 8002746:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f06f 0202 	mvn.w	r2, #2
 8002750:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	689a      	ldr	r2, [r3, #8]
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002760:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	6a18      	ldr	r0, [r3, #32]
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	334c      	adds	r3, #76	@ 0x4c
 800276c:	4619      	mov	r1, r3
 800276e:	68ba      	ldr	r2, [r7, #8]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	f001 f863 	bl	800383c <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002780:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002784:	d108      	bne.n	8002798 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	689a      	ldr	r2, [r3, #8]
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002794:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002796:	e00f      	b.n	80027b8 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	689a      	ldr	r2, [r3, #8]
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80027a6:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80027a8:	e006      	b.n	80027b8 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	2200      	movs	r2, #0
 80027ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 80027b2:	e001      	b.n	80027b8 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80027b4:	2301      	movs	r3, #1
 80027b6:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80027b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	3718      	adds	r7, #24
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	40012400 	.word	0x40012400
 80027c8:	40012800 	.word	0x40012800
 80027cc:	08002ca3 	.word	0x08002ca3
 80027d0:	08002d1f 	.word	0x08002d1f
 80027d4:	08002d3b 	.word	0x08002d3b

080027d8 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b084      	sub	sp, #16
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	f003 0320 	and.w	r3, r3, #32
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d03e      	beq.n	8002878 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	f003 0302 	and.w	r3, r3, #2
 8002800:	2b00      	cmp	r3, #0
 8002802:	d039      	beq.n	8002878 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002808:	f003 0310 	and.w	r3, r3, #16
 800280c:	2b00      	cmp	r3, #0
 800280e:	d105      	bne.n	800281c <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002814:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002826:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800282a:	d11d      	bne.n	8002868 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002830:	2b00      	cmp	r3, #0
 8002832:	d119      	bne.n	8002868 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	685a      	ldr	r2, [r3, #4]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f022 0220 	bic.w	r2, r2, #32
 8002842:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002848:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002854:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002858:	2b00      	cmp	r3, #0
 800285a:	d105      	bne.n	8002868 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002860:	f043 0201 	orr.w	r2, r3, #1
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002868:	6878      	ldr	r0, [r7, #4]
 800286a:	f7ff fa59 	bl	8001d20 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f06f 0212 	mvn.w	r2, #18
 8002876:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800287e:	2b00      	cmp	r3, #0
 8002880:	d04d      	beq.n	800291e <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	f003 0304 	and.w	r3, r3, #4
 8002888:	2b00      	cmp	r3, #0
 800288a:	d048      	beq.n	800291e <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002890:	f003 0310 	and.w	r3, r3, #16
 8002894:	2b00      	cmp	r3, #0
 8002896:	d105      	bne.n	80028a4 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800289c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80028ae:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 80028b2:	d012      	beq.n	80028da <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d125      	bne.n	800290e <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80028cc:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80028d0:	d11d      	bne.n	800290e <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d119      	bne.n	800290e <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	685a      	ldr	r2, [r3, #4]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80028e8:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028ee:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d105      	bne.n	800290e <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002906:	f043 0201 	orr.w	r2, r3, #1
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f000 fc88 	bl	8003224 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f06f 020c 	mvn.w	r2, #12
 800291c:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 800291e:	68bb      	ldr	r3, [r7, #8]
 8002920:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002924:	2b00      	cmp	r3, #0
 8002926:	d012      	beq.n	800294e <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	f003 0301 	and.w	r3, r3, #1
 800292e:	2b00      	cmp	r3, #0
 8002930:	d00d      	beq.n	800294e <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002936:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f000 f809 	bl	8002956 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f06f 0201 	mvn.w	r2, #1
 800294c:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800294e:	bf00      	nop
 8002950:	3710      	adds	r7, #16
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}

08002956 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002956:	b480      	push	{r7}
 8002958:	b083      	sub	sp, #12
 800295a:	af00      	add	r7, sp, #0
 800295c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800295e:	bf00      	nop
 8002960:	370c      	adds	r7, #12
 8002962:	46bd      	mov	sp, r7
 8002964:	bc80      	pop	{r7}
 8002966:	4770      	bx	lr

08002968 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002968:	b480      	push	{r7}
 800296a:	b083      	sub	sp, #12
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002970:	bf00      	nop
 8002972:	370c      	adds	r7, #12
 8002974:	46bd      	mov	sp, r7
 8002976:	bc80      	pop	{r7}
 8002978:	4770      	bx	lr
	...

0800297c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800297c:	b480      	push	{r7}
 800297e:	b085      	sub	sp, #20
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
 8002984:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002986:	2300      	movs	r3, #0
 8002988:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800298a:	2300      	movs	r3, #0
 800298c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002994:	2b01      	cmp	r3, #1
 8002996:	d101      	bne.n	800299c <HAL_ADC_ConfigChannel+0x20>
 8002998:	2302      	movs	r3, #2
 800299a:	e0dc      	b.n	8002b56 <HAL_ADC_ConfigChannel+0x1da>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2201      	movs	r2, #1
 80029a0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	2b06      	cmp	r3, #6
 80029aa:	d81c      	bhi.n	80029e6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	685a      	ldr	r2, [r3, #4]
 80029b6:	4613      	mov	r3, r2
 80029b8:	009b      	lsls	r3, r3, #2
 80029ba:	4413      	add	r3, r2
 80029bc:	3b05      	subs	r3, #5
 80029be:	221f      	movs	r2, #31
 80029c0:	fa02 f303 	lsl.w	r3, r2, r3
 80029c4:	43db      	mvns	r3, r3
 80029c6:	4019      	ands	r1, r3
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	6818      	ldr	r0, [r3, #0]
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	685a      	ldr	r2, [r3, #4]
 80029d0:	4613      	mov	r3, r2
 80029d2:	009b      	lsls	r3, r3, #2
 80029d4:	4413      	add	r3, r2
 80029d6:	3b05      	subs	r3, #5
 80029d8:	fa00 f203 	lsl.w	r2, r0, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	430a      	orrs	r2, r1
 80029e2:	635a      	str	r2, [r3, #52]	@ 0x34
 80029e4:	e03c      	b.n	8002a60 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	2b0c      	cmp	r3, #12
 80029ec:	d81c      	bhi.n	8002a28 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	685a      	ldr	r2, [r3, #4]
 80029f8:	4613      	mov	r3, r2
 80029fa:	009b      	lsls	r3, r3, #2
 80029fc:	4413      	add	r3, r2
 80029fe:	3b23      	subs	r3, #35	@ 0x23
 8002a00:	221f      	movs	r2, #31
 8002a02:	fa02 f303 	lsl.w	r3, r2, r3
 8002a06:	43db      	mvns	r3, r3
 8002a08:	4019      	ands	r1, r3
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	6818      	ldr	r0, [r3, #0]
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	685a      	ldr	r2, [r3, #4]
 8002a12:	4613      	mov	r3, r2
 8002a14:	009b      	lsls	r3, r3, #2
 8002a16:	4413      	add	r3, r2
 8002a18:	3b23      	subs	r3, #35	@ 0x23
 8002a1a:	fa00 f203 	lsl.w	r2, r0, r3
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	430a      	orrs	r2, r1
 8002a24:	631a      	str	r2, [r3, #48]	@ 0x30
 8002a26:	e01b      	b.n	8002a60 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	685a      	ldr	r2, [r3, #4]
 8002a32:	4613      	mov	r3, r2
 8002a34:	009b      	lsls	r3, r3, #2
 8002a36:	4413      	add	r3, r2
 8002a38:	3b41      	subs	r3, #65	@ 0x41
 8002a3a:	221f      	movs	r2, #31
 8002a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a40:	43db      	mvns	r3, r3
 8002a42:	4019      	ands	r1, r3
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	6818      	ldr	r0, [r3, #0]
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	685a      	ldr	r2, [r3, #4]
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	009b      	lsls	r3, r3, #2
 8002a50:	4413      	add	r3, r2
 8002a52:	3b41      	subs	r3, #65	@ 0x41
 8002a54:	fa00 f203 	lsl.w	r2, r0, r3
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	430a      	orrs	r2, r1
 8002a5e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	2b09      	cmp	r3, #9
 8002a66:	d91c      	bls.n	8002aa2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	68d9      	ldr	r1, [r3, #12]
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	4613      	mov	r3, r2
 8002a74:	005b      	lsls	r3, r3, #1
 8002a76:	4413      	add	r3, r2
 8002a78:	3b1e      	subs	r3, #30
 8002a7a:	2207      	movs	r2, #7
 8002a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a80:	43db      	mvns	r3, r3
 8002a82:	4019      	ands	r1, r3
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	6898      	ldr	r0, [r3, #8]
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	4613      	mov	r3, r2
 8002a8e:	005b      	lsls	r3, r3, #1
 8002a90:	4413      	add	r3, r2
 8002a92:	3b1e      	subs	r3, #30
 8002a94:	fa00 f203 	lsl.w	r2, r0, r3
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	430a      	orrs	r2, r1
 8002a9e:	60da      	str	r2, [r3, #12]
 8002aa0:	e019      	b.n	8002ad6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	6919      	ldr	r1, [r3, #16]
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	4613      	mov	r3, r2
 8002aae:	005b      	lsls	r3, r3, #1
 8002ab0:	4413      	add	r3, r2
 8002ab2:	2207      	movs	r2, #7
 8002ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab8:	43db      	mvns	r3, r3
 8002aba:	4019      	ands	r1, r3
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	6898      	ldr	r0, [r3, #8]
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	4613      	mov	r3, r2
 8002ac6:	005b      	lsls	r3, r3, #1
 8002ac8:	4413      	add	r3, r2
 8002aca:	fa00 f203 	lsl.w	r2, r0, r3
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	430a      	orrs	r2, r1
 8002ad4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	2b10      	cmp	r3, #16
 8002adc:	d003      	beq.n	8002ae6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002ae2:	2b11      	cmp	r3, #17
 8002ae4:	d132      	bne.n	8002b4c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a1d      	ldr	r2, [pc, #116]	@ (8002b60 <HAL_ADC_ConfigChannel+0x1e4>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d125      	bne.n	8002b3c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	689b      	ldr	r3, [r3, #8]
 8002af6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d126      	bne.n	8002b4c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	689a      	ldr	r2, [r3, #8]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002b0c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	2b10      	cmp	r3, #16
 8002b14:	d11a      	bne.n	8002b4c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002b16:	4b13      	ldr	r3, [pc, #76]	@ (8002b64 <HAL_ADC_ConfigChannel+0x1e8>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a13      	ldr	r2, [pc, #76]	@ (8002b68 <HAL_ADC_ConfigChannel+0x1ec>)
 8002b1c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b20:	0c9a      	lsrs	r2, r3, #18
 8002b22:	4613      	mov	r3, r2
 8002b24:	009b      	lsls	r3, r3, #2
 8002b26:	4413      	add	r3, r2
 8002b28:	005b      	lsls	r3, r3, #1
 8002b2a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002b2c:	e002      	b.n	8002b34 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	3b01      	subs	r3, #1
 8002b32:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d1f9      	bne.n	8002b2e <HAL_ADC_ConfigChannel+0x1b2>
 8002b3a:	e007      	b.n	8002b4c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b40:	f043 0220 	orr.w	r2, r3, #32
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002b54:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3714      	adds	r7, #20
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bc80      	pop	{r7}
 8002b5e:	4770      	bx	lr
 8002b60:	40012400 	.word	0x40012400
 8002b64:	2000000c 	.word	0x2000000c
 8002b68:	431bde83 	.word	0x431bde83

08002b6c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b084      	sub	sp, #16
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002b74:	2300      	movs	r3, #0
 8002b76:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	f003 0301 	and.w	r3, r3, #1
 8002b86:	2b01      	cmp	r3, #1
 8002b88:	d040      	beq.n	8002c0c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	689a      	ldr	r2, [r3, #8]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f042 0201 	orr.w	r2, r2, #1
 8002b98:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002b9a:	4b1f      	ldr	r3, [pc, #124]	@ (8002c18 <ADC_Enable+0xac>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a1f      	ldr	r2, [pc, #124]	@ (8002c1c <ADC_Enable+0xb0>)
 8002ba0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ba4:	0c9b      	lsrs	r3, r3, #18
 8002ba6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002ba8:	e002      	b.n	8002bb0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002baa:	68bb      	ldr	r3, [r7, #8]
 8002bac:	3b01      	subs	r3, #1
 8002bae:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d1f9      	bne.n	8002baa <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002bb6:	f7ff fc2b 	bl	8002410 <HAL_GetTick>
 8002bba:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002bbc:	e01f      	b.n	8002bfe <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002bbe:	f7ff fc27 	bl	8002410 <HAL_GetTick>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	1ad3      	subs	r3, r2, r3
 8002bc8:	2b02      	cmp	r3, #2
 8002bca:	d918      	bls.n	8002bfe <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	689b      	ldr	r3, [r3, #8]
 8002bd2:	f003 0301 	and.w	r3, r3, #1
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d011      	beq.n	8002bfe <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bde:	f043 0210 	orr.w	r2, r3, #16
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bea:	f043 0201 	orr.w	r2, r3, #1
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e007      	b.n	8002c0e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	f003 0301 	and.w	r3, r3, #1
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d1d8      	bne.n	8002bbe <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002c0c:	2300      	movs	r3, #0
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3710      	adds	r7, #16
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	2000000c 	.word	0x2000000c
 8002c1c:	431bde83 	.word	0x431bde83

08002c20 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b084      	sub	sp, #16
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	f003 0301 	and.w	r3, r3, #1
 8002c36:	2b01      	cmp	r3, #1
 8002c38:	d12e      	bne.n	8002c98 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	689a      	ldr	r2, [r3, #8]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f022 0201 	bic.w	r2, r2, #1
 8002c48:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002c4a:	f7ff fbe1 	bl	8002410 <HAL_GetTick>
 8002c4e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002c50:	e01b      	b.n	8002c8a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002c52:	f7ff fbdd 	bl	8002410 <HAL_GetTick>
 8002c56:	4602      	mov	r2, r0
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	1ad3      	subs	r3, r2, r3
 8002c5c:	2b02      	cmp	r3, #2
 8002c5e:	d914      	bls.n	8002c8a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	f003 0301 	and.w	r3, r3, #1
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d10d      	bne.n	8002c8a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c72:	f043 0210 	orr.w	r2, r3, #16
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c7e:	f043 0201 	orr.w	r2, r3, #1
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002c86:	2301      	movs	r3, #1
 8002c88:	e007      	b.n	8002c9a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	f003 0301 	and.w	r3, r3, #1
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	d0dc      	beq.n	8002c52 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002c98:	2300      	movs	r3, #0
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	3710      	adds	r7, #16
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}

08002ca2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002ca2:	b580      	push	{r7, lr}
 8002ca4:	b084      	sub	sp, #16
 8002ca6:	af00      	add	r7, sp, #0
 8002ca8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cae:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cb4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d127      	bne.n	8002d0c <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cc0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002cd2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002cd6:	d115      	bne.n	8002d04 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d111      	bne.n	8002d04 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ce4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cf0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d105      	bne.n	8002d04 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cfc:	f043 0201 	orr.w	r2, r3, #1
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002d04:	68f8      	ldr	r0, [r7, #12]
 8002d06:	f7ff f80b 	bl	8001d20 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002d0a:	e004      	b.n	8002d16 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	6a1b      	ldr	r3, [r3, #32]
 8002d10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	4798      	blx	r3
}
 8002d16:	bf00      	nop
 8002d18:	3710      	adds	r7, #16
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}

08002d1e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002d1e:	b580      	push	{r7, lr}
 8002d20:	b084      	sub	sp, #16
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d2a:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002d2c:	68f8      	ldr	r0, [r7, #12]
 8002d2e:	f7fe ff6b 	bl	8001c08 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d32:	bf00      	nop
 8002d34:	3710      	adds	r7, #16
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}

08002d3a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002d3a:	b580      	push	{r7, lr}
 8002d3c:	b084      	sub	sp, #16
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d46:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d4c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d58:	f043 0204 	orr.w	r2, r3, #4
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002d60:	68f8      	ldr	r0, [r7, #12]
 8002d62:	f7ff fe01 	bl	8002968 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d66:	bf00      	nop
 8002d68:	3710      	adds	r7, #16
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
	...

08002d70 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002d70:	b590      	push	{r4, r7, lr}
 8002d72:	b087      	sub	sp, #28
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002d86:	2b01      	cmp	r3, #1
 8002d88:	d101      	bne.n	8002d8e <HAL_ADCEx_Calibration_Start+0x1e>
 8002d8a:	2302      	movs	r3, #2
 8002d8c:	e097      	b.n	8002ebe <HAL_ADCEx_Calibration_Start+0x14e>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2201      	movs	r2, #1
 8002d92:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	f7ff ff42 	bl	8002c20 <ADC_ConversionStop_Disable>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8002da0:	6878      	ldr	r0, [r7, #4]
 8002da2:	f7ff fee3 	bl	8002b6c <ADC_Enable>
 8002da6:	4603      	mov	r3, r0
 8002da8:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8002daa:	7dfb      	ldrb	r3, [r7, #23]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	f040 8081 	bne.w	8002eb4 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002db6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002dba:	f023 0302 	bic.w	r3, r3, #2
 8002dbe:	f043 0202 	orr.w	r2, r3, #2
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002dc6:	4b40      	ldr	r3, [pc, #256]	@ (8002ec8 <HAL_ADCEx_Calibration_Start+0x158>)
 8002dc8:	681c      	ldr	r4, [r3, #0]
 8002dca:	2002      	movs	r0, #2
 8002dcc:	f001 fd48 	bl	8004860 <HAL_RCCEx_GetPeriphCLKFreq>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002dd6:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002dd8:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002dda:	e002      	b.n	8002de2 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	3b01      	subs	r3, #1
 8002de0:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d1f9      	bne.n	8002ddc <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	689a      	ldr	r2, [r3, #8]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f042 0208 	orr.w	r2, r2, #8
 8002df6:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002df8:	f7ff fb0a 	bl	8002410 <HAL_GetTick>
 8002dfc:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002dfe:	e01b      	b.n	8002e38 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002e00:	f7ff fb06 	bl	8002410 <HAL_GetTick>
 8002e04:	4602      	mov	r2, r0
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	1ad3      	subs	r3, r2, r3
 8002e0a:	2b0a      	cmp	r3, #10
 8002e0c:	d914      	bls.n	8002e38 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	689b      	ldr	r3, [r3, #8]
 8002e14:	f003 0308 	and.w	r3, r3, #8
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d00d      	beq.n	8002e38 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e20:	f023 0312 	bic.w	r3, r3, #18
 8002e24:	f043 0210 	orr.w	r2, r3, #16
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002e34:	2301      	movs	r3, #1
 8002e36:	e042      	b.n	8002ebe <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	f003 0308 	and.w	r3, r3, #8
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d1dc      	bne.n	8002e00 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	689a      	ldr	r2, [r3, #8]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f042 0204 	orr.w	r2, r2, #4
 8002e54:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002e56:	f7ff fadb 	bl	8002410 <HAL_GetTick>
 8002e5a:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002e5c:	e01b      	b.n	8002e96 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002e5e:	f7ff fad7 	bl	8002410 <HAL_GetTick>
 8002e62:	4602      	mov	r2, r0
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	1ad3      	subs	r3, r2, r3
 8002e68:	2b0a      	cmp	r3, #10
 8002e6a:	d914      	bls.n	8002e96 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	f003 0304 	and.w	r3, r3, #4
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d00d      	beq.n	8002e96 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e7e:	f023 0312 	bic.w	r3, r3, #18
 8002e82:	f043 0210 	orr.w	r2, r3, #16
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e013      	b.n	8002ebe <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	f003 0304 	and.w	r3, r3, #4
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d1dc      	bne.n	8002e5e <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ea8:	f023 0303 	bic.w	r3, r3, #3
 8002eac:	f043 0201 	orr.w	r2, r3, #1
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002ebc:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	371c      	adds	r7, #28
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd90      	pop	{r4, r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	2000000c 	.word	0x2000000c

08002ecc <HAL_ADCEx_InjectedStart>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef* hadc)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b084      	sub	sp, #16
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002ede:	2b01      	cmp	r3, #1
 8002ee0:	d101      	bne.n	8002ee6 <HAL_ADCEx_InjectedStart+0x1a>
 8002ee2:	2302      	movs	r3, #2
 8002ee4:	e070      	b.n	8002fc8 <HAL_ADCEx_InjectedStart+0xfc>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2201      	movs	r2, #1
 8002eea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002eee:	6878      	ldr	r0, [r7, #4]
 8002ef0:	f7ff fe3c 	bl	8002b6c <ADC_Enable>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002ef8:	7bfb      	ldrb	r3, [r7, #15]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d15f      	bne.n	8002fbe <HAL_ADCEx_InjectedStart+0xf2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to injected group conversion results    */
    /* - Set state bitfield related to injected operation                     */
    ADC_STATE_CLR_SET(hadc->State,
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f02:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002f06:	f023 0301 	bic.w	r3, r3, #1
 8002f0a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_INJ_EOC,
                      HAL_ADC_STATE_INJ_BUSY);
    
    /* Case of independent mode or multimode (for devices with several ADCs): */
    /* Set multimode state.                                                   */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4a2e      	ldr	r2, [pc, #184]	@ (8002fd0 <HAL_ADCEx_InjectedStart+0x104>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d105      	bne.n	8002f28 <HAL_ADCEx_InjectedStart+0x5c>
 8002f1c:	4b2d      	ldr	r3, [pc, #180]	@ (8002fd4 <HAL_ADCEx_InjectedStart+0x108>)
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d106      	bne.n	8002f36 <HAL_ADCEx_InjectedStart+0x6a>
    {
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f2c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	629a      	str	r2, [r3, #40]	@ 0x28
 8002f34:	e005      	b.n	8002f42 <HAL_ADCEx_InjectedStart+0x76>
    }
    else
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f3a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Check if a regular conversion is ongoing */
    /* Note: On this device, there is no ADC error code fields related to     */
    /*       conversions on group injected only. In case of conversion on     */
    /*       going on group regular, no error code is reset.                  */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d102      	bne.n	8002f54 <HAL_ADCEx_InjectedStart+0x88>
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2200      	movs	r2, #0
 8002f52:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2200      	movs	r2, #0
 8002f58:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Clear injected group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f06f 0204 	mvn.w	r2, #4
 8002f64:	601a      	str	r2, [r3, #0]
    /* If automatic injected conversion is enabled, conversion will start     */
    /* after next regular group conversion.                                   */
    /* Case of multimode enabled (for devices with several ADCs): if ADC is   */
    /* slave, ADC is enabled only (conversion is not started). If ADC is      */
    /* master, ADC is enabled and conversion is started.                      */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO))
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d128      	bne.n	8002fc6 <HAL_ADCEx_InjectedStart+0xfa>
    {
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8002f7e:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8002f82:	d113      	bne.n	8002fac <HAL_ADCEx_InjectedStart+0xe0>
          ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 8002f88:	4a11      	ldr	r2, [pc, #68]	@ (8002fd0 <HAL_ADCEx_InjectedStart+0x104>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d105      	bne.n	8002f9a <HAL_ADCEx_InjectedStart+0xce>
          ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002f8e:	4b11      	ldr	r3, [pc, #68]	@ (8002fd4 <HAL_ADCEx_InjectedStart+0x108>)
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d108      	bne.n	8002fac <HAL_ADCEx_InjectedStart+0xe0>
      {
        /* Start ADC conversion on injected group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_JSWSTART | ADC_CR2_JEXTTRIG));
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	689a      	ldr	r2, [r3, #8]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f442 1202 	orr.w	r2, r2, #2129920	@ 0x208000
 8002fa8:	609a      	str	r2, [r3, #8]
 8002faa:	e00c      	b.n	8002fc6 <HAL_ADCEx_InjectedStart+0xfa>
      }
      else
      {
        /* Start ADC conversion on injected group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_JEXTTRIG);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	689a      	ldr	r2, [r3, #8]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002fba:	609a      	str	r2, [r3, #8]
 8002fbc:	e003      	b.n	8002fc6 <HAL_ADCEx_InjectedStart+0xfa>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002fc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	3710      	adds	r7, #16
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bd80      	pop	{r7, pc}
 8002fd0:	40012800 	.word	0x40012800
 8002fd4:	40012400 	.word	0x40012400

08002fd8 <HAL_ADCEx_InjectedPollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedPollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002fd8:	b590      	push	{r4, r7, lr}
 8002fda:	b087      	sub	sp, #28
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
 8002fe0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Get timeout */
  tickstart = HAL_GetTick();  
 8002fea:	f7ff fa11 	bl	8002410 <HAL_GetTick>
 8002fee:	6138      	str	r0, [r7, #16]
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag JEOC is not set after each conversion, no timeout status can  */
  /*    be set.                                                               */
  if ((hadc->Instance->JSQR & ADC_JSQR_JL) == RESET)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ff6:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d12a      	bne.n	8003054 <HAL_ADCEx_InjectedPollForConversion+0x7c>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_JEOC))
 8002ffe:	e021      	b.n	8003044 <HAL_ADCEx_InjectedPollForConversion+0x6c>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003006:	d01d      	beq.n	8003044 <HAL_ADCEx_InjectedPollForConversion+0x6c>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d007      	beq.n	800301e <HAL_ADCEx_InjectedPollForConversion+0x46>
 800300e:	f7ff f9ff 	bl	8002410 <HAL_GetTick>
 8003012:	4602      	mov	r2, r0
 8003014:	693b      	ldr	r3, [r7, #16]
 8003016:	1ad3      	subs	r3, r2, r3
 8003018:	683a      	ldr	r2, [r7, #0]
 800301a:	429a      	cmp	r2, r3
 800301c:	d212      	bcs.n	8003044 <HAL_ADCEx_InjectedPollForConversion+0x6c>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_JEOC))
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f003 0304 	and.w	r3, r3, #4
 8003028:	2b00      	cmp	r3, #0
 800302a:	d10b      	bne.n	8003044 <HAL_ADCEx_InjectedPollForConversion+0x6c>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003030:	f043 0204 	orr.w	r2, r3, #4
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2200      	movs	r2, #0
 800303c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8003040:	2303      	movs	r3, #3
 8003042:	e0b1      	b.n	80031a8 <HAL_ADCEx_InjectedPollForConversion+0x1d0>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_JEOC))
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0304 	and.w	r3, r3, #4
 800304e:	2b00      	cmp	r3, #0
 8003050:	d0d6      	beq.n	8003000 <HAL_ADCEx_InjectedPollForConversion+0x28>
 8003052:	e070      	b.n	8003136 <HAL_ADCEx_InjectedPollForConversion+0x15e>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8003054:	4b56      	ldr	r3, [pc, #344]	@ (80031b0 <HAL_ADCEx_InjectedPollForConversion+0x1d8>)
 8003056:	681c      	ldr	r4, [r3, #0]
 8003058:	2002      	movs	r0, #2
 800305a:	f001 fc01 	bl	8004860 <HAL_RCCEx_GetPeriphCLKFreq>
 800305e:	4603      	mov	r3, r0
 8003060:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	6919      	ldr	r1, [r3, #16]
 800306a:	4b52      	ldr	r3, [pc, #328]	@ (80031b4 <HAL_ADCEx_InjectedPollForConversion+0x1dc>)
 800306c:	400b      	ands	r3, r1
 800306e:	2b00      	cmp	r3, #0
 8003070:	d118      	bne.n	80030a4 <HAL_ADCEx_InjectedPollForConversion+0xcc>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	68d9      	ldr	r1, [r3, #12]
 8003078:	4b4f      	ldr	r3, [pc, #316]	@ (80031b8 <HAL_ADCEx_InjectedPollForConversion+0x1e0>)
 800307a:	400b      	ands	r3, r1
 800307c:	2b00      	cmp	r3, #0
 800307e:	d111      	bne.n	80030a4 <HAL_ADCEx_InjectedPollForConversion+0xcc>
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	6919      	ldr	r1, [r3, #16]
 8003086:	4b4d      	ldr	r3, [pc, #308]	@ (80031bc <HAL_ADCEx_InjectedPollForConversion+0x1e4>)
 8003088:	400b      	ands	r3, r1
 800308a:	2b00      	cmp	r3, #0
 800308c:	d108      	bne.n	80030a0 <HAL_ADCEx_InjectedPollForConversion+0xc8>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	68d9      	ldr	r1, [r3, #12]
 8003094:	4b4a      	ldr	r3, [pc, #296]	@ (80031c0 <HAL_ADCEx_InjectedPollForConversion+0x1e8>)
 8003096:	400b      	ands	r3, r1
 8003098:	2b00      	cmp	r3, #0
 800309a:	d101      	bne.n	80030a0 <HAL_ADCEx_InjectedPollForConversion+0xc8>
 800309c:	2314      	movs	r3, #20
 800309e:	e020      	b.n	80030e2 <HAL_ADCEx_InjectedPollForConversion+0x10a>
 80030a0:	2329      	movs	r3, #41	@ 0x29
 80030a2:	e01e      	b.n	80030e2 <HAL_ADCEx_InjectedPollForConversion+0x10a>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	6919      	ldr	r1, [r3, #16]
 80030aa:	4b44      	ldr	r3, [pc, #272]	@ (80031bc <HAL_ADCEx_InjectedPollForConversion+0x1e4>)
 80030ac:	400b      	ands	r3, r1
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d106      	bne.n	80030c0 <HAL_ADCEx_InjectedPollForConversion+0xe8>
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	68d9      	ldr	r1, [r3, #12]
 80030b8:	4b41      	ldr	r3, [pc, #260]	@ (80031c0 <HAL_ADCEx_InjectedPollForConversion+0x1e8>)
 80030ba:	400b      	ands	r3, r1
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d00d      	beq.n	80030dc <HAL_ADCEx_InjectedPollForConversion+0x104>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	6919      	ldr	r1, [r3, #16]
 80030c6:	4b3f      	ldr	r3, [pc, #252]	@ (80031c4 <HAL_ADCEx_InjectedPollForConversion+0x1ec>)
 80030c8:	400b      	ands	r3, r1
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d108      	bne.n	80030e0 <HAL_ADCEx_InjectedPollForConversion+0x108>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	68d9      	ldr	r1, [r3, #12]
 80030d4:	4b3b      	ldr	r3, [pc, #236]	@ (80031c4 <HAL_ADCEx_InjectedPollForConversion+0x1ec>)
 80030d6:	400b      	ands	r3, r1
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d101      	bne.n	80030e0 <HAL_ADCEx_InjectedPollForConversion+0x108>
 80030dc:	2354      	movs	r3, #84	@ 0x54
 80030de:	e000      	b.n	80030e2 <HAL_ADCEx_InjectedPollForConversion+0x10a>
 80030e0:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80030e2:	fb02 f303 	mul.w	r3, r2, r3
 80030e6:	617b      	str	r3, [r7, #20]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80030e8:	e021      	b.n	800312e <HAL_ADCEx_InjectedPollForConversion+0x156>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030f0:	d01a      	beq.n	8003128 <HAL_ADCEx_InjectedPollForConversion+0x150>
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d007      	beq.n	8003108 <HAL_ADCEx_InjectedPollForConversion+0x130>
 80030f8:	f7ff f98a 	bl	8002410 <HAL_GetTick>
 80030fc:	4602      	mov	r2, r0
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	1ad3      	subs	r3, r2, r3
 8003102:	683a      	ldr	r2, [r7, #0]
 8003104:	429a      	cmp	r2, r3
 8003106:	d20f      	bcs.n	8003128 <HAL_ADCEx_InjectedPollForConversion+0x150>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	697a      	ldr	r2, [r7, #20]
 800310c:	429a      	cmp	r2, r3
 800310e:	d90b      	bls.n	8003128 <HAL_ADCEx_InjectedPollForConversion+0x150>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003114:	f043 0204 	orr.w	r2, r3, #4
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2200      	movs	r2, #0
 8003120:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8003124:	2303      	movs	r3, #3
 8003126:	e03f      	b.n	80031a8 <HAL_ADCEx_InjectedPollForConversion+0x1d0>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	3301      	adds	r3, #1
 800312c:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	697a      	ldr	r2, [r7, #20]
 8003132:	429a      	cmp	r2, r3
 8003134:	d8d9      	bhi.n	80030ea <HAL_ADCEx_InjectedPollForConversion+0x112>
  }

  /* Clear injected group conversion flag */
  /* Note: On STM32F1 ADC, clear regular conversion flag raised               */
  /* simultaneously.                                                          */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JSTRT | ADC_FLAG_JEOC | ADC_FLAG_EOC);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f06f 020e 	mvn.w	r2, #14
 800313e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003144:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Determine whether any further conversion upcoming on group injected      */
  /* by external trigger or by automatic injected conversion                  */
  /* from group regular.                                                      */
  if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8003156:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 800315a:	d012      	beq.n	8003182 <HAL_ADCEx_InjectedPollForConversion+0x1aa>
     (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
  if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003166:	2b00      	cmp	r3, #0
 8003168:	d11d      	bne.n	80031a6 <HAL_ADCEx_InjectedPollForConversion+0x1ce>
     (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
     (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003174:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003178:	d115      	bne.n	80031a6 <HAL_ADCEx_InjectedPollForConversion+0x1ce>
      (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	7b1b      	ldrb	r3, [r3, #12]
     (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800317e:	2b00      	cmp	r3, #0
 8003180:	d111      	bne.n	80031a6 <HAL_ADCEx_InjectedPollForConversion+0x1ce>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003186:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	629a      	str	r2, [r3, #40]	@ 0x28
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003192:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003196:	2b00      	cmp	r3, #0
 8003198:	d105      	bne.n	80031a6 <HAL_ADCEx_InjectedPollForConversion+0x1ce>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800319e:	f043 0201 	orr.w	r2, r3, #1
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80031a6:	2300      	movs	r3, #0
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	371c      	adds	r7, #28
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd90      	pop	{r4, r7, pc}
 80031b0:	2000000c 	.word	0x2000000c
 80031b4:	24924924 	.word	0x24924924
 80031b8:	00924924 	.word	0x00924924
 80031bc:	12492492 	.word	0x12492492
 80031c0:	00492492 	.word	0x00492492
 80031c4:	00249249 	.word	0x00249249

080031c8 <HAL_ADCEx_InjectedGetValue>:
  *            @arg ADC_INJECTED_RANK_3: Injected Channel3 selected
  *            @arg ADC_INJECTED_RANK_4: Injected Channel4 selected
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef* hadc, uint32_t InjectedRank)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b085      	sub	sp, #20
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
 80031d0:	6039      	str	r1, [r7, #0]
  uint32_t tmp_jdr = 0U;
 80031d2:	2300      	movs	r3, #0
 80031d4:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));
  
  /* Get ADC converted value */ 
  switch(InjectedRank)
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	2b04      	cmp	r3, #4
 80031da:	d009      	beq.n	80031f0 <HAL_ADCEx_InjectedGetValue+0x28>
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	2b04      	cmp	r3, #4
 80031e0:	d815      	bhi.n	800320e <HAL_ADCEx_InjectedGetValue+0x46>
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	2b02      	cmp	r3, #2
 80031e6:	d00d      	beq.n	8003204 <HAL_ADCEx_InjectedGetValue+0x3c>
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	2b03      	cmp	r3, #3
 80031ec:	d005      	beq.n	80031fa <HAL_ADCEx_InjectedGetValue+0x32>
 80031ee:	e00e      	b.n	800320e <HAL_ADCEx_InjectedGetValue+0x46>
  {  
    case ADC_INJECTED_RANK_4: 
      tmp_jdr = hadc->Instance->JDR4;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031f6:	60fb      	str	r3, [r7, #12]
      break;
 80031f8:	e00e      	b.n	8003218 <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_3: 
      tmp_jdr = hadc->Instance->JDR3;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003200:	60fb      	str	r3, [r7, #12]
      break;
 8003202:	e009      	b.n	8003218 <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_2: 
      tmp_jdr = hadc->Instance->JDR2;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800320a:	60fb      	str	r3, [r7, #12]
      break;
 800320c:	e004      	b.n	8003218 <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003214:	60fb      	str	r3, [r7, #12]
      break;
 8003216:	bf00      	nop
  }
  
  /* Return ADC converted value */ 
  return tmp_jdr;
 8003218:	68fb      	ldr	r3, [r7, #12]
}
 800321a:	4618      	mov	r0, r3
 800321c:	3714      	adds	r7, #20
 800321e:	46bd      	mov	sp, r7
 8003220:	bc80      	pop	{r7}
 8003222:	4770      	bx	lr

08003224 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003224:	b480      	push	{r7}
 8003226:	b083      	sub	sp, #12
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 800322c:	bf00      	nop
 800322e:	370c      	adds	r7, #12
 8003230:	46bd      	mov	sp, r7
 8003232:	bc80      	pop	{r7}
 8003234:	4770      	bx	lr
	...

08003238 <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected: Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 8003238:	b490      	push	{r4, r7}
 800323a:	b084      	sub	sp, #16
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
 8003240:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003242:	2300      	movs	r3, #0
 8003244:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003246:	2300      	movs	r3, #0
 8003248:	60bb      	str	r3, [r7, #8]
    assert_param(IS_ADC_INJECTED_NB_CONV(sConfigInjected->InjectedNbrOfConversion));
    assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->InjectedDiscontinuousConvMode));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003250:	2b01      	cmp	r3, #1
 8003252:	d101      	bne.n	8003258 <HAL_ADCEx_InjectedConfigChannel+0x20>
 8003254:	2302      	movs	r3, #2
 8003256:	e17d      	b.n	8003554 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2201      	movs	r2, #1
 800325c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  /*   Note: Scan mode is present by hardware on this device and, if          */
  /*   disabled, discards automatically nb of conversions. Anyway, nb of      */
  /*   conversions is forced to 0x00 for alignment over all STM32 devices.    */
  /* - if scan mode is enabled, injected channels sequence length is set to   */
  /*   parameter "InjectedNbrOfConversion".                                   */
  if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	689b      	ldr	r3, [r3, #8]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d119      	bne.n	800329c <HAL_ADCEx_InjectedConfigChannel+0x64>
  {
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	2b01      	cmp	r3, #1
 800326e:	d10c      	bne.n	800328a <HAL_ADCEx_InjectedConfigChannel+0x52>
    {
      /* Clear the old SQx bits for all injected ranks */
      MODIFY_REG(hadc->Instance->JSQR                             ,
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003276:	0d9b      	lsrs	r3, r3, #22
 8003278:	059b      	lsls	r3, r3, #22
 800327a:	683a      	ldr	r2, [r7, #0]
 800327c:	6812      	ldr	r2, [r2, #0]
 800327e:	03d1      	lsls	r1, r2, #15
 8003280:	687a      	ldr	r2, [r7, #4]
 8003282:	6812      	ldr	r2, [r2, #0]
 8003284:	430b      	orrs	r3, r1
 8003286:	6393      	str	r3, [r2, #56]	@ 0x38
 8003288:	e04f      	b.n	800332a <HAL_ADCEx_InjectedConfigChannel+0xf2>
    /* If another injected rank than rank1 was intended to be set, and could  */
    /* not due to ScanConvMode disabled, error is reported.                   */
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800328e:	f043 0220 	orr.w	r2, r3, #32
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	73fb      	strb	r3, [r7, #15]
 800329a:	e046      	b.n	800332a <HAL_ADCEx_InjectedConfigChannel+0xf2>
  else
  {
    /* Since injected channels rank conv. order depends on total number of   */
    /* injected conversions, selected rank must be below or equal to total   */
    /* number of injected conversions to be updated.                         */
    if (sConfigInjected->InjectedRank <= sConfigInjected->InjectedNbrOfConversion)
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	685a      	ldr	r2, [r3, #4]
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	691b      	ldr	r3, [r3, #16]
 80032a4:	429a      	cmp	r2, r3
 80032a6:	d82a      	bhi.n	80032fe <HAL_ADCEx_InjectedConfigChannel+0xc6>
    {
      /* Clear the old SQx bits for the selected rank */
      /* Set the SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                         ,
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	685a      	ldr	r2, [r3, #4]
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	691b      	ldr	r3, [r3, #16]
 80032b6:	1ad2      	subs	r2, r2, r3
 80032b8:	4613      	mov	r3, r2
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	4413      	add	r3, r2
 80032be:	330f      	adds	r3, #15
 80032c0:	221f      	movs	r2, #31
 80032c2:	fa02 f303 	lsl.w	r3, r2, r3
 80032c6:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80032ca:	43db      	mvns	r3, r3
 80032cc:	4019      	ands	r1, r3
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	691b      	ldr	r3, [r3, #16]
 80032d2:	3b01      	subs	r3, #1
 80032d4:	0518      	lsls	r0, r3, #20
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	681c      	ldr	r4, [r3, #0]
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	685a      	ldr	r2, [r3, #4]
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	691b      	ldr	r3, [r3, #16]
 80032e2:	1ad2      	subs	r2, r2, r3
 80032e4:	4613      	mov	r3, r2
 80032e6:	009b      	lsls	r3, r3, #2
 80032e8:	4413      	add	r3, r2
 80032ea:	330f      	adds	r3, #15
 80032ec:	fa04 f303 	lsl.w	r3, r4, r3
 80032f0:	ea40 0203 	orr.w	r2, r0, r3
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	430a      	orrs	r2, r1
 80032fa:	639a      	str	r2, [r3, #56]	@ 0x38
 80032fc:	e015      	b.n	800332a <HAL_ADCEx_InjectedConfigChannel+0xf2>
                                  sConfigInjected->InjectedNbrOfConversion)    );
    }
    else
    {
      /* Clear the old SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                       ,
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	685a      	ldr	r2, [r3, #4]
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	691b      	ldr	r3, [r3, #16]
 800330c:	1ad2      	subs	r2, r2, r3
 800330e:	4613      	mov	r3, r2
 8003310:	009b      	lsls	r3, r3, #2
 8003312:	4413      	add	r3, r2
 8003314:	330f      	adds	r3, #15
 8003316:	221f      	movs	r2, #31
 8003318:	fa02 f303 	lsl.w	r3, r2, r3
 800331c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8003320:	43da      	mvns	r2, r3
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	400a      	ands	r2, r1
 8003328:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Parameters update not conditioned to ADC state:                          */
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  /* Note: In case of ADC already enabled, caution to not launch an unwanted  */
  /*       conversion while modifying register CR2 by writing 1 to bit ADON.  */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	f003 0301 	and.w	r3, r3, #1
 8003334:	2b01      	cmp	r3, #1
 8003336:	d00c      	beq.n	8003352 <HAL_ADCEx_InjectedConfigChannel+0x11a>
  {    
    MODIFY_REG(hadc->Instance->CR2                                           ,
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003342:	f023 0301 	bic.w	r3, r3, #1
 8003346:	683a      	ldr	r2, [r7, #0]
 8003348:	6991      	ldr	r1, [r2, #24]
 800334a:	687a      	ldr	r2, [r7, #4]
 800334c:	6812      	ldr	r2, [r2, #0]
 800334e:	430b      	orrs	r3, r1
 8003350:	6093      	str	r3, [r2, #8]
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  
    /* Automatic injected conversion can be enabled if injected group         */
    /* external triggers are disabled.                                        */
    if (sConfigInjected->AutoInjectedConv == ENABLE)
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	7d5b      	ldrb	r3, [r3, #21]
 8003356:	2b01      	cmp	r3, #1
 8003358:	d115      	bne.n	8003386 <HAL_ADCEx_InjectedConfigChannel+0x14e>
    {
      if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	699b      	ldr	r3, [r3, #24]
 800335e:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8003362:	d108      	bne.n	8003376 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	685a      	ldr	r2, [r3, #4]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003372:	605a      	str	r2, [r3, #4]
 8003374:	e007      	b.n	8003386 <HAL_ADCEx_InjectedConfigChannel+0x14e>
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800337a:	f043 0220 	orr.w	r2, r3, #32
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	629a      	str	r2, [r3, #40]	@ 0x28
        
        tmp_hal_status = HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	73fb      	strb	r3, [r7, #15]
      }
    }
    
    /* Injected discontinuous can be enabled only if auto-injected mode is    */
    /* disabled.                                                              */  
    if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	7d1b      	ldrb	r3, [r3, #20]
 800338a:	2b01      	cmp	r3, #1
 800338c:	d114      	bne.n	80033b8 <HAL_ADCEx_InjectedConfigChannel+0x180>
    {
      if (sConfigInjected->AutoInjectedConv == DISABLE)
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	7d5b      	ldrb	r3, [r3, #21]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d108      	bne.n	80033a8 <HAL_ADCEx_InjectedConfigChannel+0x170>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JDISCEN);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	685a      	ldr	r2, [r3, #4]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80033a4:	605a      	str	r2, [r3, #4]
 80033a6:	e007      	b.n	80033b8 <HAL_ADCEx_InjectedConfigChannel+0x180>
      } 
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033ac:	f043 0220 	orr.w	r2, r3, #32
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	629a      	str	r2, [r3, #40]	@ 0x28
        
        tmp_hal_status = HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	73fb      	strb	r3, [r7, #15]
    }


  /* InjectedChannel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	2b09      	cmp	r3, #9
 80033be:	d91c      	bls.n	80033fa <HAL_ADCEx_InjectedConfigChannel+0x1c2>
  {
    MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	68d9      	ldr	r1, [r3, #12]
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	681a      	ldr	r2, [r3, #0]
 80033ca:	4613      	mov	r3, r2
 80033cc:	005b      	lsls	r3, r3, #1
 80033ce:	4413      	add	r3, r2
 80033d0:	3b1e      	subs	r3, #30
 80033d2:	2207      	movs	r2, #7
 80033d4:	fa02 f303 	lsl.w	r3, r2, r3
 80033d8:	43db      	mvns	r3, r3
 80033da:	4019      	ands	r1, r3
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	6898      	ldr	r0, [r3, #8]
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	4613      	mov	r3, r2
 80033e6:	005b      	lsls	r3, r3, #1
 80033e8:	4413      	add	r3, r2
 80033ea:	3b1e      	subs	r3, #30
 80033ec:	fa00 f203 	lsl.w	r2, r0, r3
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	430a      	orrs	r2, r1
 80033f6:	60da      	str	r2, [r3, #12]
 80033f8:	e019      	b.n	800342e <HAL_ADCEx_InjectedConfigChannel+0x1f6>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel)                      ,
               ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	6919      	ldr	r1, [r3, #16]
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	681a      	ldr	r2, [r3, #0]
 8003404:	4613      	mov	r3, r2
 8003406:	005b      	lsls	r3, r3, #1
 8003408:	4413      	add	r3, r2
 800340a:	2207      	movs	r2, #7
 800340c:	fa02 f303 	lsl.w	r3, r2, r3
 8003410:	43db      	mvns	r3, r3
 8003412:	4019      	ands	r1, r3
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	6898      	ldr	r0, [r3, #8]
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	4613      	mov	r3, r2
 800341e:	005b      	lsls	r3, r3, #1
 8003420:	4413      	add	r3, r2
 8003422:	fa00 f203 	lsl.w	r2, r0, r3
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	430a      	orrs	r2, r1
 800342c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  
  /* If ADC1 InjectedChannel_16 or InjectedChannel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	2b10      	cmp	r3, #16
 8003434:	d003      	beq.n	800343e <HAL_ADCEx_InjectedConfigChannel+0x206>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 800343a:	2b11      	cmp	r3, #17
 800343c:	d107      	bne.n	800344e <HAL_ADCEx_InjectedConfigChannel+0x216>
  {
    SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	689a      	ldr	r2, [r3, #8]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800344c:	609a      	str	r2, [r3, #8]
  }
  
  
  /* Configure the offset: offset enable/disable, InjectedChannel, offset value */
  switch(sConfigInjected->InjectedRank)
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	2b03      	cmp	r3, #3
 8003454:	d022      	beq.n	800349c <HAL_ADCEx_InjectedConfigChannel+0x264>
 8003456:	2b03      	cmp	r3, #3
 8003458:	d82e      	bhi.n	80034b8 <HAL_ADCEx_InjectedConfigChannel+0x280>
 800345a:	2b01      	cmp	r3, #1
 800345c:	d002      	beq.n	8003464 <HAL_ADCEx_InjectedConfigChannel+0x22c>
 800345e:	2b02      	cmp	r3, #2
 8003460:	d00e      	beq.n	8003480 <HAL_ADCEx_InjectedConfigChannel+0x248>
 8003462:	e029      	b.n	80034b8 <HAL_ADCEx_InjectedConfigChannel+0x280>
  {
    case 1:
      /* Set injected channel 1 offset */
      MODIFY_REG(hadc->Instance->JOFR1,
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	695b      	ldr	r3, [r3, #20]
 800346a:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800346e:	f023 030f 	bic.w	r3, r3, #15
 8003472:	683a      	ldr	r2, [r7, #0]
 8003474:	68d1      	ldr	r1, [r2, #12]
 8003476:	687a      	ldr	r2, [r7, #4]
 8003478:	6812      	ldr	r2, [r2, #0]
 800347a:	430b      	orrs	r3, r1
 800347c:	6153      	str	r3, [r2, #20]
                 ADC_JOFR1_JOFFSET1,
                 sConfigInjected->InjectedOffset);
      break;
 800347e:	e029      	b.n	80034d4 <HAL_ADCEx_InjectedConfigChannel+0x29c>
    case 2:
      /* Set injected channel 2 offset */
      MODIFY_REG(hadc->Instance->JOFR2,
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	699b      	ldr	r3, [r3, #24]
 8003486:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800348a:	f023 030f 	bic.w	r3, r3, #15
 800348e:	683a      	ldr	r2, [r7, #0]
 8003490:	68d1      	ldr	r1, [r2, #12]
 8003492:	687a      	ldr	r2, [r7, #4]
 8003494:	6812      	ldr	r2, [r2, #0]
 8003496:	430b      	orrs	r3, r1
 8003498:	6193      	str	r3, [r2, #24]
                 ADC_JOFR2_JOFFSET2,
                 sConfigInjected->InjectedOffset);
      break;
 800349a:	e01b      	b.n	80034d4 <HAL_ADCEx_InjectedConfigChannel+0x29c>
    case 3:
      /* Set injected channel 3 offset */
      MODIFY_REG(hadc->Instance->JOFR3,
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	69db      	ldr	r3, [r3, #28]
 80034a2:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80034a6:	f023 030f 	bic.w	r3, r3, #15
 80034aa:	683a      	ldr	r2, [r7, #0]
 80034ac:	68d1      	ldr	r1, [r2, #12]
 80034ae:	687a      	ldr	r2, [r7, #4]
 80034b0:	6812      	ldr	r2, [r2, #0]
 80034b2:	430b      	orrs	r3, r1
 80034b4:	61d3      	str	r3, [r2, #28]
                 ADC_JOFR3_JOFFSET3,
                 sConfigInjected->InjectedOffset);
      break;
 80034b6:	e00d      	b.n	80034d4 <HAL_ADCEx_InjectedConfigChannel+0x29c>
    case 4:
    default:
      MODIFY_REG(hadc->Instance->JOFR4,
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	6a1b      	ldr	r3, [r3, #32]
 80034be:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80034c2:	f023 030f 	bic.w	r3, r3, #15
 80034c6:	683a      	ldr	r2, [r7, #0]
 80034c8:	68d1      	ldr	r1, [r2, #12]
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	6812      	ldr	r2, [r2, #0]
 80034ce:	430b      	orrs	r3, r1
 80034d0:	6213      	str	r3, [r2, #32]
                 ADC_JOFR4_JOFFSET4,
                 sConfigInjected->InjectedOffset);
      break;
 80034d2:	bf00      	nop
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	2b10      	cmp	r3, #16
 80034da:	d003      	beq.n	80034e4 <HAL_ADCEx_InjectedConfigChannel+0x2ac>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 80034e0:	2b11      	cmp	r3, #17
 80034e2:	d132      	bne.n	800354a <HAL_ADCEx_InjectedConfigChannel+0x312>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a1d      	ldr	r2, [pc, #116]	@ (8003560 <HAL_ADCEx_InjectedConfigChannel+0x328>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d125      	bne.n	800353a <HAL_ADCEx_InjectedConfigChannel+0x302>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d126      	bne.n	800354a <HAL_ADCEx_InjectedConfigChannel+0x312>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	689a      	ldr	r2, [r3, #8]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800350a:	609a      	str	r2, [r3, #8]
        
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR))
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	2b10      	cmp	r3, #16
 8003512:	d11a      	bne.n	800354a <HAL_ADCEx_InjectedConfigChannel+0x312>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003514:	4b13      	ldr	r3, [pc, #76]	@ (8003564 <HAL_ADCEx_InjectedConfigChannel+0x32c>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a13      	ldr	r2, [pc, #76]	@ (8003568 <HAL_ADCEx_InjectedConfigChannel+0x330>)
 800351a:	fba2 2303 	umull	r2, r3, r2, r3
 800351e:	0c9a      	lsrs	r2, r3, #18
 8003520:	4613      	mov	r3, r2
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	4413      	add	r3, r2
 8003526:	005b      	lsls	r3, r3, #1
 8003528:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800352a:	e002      	b.n	8003532 <HAL_ADCEx_InjectedConfigChannel+0x2fa>
          {
            wait_loop_index--;
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	3b01      	subs	r3, #1
 8003530:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d1f9      	bne.n	800352c <HAL_ADCEx_InjectedConfigChannel+0x2f4>
 8003538:	e007      	b.n	800354a <HAL_ADCEx_InjectedConfigChannel+0x312>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800353e:	f043 0220 	orr.w	r2, r3, #32
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2200      	movs	r2, #0
 800354e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003552:	7bfb      	ldrb	r3, [r7, #15]
}
 8003554:	4618      	mov	r0, r3
 8003556:	3710      	adds	r7, #16
 8003558:	46bd      	mov	sp, r7
 800355a:	bc90      	pop	{r4, r7}
 800355c:	4770      	bx	lr
 800355e:	bf00      	nop
 8003560:	40012400 	.word	0x40012400
 8003564:	2000000c 	.word	0x2000000c
 8003568:	431bde83 	.word	0x431bde83

0800356c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800356c:	b480      	push	{r7}
 800356e:	b085      	sub	sp, #20
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	f003 0307 	and.w	r3, r3, #7
 800357a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800357c:	4b0c      	ldr	r3, [pc, #48]	@ (80035b0 <__NVIC_SetPriorityGrouping+0x44>)
 800357e:	68db      	ldr	r3, [r3, #12]
 8003580:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003582:	68ba      	ldr	r2, [r7, #8]
 8003584:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003588:	4013      	ands	r3, r2
 800358a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003594:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003598:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800359c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800359e:	4a04      	ldr	r2, [pc, #16]	@ (80035b0 <__NVIC_SetPriorityGrouping+0x44>)
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	60d3      	str	r3, [r2, #12]
}
 80035a4:	bf00      	nop
 80035a6:	3714      	adds	r7, #20
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bc80      	pop	{r7}
 80035ac:	4770      	bx	lr
 80035ae:	bf00      	nop
 80035b0:	e000ed00 	.word	0xe000ed00

080035b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80035b4:	b480      	push	{r7}
 80035b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80035b8:	4b04      	ldr	r3, [pc, #16]	@ (80035cc <__NVIC_GetPriorityGrouping+0x18>)
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	0a1b      	lsrs	r3, r3, #8
 80035be:	f003 0307 	and.w	r3, r3, #7
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bc80      	pop	{r7}
 80035c8:	4770      	bx	lr
 80035ca:	bf00      	nop
 80035cc:	e000ed00 	.word	0xe000ed00

080035d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	4603      	mov	r3, r0
 80035d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	db0b      	blt.n	80035fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035e2:	79fb      	ldrb	r3, [r7, #7]
 80035e4:	f003 021f 	and.w	r2, r3, #31
 80035e8:	4906      	ldr	r1, [pc, #24]	@ (8003604 <__NVIC_EnableIRQ+0x34>)
 80035ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035ee:	095b      	lsrs	r3, r3, #5
 80035f0:	2001      	movs	r0, #1
 80035f2:	fa00 f202 	lsl.w	r2, r0, r2
 80035f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80035fa:	bf00      	nop
 80035fc:	370c      	adds	r7, #12
 80035fe:	46bd      	mov	sp, r7
 8003600:	bc80      	pop	{r7}
 8003602:	4770      	bx	lr
 8003604:	e000e100 	.word	0xe000e100

08003608 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003608:	b480      	push	{r7}
 800360a:	b083      	sub	sp, #12
 800360c:	af00      	add	r7, sp, #0
 800360e:	4603      	mov	r3, r0
 8003610:	6039      	str	r1, [r7, #0]
 8003612:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003614:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003618:	2b00      	cmp	r3, #0
 800361a:	db0a      	blt.n	8003632 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	b2da      	uxtb	r2, r3
 8003620:	490c      	ldr	r1, [pc, #48]	@ (8003654 <__NVIC_SetPriority+0x4c>)
 8003622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003626:	0112      	lsls	r2, r2, #4
 8003628:	b2d2      	uxtb	r2, r2
 800362a:	440b      	add	r3, r1
 800362c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003630:	e00a      	b.n	8003648 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	b2da      	uxtb	r2, r3
 8003636:	4908      	ldr	r1, [pc, #32]	@ (8003658 <__NVIC_SetPriority+0x50>)
 8003638:	79fb      	ldrb	r3, [r7, #7]
 800363a:	f003 030f 	and.w	r3, r3, #15
 800363e:	3b04      	subs	r3, #4
 8003640:	0112      	lsls	r2, r2, #4
 8003642:	b2d2      	uxtb	r2, r2
 8003644:	440b      	add	r3, r1
 8003646:	761a      	strb	r2, [r3, #24]
}
 8003648:	bf00      	nop
 800364a:	370c      	adds	r7, #12
 800364c:	46bd      	mov	sp, r7
 800364e:	bc80      	pop	{r7}
 8003650:	4770      	bx	lr
 8003652:	bf00      	nop
 8003654:	e000e100 	.word	0xe000e100
 8003658:	e000ed00 	.word	0xe000ed00

0800365c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800365c:	b480      	push	{r7}
 800365e:	b089      	sub	sp, #36	@ 0x24
 8003660:	af00      	add	r7, sp, #0
 8003662:	60f8      	str	r0, [r7, #12]
 8003664:	60b9      	str	r1, [r7, #8]
 8003666:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	f003 0307 	and.w	r3, r3, #7
 800366e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003670:	69fb      	ldr	r3, [r7, #28]
 8003672:	f1c3 0307 	rsb	r3, r3, #7
 8003676:	2b04      	cmp	r3, #4
 8003678:	bf28      	it	cs
 800367a:	2304      	movcs	r3, #4
 800367c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800367e:	69fb      	ldr	r3, [r7, #28]
 8003680:	3304      	adds	r3, #4
 8003682:	2b06      	cmp	r3, #6
 8003684:	d902      	bls.n	800368c <NVIC_EncodePriority+0x30>
 8003686:	69fb      	ldr	r3, [r7, #28]
 8003688:	3b03      	subs	r3, #3
 800368a:	e000      	b.n	800368e <NVIC_EncodePriority+0x32>
 800368c:	2300      	movs	r3, #0
 800368e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003690:	f04f 32ff 	mov.w	r2, #4294967295
 8003694:	69bb      	ldr	r3, [r7, #24]
 8003696:	fa02 f303 	lsl.w	r3, r2, r3
 800369a:	43da      	mvns	r2, r3
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	401a      	ands	r2, r3
 80036a0:	697b      	ldr	r3, [r7, #20]
 80036a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80036a4:	f04f 31ff 	mov.w	r1, #4294967295
 80036a8:	697b      	ldr	r3, [r7, #20]
 80036aa:	fa01 f303 	lsl.w	r3, r1, r3
 80036ae:	43d9      	mvns	r1, r3
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036b4:	4313      	orrs	r3, r2
         );
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	3724      	adds	r7, #36	@ 0x24
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bc80      	pop	{r7}
 80036be:	4770      	bx	lr

080036c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b082      	sub	sp, #8
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	3b01      	subs	r3, #1
 80036cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80036d0:	d301      	bcc.n	80036d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80036d2:	2301      	movs	r3, #1
 80036d4:	e00f      	b.n	80036f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036d6:	4a0a      	ldr	r2, [pc, #40]	@ (8003700 <SysTick_Config+0x40>)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	3b01      	subs	r3, #1
 80036dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036de:	210f      	movs	r1, #15
 80036e0:	f04f 30ff 	mov.w	r0, #4294967295
 80036e4:	f7ff ff90 	bl	8003608 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036e8:	4b05      	ldr	r3, [pc, #20]	@ (8003700 <SysTick_Config+0x40>)
 80036ea:	2200      	movs	r2, #0
 80036ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036ee:	4b04      	ldr	r3, [pc, #16]	@ (8003700 <SysTick_Config+0x40>)
 80036f0:	2207      	movs	r2, #7
 80036f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80036f4:	2300      	movs	r3, #0
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	3708      	adds	r7, #8
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}
 80036fe:	bf00      	nop
 8003700:	e000e010 	.word	0xe000e010

08003704 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b082      	sub	sp, #8
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800370c:	6878      	ldr	r0, [r7, #4]
 800370e:	f7ff ff2d 	bl	800356c <__NVIC_SetPriorityGrouping>
}
 8003712:	bf00      	nop
 8003714:	3708      	adds	r7, #8
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}

0800371a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800371a:	b580      	push	{r7, lr}
 800371c:	b086      	sub	sp, #24
 800371e:	af00      	add	r7, sp, #0
 8003720:	4603      	mov	r3, r0
 8003722:	60b9      	str	r1, [r7, #8]
 8003724:	607a      	str	r2, [r7, #4]
 8003726:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003728:	2300      	movs	r3, #0
 800372a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800372c:	f7ff ff42 	bl	80035b4 <__NVIC_GetPriorityGrouping>
 8003730:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003732:	687a      	ldr	r2, [r7, #4]
 8003734:	68b9      	ldr	r1, [r7, #8]
 8003736:	6978      	ldr	r0, [r7, #20]
 8003738:	f7ff ff90 	bl	800365c <NVIC_EncodePriority>
 800373c:	4602      	mov	r2, r0
 800373e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003742:	4611      	mov	r1, r2
 8003744:	4618      	mov	r0, r3
 8003746:	f7ff ff5f 	bl	8003608 <__NVIC_SetPriority>
}
 800374a:	bf00      	nop
 800374c:	3718      	adds	r7, #24
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}

08003752 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003752:	b580      	push	{r7, lr}
 8003754:	b082      	sub	sp, #8
 8003756:	af00      	add	r7, sp, #0
 8003758:	4603      	mov	r3, r0
 800375a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800375c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003760:	4618      	mov	r0, r3
 8003762:	f7ff ff35 	bl	80035d0 <__NVIC_EnableIRQ>
}
 8003766:	bf00      	nop
 8003768:	3708      	adds	r7, #8
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}

0800376e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800376e:	b580      	push	{r7, lr}
 8003770:	b082      	sub	sp, #8
 8003772:	af00      	add	r7, sp, #0
 8003774:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f7ff ffa2 	bl	80036c0 <SysTick_Config>
 800377c:	4603      	mov	r3, r0
}
 800377e:	4618      	mov	r0, r3
 8003780:	3708      	adds	r7, #8
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}
	...

08003788 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003788:	b480      	push	{r7}
 800378a:	b085      	sub	sp, #20
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003790:	2300      	movs	r3, #0
 8003792:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d101      	bne.n	800379e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e043      	b.n	8003826 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	461a      	mov	r2, r3
 80037a4:	4b22      	ldr	r3, [pc, #136]	@ (8003830 <HAL_DMA_Init+0xa8>)
 80037a6:	4413      	add	r3, r2
 80037a8:	4a22      	ldr	r2, [pc, #136]	@ (8003834 <HAL_DMA_Init+0xac>)
 80037aa:	fba2 2303 	umull	r2, r3, r2, r3
 80037ae:	091b      	lsrs	r3, r3, #4
 80037b0:	009a      	lsls	r2, r3, #2
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	4a1f      	ldr	r2, [pc, #124]	@ (8003838 <HAL_DMA_Init+0xb0>)
 80037ba:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2202      	movs	r2, #2
 80037c0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80037d2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80037d6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80037e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	68db      	ldr	r3, [r3, #12]
 80037e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	695b      	ldr	r3, [r3, #20]
 80037f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	69db      	ldr	r3, [r3, #28]
 80037fe:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003800:	68fa      	ldr	r2, [r7, #12]
 8003802:	4313      	orrs	r3, r2
 8003804:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	68fa      	ldr	r2, [r7, #12]
 800380c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2200      	movs	r2, #0
 8003812:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2201      	movs	r2, #1
 8003818:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2200      	movs	r2, #0
 8003820:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003824:	2300      	movs	r3, #0
}
 8003826:	4618      	mov	r0, r3
 8003828:	3714      	adds	r7, #20
 800382a:	46bd      	mov	sp, r7
 800382c:	bc80      	pop	{r7}
 800382e:	4770      	bx	lr
 8003830:	bffdfff8 	.word	0xbffdfff8
 8003834:	cccccccd 	.word	0xcccccccd
 8003838:	40020000 	.word	0x40020000

0800383c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b086      	sub	sp, #24
 8003840:	af00      	add	r7, sp, #0
 8003842:	60f8      	str	r0, [r7, #12]
 8003844:	60b9      	str	r1, [r7, #8]
 8003846:	607a      	str	r2, [r7, #4]
 8003848:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800384a:	2300      	movs	r3, #0
 800384c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003854:	2b01      	cmp	r3, #1
 8003856:	d101      	bne.n	800385c <HAL_DMA_Start_IT+0x20>
 8003858:	2302      	movs	r3, #2
 800385a:	e04b      	b.n	80038f4 <HAL_DMA_Start_IT+0xb8>
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	2201      	movs	r2, #1
 8003860:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800386a:	b2db      	uxtb	r3, r3
 800386c:	2b01      	cmp	r3, #1
 800386e:	d13a      	bne.n	80038e6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2202      	movs	r2, #2
 8003874:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	2200      	movs	r2, #0
 800387c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	681a      	ldr	r2, [r3, #0]
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f022 0201 	bic.w	r2, r2, #1
 800388c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	687a      	ldr	r2, [r7, #4]
 8003892:	68b9      	ldr	r1, [r7, #8]
 8003894:	68f8      	ldr	r0, [r7, #12]
 8003896:	f000 f937 	bl	8003b08 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d008      	beq.n	80038b4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f042 020e 	orr.w	r2, r2, #14
 80038b0:	601a      	str	r2, [r3, #0]
 80038b2:	e00f      	b.n	80038d4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	681a      	ldr	r2, [r3, #0]
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f022 0204 	bic.w	r2, r2, #4
 80038c2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f042 020a 	orr.w	r2, r2, #10
 80038d2:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f042 0201 	orr.w	r2, r2, #1
 80038e2:	601a      	str	r2, [r3, #0]
 80038e4:	e005      	b.n	80038f2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	2200      	movs	r2, #0
 80038ea:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80038ee:	2302      	movs	r3, #2
 80038f0:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80038f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80038f4:	4618      	mov	r0, r3
 80038f6:	3718      	adds	r7, #24
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bd80      	pop	{r7, pc}

080038fc <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b084      	sub	sp, #16
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003918:	2204      	movs	r2, #4
 800391a:	409a      	lsls	r2, r3
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	4013      	ands	r3, r2
 8003920:	2b00      	cmp	r3, #0
 8003922:	d04f      	beq.n	80039c4 <HAL_DMA_IRQHandler+0xc8>
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	f003 0304 	and.w	r3, r3, #4
 800392a:	2b00      	cmp	r3, #0
 800392c:	d04a      	beq.n	80039c4 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 0320 	and.w	r3, r3, #32
 8003938:	2b00      	cmp	r3, #0
 800393a:	d107      	bne.n	800394c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	681a      	ldr	r2, [r3, #0]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f022 0204 	bic.w	r2, r2, #4
 800394a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a66      	ldr	r2, [pc, #408]	@ (8003aec <HAL_DMA_IRQHandler+0x1f0>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d029      	beq.n	80039aa <HAL_DMA_IRQHandler+0xae>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a65      	ldr	r2, [pc, #404]	@ (8003af0 <HAL_DMA_IRQHandler+0x1f4>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d022      	beq.n	80039a6 <HAL_DMA_IRQHandler+0xaa>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a63      	ldr	r2, [pc, #396]	@ (8003af4 <HAL_DMA_IRQHandler+0x1f8>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d01a      	beq.n	80039a0 <HAL_DMA_IRQHandler+0xa4>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a62      	ldr	r2, [pc, #392]	@ (8003af8 <HAL_DMA_IRQHandler+0x1fc>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d012      	beq.n	800399a <HAL_DMA_IRQHandler+0x9e>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a60      	ldr	r2, [pc, #384]	@ (8003afc <HAL_DMA_IRQHandler+0x200>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d00a      	beq.n	8003994 <HAL_DMA_IRQHandler+0x98>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a5f      	ldr	r2, [pc, #380]	@ (8003b00 <HAL_DMA_IRQHandler+0x204>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d102      	bne.n	800398e <HAL_DMA_IRQHandler+0x92>
 8003988:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800398c:	e00e      	b.n	80039ac <HAL_DMA_IRQHandler+0xb0>
 800398e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8003992:	e00b      	b.n	80039ac <HAL_DMA_IRQHandler+0xb0>
 8003994:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003998:	e008      	b.n	80039ac <HAL_DMA_IRQHandler+0xb0>
 800399a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800399e:	e005      	b.n	80039ac <HAL_DMA_IRQHandler+0xb0>
 80039a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80039a4:	e002      	b.n	80039ac <HAL_DMA_IRQHandler+0xb0>
 80039a6:	2340      	movs	r3, #64	@ 0x40
 80039a8:	e000      	b.n	80039ac <HAL_DMA_IRQHandler+0xb0>
 80039aa:	2304      	movs	r3, #4
 80039ac:	4a55      	ldr	r2, [pc, #340]	@ (8003b04 <HAL_DMA_IRQHandler+0x208>)
 80039ae:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	f000 8094 	beq.w	8003ae2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039be:	6878      	ldr	r0, [r7, #4]
 80039c0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80039c2:	e08e      	b.n	8003ae2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039c8:	2202      	movs	r2, #2
 80039ca:	409a      	lsls	r2, r3
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	4013      	ands	r3, r2
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d056      	beq.n	8003a82 <HAL_DMA_IRQHandler+0x186>
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	f003 0302 	and.w	r3, r3, #2
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d051      	beq.n	8003a82 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f003 0320 	and.w	r3, r3, #32
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d10b      	bne.n	8003a04 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	681a      	ldr	r2, [r3, #0]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f022 020a 	bic.w	r2, r2, #10
 80039fa:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2201      	movs	r2, #1
 8003a00:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4a38      	ldr	r2, [pc, #224]	@ (8003aec <HAL_DMA_IRQHandler+0x1f0>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d029      	beq.n	8003a62 <HAL_DMA_IRQHandler+0x166>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a37      	ldr	r2, [pc, #220]	@ (8003af0 <HAL_DMA_IRQHandler+0x1f4>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d022      	beq.n	8003a5e <HAL_DMA_IRQHandler+0x162>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a35      	ldr	r2, [pc, #212]	@ (8003af4 <HAL_DMA_IRQHandler+0x1f8>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d01a      	beq.n	8003a58 <HAL_DMA_IRQHandler+0x15c>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a34      	ldr	r2, [pc, #208]	@ (8003af8 <HAL_DMA_IRQHandler+0x1fc>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d012      	beq.n	8003a52 <HAL_DMA_IRQHandler+0x156>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a32      	ldr	r2, [pc, #200]	@ (8003afc <HAL_DMA_IRQHandler+0x200>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d00a      	beq.n	8003a4c <HAL_DMA_IRQHandler+0x150>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a31      	ldr	r2, [pc, #196]	@ (8003b00 <HAL_DMA_IRQHandler+0x204>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d102      	bne.n	8003a46 <HAL_DMA_IRQHandler+0x14a>
 8003a40:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003a44:	e00e      	b.n	8003a64 <HAL_DMA_IRQHandler+0x168>
 8003a46:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003a4a:	e00b      	b.n	8003a64 <HAL_DMA_IRQHandler+0x168>
 8003a4c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003a50:	e008      	b.n	8003a64 <HAL_DMA_IRQHandler+0x168>
 8003a52:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003a56:	e005      	b.n	8003a64 <HAL_DMA_IRQHandler+0x168>
 8003a58:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003a5c:	e002      	b.n	8003a64 <HAL_DMA_IRQHandler+0x168>
 8003a5e:	2320      	movs	r3, #32
 8003a60:	e000      	b.n	8003a64 <HAL_DMA_IRQHandler+0x168>
 8003a62:	2302      	movs	r3, #2
 8003a64:	4a27      	ldr	r2, [pc, #156]	@ (8003b04 <HAL_DMA_IRQHandler+0x208>)
 8003a66:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d034      	beq.n	8003ae2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a7c:	6878      	ldr	r0, [r7, #4]
 8003a7e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003a80:	e02f      	b.n	8003ae2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a86:	2208      	movs	r2, #8
 8003a88:	409a      	lsls	r2, r3
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d028      	beq.n	8003ae4 <HAL_DMA_IRQHandler+0x1e8>
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	f003 0308 	and.w	r3, r3, #8
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d023      	beq.n	8003ae4 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	681a      	ldr	r2, [r3, #0]
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f022 020e 	bic.w	r2, r2, #14
 8003aaa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ab4:	2101      	movs	r1, #1
 8003ab6:	fa01 f202 	lsl.w	r2, r1, r2
 8003aba:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2201      	movs	r2, #1
 8003ac0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2200      	movs	r2, #0
 8003ace:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d004      	beq.n	8003ae4 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	4798      	blx	r3
    }
  }
  return;
 8003ae2:	bf00      	nop
 8003ae4:	bf00      	nop
}
 8003ae6:	3710      	adds	r7, #16
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}
 8003aec:	40020008 	.word	0x40020008
 8003af0:	4002001c 	.word	0x4002001c
 8003af4:	40020030 	.word	0x40020030
 8003af8:	40020044 	.word	0x40020044
 8003afc:	40020058 	.word	0x40020058
 8003b00:	4002006c 	.word	0x4002006c
 8003b04:	40020000 	.word	0x40020000

08003b08 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b085      	sub	sp, #20
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	60f8      	str	r0, [r7, #12]
 8003b10:	60b9      	str	r1, [r7, #8]
 8003b12:	607a      	str	r2, [r7, #4]
 8003b14:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b1e:	2101      	movs	r1, #1
 8003b20:	fa01 f202 	lsl.w	r2, r1, r2
 8003b24:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	683a      	ldr	r2, [r7, #0]
 8003b2c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	685b      	ldr	r3, [r3, #4]
 8003b32:	2b10      	cmp	r3, #16
 8003b34:	d108      	bne.n	8003b48 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	687a      	ldr	r2, [r7, #4]
 8003b3c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	68ba      	ldr	r2, [r7, #8]
 8003b44:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003b46:	e007      	b.n	8003b58 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	68ba      	ldr	r2, [r7, #8]
 8003b4e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	687a      	ldr	r2, [r7, #4]
 8003b56:	60da      	str	r2, [r3, #12]
}
 8003b58:	bf00      	nop
 8003b5a:	3714      	adds	r7, #20
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bc80      	pop	{r7}
 8003b60:	4770      	bx	lr
	...

08003b64 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b08b      	sub	sp, #44	@ 0x2c
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
 8003b6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003b72:	2300      	movs	r3, #0
 8003b74:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b76:	e169      	b.n	8003e4c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003b78:	2201      	movs	r2, #1
 8003b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b80:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	69fa      	ldr	r2, [r7, #28]
 8003b88:	4013      	ands	r3, r2
 8003b8a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003b8c:	69ba      	ldr	r2, [r7, #24]
 8003b8e:	69fb      	ldr	r3, [r7, #28]
 8003b90:	429a      	cmp	r2, r3
 8003b92:	f040 8158 	bne.w	8003e46 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	4a9a      	ldr	r2, [pc, #616]	@ (8003e04 <HAL_GPIO_Init+0x2a0>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d05e      	beq.n	8003c5e <HAL_GPIO_Init+0xfa>
 8003ba0:	4a98      	ldr	r2, [pc, #608]	@ (8003e04 <HAL_GPIO_Init+0x2a0>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d875      	bhi.n	8003c92 <HAL_GPIO_Init+0x12e>
 8003ba6:	4a98      	ldr	r2, [pc, #608]	@ (8003e08 <HAL_GPIO_Init+0x2a4>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d058      	beq.n	8003c5e <HAL_GPIO_Init+0xfa>
 8003bac:	4a96      	ldr	r2, [pc, #600]	@ (8003e08 <HAL_GPIO_Init+0x2a4>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d86f      	bhi.n	8003c92 <HAL_GPIO_Init+0x12e>
 8003bb2:	4a96      	ldr	r2, [pc, #600]	@ (8003e0c <HAL_GPIO_Init+0x2a8>)
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d052      	beq.n	8003c5e <HAL_GPIO_Init+0xfa>
 8003bb8:	4a94      	ldr	r2, [pc, #592]	@ (8003e0c <HAL_GPIO_Init+0x2a8>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d869      	bhi.n	8003c92 <HAL_GPIO_Init+0x12e>
 8003bbe:	4a94      	ldr	r2, [pc, #592]	@ (8003e10 <HAL_GPIO_Init+0x2ac>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d04c      	beq.n	8003c5e <HAL_GPIO_Init+0xfa>
 8003bc4:	4a92      	ldr	r2, [pc, #584]	@ (8003e10 <HAL_GPIO_Init+0x2ac>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d863      	bhi.n	8003c92 <HAL_GPIO_Init+0x12e>
 8003bca:	4a92      	ldr	r2, [pc, #584]	@ (8003e14 <HAL_GPIO_Init+0x2b0>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d046      	beq.n	8003c5e <HAL_GPIO_Init+0xfa>
 8003bd0:	4a90      	ldr	r2, [pc, #576]	@ (8003e14 <HAL_GPIO_Init+0x2b0>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d85d      	bhi.n	8003c92 <HAL_GPIO_Init+0x12e>
 8003bd6:	2b12      	cmp	r3, #18
 8003bd8:	d82a      	bhi.n	8003c30 <HAL_GPIO_Init+0xcc>
 8003bda:	2b12      	cmp	r3, #18
 8003bdc:	d859      	bhi.n	8003c92 <HAL_GPIO_Init+0x12e>
 8003bde:	a201      	add	r2, pc, #4	@ (adr r2, 8003be4 <HAL_GPIO_Init+0x80>)
 8003be0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003be4:	08003c5f 	.word	0x08003c5f
 8003be8:	08003c39 	.word	0x08003c39
 8003bec:	08003c4b 	.word	0x08003c4b
 8003bf0:	08003c8d 	.word	0x08003c8d
 8003bf4:	08003c93 	.word	0x08003c93
 8003bf8:	08003c93 	.word	0x08003c93
 8003bfc:	08003c93 	.word	0x08003c93
 8003c00:	08003c93 	.word	0x08003c93
 8003c04:	08003c93 	.word	0x08003c93
 8003c08:	08003c93 	.word	0x08003c93
 8003c0c:	08003c93 	.word	0x08003c93
 8003c10:	08003c93 	.word	0x08003c93
 8003c14:	08003c93 	.word	0x08003c93
 8003c18:	08003c93 	.word	0x08003c93
 8003c1c:	08003c93 	.word	0x08003c93
 8003c20:	08003c93 	.word	0x08003c93
 8003c24:	08003c93 	.word	0x08003c93
 8003c28:	08003c41 	.word	0x08003c41
 8003c2c:	08003c55 	.word	0x08003c55
 8003c30:	4a79      	ldr	r2, [pc, #484]	@ (8003e18 <HAL_GPIO_Init+0x2b4>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d013      	beq.n	8003c5e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003c36:	e02c      	b.n	8003c92 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	623b      	str	r3, [r7, #32]
          break;
 8003c3e:	e029      	b.n	8003c94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	68db      	ldr	r3, [r3, #12]
 8003c44:	3304      	adds	r3, #4
 8003c46:	623b      	str	r3, [r7, #32]
          break;
 8003c48:	e024      	b.n	8003c94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	68db      	ldr	r3, [r3, #12]
 8003c4e:	3308      	adds	r3, #8
 8003c50:	623b      	str	r3, [r7, #32]
          break;
 8003c52:	e01f      	b.n	8003c94 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	68db      	ldr	r3, [r3, #12]
 8003c58:	330c      	adds	r3, #12
 8003c5a:	623b      	str	r3, [r7, #32]
          break;
 8003c5c:	e01a      	b.n	8003c94 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d102      	bne.n	8003c6c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003c66:	2304      	movs	r3, #4
 8003c68:	623b      	str	r3, [r7, #32]
          break;
 8003c6a:	e013      	b.n	8003c94 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	689b      	ldr	r3, [r3, #8]
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d105      	bne.n	8003c80 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003c74:	2308      	movs	r3, #8
 8003c76:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	69fa      	ldr	r2, [r7, #28]
 8003c7c:	611a      	str	r2, [r3, #16]
          break;
 8003c7e:	e009      	b.n	8003c94 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003c80:	2308      	movs	r3, #8
 8003c82:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	69fa      	ldr	r2, [r7, #28]
 8003c88:	615a      	str	r2, [r3, #20]
          break;
 8003c8a:	e003      	b.n	8003c94 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	623b      	str	r3, [r7, #32]
          break;
 8003c90:	e000      	b.n	8003c94 <HAL_GPIO_Init+0x130>
          break;
 8003c92:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003c94:	69bb      	ldr	r3, [r7, #24]
 8003c96:	2bff      	cmp	r3, #255	@ 0xff
 8003c98:	d801      	bhi.n	8003c9e <HAL_GPIO_Init+0x13a>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	e001      	b.n	8003ca2 <HAL_GPIO_Init+0x13e>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	3304      	adds	r3, #4
 8003ca2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003ca4:	69bb      	ldr	r3, [r7, #24]
 8003ca6:	2bff      	cmp	r3, #255	@ 0xff
 8003ca8:	d802      	bhi.n	8003cb0 <HAL_GPIO_Init+0x14c>
 8003caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cac:	009b      	lsls	r3, r3, #2
 8003cae:	e002      	b.n	8003cb6 <HAL_GPIO_Init+0x152>
 8003cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cb2:	3b08      	subs	r3, #8
 8003cb4:	009b      	lsls	r3, r3, #2
 8003cb6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	210f      	movs	r1, #15
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	fa01 f303 	lsl.w	r3, r1, r3
 8003cc4:	43db      	mvns	r3, r3
 8003cc6:	401a      	ands	r2, r3
 8003cc8:	6a39      	ldr	r1, [r7, #32]
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	fa01 f303 	lsl.w	r3, r1, r3
 8003cd0:	431a      	orrs	r2, r3
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	f000 80b1 	beq.w	8003e46 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003ce4:	4b4d      	ldr	r3, [pc, #308]	@ (8003e1c <HAL_GPIO_Init+0x2b8>)
 8003ce6:	699b      	ldr	r3, [r3, #24]
 8003ce8:	4a4c      	ldr	r2, [pc, #304]	@ (8003e1c <HAL_GPIO_Init+0x2b8>)
 8003cea:	f043 0301 	orr.w	r3, r3, #1
 8003cee:	6193      	str	r3, [r2, #24]
 8003cf0:	4b4a      	ldr	r3, [pc, #296]	@ (8003e1c <HAL_GPIO_Init+0x2b8>)
 8003cf2:	699b      	ldr	r3, [r3, #24]
 8003cf4:	f003 0301 	and.w	r3, r3, #1
 8003cf8:	60bb      	str	r3, [r7, #8]
 8003cfa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003cfc:	4a48      	ldr	r2, [pc, #288]	@ (8003e20 <HAL_GPIO_Init+0x2bc>)
 8003cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d00:	089b      	lsrs	r3, r3, #2
 8003d02:	3302      	adds	r3, #2
 8003d04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d08:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d0c:	f003 0303 	and.w	r3, r3, #3
 8003d10:	009b      	lsls	r3, r3, #2
 8003d12:	220f      	movs	r2, #15
 8003d14:	fa02 f303 	lsl.w	r3, r2, r3
 8003d18:	43db      	mvns	r3, r3
 8003d1a:	68fa      	ldr	r2, [r7, #12]
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	4a40      	ldr	r2, [pc, #256]	@ (8003e24 <HAL_GPIO_Init+0x2c0>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d013      	beq.n	8003d50 <HAL_GPIO_Init+0x1ec>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	4a3f      	ldr	r2, [pc, #252]	@ (8003e28 <HAL_GPIO_Init+0x2c4>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d00d      	beq.n	8003d4c <HAL_GPIO_Init+0x1e8>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	4a3e      	ldr	r2, [pc, #248]	@ (8003e2c <HAL_GPIO_Init+0x2c8>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d007      	beq.n	8003d48 <HAL_GPIO_Init+0x1e4>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	4a3d      	ldr	r2, [pc, #244]	@ (8003e30 <HAL_GPIO_Init+0x2cc>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d101      	bne.n	8003d44 <HAL_GPIO_Init+0x1e0>
 8003d40:	2303      	movs	r3, #3
 8003d42:	e006      	b.n	8003d52 <HAL_GPIO_Init+0x1ee>
 8003d44:	2304      	movs	r3, #4
 8003d46:	e004      	b.n	8003d52 <HAL_GPIO_Init+0x1ee>
 8003d48:	2302      	movs	r3, #2
 8003d4a:	e002      	b.n	8003d52 <HAL_GPIO_Init+0x1ee>
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e000      	b.n	8003d52 <HAL_GPIO_Init+0x1ee>
 8003d50:	2300      	movs	r3, #0
 8003d52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d54:	f002 0203 	and.w	r2, r2, #3
 8003d58:	0092      	lsls	r2, r2, #2
 8003d5a:	4093      	lsls	r3, r2
 8003d5c:	68fa      	ldr	r2, [r7, #12]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003d62:	492f      	ldr	r1, [pc, #188]	@ (8003e20 <HAL_GPIO_Init+0x2bc>)
 8003d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d66:	089b      	lsrs	r3, r3, #2
 8003d68:	3302      	adds	r3, #2
 8003d6a:	68fa      	ldr	r2, [r7, #12]
 8003d6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d006      	beq.n	8003d8a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003d7c:	4b2d      	ldr	r3, [pc, #180]	@ (8003e34 <HAL_GPIO_Init+0x2d0>)
 8003d7e:	689a      	ldr	r2, [r3, #8]
 8003d80:	492c      	ldr	r1, [pc, #176]	@ (8003e34 <HAL_GPIO_Init+0x2d0>)
 8003d82:	69bb      	ldr	r3, [r7, #24]
 8003d84:	4313      	orrs	r3, r2
 8003d86:	608b      	str	r3, [r1, #8]
 8003d88:	e006      	b.n	8003d98 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003d8a:	4b2a      	ldr	r3, [pc, #168]	@ (8003e34 <HAL_GPIO_Init+0x2d0>)
 8003d8c:	689a      	ldr	r2, [r3, #8]
 8003d8e:	69bb      	ldr	r3, [r7, #24]
 8003d90:	43db      	mvns	r3, r3
 8003d92:	4928      	ldr	r1, [pc, #160]	@ (8003e34 <HAL_GPIO_Init+0x2d0>)
 8003d94:	4013      	ands	r3, r2
 8003d96:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d006      	beq.n	8003db2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003da4:	4b23      	ldr	r3, [pc, #140]	@ (8003e34 <HAL_GPIO_Init+0x2d0>)
 8003da6:	68da      	ldr	r2, [r3, #12]
 8003da8:	4922      	ldr	r1, [pc, #136]	@ (8003e34 <HAL_GPIO_Init+0x2d0>)
 8003daa:	69bb      	ldr	r3, [r7, #24]
 8003dac:	4313      	orrs	r3, r2
 8003dae:	60cb      	str	r3, [r1, #12]
 8003db0:	e006      	b.n	8003dc0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003db2:	4b20      	ldr	r3, [pc, #128]	@ (8003e34 <HAL_GPIO_Init+0x2d0>)
 8003db4:	68da      	ldr	r2, [r3, #12]
 8003db6:	69bb      	ldr	r3, [r7, #24]
 8003db8:	43db      	mvns	r3, r3
 8003dba:	491e      	ldr	r1, [pc, #120]	@ (8003e34 <HAL_GPIO_Init+0x2d0>)
 8003dbc:	4013      	ands	r3, r2
 8003dbe:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d006      	beq.n	8003dda <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003dcc:	4b19      	ldr	r3, [pc, #100]	@ (8003e34 <HAL_GPIO_Init+0x2d0>)
 8003dce:	685a      	ldr	r2, [r3, #4]
 8003dd0:	4918      	ldr	r1, [pc, #96]	@ (8003e34 <HAL_GPIO_Init+0x2d0>)
 8003dd2:	69bb      	ldr	r3, [r7, #24]
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	604b      	str	r3, [r1, #4]
 8003dd8:	e006      	b.n	8003de8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003dda:	4b16      	ldr	r3, [pc, #88]	@ (8003e34 <HAL_GPIO_Init+0x2d0>)
 8003ddc:	685a      	ldr	r2, [r3, #4]
 8003dde:	69bb      	ldr	r3, [r7, #24]
 8003de0:	43db      	mvns	r3, r3
 8003de2:	4914      	ldr	r1, [pc, #80]	@ (8003e34 <HAL_GPIO_Init+0x2d0>)
 8003de4:	4013      	ands	r3, r2
 8003de6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d021      	beq.n	8003e38 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003df4:	4b0f      	ldr	r3, [pc, #60]	@ (8003e34 <HAL_GPIO_Init+0x2d0>)
 8003df6:	681a      	ldr	r2, [r3, #0]
 8003df8:	490e      	ldr	r1, [pc, #56]	@ (8003e34 <HAL_GPIO_Init+0x2d0>)
 8003dfa:	69bb      	ldr	r3, [r7, #24]
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	600b      	str	r3, [r1, #0]
 8003e00:	e021      	b.n	8003e46 <HAL_GPIO_Init+0x2e2>
 8003e02:	bf00      	nop
 8003e04:	10320000 	.word	0x10320000
 8003e08:	10310000 	.word	0x10310000
 8003e0c:	10220000 	.word	0x10220000
 8003e10:	10210000 	.word	0x10210000
 8003e14:	10120000 	.word	0x10120000
 8003e18:	10110000 	.word	0x10110000
 8003e1c:	40021000 	.word	0x40021000
 8003e20:	40010000 	.word	0x40010000
 8003e24:	40010800 	.word	0x40010800
 8003e28:	40010c00 	.word	0x40010c00
 8003e2c:	40011000 	.word	0x40011000
 8003e30:	40011400 	.word	0x40011400
 8003e34:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003e38:	4b0b      	ldr	r3, [pc, #44]	@ (8003e68 <HAL_GPIO_Init+0x304>)
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	69bb      	ldr	r3, [r7, #24]
 8003e3e:	43db      	mvns	r3, r3
 8003e40:	4909      	ldr	r1, [pc, #36]	@ (8003e68 <HAL_GPIO_Init+0x304>)
 8003e42:	4013      	ands	r3, r2
 8003e44:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e48:	3301      	adds	r3, #1
 8003e4a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	681a      	ldr	r2, [r3, #0]
 8003e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e52:	fa22 f303 	lsr.w	r3, r2, r3
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	f47f ae8e 	bne.w	8003b78 <HAL_GPIO_Init+0x14>
  }
}
 8003e5c:	bf00      	nop
 8003e5e:	bf00      	nop
 8003e60:	372c      	adds	r7, #44	@ 0x2c
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bc80      	pop	{r7}
 8003e66:	4770      	bx	lr
 8003e68:	40010400 	.word	0x40010400

08003e6c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b085      	sub	sp, #20
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
 8003e74:	460b      	mov	r3, r1
 8003e76:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	689a      	ldr	r2, [r3, #8]
 8003e7c:	887b      	ldrh	r3, [r7, #2]
 8003e7e:	4013      	ands	r3, r2
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d002      	beq.n	8003e8a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003e84:	2301      	movs	r3, #1
 8003e86:	73fb      	strb	r3, [r7, #15]
 8003e88:	e001      	b.n	8003e8e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003e8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	3714      	adds	r7, #20
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bc80      	pop	{r7}
 8003e98:	4770      	bx	lr

08003e9a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e9a:	b480      	push	{r7}
 8003e9c:	b083      	sub	sp, #12
 8003e9e:	af00      	add	r7, sp, #0
 8003ea0:	6078      	str	r0, [r7, #4]
 8003ea2:	460b      	mov	r3, r1
 8003ea4:	807b      	strh	r3, [r7, #2]
 8003ea6:	4613      	mov	r3, r2
 8003ea8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003eaa:	787b      	ldrb	r3, [r7, #1]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d003      	beq.n	8003eb8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003eb0:	887a      	ldrh	r2, [r7, #2]
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003eb6:	e003      	b.n	8003ec0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003eb8:	887b      	ldrh	r3, [r7, #2]
 8003eba:	041a      	lsls	r2, r3, #16
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	611a      	str	r2, [r3, #16]
}
 8003ec0:	bf00      	nop
 8003ec2:	370c      	adds	r7, #12
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bc80      	pop	{r7}
 8003ec8:	4770      	bx	lr
	...

08003ecc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b082      	sub	sp, #8
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003ed6:	4b08      	ldr	r3, [pc, #32]	@ (8003ef8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ed8:	695a      	ldr	r2, [r3, #20]
 8003eda:	88fb      	ldrh	r3, [r7, #6]
 8003edc:	4013      	ands	r3, r2
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d006      	beq.n	8003ef0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003ee2:	4a05      	ldr	r2, [pc, #20]	@ (8003ef8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ee4:	88fb      	ldrh	r3, [r7, #6]
 8003ee6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003ee8:	88fb      	ldrh	r3, [r7, #6]
 8003eea:	4618      	mov	r0, r3
 8003eec:	f7fd fe6e 	bl	8001bcc <HAL_GPIO_EXTI_Callback>
  }
}
 8003ef0:	bf00      	nop
 8003ef2:	3708      	adds	r7, #8
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd80      	pop	{r7, pc}
 8003ef8:	40010400 	.word	0x40010400

08003efc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b086      	sub	sp, #24
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d101      	bne.n	8003f0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	e272      	b.n	80043f4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f003 0301 	and.w	r3, r3, #1
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	f000 8087 	beq.w	800402a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003f1c:	4b92      	ldr	r3, [pc, #584]	@ (8004168 <HAL_RCC_OscConfig+0x26c>)
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	f003 030c 	and.w	r3, r3, #12
 8003f24:	2b04      	cmp	r3, #4
 8003f26:	d00c      	beq.n	8003f42 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003f28:	4b8f      	ldr	r3, [pc, #572]	@ (8004168 <HAL_RCC_OscConfig+0x26c>)
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	f003 030c 	and.w	r3, r3, #12
 8003f30:	2b08      	cmp	r3, #8
 8003f32:	d112      	bne.n	8003f5a <HAL_RCC_OscConfig+0x5e>
 8003f34:	4b8c      	ldr	r3, [pc, #560]	@ (8004168 <HAL_RCC_OscConfig+0x26c>)
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f40:	d10b      	bne.n	8003f5a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f42:	4b89      	ldr	r3, [pc, #548]	@ (8004168 <HAL_RCC_OscConfig+0x26c>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d06c      	beq.n	8004028 <HAL_RCC_OscConfig+0x12c>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d168      	bne.n	8004028 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	e24c      	b.n	80043f4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f62:	d106      	bne.n	8003f72 <HAL_RCC_OscConfig+0x76>
 8003f64:	4b80      	ldr	r3, [pc, #512]	@ (8004168 <HAL_RCC_OscConfig+0x26c>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a7f      	ldr	r2, [pc, #508]	@ (8004168 <HAL_RCC_OscConfig+0x26c>)
 8003f6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f6e:	6013      	str	r3, [r2, #0]
 8003f70:	e02e      	b.n	8003fd0 <HAL_RCC_OscConfig+0xd4>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d10c      	bne.n	8003f94 <HAL_RCC_OscConfig+0x98>
 8003f7a:	4b7b      	ldr	r3, [pc, #492]	@ (8004168 <HAL_RCC_OscConfig+0x26c>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4a7a      	ldr	r2, [pc, #488]	@ (8004168 <HAL_RCC_OscConfig+0x26c>)
 8003f80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f84:	6013      	str	r3, [r2, #0]
 8003f86:	4b78      	ldr	r3, [pc, #480]	@ (8004168 <HAL_RCC_OscConfig+0x26c>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a77      	ldr	r2, [pc, #476]	@ (8004168 <HAL_RCC_OscConfig+0x26c>)
 8003f8c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f90:	6013      	str	r3, [r2, #0]
 8003f92:	e01d      	b.n	8003fd0 <HAL_RCC_OscConfig+0xd4>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003f9c:	d10c      	bne.n	8003fb8 <HAL_RCC_OscConfig+0xbc>
 8003f9e:	4b72      	ldr	r3, [pc, #456]	@ (8004168 <HAL_RCC_OscConfig+0x26c>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a71      	ldr	r2, [pc, #452]	@ (8004168 <HAL_RCC_OscConfig+0x26c>)
 8003fa4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003fa8:	6013      	str	r3, [r2, #0]
 8003faa:	4b6f      	ldr	r3, [pc, #444]	@ (8004168 <HAL_RCC_OscConfig+0x26c>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a6e      	ldr	r2, [pc, #440]	@ (8004168 <HAL_RCC_OscConfig+0x26c>)
 8003fb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fb4:	6013      	str	r3, [r2, #0]
 8003fb6:	e00b      	b.n	8003fd0 <HAL_RCC_OscConfig+0xd4>
 8003fb8:	4b6b      	ldr	r3, [pc, #428]	@ (8004168 <HAL_RCC_OscConfig+0x26c>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a6a      	ldr	r2, [pc, #424]	@ (8004168 <HAL_RCC_OscConfig+0x26c>)
 8003fbe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fc2:	6013      	str	r3, [r2, #0]
 8003fc4:	4b68      	ldr	r3, [pc, #416]	@ (8004168 <HAL_RCC_OscConfig+0x26c>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a67      	ldr	r2, [pc, #412]	@ (8004168 <HAL_RCC_OscConfig+0x26c>)
 8003fca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003fce:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d013      	beq.n	8004000 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fd8:	f7fe fa1a 	bl	8002410 <HAL_GetTick>
 8003fdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fde:	e008      	b.n	8003ff2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fe0:	f7fe fa16 	bl	8002410 <HAL_GetTick>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	693b      	ldr	r3, [r7, #16]
 8003fe8:	1ad3      	subs	r3, r2, r3
 8003fea:	2b64      	cmp	r3, #100	@ 0x64
 8003fec:	d901      	bls.n	8003ff2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003fee:	2303      	movs	r3, #3
 8003ff0:	e200      	b.n	80043f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ff2:	4b5d      	ldr	r3, [pc, #372]	@ (8004168 <HAL_RCC_OscConfig+0x26c>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d0f0      	beq.n	8003fe0 <HAL_RCC_OscConfig+0xe4>
 8003ffe:	e014      	b.n	800402a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004000:	f7fe fa06 	bl	8002410 <HAL_GetTick>
 8004004:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004006:	e008      	b.n	800401a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004008:	f7fe fa02 	bl	8002410 <HAL_GetTick>
 800400c:	4602      	mov	r2, r0
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	1ad3      	subs	r3, r2, r3
 8004012:	2b64      	cmp	r3, #100	@ 0x64
 8004014:	d901      	bls.n	800401a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004016:	2303      	movs	r3, #3
 8004018:	e1ec      	b.n	80043f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800401a:	4b53      	ldr	r3, [pc, #332]	@ (8004168 <HAL_RCC_OscConfig+0x26c>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004022:	2b00      	cmp	r3, #0
 8004024:	d1f0      	bne.n	8004008 <HAL_RCC_OscConfig+0x10c>
 8004026:	e000      	b.n	800402a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004028:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f003 0302 	and.w	r3, r3, #2
 8004032:	2b00      	cmp	r3, #0
 8004034:	d063      	beq.n	80040fe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004036:	4b4c      	ldr	r3, [pc, #304]	@ (8004168 <HAL_RCC_OscConfig+0x26c>)
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	f003 030c 	and.w	r3, r3, #12
 800403e:	2b00      	cmp	r3, #0
 8004040:	d00b      	beq.n	800405a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004042:	4b49      	ldr	r3, [pc, #292]	@ (8004168 <HAL_RCC_OscConfig+0x26c>)
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	f003 030c 	and.w	r3, r3, #12
 800404a:	2b08      	cmp	r3, #8
 800404c:	d11c      	bne.n	8004088 <HAL_RCC_OscConfig+0x18c>
 800404e:	4b46      	ldr	r3, [pc, #280]	@ (8004168 <HAL_RCC_OscConfig+0x26c>)
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004056:	2b00      	cmp	r3, #0
 8004058:	d116      	bne.n	8004088 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800405a:	4b43      	ldr	r3, [pc, #268]	@ (8004168 <HAL_RCC_OscConfig+0x26c>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f003 0302 	and.w	r3, r3, #2
 8004062:	2b00      	cmp	r3, #0
 8004064:	d005      	beq.n	8004072 <HAL_RCC_OscConfig+0x176>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	691b      	ldr	r3, [r3, #16]
 800406a:	2b01      	cmp	r3, #1
 800406c:	d001      	beq.n	8004072 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e1c0      	b.n	80043f4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004072:	4b3d      	ldr	r3, [pc, #244]	@ (8004168 <HAL_RCC_OscConfig+0x26c>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	695b      	ldr	r3, [r3, #20]
 800407e:	00db      	lsls	r3, r3, #3
 8004080:	4939      	ldr	r1, [pc, #228]	@ (8004168 <HAL_RCC_OscConfig+0x26c>)
 8004082:	4313      	orrs	r3, r2
 8004084:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004086:	e03a      	b.n	80040fe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	691b      	ldr	r3, [r3, #16]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d020      	beq.n	80040d2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004090:	4b36      	ldr	r3, [pc, #216]	@ (800416c <HAL_RCC_OscConfig+0x270>)
 8004092:	2201      	movs	r2, #1
 8004094:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004096:	f7fe f9bb 	bl	8002410 <HAL_GetTick>
 800409a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800409c:	e008      	b.n	80040b0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800409e:	f7fe f9b7 	bl	8002410 <HAL_GetTick>
 80040a2:	4602      	mov	r2, r0
 80040a4:	693b      	ldr	r3, [r7, #16]
 80040a6:	1ad3      	subs	r3, r2, r3
 80040a8:	2b02      	cmp	r3, #2
 80040aa:	d901      	bls.n	80040b0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80040ac:	2303      	movs	r3, #3
 80040ae:	e1a1      	b.n	80043f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040b0:	4b2d      	ldr	r3, [pc, #180]	@ (8004168 <HAL_RCC_OscConfig+0x26c>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f003 0302 	and.w	r3, r3, #2
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d0f0      	beq.n	800409e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040bc:	4b2a      	ldr	r3, [pc, #168]	@ (8004168 <HAL_RCC_OscConfig+0x26c>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	695b      	ldr	r3, [r3, #20]
 80040c8:	00db      	lsls	r3, r3, #3
 80040ca:	4927      	ldr	r1, [pc, #156]	@ (8004168 <HAL_RCC_OscConfig+0x26c>)
 80040cc:	4313      	orrs	r3, r2
 80040ce:	600b      	str	r3, [r1, #0]
 80040d0:	e015      	b.n	80040fe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040d2:	4b26      	ldr	r3, [pc, #152]	@ (800416c <HAL_RCC_OscConfig+0x270>)
 80040d4:	2200      	movs	r2, #0
 80040d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040d8:	f7fe f99a 	bl	8002410 <HAL_GetTick>
 80040dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040de:	e008      	b.n	80040f2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040e0:	f7fe f996 	bl	8002410 <HAL_GetTick>
 80040e4:	4602      	mov	r2, r0
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	1ad3      	subs	r3, r2, r3
 80040ea:	2b02      	cmp	r3, #2
 80040ec:	d901      	bls.n	80040f2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80040ee:	2303      	movs	r3, #3
 80040f0:	e180      	b.n	80043f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040f2:	4b1d      	ldr	r3, [pc, #116]	@ (8004168 <HAL_RCC_OscConfig+0x26c>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f003 0302 	and.w	r3, r3, #2
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d1f0      	bne.n	80040e0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f003 0308 	and.w	r3, r3, #8
 8004106:	2b00      	cmp	r3, #0
 8004108:	d03a      	beq.n	8004180 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	699b      	ldr	r3, [r3, #24]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d019      	beq.n	8004146 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004112:	4b17      	ldr	r3, [pc, #92]	@ (8004170 <HAL_RCC_OscConfig+0x274>)
 8004114:	2201      	movs	r2, #1
 8004116:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004118:	f7fe f97a 	bl	8002410 <HAL_GetTick>
 800411c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800411e:	e008      	b.n	8004132 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004120:	f7fe f976 	bl	8002410 <HAL_GetTick>
 8004124:	4602      	mov	r2, r0
 8004126:	693b      	ldr	r3, [r7, #16]
 8004128:	1ad3      	subs	r3, r2, r3
 800412a:	2b02      	cmp	r3, #2
 800412c:	d901      	bls.n	8004132 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800412e:	2303      	movs	r3, #3
 8004130:	e160      	b.n	80043f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004132:	4b0d      	ldr	r3, [pc, #52]	@ (8004168 <HAL_RCC_OscConfig+0x26c>)
 8004134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004136:	f003 0302 	and.w	r3, r3, #2
 800413a:	2b00      	cmp	r3, #0
 800413c:	d0f0      	beq.n	8004120 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800413e:	2001      	movs	r0, #1
 8004140:	f000 faba 	bl	80046b8 <RCC_Delay>
 8004144:	e01c      	b.n	8004180 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004146:	4b0a      	ldr	r3, [pc, #40]	@ (8004170 <HAL_RCC_OscConfig+0x274>)
 8004148:	2200      	movs	r2, #0
 800414a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800414c:	f7fe f960 	bl	8002410 <HAL_GetTick>
 8004150:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004152:	e00f      	b.n	8004174 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004154:	f7fe f95c 	bl	8002410 <HAL_GetTick>
 8004158:	4602      	mov	r2, r0
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	2b02      	cmp	r3, #2
 8004160:	d908      	bls.n	8004174 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004162:	2303      	movs	r3, #3
 8004164:	e146      	b.n	80043f4 <HAL_RCC_OscConfig+0x4f8>
 8004166:	bf00      	nop
 8004168:	40021000 	.word	0x40021000
 800416c:	42420000 	.word	0x42420000
 8004170:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004174:	4b92      	ldr	r3, [pc, #584]	@ (80043c0 <HAL_RCC_OscConfig+0x4c4>)
 8004176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004178:	f003 0302 	and.w	r3, r3, #2
 800417c:	2b00      	cmp	r3, #0
 800417e:	d1e9      	bne.n	8004154 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f003 0304 	and.w	r3, r3, #4
 8004188:	2b00      	cmp	r3, #0
 800418a:	f000 80a6 	beq.w	80042da <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800418e:	2300      	movs	r3, #0
 8004190:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004192:	4b8b      	ldr	r3, [pc, #556]	@ (80043c0 <HAL_RCC_OscConfig+0x4c4>)
 8004194:	69db      	ldr	r3, [r3, #28]
 8004196:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800419a:	2b00      	cmp	r3, #0
 800419c:	d10d      	bne.n	80041ba <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800419e:	4b88      	ldr	r3, [pc, #544]	@ (80043c0 <HAL_RCC_OscConfig+0x4c4>)
 80041a0:	69db      	ldr	r3, [r3, #28]
 80041a2:	4a87      	ldr	r2, [pc, #540]	@ (80043c0 <HAL_RCC_OscConfig+0x4c4>)
 80041a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041a8:	61d3      	str	r3, [r2, #28]
 80041aa:	4b85      	ldr	r3, [pc, #532]	@ (80043c0 <HAL_RCC_OscConfig+0x4c4>)
 80041ac:	69db      	ldr	r3, [r3, #28]
 80041ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041b2:	60bb      	str	r3, [r7, #8]
 80041b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041b6:	2301      	movs	r3, #1
 80041b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041ba:	4b82      	ldr	r3, [pc, #520]	@ (80043c4 <HAL_RCC_OscConfig+0x4c8>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d118      	bne.n	80041f8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041c6:	4b7f      	ldr	r3, [pc, #508]	@ (80043c4 <HAL_RCC_OscConfig+0x4c8>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4a7e      	ldr	r2, [pc, #504]	@ (80043c4 <HAL_RCC_OscConfig+0x4c8>)
 80041cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041d2:	f7fe f91d 	bl	8002410 <HAL_GetTick>
 80041d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041d8:	e008      	b.n	80041ec <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041da:	f7fe f919 	bl	8002410 <HAL_GetTick>
 80041de:	4602      	mov	r2, r0
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	1ad3      	subs	r3, r2, r3
 80041e4:	2b64      	cmp	r3, #100	@ 0x64
 80041e6:	d901      	bls.n	80041ec <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80041e8:	2303      	movs	r3, #3
 80041ea:	e103      	b.n	80043f4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041ec:	4b75      	ldr	r3, [pc, #468]	@ (80043c4 <HAL_RCC_OscConfig+0x4c8>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d0f0      	beq.n	80041da <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	68db      	ldr	r3, [r3, #12]
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	d106      	bne.n	800420e <HAL_RCC_OscConfig+0x312>
 8004200:	4b6f      	ldr	r3, [pc, #444]	@ (80043c0 <HAL_RCC_OscConfig+0x4c4>)
 8004202:	6a1b      	ldr	r3, [r3, #32]
 8004204:	4a6e      	ldr	r2, [pc, #440]	@ (80043c0 <HAL_RCC_OscConfig+0x4c4>)
 8004206:	f043 0301 	orr.w	r3, r3, #1
 800420a:	6213      	str	r3, [r2, #32]
 800420c:	e02d      	b.n	800426a <HAL_RCC_OscConfig+0x36e>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	68db      	ldr	r3, [r3, #12]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d10c      	bne.n	8004230 <HAL_RCC_OscConfig+0x334>
 8004216:	4b6a      	ldr	r3, [pc, #424]	@ (80043c0 <HAL_RCC_OscConfig+0x4c4>)
 8004218:	6a1b      	ldr	r3, [r3, #32]
 800421a:	4a69      	ldr	r2, [pc, #420]	@ (80043c0 <HAL_RCC_OscConfig+0x4c4>)
 800421c:	f023 0301 	bic.w	r3, r3, #1
 8004220:	6213      	str	r3, [r2, #32]
 8004222:	4b67      	ldr	r3, [pc, #412]	@ (80043c0 <HAL_RCC_OscConfig+0x4c4>)
 8004224:	6a1b      	ldr	r3, [r3, #32]
 8004226:	4a66      	ldr	r2, [pc, #408]	@ (80043c0 <HAL_RCC_OscConfig+0x4c4>)
 8004228:	f023 0304 	bic.w	r3, r3, #4
 800422c:	6213      	str	r3, [r2, #32]
 800422e:	e01c      	b.n	800426a <HAL_RCC_OscConfig+0x36e>
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	68db      	ldr	r3, [r3, #12]
 8004234:	2b05      	cmp	r3, #5
 8004236:	d10c      	bne.n	8004252 <HAL_RCC_OscConfig+0x356>
 8004238:	4b61      	ldr	r3, [pc, #388]	@ (80043c0 <HAL_RCC_OscConfig+0x4c4>)
 800423a:	6a1b      	ldr	r3, [r3, #32]
 800423c:	4a60      	ldr	r2, [pc, #384]	@ (80043c0 <HAL_RCC_OscConfig+0x4c4>)
 800423e:	f043 0304 	orr.w	r3, r3, #4
 8004242:	6213      	str	r3, [r2, #32]
 8004244:	4b5e      	ldr	r3, [pc, #376]	@ (80043c0 <HAL_RCC_OscConfig+0x4c4>)
 8004246:	6a1b      	ldr	r3, [r3, #32]
 8004248:	4a5d      	ldr	r2, [pc, #372]	@ (80043c0 <HAL_RCC_OscConfig+0x4c4>)
 800424a:	f043 0301 	orr.w	r3, r3, #1
 800424e:	6213      	str	r3, [r2, #32]
 8004250:	e00b      	b.n	800426a <HAL_RCC_OscConfig+0x36e>
 8004252:	4b5b      	ldr	r3, [pc, #364]	@ (80043c0 <HAL_RCC_OscConfig+0x4c4>)
 8004254:	6a1b      	ldr	r3, [r3, #32]
 8004256:	4a5a      	ldr	r2, [pc, #360]	@ (80043c0 <HAL_RCC_OscConfig+0x4c4>)
 8004258:	f023 0301 	bic.w	r3, r3, #1
 800425c:	6213      	str	r3, [r2, #32]
 800425e:	4b58      	ldr	r3, [pc, #352]	@ (80043c0 <HAL_RCC_OscConfig+0x4c4>)
 8004260:	6a1b      	ldr	r3, [r3, #32]
 8004262:	4a57      	ldr	r2, [pc, #348]	@ (80043c0 <HAL_RCC_OscConfig+0x4c4>)
 8004264:	f023 0304 	bic.w	r3, r3, #4
 8004268:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	68db      	ldr	r3, [r3, #12]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d015      	beq.n	800429e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004272:	f7fe f8cd 	bl	8002410 <HAL_GetTick>
 8004276:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004278:	e00a      	b.n	8004290 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800427a:	f7fe f8c9 	bl	8002410 <HAL_GetTick>
 800427e:	4602      	mov	r2, r0
 8004280:	693b      	ldr	r3, [r7, #16]
 8004282:	1ad3      	subs	r3, r2, r3
 8004284:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004288:	4293      	cmp	r3, r2
 800428a:	d901      	bls.n	8004290 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800428c:	2303      	movs	r3, #3
 800428e:	e0b1      	b.n	80043f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004290:	4b4b      	ldr	r3, [pc, #300]	@ (80043c0 <HAL_RCC_OscConfig+0x4c4>)
 8004292:	6a1b      	ldr	r3, [r3, #32]
 8004294:	f003 0302 	and.w	r3, r3, #2
 8004298:	2b00      	cmp	r3, #0
 800429a:	d0ee      	beq.n	800427a <HAL_RCC_OscConfig+0x37e>
 800429c:	e014      	b.n	80042c8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800429e:	f7fe f8b7 	bl	8002410 <HAL_GetTick>
 80042a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042a4:	e00a      	b.n	80042bc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042a6:	f7fe f8b3 	bl	8002410 <HAL_GetTick>
 80042aa:	4602      	mov	r2, r0
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	1ad3      	subs	r3, r2, r3
 80042b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d901      	bls.n	80042bc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80042b8:	2303      	movs	r3, #3
 80042ba:	e09b      	b.n	80043f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042bc:	4b40      	ldr	r3, [pc, #256]	@ (80043c0 <HAL_RCC_OscConfig+0x4c4>)
 80042be:	6a1b      	ldr	r3, [r3, #32]
 80042c0:	f003 0302 	and.w	r3, r3, #2
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d1ee      	bne.n	80042a6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80042c8:	7dfb      	ldrb	r3, [r7, #23]
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d105      	bne.n	80042da <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042ce:	4b3c      	ldr	r3, [pc, #240]	@ (80043c0 <HAL_RCC_OscConfig+0x4c4>)
 80042d0:	69db      	ldr	r3, [r3, #28]
 80042d2:	4a3b      	ldr	r2, [pc, #236]	@ (80043c0 <HAL_RCC_OscConfig+0x4c4>)
 80042d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042d8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	69db      	ldr	r3, [r3, #28]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	f000 8087 	beq.w	80043f2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80042e4:	4b36      	ldr	r3, [pc, #216]	@ (80043c0 <HAL_RCC_OscConfig+0x4c4>)
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	f003 030c 	and.w	r3, r3, #12
 80042ec:	2b08      	cmp	r3, #8
 80042ee:	d061      	beq.n	80043b4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	69db      	ldr	r3, [r3, #28]
 80042f4:	2b02      	cmp	r3, #2
 80042f6:	d146      	bne.n	8004386 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042f8:	4b33      	ldr	r3, [pc, #204]	@ (80043c8 <HAL_RCC_OscConfig+0x4cc>)
 80042fa:	2200      	movs	r2, #0
 80042fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042fe:	f7fe f887 	bl	8002410 <HAL_GetTick>
 8004302:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004304:	e008      	b.n	8004318 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004306:	f7fe f883 	bl	8002410 <HAL_GetTick>
 800430a:	4602      	mov	r2, r0
 800430c:	693b      	ldr	r3, [r7, #16]
 800430e:	1ad3      	subs	r3, r2, r3
 8004310:	2b02      	cmp	r3, #2
 8004312:	d901      	bls.n	8004318 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004314:	2303      	movs	r3, #3
 8004316:	e06d      	b.n	80043f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004318:	4b29      	ldr	r3, [pc, #164]	@ (80043c0 <HAL_RCC_OscConfig+0x4c4>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004320:	2b00      	cmp	r3, #0
 8004322:	d1f0      	bne.n	8004306 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6a1b      	ldr	r3, [r3, #32]
 8004328:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800432c:	d108      	bne.n	8004340 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800432e:	4b24      	ldr	r3, [pc, #144]	@ (80043c0 <HAL_RCC_OscConfig+0x4c4>)
 8004330:	685b      	ldr	r3, [r3, #4]
 8004332:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	689b      	ldr	r3, [r3, #8]
 800433a:	4921      	ldr	r1, [pc, #132]	@ (80043c0 <HAL_RCC_OscConfig+0x4c4>)
 800433c:	4313      	orrs	r3, r2
 800433e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004340:	4b1f      	ldr	r3, [pc, #124]	@ (80043c0 <HAL_RCC_OscConfig+0x4c4>)
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6a19      	ldr	r1, [r3, #32]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004350:	430b      	orrs	r3, r1
 8004352:	491b      	ldr	r1, [pc, #108]	@ (80043c0 <HAL_RCC_OscConfig+0x4c4>)
 8004354:	4313      	orrs	r3, r2
 8004356:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004358:	4b1b      	ldr	r3, [pc, #108]	@ (80043c8 <HAL_RCC_OscConfig+0x4cc>)
 800435a:	2201      	movs	r2, #1
 800435c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800435e:	f7fe f857 	bl	8002410 <HAL_GetTick>
 8004362:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004364:	e008      	b.n	8004378 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004366:	f7fe f853 	bl	8002410 <HAL_GetTick>
 800436a:	4602      	mov	r2, r0
 800436c:	693b      	ldr	r3, [r7, #16]
 800436e:	1ad3      	subs	r3, r2, r3
 8004370:	2b02      	cmp	r3, #2
 8004372:	d901      	bls.n	8004378 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004374:	2303      	movs	r3, #3
 8004376:	e03d      	b.n	80043f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004378:	4b11      	ldr	r3, [pc, #68]	@ (80043c0 <HAL_RCC_OscConfig+0x4c4>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004380:	2b00      	cmp	r3, #0
 8004382:	d0f0      	beq.n	8004366 <HAL_RCC_OscConfig+0x46a>
 8004384:	e035      	b.n	80043f2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004386:	4b10      	ldr	r3, [pc, #64]	@ (80043c8 <HAL_RCC_OscConfig+0x4cc>)
 8004388:	2200      	movs	r2, #0
 800438a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800438c:	f7fe f840 	bl	8002410 <HAL_GetTick>
 8004390:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004392:	e008      	b.n	80043a6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004394:	f7fe f83c 	bl	8002410 <HAL_GetTick>
 8004398:	4602      	mov	r2, r0
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	1ad3      	subs	r3, r2, r3
 800439e:	2b02      	cmp	r3, #2
 80043a0:	d901      	bls.n	80043a6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80043a2:	2303      	movs	r3, #3
 80043a4:	e026      	b.n	80043f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043a6:	4b06      	ldr	r3, [pc, #24]	@ (80043c0 <HAL_RCC_OscConfig+0x4c4>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d1f0      	bne.n	8004394 <HAL_RCC_OscConfig+0x498>
 80043b2:	e01e      	b.n	80043f2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	69db      	ldr	r3, [r3, #28]
 80043b8:	2b01      	cmp	r3, #1
 80043ba:	d107      	bne.n	80043cc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80043bc:	2301      	movs	r3, #1
 80043be:	e019      	b.n	80043f4 <HAL_RCC_OscConfig+0x4f8>
 80043c0:	40021000 	.word	0x40021000
 80043c4:	40007000 	.word	0x40007000
 80043c8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80043cc:	4b0b      	ldr	r3, [pc, #44]	@ (80043fc <HAL_RCC_OscConfig+0x500>)
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6a1b      	ldr	r3, [r3, #32]
 80043dc:	429a      	cmp	r2, r3
 80043de:	d106      	bne.n	80043ee <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043ea:	429a      	cmp	r2, r3
 80043ec:	d001      	beq.n	80043f2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	e000      	b.n	80043f4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80043f2:	2300      	movs	r3, #0
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	3718      	adds	r7, #24
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}
 80043fc:	40021000 	.word	0x40021000

08004400 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b084      	sub	sp, #16
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
 8004408:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d101      	bne.n	8004414 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004410:	2301      	movs	r3, #1
 8004412:	e0d0      	b.n	80045b6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004414:	4b6a      	ldr	r3, [pc, #424]	@ (80045c0 <HAL_RCC_ClockConfig+0x1c0>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f003 0307 	and.w	r3, r3, #7
 800441c:	683a      	ldr	r2, [r7, #0]
 800441e:	429a      	cmp	r2, r3
 8004420:	d910      	bls.n	8004444 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004422:	4b67      	ldr	r3, [pc, #412]	@ (80045c0 <HAL_RCC_ClockConfig+0x1c0>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f023 0207 	bic.w	r2, r3, #7
 800442a:	4965      	ldr	r1, [pc, #404]	@ (80045c0 <HAL_RCC_ClockConfig+0x1c0>)
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	4313      	orrs	r3, r2
 8004430:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004432:	4b63      	ldr	r3, [pc, #396]	@ (80045c0 <HAL_RCC_ClockConfig+0x1c0>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 0307 	and.w	r3, r3, #7
 800443a:	683a      	ldr	r2, [r7, #0]
 800443c:	429a      	cmp	r2, r3
 800443e:	d001      	beq.n	8004444 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e0b8      	b.n	80045b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f003 0302 	and.w	r3, r3, #2
 800444c:	2b00      	cmp	r3, #0
 800444e:	d020      	beq.n	8004492 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 0304 	and.w	r3, r3, #4
 8004458:	2b00      	cmp	r3, #0
 800445a:	d005      	beq.n	8004468 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800445c:	4b59      	ldr	r3, [pc, #356]	@ (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	4a58      	ldr	r2, [pc, #352]	@ (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 8004462:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004466:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f003 0308 	and.w	r3, r3, #8
 8004470:	2b00      	cmp	r3, #0
 8004472:	d005      	beq.n	8004480 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004474:	4b53      	ldr	r3, [pc, #332]	@ (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	4a52      	ldr	r2, [pc, #328]	@ (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 800447a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800447e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004480:	4b50      	ldr	r3, [pc, #320]	@ (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	689b      	ldr	r3, [r3, #8]
 800448c:	494d      	ldr	r1, [pc, #308]	@ (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 800448e:	4313      	orrs	r3, r2
 8004490:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f003 0301 	and.w	r3, r3, #1
 800449a:	2b00      	cmp	r3, #0
 800449c:	d040      	beq.n	8004520 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	2b01      	cmp	r3, #1
 80044a4:	d107      	bne.n	80044b6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044a6:	4b47      	ldr	r3, [pc, #284]	@ (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d115      	bne.n	80044de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044b2:	2301      	movs	r3, #1
 80044b4:	e07f      	b.n	80045b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	2b02      	cmp	r3, #2
 80044bc:	d107      	bne.n	80044ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044be:	4b41      	ldr	r3, [pc, #260]	@ (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d109      	bne.n	80044de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	e073      	b.n	80045b6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044ce:	4b3d      	ldr	r3, [pc, #244]	@ (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f003 0302 	and.w	r3, r3, #2
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d101      	bne.n	80044de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	e06b      	b.n	80045b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044de:	4b39      	ldr	r3, [pc, #228]	@ (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	f023 0203 	bic.w	r2, r3, #3
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	4936      	ldr	r1, [pc, #216]	@ (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 80044ec:	4313      	orrs	r3, r2
 80044ee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80044f0:	f7fd ff8e 	bl	8002410 <HAL_GetTick>
 80044f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044f6:	e00a      	b.n	800450e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044f8:	f7fd ff8a 	bl	8002410 <HAL_GetTick>
 80044fc:	4602      	mov	r2, r0
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	1ad3      	subs	r3, r2, r3
 8004502:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004506:	4293      	cmp	r3, r2
 8004508:	d901      	bls.n	800450e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800450a:	2303      	movs	r3, #3
 800450c:	e053      	b.n	80045b6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800450e:	4b2d      	ldr	r3, [pc, #180]	@ (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	f003 020c 	and.w	r2, r3, #12
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	009b      	lsls	r3, r3, #2
 800451c:	429a      	cmp	r2, r3
 800451e:	d1eb      	bne.n	80044f8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004520:	4b27      	ldr	r3, [pc, #156]	@ (80045c0 <HAL_RCC_ClockConfig+0x1c0>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f003 0307 	and.w	r3, r3, #7
 8004528:	683a      	ldr	r2, [r7, #0]
 800452a:	429a      	cmp	r2, r3
 800452c:	d210      	bcs.n	8004550 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800452e:	4b24      	ldr	r3, [pc, #144]	@ (80045c0 <HAL_RCC_ClockConfig+0x1c0>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f023 0207 	bic.w	r2, r3, #7
 8004536:	4922      	ldr	r1, [pc, #136]	@ (80045c0 <HAL_RCC_ClockConfig+0x1c0>)
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	4313      	orrs	r3, r2
 800453c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800453e:	4b20      	ldr	r3, [pc, #128]	@ (80045c0 <HAL_RCC_ClockConfig+0x1c0>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f003 0307 	and.w	r3, r3, #7
 8004546:	683a      	ldr	r2, [r7, #0]
 8004548:	429a      	cmp	r2, r3
 800454a:	d001      	beq.n	8004550 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800454c:	2301      	movs	r3, #1
 800454e:	e032      	b.n	80045b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f003 0304 	and.w	r3, r3, #4
 8004558:	2b00      	cmp	r3, #0
 800455a:	d008      	beq.n	800456e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800455c:	4b19      	ldr	r3, [pc, #100]	@ (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	68db      	ldr	r3, [r3, #12]
 8004568:	4916      	ldr	r1, [pc, #88]	@ (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 800456a:	4313      	orrs	r3, r2
 800456c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f003 0308 	and.w	r3, r3, #8
 8004576:	2b00      	cmp	r3, #0
 8004578:	d009      	beq.n	800458e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800457a:	4b12      	ldr	r3, [pc, #72]	@ (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	691b      	ldr	r3, [r3, #16]
 8004586:	00db      	lsls	r3, r3, #3
 8004588:	490e      	ldr	r1, [pc, #56]	@ (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 800458a:	4313      	orrs	r3, r2
 800458c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800458e:	f000 f821 	bl	80045d4 <HAL_RCC_GetSysClockFreq>
 8004592:	4602      	mov	r2, r0
 8004594:	4b0b      	ldr	r3, [pc, #44]	@ (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	091b      	lsrs	r3, r3, #4
 800459a:	f003 030f 	and.w	r3, r3, #15
 800459e:	490a      	ldr	r1, [pc, #40]	@ (80045c8 <HAL_RCC_ClockConfig+0x1c8>)
 80045a0:	5ccb      	ldrb	r3, [r1, r3]
 80045a2:	fa22 f303 	lsr.w	r3, r2, r3
 80045a6:	4a09      	ldr	r2, [pc, #36]	@ (80045cc <HAL_RCC_ClockConfig+0x1cc>)
 80045a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80045aa:	4b09      	ldr	r3, [pc, #36]	@ (80045d0 <HAL_RCC_ClockConfig+0x1d0>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4618      	mov	r0, r3
 80045b0:	f7fd feec 	bl	800238c <HAL_InitTick>

  return HAL_OK;
 80045b4:	2300      	movs	r3, #0
}
 80045b6:	4618      	mov	r0, r3
 80045b8:	3710      	adds	r7, #16
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}
 80045be:	bf00      	nop
 80045c0:	40022000 	.word	0x40022000
 80045c4:	40021000 	.word	0x40021000
 80045c8:	0800651c 	.word	0x0800651c
 80045cc:	2000000c 	.word	0x2000000c
 80045d0:	20000010 	.word	0x20000010

080045d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b087      	sub	sp, #28
 80045d8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80045da:	2300      	movs	r3, #0
 80045dc:	60fb      	str	r3, [r7, #12]
 80045de:	2300      	movs	r3, #0
 80045e0:	60bb      	str	r3, [r7, #8]
 80045e2:	2300      	movs	r3, #0
 80045e4:	617b      	str	r3, [r7, #20]
 80045e6:	2300      	movs	r3, #0
 80045e8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80045ea:	2300      	movs	r3, #0
 80045ec:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80045ee:	4b1e      	ldr	r3, [pc, #120]	@ (8004668 <HAL_RCC_GetSysClockFreq+0x94>)
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	f003 030c 	and.w	r3, r3, #12
 80045fa:	2b04      	cmp	r3, #4
 80045fc:	d002      	beq.n	8004604 <HAL_RCC_GetSysClockFreq+0x30>
 80045fe:	2b08      	cmp	r3, #8
 8004600:	d003      	beq.n	800460a <HAL_RCC_GetSysClockFreq+0x36>
 8004602:	e027      	b.n	8004654 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004604:	4b19      	ldr	r3, [pc, #100]	@ (800466c <HAL_RCC_GetSysClockFreq+0x98>)
 8004606:	613b      	str	r3, [r7, #16]
      break;
 8004608:	e027      	b.n	800465a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	0c9b      	lsrs	r3, r3, #18
 800460e:	f003 030f 	and.w	r3, r3, #15
 8004612:	4a17      	ldr	r2, [pc, #92]	@ (8004670 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004614:	5cd3      	ldrb	r3, [r2, r3]
 8004616:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800461e:	2b00      	cmp	r3, #0
 8004620:	d010      	beq.n	8004644 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004622:	4b11      	ldr	r3, [pc, #68]	@ (8004668 <HAL_RCC_GetSysClockFreq+0x94>)
 8004624:	685b      	ldr	r3, [r3, #4]
 8004626:	0c5b      	lsrs	r3, r3, #17
 8004628:	f003 0301 	and.w	r3, r3, #1
 800462c:	4a11      	ldr	r2, [pc, #68]	@ (8004674 <HAL_RCC_GetSysClockFreq+0xa0>)
 800462e:	5cd3      	ldrb	r3, [r2, r3]
 8004630:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	4a0d      	ldr	r2, [pc, #52]	@ (800466c <HAL_RCC_GetSysClockFreq+0x98>)
 8004636:	fb03 f202 	mul.w	r2, r3, r2
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004640:	617b      	str	r3, [r7, #20]
 8004642:	e004      	b.n	800464e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	4a0c      	ldr	r2, [pc, #48]	@ (8004678 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004648:	fb02 f303 	mul.w	r3, r2, r3
 800464c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800464e:	697b      	ldr	r3, [r7, #20]
 8004650:	613b      	str	r3, [r7, #16]
      break;
 8004652:	e002      	b.n	800465a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004654:	4b05      	ldr	r3, [pc, #20]	@ (800466c <HAL_RCC_GetSysClockFreq+0x98>)
 8004656:	613b      	str	r3, [r7, #16]
      break;
 8004658:	bf00      	nop
    }
  }
  return sysclockfreq;
 800465a:	693b      	ldr	r3, [r7, #16]
}
 800465c:	4618      	mov	r0, r3
 800465e:	371c      	adds	r7, #28
 8004660:	46bd      	mov	sp, r7
 8004662:	bc80      	pop	{r7}
 8004664:	4770      	bx	lr
 8004666:	bf00      	nop
 8004668:	40021000 	.word	0x40021000
 800466c:	007a1200 	.word	0x007a1200
 8004670:	08006534 	.word	0x08006534
 8004674:	08006544 	.word	0x08006544
 8004678:	003d0900 	.word	0x003d0900

0800467c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800467c:	b480      	push	{r7}
 800467e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004680:	4b02      	ldr	r3, [pc, #8]	@ (800468c <HAL_RCC_GetHCLKFreq+0x10>)
 8004682:	681b      	ldr	r3, [r3, #0]
}
 8004684:	4618      	mov	r0, r3
 8004686:	46bd      	mov	sp, r7
 8004688:	bc80      	pop	{r7}
 800468a:	4770      	bx	lr
 800468c:	2000000c 	.word	0x2000000c

08004690 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004694:	f7ff fff2 	bl	800467c <HAL_RCC_GetHCLKFreq>
 8004698:	4602      	mov	r2, r0
 800469a:	4b05      	ldr	r3, [pc, #20]	@ (80046b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	0adb      	lsrs	r3, r3, #11
 80046a0:	f003 0307 	and.w	r3, r3, #7
 80046a4:	4903      	ldr	r1, [pc, #12]	@ (80046b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80046a6:	5ccb      	ldrb	r3, [r1, r3]
 80046a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	bd80      	pop	{r7, pc}
 80046b0:	40021000 	.word	0x40021000
 80046b4:	0800652c 	.word	0x0800652c

080046b8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b085      	sub	sp, #20
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80046c0:	4b0a      	ldr	r3, [pc, #40]	@ (80046ec <RCC_Delay+0x34>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a0a      	ldr	r2, [pc, #40]	@ (80046f0 <RCC_Delay+0x38>)
 80046c6:	fba2 2303 	umull	r2, r3, r2, r3
 80046ca:	0a5b      	lsrs	r3, r3, #9
 80046cc:	687a      	ldr	r2, [r7, #4]
 80046ce:	fb02 f303 	mul.w	r3, r2, r3
 80046d2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80046d4:	bf00      	nop
  }
  while (Delay --);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	1e5a      	subs	r2, r3, #1
 80046da:	60fa      	str	r2, [r7, #12]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d1f9      	bne.n	80046d4 <RCC_Delay+0x1c>
}
 80046e0:	bf00      	nop
 80046e2:	bf00      	nop
 80046e4:	3714      	adds	r7, #20
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bc80      	pop	{r7}
 80046ea:	4770      	bx	lr
 80046ec:	2000000c 	.word	0x2000000c
 80046f0:	10624dd3 	.word	0x10624dd3

080046f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b086      	sub	sp, #24
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80046fc:	2300      	movs	r3, #0
 80046fe:	613b      	str	r3, [r7, #16]
 8004700:	2300      	movs	r3, #0
 8004702:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f003 0301 	and.w	r3, r3, #1
 800470c:	2b00      	cmp	r3, #0
 800470e:	d07d      	beq.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004710:	2300      	movs	r3, #0
 8004712:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004714:	4b4f      	ldr	r3, [pc, #316]	@ (8004854 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004716:	69db      	ldr	r3, [r3, #28]
 8004718:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800471c:	2b00      	cmp	r3, #0
 800471e:	d10d      	bne.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004720:	4b4c      	ldr	r3, [pc, #304]	@ (8004854 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004722:	69db      	ldr	r3, [r3, #28]
 8004724:	4a4b      	ldr	r2, [pc, #300]	@ (8004854 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004726:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800472a:	61d3      	str	r3, [r2, #28]
 800472c:	4b49      	ldr	r3, [pc, #292]	@ (8004854 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800472e:	69db      	ldr	r3, [r3, #28]
 8004730:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004734:	60bb      	str	r3, [r7, #8]
 8004736:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004738:	2301      	movs	r3, #1
 800473a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800473c:	4b46      	ldr	r3, [pc, #280]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004744:	2b00      	cmp	r3, #0
 8004746:	d118      	bne.n	800477a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004748:	4b43      	ldr	r3, [pc, #268]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a42      	ldr	r2, [pc, #264]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800474e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004752:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004754:	f7fd fe5c 	bl	8002410 <HAL_GetTick>
 8004758:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800475a:	e008      	b.n	800476e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800475c:	f7fd fe58 	bl	8002410 <HAL_GetTick>
 8004760:	4602      	mov	r2, r0
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	1ad3      	subs	r3, r2, r3
 8004766:	2b64      	cmp	r3, #100	@ 0x64
 8004768:	d901      	bls.n	800476e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800476a:	2303      	movs	r3, #3
 800476c:	e06d      	b.n	800484a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800476e:	4b3a      	ldr	r3, [pc, #232]	@ (8004858 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004776:	2b00      	cmp	r3, #0
 8004778:	d0f0      	beq.n	800475c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800477a:	4b36      	ldr	r3, [pc, #216]	@ (8004854 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800477c:	6a1b      	ldr	r3, [r3, #32]
 800477e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004782:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d02e      	beq.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004792:	68fa      	ldr	r2, [r7, #12]
 8004794:	429a      	cmp	r2, r3
 8004796:	d027      	beq.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004798:	4b2e      	ldr	r3, [pc, #184]	@ (8004854 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800479a:	6a1b      	ldr	r3, [r3, #32]
 800479c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047a0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80047a2:	4b2e      	ldr	r3, [pc, #184]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80047a4:	2201      	movs	r2, #1
 80047a6:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80047a8:	4b2c      	ldr	r3, [pc, #176]	@ (800485c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80047aa:	2200      	movs	r2, #0
 80047ac:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80047ae:	4a29      	ldr	r2, [pc, #164]	@ (8004854 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	f003 0301 	and.w	r3, r3, #1
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d014      	beq.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047be:	f7fd fe27 	bl	8002410 <HAL_GetTick>
 80047c2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047c4:	e00a      	b.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047c6:	f7fd fe23 	bl	8002410 <HAL_GetTick>
 80047ca:	4602      	mov	r2, r0
 80047cc:	693b      	ldr	r3, [r7, #16]
 80047ce:	1ad3      	subs	r3, r2, r3
 80047d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d901      	bls.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80047d8:	2303      	movs	r3, #3
 80047da:	e036      	b.n	800484a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047dc:	4b1d      	ldr	r3, [pc, #116]	@ (8004854 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047de:	6a1b      	ldr	r3, [r3, #32]
 80047e0:	f003 0302 	and.w	r3, r3, #2
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d0ee      	beq.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80047e8:	4b1a      	ldr	r3, [pc, #104]	@ (8004854 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047ea:	6a1b      	ldr	r3, [r3, #32]
 80047ec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	4917      	ldr	r1, [pc, #92]	@ (8004854 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047f6:	4313      	orrs	r3, r2
 80047f8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80047fa:	7dfb      	ldrb	r3, [r7, #23]
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	d105      	bne.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004800:	4b14      	ldr	r3, [pc, #80]	@ (8004854 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004802:	69db      	ldr	r3, [r3, #28]
 8004804:	4a13      	ldr	r2, [pc, #76]	@ (8004854 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004806:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800480a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f003 0302 	and.w	r3, r3, #2
 8004814:	2b00      	cmp	r3, #0
 8004816:	d008      	beq.n	800482a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004818:	4b0e      	ldr	r3, [pc, #56]	@ (8004854 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	490b      	ldr	r1, [pc, #44]	@ (8004854 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004826:	4313      	orrs	r3, r2
 8004828:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f003 0310 	and.w	r3, r3, #16
 8004832:	2b00      	cmp	r3, #0
 8004834:	d008      	beq.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004836:	4b07      	ldr	r3, [pc, #28]	@ (8004854 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004838:	685b      	ldr	r3, [r3, #4]
 800483a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	68db      	ldr	r3, [r3, #12]
 8004842:	4904      	ldr	r1, [pc, #16]	@ (8004854 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004844:	4313      	orrs	r3, r2
 8004846:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004848:	2300      	movs	r3, #0
}
 800484a:	4618      	mov	r0, r3
 800484c:	3718      	adds	r7, #24
 800484e:	46bd      	mov	sp, r7
 8004850:	bd80      	pop	{r7, pc}
 8004852:	bf00      	nop
 8004854:	40021000 	.word	0x40021000
 8004858:	40007000 	.word	0x40007000
 800485c:	42420440 	.word	0x42420440

08004860 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b088      	sub	sp, #32
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004868:	2300      	movs	r3, #0
 800486a:	617b      	str	r3, [r7, #20]
 800486c:	2300      	movs	r3, #0
 800486e:	61fb      	str	r3, [r7, #28]
 8004870:	2300      	movs	r3, #0
 8004872:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004874:	2300      	movs	r3, #0
 8004876:	60fb      	str	r3, [r7, #12]
 8004878:	2300      	movs	r3, #0
 800487a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2b10      	cmp	r3, #16
 8004880:	d00a      	beq.n	8004898 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2b10      	cmp	r3, #16
 8004886:	f200 808a 	bhi.w	800499e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2b01      	cmp	r3, #1
 800488e:	d045      	beq.n	800491c <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2b02      	cmp	r3, #2
 8004894:	d075      	beq.n	8004982 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004896:	e082      	b.n	800499e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8004898:	4b46      	ldr	r3, [pc, #280]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800489e:	4b45      	ldr	r3, [pc, #276]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d07b      	beq.n	80049a2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	0c9b      	lsrs	r3, r3, #18
 80048ae:	f003 030f 	and.w	r3, r3, #15
 80048b2:	4a41      	ldr	r2, [pc, #260]	@ (80049b8 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80048b4:	5cd3      	ldrb	r3, [r2, r3]
 80048b6:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d015      	beq.n	80048ee <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80048c2:	4b3c      	ldr	r3, [pc, #240]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	0c5b      	lsrs	r3, r3, #17
 80048c8:	f003 0301 	and.w	r3, r3, #1
 80048cc:	4a3b      	ldr	r2, [pc, #236]	@ (80049bc <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80048ce:	5cd3      	ldrb	r3, [r2, r3]
 80048d0:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d00d      	beq.n	80048f8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80048dc:	4a38      	ldr	r2, [pc, #224]	@ (80049c0 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	fb02 f303 	mul.w	r3, r2, r3
 80048ea:	61fb      	str	r3, [r7, #28]
 80048ec:	e004      	b.n	80048f8 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80048ee:	693b      	ldr	r3, [r7, #16]
 80048f0:	4a34      	ldr	r2, [pc, #208]	@ (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80048f2:	fb02 f303 	mul.w	r3, r2, r3
 80048f6:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80048f8:	4b2e      	ldr	r3, [pc, #184]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004900:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004904:	d102      	bne.n	800490c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8004906:	69fb      	ldr	r3, [r7, #28]
 8004908:	61bb      	str	r3, [r7, #24]
      break;
 800490a:	e04a      	b.n	80049a2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 800490c:	69fb      	ldr	r3, [r7, #28]
 800490e:	005b      	lsls	r3, r3, #1
 8004910:	4a2d      	ldr	r2, [pc, #180]	@ (80049c8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004912:	fba2 2303 	umull	r2, r3, r2, r3
 8004916:	085b      	lsrs	r3, r3, #1
 8004918:	61bb      	str	r3, [r7, #24]
      break;
 800491a:	e042      	b.n	80049a2 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 800491c:	4b25      	ldr	r3, [pc, #148]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800491e:	6a1b      	ldr	r3, [r3, #32]
 8004920:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004928:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800492c:	d108      	bne.n	8004940 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	f003 0302 	and.w	r3, r3, #2
 8004934:	2b00      	cmp	r3, #0
 8004936:	d003      	beq.n	8004940 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8004938:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800493c:	61bb      	str	r3, [r7, #24]
 800493e:	e01f      	b.n	8004980 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004946:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800494a:	d109      	bne.n	8004960 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 800494c:	4b19      	ldr	r3, [pc, #100]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800494e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004950:	f003 0302 	and.w	r3, r3, #2
 8004954:	2b00      	cmp	r3, #0
 8004956:	d003      	beq.n	8004960 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004958:	f649 4340 	movw	r3, #40000	@ 0x9c40
 800495c:	61bb      	str	r3, [r7, #24]
 800495e:	e00f      	b.n	8004980 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004966:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800496a:	d11c      	bne.n	80049a6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800496c:	4b11      	ldr	r3, [pc, #68]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004974:	2b00      	cmp	r3, #0
 8004976:	d016      	beq.n	80049a6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8004978:	f24f 4324 	movw	r3, #62500	@ 0xf424
 800497c:	61bb      	str	r3, [r7, #24]
      break;
 800497e:	e012      	b.n	80049a6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004980:	e011      	b.n	80049a6 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004982:	f7ff fe85 	bl	8004690 <HAL_RCC_GetPCLK2Freq>
 8004986:	4602      	mov	r2, r0
 8004988:	4b0a      	ldr	r3, [pc, #40]	@ (80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	0b9b      	lsrs	r3, r3, #14
 800498e:	f003 0303 	and.w	r3, r3, #3
 8004992:	3301      	adds	r3, #1
 8004994:	005b      	lsls	r3, r3, #1
 8004996:	fbb2 f3f3 	udiv	r3, r2, r3
 800499a:	61bb      	str	r3, [r7, #24]
      break;
 800499c:	e004      	b.n	80049a8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800499e:	bf00      	nop
 80049a0:	e002      	b.n	80049a8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80049a2:	bf00      	nop
 80049a4:	e000      	b.n	80049a8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80049a6:	bf00      	nop
    }
  }
  return (frequency);
 80049a8:	69bb      	ldr	r3, [r7, #24]
}
 80049aa:	4618      	mov	r0, r3
 80049ac:	3720      	adds	r7, #32
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bd80      	pop	{r7, pc}
 80049b2:	bf00      	nop
 80049b4:	40021000 	.word	0x40021000
 80049b8:	08006548 	.word	0x08006548
 80049bc:	08006558 	.word	0x08006558
 80049c0:	007a1200 	.word	0x007a1200
 80049c4:	003d0900 	.word	0x003d0900
 80049c8:	aaaaaaab 	.word	0xaaaaaaab

080049cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b082      	sub	sp, #8
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d101      	bne.n	80049de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80049da:	2301      	movs	r3, #1
 80049dc:	e041      	b.n	8004a62 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049e4:	b2db      	uxtb	r3, r3
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d106      	bne.n	80049f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2200      	movs	r2, #0
 80049ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	f7fd fc0e 	bl	8002214 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2202      	movs	r2, #2
 80049fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681a      	ldr	r2, [r3, #0]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	3304      	adds	r3, #4
 8004a08:	4619      	mov	r1, r3
 8004a0a:	4610      	mov	r0, r2
 8004a0c:	f000 fc20 	bl	8005250 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2201      	movs	r2, #1
 8004a14:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2201      	movs	r2, #1
 8004a34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2201      	movs	r2, #1
 8004a44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2201      	movs	r2, #1
 8004a54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a60:	2300      	movs	r3, #0
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3708      	adds	r7, #8
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}
	...

08004a6c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b085      	sub	sp, #20
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a7a:	b2db      	uxtb	r3, r3
 8004a7c:	2b01      	cmp	r3, #1
 8004a7e:	d001      	beq.n	8004a84 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004a80:	2301      	movs	r3, #1
 8004a82:	e03a      	b.n	8004afa <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2202      	movs	r2, #2
 8004a88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	68da      	ldr	r2, [r3, #12]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f042 0201 	orr.w	r2, r2, #1
 8004a9a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4a18      	ldr	r2, [pc, #96]	@ (8004b04 <HAL_TIM_Base_Start_IT+0x98>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d00e      	beq.n	8004ac4 <HAL_TIM_Base_Start_IT+0x58>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004aae:	d009      	beq.n	8004ac4 <HAL_TIM_Base_Start_IT+0x58>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4a14      	ldr	r2, [pc, #80]	@ (8004b08 <HAL_TIM_Base_Start_IT+0x9c>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d004      	beq.n	8004ac4 <HAL_TIM_Base_Start_IT+0x58>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	4a13      	ldr	r2, [pc, #76]	@ (8004b0c <HAL_TIM_Base_Start_IT+0xa0>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d111      	bne.n	8004ae8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	f003 0307 	and.w	r3, r3, #7
 8004ace:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2b06      	cmp	r3, #6
 8004ad4:	d010      	beq.n	8004af8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	681a      	ldr	r2, [r3, #0]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f042 0201 	orr.w	r2, r2, #1
 8004ae4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ae6:	e007      	b.n	8004af8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	681a      	ldr	r2, [r3, #0]
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f042 0201 	orr.w	r2, r2, #1
 8004af6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004af8:	2300      	movs	r3, #0
}
 8004afa:	4618      	mov	r0, r3
 8004afc:	3714      	adds	r7, #20
 8004afe:	46bd      	mov	sp, r7
 8004b00:	bc80      	pop	{r7}
 8004b02:	4770      	bx	lr
 8004b04:	40012c00 	.word	0x40012c00
 8004b08:	40000400 	.word	0x40000400
 8004b0c:	40000800 	.word	0x40000800

08004b10 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b082      	sub	sp, #8
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d101      	bne.n	8004b22 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e041      	b.n	8004ba6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b28:	b2db      	uxtb	r3, r3
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d106      	bne.n	8004b3c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2200      	movs	r2, #0
 8004b32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	f000 f839 	bl	8004bae <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2202      	movs	r2, #2
 8004b40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681a      	ldr	r2, [r3, #0]
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	3304      	adds	r3, #4
 8004b4c:	4619      	mov	r1, r3
 8004b4e:	4610      	mov	r0, r2
 8004b50:	f000 fb7e 	bl	8005250 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2201      	movs	r2, #1
 8004b58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2201      	movs	r2, #1
 8004b68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2201      	movs	r2, #1
 8004b78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2201      	movs	r2, #1
 8004b80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2201      	movs	r2, #1
 8004b98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ba4:	2300      	movs	r3, #0
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3708      	adds	r7, #8
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}

08004bae <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004bae:	b480      	push	{r7}
 8004bb0:	b083      	sub	sp, #12
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004bb6:	bf00      	nop
 8004bb8:	370c      	adds	r7, #12
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bc80      	pop	{r7}
 8004bbe:	4770      	bx	lr

08004bc0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b084      	sub	sp, #16
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
 8004bc8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d109      	bne.n	8004be4 <HAL_TIM_PWM_Start+0x24>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004bd6:	b2db      	uxtb	r3, r3
 8004bd8:	2b01      	cmp	r3, #1
 8004bda:	bf14      	ite	ne
 8004bdc:	2301      	movne	r3, #1
 8004bde:	2300      	moveq	r3, #0
 8004be0:	b2db      	uxtb	r3, r3
 8004be2:	e022      	b.n	8004c2a <HAL_TIM_PWM_Start+0x6a>
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	2b04      	cmp	r3, #4
 8004be8:	d109      	bne.n	8004bfe <HAL_TIM_PWM_Start+0x3e>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004bf0:	b2db      	uxtb	r3, r3
 8004bf2:	2b01      	cmp	r3, #1
 8004bf4:	bf14      	ite	ne
 8004bf6:	2301      	movne	r3, #1
 8004bf8:	2300      	moveq	r3, #0
 8004bfa:	b2db      	uxtb	r3, r3
 8004bfc:	e015      	b.n	8004c2a <HAL_TIM_PWM_Start+0x6a>
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	2b08      	cmp	r3, #8
 8004c02:	d109      	bne.n	8004c18 <HAL_TIM_PWM_Start+0x58>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004c0a:	b2db      	uxtb	r3, r3
 8004c0c:	2b01      	cmp	r3, #1
 8004c0e:	bf14      	ite	ne
 8004c10:	2301      	movne	r3, #1
 8004c12:	2300      	moveq	r3, #0
 8004c14:	b2db      	uxtb	r3, r3
 8004c16:	e008      	b.n	8004c2a <HAL_TIM_PWM_Start+0x6a>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c1e:	b2db      	uxtb	r3, r3
 8004c20:	2b01      	cmp	r3, #1
 8004c22:	bf14      	ite	ne
 8004c24:	2301      	movne	r3, #1
 8004c26:	2300      	moveq	r3, #0
 8004c28:	b2db      	uxtb	r3, r3
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d001      	beq.n	8004c32 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	e05e      	b.n	8004cf0 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d104      	bne.n	8004c42 <HAL_TIM_PWM_Start+0x82>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2202      	movs	r2, #2
 8004c3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c40:	e013      	b.n	8004c6a <HAL_TIM_PWM_Start+0xaa>
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	2b04      	cmp	r3, #4
 8004c46:	d104      	bne.n	8004c52 <HAL_TIM_PWM_Start+0x92>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2202      	movs	r2, #2
 8004c4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c50:	e00b      	b.n	8004c6a <HAL_TIM_PWM_Start+0xaa>
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	2b08      	cmp	r3, #8
 8004c56:	d104      	bne.n	8004c62 <HAL_TIM_PWM_Start+0xa2>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2202      	movs	r2, #2
 8004c5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c60:	e003      	b.n	8004c6a <HAL_TIM_PWM_Start+0xaa>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2202      	movs	r2, #2
 8004c66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	2201      	movs	r2, #1
 8004c70:	6839      	ldr	r1, [r7, #0]
 8004c72:	4618      	mov	r0, r3
 8004c74:	f000 fd78 	bl	8005768 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a1e      	ldr	r2, [pc, #120]	@ (8004cf8 <HAL_TIM_PWM_Start+0x138>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d107      	bne.n	8004c92 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004c90:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a18      	ldr	r2, [pc, #96]	@ (8004cf8 <HAL_TIM_PWM_Start+0x138>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d00e      	beq.n	8004cba <HAL_TIM_PWM_Start+0xfa>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ca4:	d009      	beq.n	8004cba <HAL_TIM_PWM_Start+0xfa>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a14      	ldr	r2, [pc, #80]	@ (8004cfc <HAL_TIM_PWM_Start+0x13c>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d004      	beq.n	8004cba <HAL_TIM_PWM_Start+0xfa>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a12      	ldr	r2, [pc, #72]	@ (8004d00 <HAL_TIM_PWM_Start+0x140>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d111      	bne.n	8004cde <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	689b      	ldr	r3, [r3, #8]
 8004cc0:	f003 0307 	and.w	r3, r3, #7
 8004cc4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	2b06      	cmp	r3, #6
 8004cca:	d010      	beq.n	8004cee <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	681a      	ldr	r2, [r3, #0]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f042 0201 	orr.w	r2, r2, #1
 8004cda:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cdc:	e007      	b.n	8004cee <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	681a      	ldr	r2, [r3, #0]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f042 0201 	orr.w	r2, r2, #1
 8004cec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004cee:	2300      	movs	r3, #0
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	3710      	adds	r7, #16
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bd80      	pop	{r7, pc}
 8004cf8:	40012c00 	.word	0x40012c00
 8004cfc:	40000400 	.word	0x40000400
 8004d00:	40000800 	.word	0x40000800

08004d04 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b084      	sub	sp, #16
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	68db      	ldr	r3, [r3, #12]
 8004d12:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	691b      	ldr	r3, [r3, #16]
 8004d1a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	f003 0302 	and.w	r3, r3, #2
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d020      	beq.n	8004d68 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	f003 0302 	and.w	r3, r3, #2
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d01b      	beq.n	8004d68 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f06f 0202 	mvn.w	r2, #2
 8004d38:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2201      	movs	r2, #1
 8004d3e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	699b      	ldr	r3, [r3, #24]
 8004d46:	f003 0303 	and.w	r3, r3, #3
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d003      	beq.n	8004d56 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f000 fa63 	bl	800521a <HAL_TIM_IC_CaptureCallback>
 8004d54:	e005      	b.n	8004d62 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f000 fa56 	bl	8005208 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d5c:	6878      	ldr	r0, [r7, #4]
 8004d5e:	f000 fa65 	bl	800522c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2200      	movs	r2, #0
 8004d66:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	f003 0304 	and.w	r3, r3, #4
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d020      	beq.n	8004db4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	f003 0304 	and.w	r3, r3, #4
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d01b      	beq.n	8004db4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f06f 0204 	mvn.w	r2, #4
 8004d84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2202      	movs	r2, #2
 8004d8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	699b      	ldr	r3, [r3, #24]
 8004d92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d003      	beq.n	8004da2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d9a:	6878      	ldr	r0, [r7, #4]
 8004d9c:	f000 fa3d 	bl	800521a <HAL_TIM_IC_CaptureCallback>
 8004da0:	e005      	b.n	8004dae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004da2:	6878      	ldr	r0, [r7, #4]
 8004da4:	f000 fa30 	bl	8005208 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004da8:	6878      	ldr	r0, [r7, #4]
 8004daa:	f000 fa3f 	bl	800522c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2200      	movs	r2, #0
 8004db2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	f003 0308 	and.w	r3, r3, #8
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d020      	beq.n	8004e00 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	f003 0308 	and.w	r3, r3, #8
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d01b      	beq.n	8004e00 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f06f 0208 	mvn.w	r2, #8
 8004dd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2204      	movs	r2, #4
 8004dd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	69db      	ldr	r3, [r3, #28]
 8004dde:	f003 0303 	and.w	r3, r3, #3
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d003      	beq.n	8004dee <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004de6:	6878      	ldr	r0, [r7, #4]
 8004de8:	f000 fa17 	bl	800521a <HAL_TIM_IC_CaptureCallback>
 8004dec:	e005      	b.n	8004dfa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dee:	6878      	ldr	r0, [r7, #4]
 8004df0:	f000 fa0a 	bl	8005208 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004df4:	6878      	ldr	r0, [r7, #4]
 8004df6:	f000 fa19 	bl	800522c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004e00:	68bb      	ldr	r3, [r7, #8]
 8004e02:	f003 0310 	and.w	r3, r3, #16
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d020      	beq.n	8004e4c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	f003 0310 	and.w	r3, r3, #16
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d01b      	beq.n	8004e4c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f06f 0210 	mvn.w	r2, #16
 8004e1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2208      	movs	r2, #8
 8004e22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	69db      	ldr	r3, [r3, #28]
 8004e2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d003      	beq.n	8004e3a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e32:	6878      	ldr	r0, [r7, #4]
 8004e34:	f000 f9f1 	bl	800521a <HAL_TIM_IC_CaptureCallback>
 8004e38:	e005      	b.n	8004e46 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e3a:	6878      	ldr	r0, [r7, #4]
 8004e3c:	f000 f9e4 	bl	8005208 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e40:	6878      	ldr	r0, [r7, #4]
 8004e42:	f000 f9f3 	bl	800522c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004e4c:	68bb      	ldr	r3, [r7, #8]
 8004e4e:	f003 0301 	and.w	r3, r3, #1
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d00c      	beq.n	8004e70 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	f003 0301 	and.w	r3, r3, #1
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d007      	beq.n	8004e70 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f06f 0201 	mvn.w	r2, #1
 8004e68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004e6a:	6878      	ldr	r0, [r7, #4]
 8004e6c:	f000 f9c3 	bl	80051f6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d00c      	beq.n	8004e94 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d007      	beq.n	8004e94 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004e8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004e8e:	6878      	ldr	r0, [r7, #4]
 8004e90:	f000 fcf5 	bl	800587e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d00c      	beq.n	8004eb8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d007      	beq.n	8004eb8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004eb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	f000 f9c3 	bl	800523e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	f003 0320 	and.w	r3, r3, #32
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d00c      	beq.n	8004edc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	f003 0320 	and.w	r3, r3, #32
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d007      	beq.n	8004edc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f06f 0220 	mvn.w	r2, #32
 8004ed4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004ed6:	6878      	ldr	r0, [r7, #4]
 8004ed8:	f000 fcc8 	bl	800586c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004edc:	bf00      	nop
 8004ede:	3710      	adds	r7, #16
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	bd80      	pop	{r7, pc}

08004ee4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b086      	sub	sp, #24
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	60f8      	str	r0, [r7, #12]
 8004eec:	60b9      	str	r1, [r7, #8]
 8004eee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004efa:	2b01      	cmp	r3, #1
 8004efc:	d101      	bne.n	8004f02 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004efe:	2302      	movs	r3, #2
 8004f00:	e0ae      	b.n	8005060 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	2201      	movs	r2, #1
 8004f06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2b0c      	cmp	r3, #12
 8004f0e:	f200 809f 	bhi.w	8005050 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004f12:	a201      	add	r2, pc, #4	@ (adr r2, 8004f18 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004f14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f18:	08004f4d 	.word	0x08004f4d
 8004f1c:	08005051 	.word	0x08005051
 8004f20:	08005051 	.word	0x08005051
 8004f24:	08005051 	.word	0x08005051
 8004f28:	08004f8d 	.word	0x08004f8d
 8004f2c:	08005051 	.word	0x08005051
 8004f30:	08005051 	.word	0x08005051
 8004f34:	08005051 	.word	0x08005051
 8004f38:	08004fcf 	.word	0x08004fcf
 8004f3c:	08005051 	.word	0x08005051
 8004f40:	08005051 	.word	0x08005051
 8004f44:	08005051 	.word	0x08005051
 8004f48:	0800500f 	.word	0x0800500f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	68b9      	ldr	r1, [r7, #8]
 8004f52:	4618      	mov	r0, r3
 8004f54:	f000 f9ea 	bl	800532c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	699a      	ldr	r2, [r3, #24]
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f042 0208 	orr.w	r2, r2, #8
 8004f66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	699a      	ldr	r2, [r3, #24]
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f022 0204 	bic.w	r2, r2, #4
 8004f76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	6999      	ldr	r1, [r3, #24]
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	691a      	ldr	r2, [r3, #16]
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	430a      	orrs	r2, r1
 8004f88:	619a      	str	r2, [r3, #24]
      break;
 8004f8a:	e064      	b.n	8005056 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	68b9      	ldr	r1, [r7, #8]
 8004f92:	4618      	mov	r0, r3
 8004f94:	f000 fa30 	bl	80053f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	699a      	ldr	r2, [r3, #24]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004fa6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	699a      	ldr	r2, [r3, #24]
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fb6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	6999      	ldr	r1, [r3, #24]
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	691b      	ldr	r3, [r3, #16]
 8004fc2:	021a      	lsls	r2, r3, #8
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	430a      	orrs	r2, r1
 8004fca:	619a      	str	r2, [r3, #24]
      break;
 8004fcc:	e043      	b.n	8005056 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	68b9      	ldr	r1, [r7, #8]
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	f000 fa79 	bl	80054cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	69da      	ldr	r2, [r3, #28]
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f042 0208 	orr.w	r2, r2, #8
 8004fe8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	69da      	ldr	r2, [r3, #28]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f022 0204 	bic.w	r2, r2, #4
 8004ff8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	69d9      	ldr	r1, [r3, #28]
 8005000:	68bb      	ldr	r3, [r7, #8]
 8005002:	691a      	ldr	r2, [r3, #16]
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	430a      	orrs	r2, r1
 800500a:	61da      	str	r2, [r3, #28]
      break;
 800500c:	e023      	b.n	8005056 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	68b9      	ldr	r1, [r7, #8]
 8005014:	4618      	mov	r0, r3
 8005016:	f000 fac3 	bl	80055a0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	69da      	ldr	r2, [r3, #28]
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005028:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	69da      	ldr	r2, [r3, #28]
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005038:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	69d9      	ldr	r1, [r3, #28]
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	691b      	ldr	r3, [r3, #16]
 8005044:	021a      	lsls	r2, r3, #8
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	430a      	orrs	r2, r1
 800504c:	61da      	str	r2, [r3, #28]
      break;
 800504e:	e002      	b.n	8005056 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005050:	2301      	movs	r3, #1
 8005052:	75fb      	strb	r3, [r7, #23]
      break;
 8005054:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2200      	movs	r2, #0
 800505a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800505e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005060:	4618      	mov	r0, r3
 8005062:	3718      	adds	r7, #24
 8005064:	46bd      	mov	sp, r7
 8005066:	bd80      	pop	{r7, pc}

08005068 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b084      	sub	sp, #16
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
 8005070:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005072:	2300      	movs	r3, #0
 8005074:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800507c:	2b01      	cmp	r3, #1
 800507e:	d101      	bne.n	8005084 <HAL_TIM_ConfigClockSource+0x1c>
 8005080:	2302      	movs	r3, #2
 8005082:	e0b4      	b.n	80051ee <HAL_TIM_ConfigClockSource+0x186>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2201      	movs	r2, #1
 8005088:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2202      	movs	r2, #2
 8005090:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	689b      	ldr	r3, [r3, #8]
 800509a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800509c:	68bb      	ldr	r3, [r7, #8]
 800509e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80050a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80050aa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	68ba      	ldr	r2, [r7, #8]
 80050b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80050b4:	683b      	ldr	r3, [r7, #0]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050bc:	d03e      	beq.n	800513c <HAL_TIM_ConfigClockSource+0xd4>
 80050be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050c2:	f200 8087 	bhi.w	80051d4 <HAL_TIM_ConfigClockSource+0x16c>
 80050c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050ca:	f000 8086 	beq.w	80051da <HAL_TIM_ConfigClockSource+0x172>
 80050ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050d2:	d87f      	bhi.n	80051d4 <HAL_TIM_ConfigClockSource+0x16c>
 80050d4:	2b70      	cmp	r3, #112	@ 0x70
 80050d6:	d01a      	beq.n	800510e <HAL_TIM_ConfigClockSource+0xa6>
 80050d8:	2b70      	cmp	r3, #112	@ 0x70
 80050da:	d87b      	bhi.n	80051d4 <HAL_TIM_ConfigClockSource+0x16c>
 80050dc:	2b60      	cmp	r3, #96	@ 0x60
 80050de:	d050      	beq.n	8005182 <HAL_TIM_ConfigClockSource+0x11a>
 80050e0:	2b60      	cmp	r3, #96	@ 0x60
 80050e2:	d877      	bhi.n	80051d4 <HAL_TIM_ConfigClockSource+0x16c>
 80050e4:	2b50      	cmp	r3, #80	@ 0x50
 80050e6:	d03c      	beq.n	8005162 <HAL_TIM_ConfigClockSource+0xfa>
 80050e8:	2b50      	cmp	r3, #80	@ 0x50
 80050ea:	d873      	bhi.n	80051d4 <HAL_TIM_ConfigClockSource+0x16c>
 80050ec:	2b40      	cmp	r3, #64	@ 0x40
 80050ee:	d058      	beq.n	80051a2 <HAL_TIM_ConfigClockSource+0x13a>
 80050f0:	2b40      	cmp	r3, #64	@ 0x40
 80050f2:	d86f      	bhi.n	80051d4 <HAL_TIM_ConfigClockSource+0x16c>
 80050f4:	2b30      	cmp	r3, #48	@ 0x30
 80050f6:	d064      	beq.n	80051c2 <HAL_TIM_ConfigClockSource+0x15a>
 80050f8:	2b30      	cmp	r3, #48	@ 0x30
 80050fa:	d86b      	bhi.n	80051d4 <HAL_TIM_ConfigClockSource+0x16c>
 80050fc:	2b20      	cmp	r3, #32
 80050fe:	d060      	beq.n	80051c2 <HAL_TIM_ConfigClockSource+0x15a>
 8005100:	2b20      	cmp	r3, #32
 8005102:	d867      	bhi.n	80051d4 <HAL_TIM_ConfigClockSource+0x16c>
 8005104:	2b00      	cmp	r3, #0
 8005106:	d05c      	beq.n	80051c2 <HAL_TIM_ConfigClockSource+0x15a>
 8005108:	2b10      	cmp	r3, #16
 800510a:	d05a      	beq.n	80051c2 <HAL_TIM_ConfigClockSource+0x15a>
 800510c:	e062      	b.n	80051d4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800511e:	f000 fb04 	bl	800572a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	689b      	ldr	r3, [r3, #8]
 8005128:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005130:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	68ba      	ldr	r2, [r7, #8]
 8005138:	609a      	str	r2, [r3, #8]
      break;
 800513a:	e04f      	b.n	80051dc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800514c:	f000 faed 	bl	800572a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	689a      	ldr	r2, [r3, #8]
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800515e:	609a      	str	r2, [r3, #8]
      break;
 8005160:	e03c      	b.n	80051dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800516e:	461a      	mov	r2, r3
 8005170:	f000 fa64 	bl	800563c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	2150      	movs	r1, #80	@ 0x50
 800517a:	4618      	mov	r0, r3
 800517c:	f000 fabb 	bl	80056f6 <TIM_ITRx_SetConfig>
      break;
 8005180:	e02c      	b.n	80051dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800518e:	461a      	mov	r2, r3
 8005190:	f000 fa82 	bl	8005698 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	2160      	movs	r1, #96	@ 0x60
 800519a:	4618      	mov	r0, r3
 800519c:	f000 faab 	bl	80056f6 <TIM_ITRx_SetConfig>
      break;
 80051a0:	e01c      	b.n	80051dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80051ae:	461a      	mov	r2, r3
 80051b0:	f000 fa44 	bl	800563c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	2140      	movs	r1, #64	@ 0x40
 80051ba:	4618      	mov	r0, r3
 80051bc:	f000 fa9b 	bl	80056f6 <TIM_ITRx_SetConfig>
      break;
 80051c0:	e00c      	b.n	80051dc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681a      	ldr	r2, [r3, #0]
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4619      	mov	r1, r3
 80051cc:	4610      	mov	r0, r2
 80051ce:	f000 fa92 	bl	80056f6 <TIM_ITRx_SetConfig>
      break;
 80051d2:	e003      	b.n	80051dc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80051d4:	2301      	movs	r3, #1
 80051d6:	73fb      	strb	r3, [r7, #15]
      break;
 80051d8:	e000      	b.n	80051dc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80051da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2201      	movs	r2, #1
 80051e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2200      	movs	r2, #0
 80051e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80051ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80051ee:	4618      	mov	r0, r3
 80051f0:	3710      	adds	r7, #16
 80051f2:	46bd      	mov	sp, r7
 80051f4:	bd80      	pop	{r7, pc}

080051f6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80051f6:	b480      	push	{r7}
 80051f8:	b083      	sub	sp, #12
 80051fa:	af00      	add	r7, sp, #0
 80051fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80051fe:	bf00      	nop
 8005200:	370c      	adds	r7, #12
 8005202:	46bd      	mov	sp, r7
 8005204:	bc80      	pop	{r7}
 8005206:	4770      	bx	lr

08005208 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005208:	b480      	push	{r7}
 800520a:	b083      	sub	sp, #12
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005210:	bf00      	nop
 8005212:	370c      	adds	r7, #12
 8005214:	46bd      	mov	sp, r7
 8005216:	bc80      	pop	{r7}
 8005218:	4770      	bx	lr

0800521a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800521a:	b480      	push	{r7}
 800521c:	b083      	sub	sp, #12
 800521e:	af00      	add	r7, sp, #0
 8005220:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005222:	bf00      	nop
 8005224:	370c      	adds	r7, #12
 8005226:	46bd      	mov	sp, r7
 8005228:	bc80      	pop	{r7}
 800522a:	4770      	bx	lr

0800522c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800522c:	b480      	push	{r7}
 800522e:	b083      	sub	sp, #12
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005234:	bf00      	nop
 8005236:	370c      	adds	r7, #12
 8005238:	46bd      	mov	sp, r7
 800523a:	bc80      	pop	{r7}
 800523c:	4770      	bx	lr

0800523e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800523e:	b480      	push	{r7}
 8005240:	b083      	sub	sp, #12
 8005242:	af00      	add	r7, sp, #0
 8005244:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005246:	bf00      	nop
 8005248:	370c      	adds	r7, #12
 800524a:	46bd      	mov	sp, r7
 800524c:	bc80      	pop	{r7}
 800524e:	4770      	bx	lr

08005250 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005250:	b480      	push	{r7}
 8005252:	b085      	sub	sp, #20
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
 8005258:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	4a2f      	ldr	r2, [pc, #188]	@ (8005320 <TIM_Base_SetConfig+0xd0>)
 8005264:	4293      	cmp	r3, r2
 8005266:	d00b      	beq.n	8005280 <TIM_Base_SetConfig+0x30>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800526e:	d007      	beq.n	8005280 <TIM_Base_SetConfig+0x30>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	4a2c      	ldr	r2, [pc, #176]	@ (8005324 <TIM_Base_SetConfig+0xd4>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d003      	beq.n	8005280 <TIM_Base_SetConfig+0x30>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	4a2b      	ldr	r2, [pc, #172]	@ (8005328 <TIM_Base_SetConfig+0xd8>)
 800527c:	4293      	cmp	r3, r2
 800527e:	d108      	bne.n	8005292 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005286:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	68fa      	ldr	r2, [r7, #12]
 800528e:	4313      	orrs	r3, r2
 8005290:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	4a22      	ldr	r2, [pc, #136]	@ (8005320 <TIM_Base_SetConfig+0xd0>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d00b      	beq.n	80052b2 <TIM_Base_SetConfig+0x62>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052a0:	d007      	beq.n	80052b2 <TIM_Base_SetConfig+0x62>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	4a1f      	ldr	r2, [pc, #124]	@ (8005324 <TIM_Base_SetConfig+0xd4>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d003      	beq.n	80052b2 <TIM_Base_SetConfig+0x62>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	4a1e      	ldr	r2, [pc, #120]	@ (8005328 <TIM_Base_SetConfig+0xd8>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d108      	bne.n	80052c4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	68db      	ldr	r3, [r3, #12]
 80052be:	68fa      	ldr	r2, [r7, #12]
 80052c0:	4313      	orrs	r3, r2
 80052c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80052ca:	683b      	ldr	r3, [r7, #0]
 80052cc:	695b      	ldr	r3, [r3, #20]
 80052ce:	4313      	orrs	r3, r2
 80052d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	68fa      	ldr	r2, [r7, #12]
 80052d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	689a      	ldr	r2, [r3, #8]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	681a      	ldr	r2, [r3, #0]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	4a0d      	ldr	r2, [pc, #52]	@ (8005320 <TIM_Base_SetConfig+0xd0>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d103      	bne.n	80052f8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	691a      	ldr	r2, [r3, #16]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2201      	movs	r2, #1
 80052fc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	691b      	ldr	r3, [r3, #16]
 8005302:	f003 0301 	and.w	r3, r3, #1
 8005306:	2b00      	cmp	r3, #0
 8005308:	d005      	beq.n	8005316 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	691b      	ldr	r3, [r3, #16]
 800530e:	f023 0201 	bic.w	r2, r3, #1
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	611a      	str	r2, [r3, #16]
  }
}
 8005316:	bf00      	nop
 8005318:	3714      	adds	r7, #20
 800531a:	46bd      	mov	sp, r7
 800531c:	bc80      	pop	{r7}
 800531e:	4770      	bx	lr
 8005320:	40012c00 	.word	0x40012c00
 8005324:	40000400 	.word	0x40000400
 8005328:	40000800 	.word	0x40000800

0800532c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800532c:	b480      	push	{r7}
 800532e:	b087      	sub	sp, #28
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
 8005334:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6a1b      	ldr	r3, [r3, #32]
 800533a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6a1b      	ldr	r3, [r3, #32]
 8005340:	f023 0201 	bic.w	r2, r3, #1
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	699b      	ldr	r3, [r3, #24]
 8005352:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800535a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	f023 0303 	bic.w	r3, r3, #3
 8005362:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	68fa      	ldr	r2, [r7, #12]
 800536a:	4313      	orrs	r3, r2
 800536c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800536e:	697b      	ldr	r3, [r7, #20]
 8005370:	f023 0302 	bic.w	r3, r3, #2
 8005374:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	689b      	ldr	r3, [r3, #8]
 800537a:	697a      	ldr	r2, [r7, #20]
 800537c:	4313      	orrs	r3, r2
 800537e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	4a1c      	ldr	r2, [pc, #112]	@ (80053f4 <TIM_OC1_SetConfig+0xc8>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d10c      	bne.n	80053a2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	f023 0308 	bic.w	r3, r3, #8
 800538e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	68db      	ldr	r3, [r3, #12]
 8005394:	697a      	ldr	r2, [r7, #20]
 8005396:	4313      	orrs	r3, r2
 8005398:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800539a:	697b      	ldr	r3, [r7, #20]
 800539c:	f023 0304 	bic.w	r3, r3, #4
 80053a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	4a13      	ldr	r2, [pc, #76]	@ (80053f4 <TIM_OC1_SetConfig+0xc8>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d111      	bne.n	80053ce <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80053aa:	693b      	ldr	r3, [r7, #16]
 80053ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80053b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80053b2:	693b      	ldr	r3, [r7, #16]
 80053b4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80053b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	695b      	ldr	r3, [r3, #20]
 80053be:	693a      	ldr	r2, [r7, #16]
 80053c0:	4313      	orrs	r3, r2
 80053c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	699b      	ldr	r3, [r3, #24]
 80053c8:	693a      	ldr	r2, [r7, #16]
 80053ca:	4313      	orrs	r3, r2
 80053cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	693a      	ldr	r2, [r7, #16]
 80053d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	68fa      	ldr	r2, [r7, #12]
 80053d8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	685a      	ldr	r2, [r3, #4]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	697a      	ldr	r2, [r7, #20]
 80053e6:	621a      	str	r2, [r3, #32]
}
 80053e8:	bf00      	nop
 80053ea:	371c      	adds	r7, #28
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bc80      	pop	{r7}
 80053f0:	4770      	bx	lr
 80053f2:	bf00      	nop
 80053f4:	40012c00 	.word	0x40012c00

080053f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053f8:	b480      	push	{r7}
 80053fa:	b087      	sub	sp, #28
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
 8005400:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6a1b      	ldr	r3, [r3, #32]
 8005406:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6a1b      	ldr	r3, [r3, #32]
 800540c:	f023 0210 	bic.w	r2, r3, #16
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	685b      	ldr	r3, [r3, #4]
 8005418:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	699b      	ldr	r3, [r3, #24]
 800541e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005426:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800542e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	021b      	lsls	r3, r3, #8
 8005436:	68fa      	ldr	r2, [r7, #12]
 8005438:	4313      	orrs	r3, r2
 800543a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	f023 0320 	bic.w	r3, r3, #32
 8005442:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	011b      	lsls	r3, r3, #4
 800544a:	697a      	ldr	r2, [r7, #20]
 800544c:	4313      	orrs	r3, r2
 800544e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	4a1d      	ldr	r2, [pc, #116]	@ (80054c8 <TIM_OC2_SetConfig+0xd0>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d10d      	bne.n	8005474 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800545e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	68db      	ldr	r3, [r3, #12]
 8005464:	011b      	lsls	r3, r3, #4
 8005466:	697a      	ldr	r2, [r7, #20]
 8005468:	4313      	orrs	r3, r2
 800546a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800546c:	697b      	ldr	r3, [r7, #20]
 800546e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005472:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	4a14      	ldr	r2, [pc, #80]	@ (80054c8 <TIM_OC2_SetConfig+0xd0>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d113      	bne.n	80054a4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800547c:	693b      	ldr	r3, [r7, #16]
 800547e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005482:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800548a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	695b      	ldr	r3, [r3, #20]
 8005490:	009b      	lsls	r3, r3, #2
 8005492:	693a      	ldr	r2, [r7, #16]
 8005494:	4313      	orrs	r3, r2
 8005496:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	699b      	ldr	r3, [r3, #24]
 800549c:	009b      	lsls	r3, r3, #2
 800549e:	693a      	ldr	r2, [r7, #16]
 80054a0:	4313      	orrs	r3, r2
 80054a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	693a      	ldr	r2, [r7, #16]
 80054a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	68fa      	ldr	r2, [r7, #12]
 80054ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	685a      	ldr	r2, [r3, #4]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	697a      	ldr	r2, [r7, #20]
 80054bc:	621a      	str	r2, [r3, #32]
}
 80054be:	bf00      	nop
 80054c0:	371c      	adds	r7, #28
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bc80      	pop	{r7}
 80054c6:	4770      	bx	lr
 80054c8:	40012c00 	.word	0x40012c00

080054cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b087      	sub	sp, #28
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
 80054d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6a1b      	ldr	r3, [r3, #32]
 80054da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6a1b      	ldr	r3, [r3, #32]
 80054e0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	69db      	ldr	r3, [r3, #28]
 80054f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	f023 0303 	bic.w	r3, r3, #3
 8005502:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	68fa      	ldr	r2, [r7, #12]
 800550a:	4313      	orrs	r3, r2
 800550c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005514:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005516:	683b      	ldr	r3, [r7, #0]
 8005518:	689b      	ldr	r3, [r3, #8]
 800551a:	021b      	lsls	r3, r3, #8
 800551c:	697a      	ldr	r2, [r7, #20]
 800551e:	4313      	orrs	r3, r2
 8005520:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	4a1d      	ldr	r2, [pc, #116]	@ (800559c <TIM_OC3_SetConfig+0xd0>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d10d      	bne.n	8005546 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005530:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	68db      	ldr	r3, [r3, #12]
 8005536:	021b      	lsls	r3, r3, #8
 8005538:	697a      	ldr	r2, [r7, #20]
 800553a:	4313      	orrs	r3, r2
 800553c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800553e:	697b      	ldr	r3, [r7, #20]
 8005540:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005544:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	4a14      	ldr	r2, [pc, #80]	@ (800559c <TIM_OC3_SetConfig+0xd0>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d113      	bne.n	8005576 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800554e:	693b      	ldr	r3, [r7, #16]
 8005550:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005554:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800555c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	695b      	ldr	r3, [r3, #20]
 8005562:	011b      	lsls	r3, r3, #4
 8005564:	693a      	ldr	r2, [r7, #16]
 8005566:	4313      	orrs	r3, r2
 8005568:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	699b      	ldr	r3, [r3, #24]
 800556e:	011b      	lsls	r3, r3, #4
 8005570:	693a      	ldr	r2, [r7, #16]
 8005572:	4313      	orrs	r3, r2
 8005574:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	693a      	ldr	r2, [r7, #16]
 800557a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	68fa      	ldr	r2, [r7, #12]
 8005580:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	685a      	ldr	r2, [r3, #4]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	697a      	ldr	r2, [r7, #20]
 800558e:	621a      	str	r2, [r3, #32]
}
 8005590:	bf00      	nop
 8005592:	371c      	adds	r7, #28
 8005594:	46bd      	mov	sp, r7
 8005596:	bc80      	pop	{r7}
 8005598:	4770      	bx	lr
 800559a:	bf00      	nop
 800559c:	40012c00 	.word	0x40012c00

080055a0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b087      	sub	sp, #28
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
 80055a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6a1b      	ldr	r3, [r3, #32]
 80055ae:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6a1b      	ldr	r3, [r3, #32]
 80055b4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	69db      	ldr	r3, [r3, #28]
 80055c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80055ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	021b      	lsls	r3, r3, #8
 80055de:	68fa      	ldr	r2, [r7, #12]
 80055e0:	4313      	orrs	r3, r2
 80055e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80055e4:	693b      	ldr	r3, [r7, #16]
 80055e6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80055ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	689b      	ldr	r3, [r3, #8]
 80055f0:	031b      	lsls	r3, r3, #12
 80055f2:	693a      	ldr	r2, [r7, #16]
 80055f4:	4313      	orrs	r3, r2
 80055f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	4a0f      	ldr	r2, [pc, #60]	@ (8005638 <TIM_OC4_SetConfig+0x98>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d109      	bne.n	8005614 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005600:	697b      	ldr	r3, [r7, #20]
 8005602:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005606:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	695b      	ldr	r3, [r3, #20]
 800560c:	019b      	lsls	r3, r3, #6
 800560e:	697a      	ldr	r2, [r7, #20]
 8005610:	4313      	orrs	r3, r2
 8005612:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	697a      	ldr	r2, [r7, #20]
 8005618:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	68fa      	ldr	r2, [r7, #12]
 800561e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	685a      	ldr	r2, [r3, #4]
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	693a      	ldr	r2, [r7, #16]
 800562c:	621a      	str	r2, [r3, #32]
}
 800562e:	bf00      	nop
 8005630:	371c      	adds	r7, #28
 8005632:	46bd      	mov	sp, r7
 8005634:	bc80      	pop	{r7}
 8005636:	4770      	bx	lr
 8005638:	40012c00 	.word	0x40012c00

0800563c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800563c:	b480      	push	{r7}
 800563e:	b087      	sub	sp, #28
 8005640:	af00      	add	r7, sp, #0
 8005642:	60f8      	str	r0, [r7, #12]
 8005644:	60b9      	str	r1, [r7, #8]
 8005646:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	6a1b      	ldr	r3, [r3, #32]
 800564c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	6a1b      	ldr	r3, [r3, #32]
 8005652:	f023 0201 	bic.w	r2, r3, #1
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	699b      	ldr	r3, [r3, #24]
 800565e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005666:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	011b      	lsls	r3, r3, #4
 800566c:	693a      	ldr	r2, [r7, #16]
 800566e:	4313      	orrs	r3, r2
 8005670:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005672:	697b      	ldr	r3, [r7, #20]
 8005674:	f023 030a 	bic.w	r3, r3, #10
 8005678:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800567a:	697a      	ldr	r2, [r7, #20]
 800567c:	68bb      	ldr	r3, [r7, #8]
 800567e:	4313      	orrs	r3, r2
 8005680:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	693a      	ldr	r2, [r7, #16]
 8005686:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	697a      	ldr	r2, [r7, #20]
 800568c:	621a      	str	r2, [r3, #32]
}
 800568e:	bf00      	nop
 8005690:	371c      	adds	r7, #28
 8005692:	46bd      	mov	sp, r7
 8005694:	bc80      	pop	{r7}
 8005696:	4770      	bx	lr

08005698 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005698:	b480      	push	{r7}
 800569a:	b087      	sub	sp, #28
 800569c:	af00      	add	r7, sp, #0
 800569e:	60f8      	str	r0, [r7, #12]
 80056a0:	60b9      	str	r1, [r7, #8]
 80056a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	6a1b      	ldr	r3, [r3, #32]
 80056a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	6a1b      	ldr	r3, [r3, #32]
 80056ae:	f023 0210 	bic.w	r2, r3, #16
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	699b      	ldr	r3, [r3, #24]
 80056ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80056bc:	693b      	ldr	r3, [r7, #16]
 80056be:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80056c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	031b      	lsls	r3, r3, #12
 80056c8:	693a      	ldr	r2, [r7, #16]
 80056ca:	4313      	orrs	r3, r2
 80056cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80056d4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	011b      	lsls	r3, r3, #4
 80056da:	697a      	ldr	r2, [r7, #20]
 80056dc:	4313      	orrs	r3, r2
 80056de:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	693a      	ldr	r2, [r7, #16]
 80056e4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	697a      	ldr	r2, [r7, #20]
 80056ea:	621a      	str	r2, [r3, #32]
}
 80056ec:	bf00      	nop
 80056ee:	371c      	adds	r7, #28
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bc80      	pop	{r7}
 80056f4:	4770      	bx	lr

080056f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80056f6:	b480      	push	{r7}
 80056f8:	b085      	sub	sp, #20
 80056fa:	af00      	add	r7, sp, #0
 80056fc:	6078      	str	r0, [r7, #4]
 80056fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	689b      	ldr	r3, [r3, #8]
 8005704:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800570c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800570e:	683a      	ldr	r2, [r7, #0]
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	4313      	orrs	r3, r2
 8005714:	f043 0307 	orr.w	r3, r3, #7
 8005718:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	68fa      	ldr	r2, [r7, #12]
 800571e:	609a      	str	r2, [r3, #8]
}
 8005720:	bf00      	nop
 8005722:	3714      	adds	r7, #20
 8005724:	46bd      	mov	sp, r7
 8005726:	bc80      	pop	{r7}
 8005728:	4770      	bx	lr

0800572a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800572a:	b480      	push	{r7}
 800572c:	b087      	sub	sp, #28
 800572e:	af00      	add	r7, sp, #0
 8005730:	60f8      	str	r0, [r7, #12]
 8005732:	60b9      	str	r1, [r7, #8]
 8005734:	607a      	str	r2, [r7, #4]
 8005736:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	689b      	ldr	r3, [r3, #8]
 800573c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800573e:	697b      	ldr	r3, [r7, #20]
 8005740:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005744:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	021a      	lsls	r2, r3, #8
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	431a      	orrs	r2, r3
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	4313      	orrs	r3, r2
 8005752:	697a      	ldr	r2, [r7, #20]
 8005754:	4313      	orrs	r3, r2
 8005756:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	697a      	ldr	r2, [r7, #20]
 800575c:	609a      	str	r2, [r3, #8]
}
 800575e:	bf00      	nop
 8005760:	371c      	adds	r7, #28
 8005762:	46bd      	mov	sp, r7
 8005764:	bc80      	pop	{r7}
 8005766:	4770      	bx	lr

08005768 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005768:	b480      	push	{r7}
 800576a:	b087      	sub	sp, #28
 800576c:	af00      	add	r7, sp, #0
 800576e:	60f8      	str	r0, [r7, #12]
 8005770:	60b9      	str	r1, [r7, #8]
 8005772:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	f003 031f 	and.w	r3, r3, #31
 800577a:	2201      	movs	r2, #1
 800577c:	fa02 f303 	lsl.w	r3, r2, r3
 8005780:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	6a1a      	ldr	r2, [r3, #32]
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	43db      	mvns	r3, r3
 800578a:	401a      	ands	r2, r3
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	6a1a      	ldr	r2, [r3, #32]
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	f003 031f 	and.w	r3, r3, #31
 800579a:	6879      	ldr	r1, [r7, #4]
 800579c:	fa01 f303 	lsl.w	r3, r1, r3
 80057a0:	431a      	orrs	r2, r3
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	621a      	str	r2, [r3, #32]
}
 80057a6:	bf00      	nop
 80057a8:	371c      	adds	r7, #28
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bc80      	pop	{r7}
 80057ae:	4770      	bx	lr

080057b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80057b0:	b480      	push	{r7}
 80057b2:	b085      	sub	sp, #20
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
 80057b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80057c0:	2b01      	cmp	r3, #1
 80057c2:	d101      	bne.n	80057c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80057c4:	2302      	movs	r3, #2
 80057c6:	e046      	b.n	8005856 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2201      	movs	r2, #1
 80057cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2202      	movs	r2, #2
 80057d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	685b      	ldr	r3, [r3, #4]
 80057de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	689b      	ldr	r3, [r3, #8]
 80057e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	68fa      	ldr	r2, [r7, #12]
 80057f6:	4313      	orrs	r3, r2
 80057f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	68fa      	ldr	r2, [r7, #12]
 8005800:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	4a16      	ldr	r2, [pc, #88]	@ (8005860 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d00e      	beq.n	800582a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005814:	d009      	beq.n	800582a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4a12      	ldr	r2, [pc, #72]	@ (8005864 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d004      	beq.n	800582a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a10      	ldr	r2, [pc, #64]	@ (8005868 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005826:	4293      	cmp	r3, r2
 8005828:	d10c      	bne.n	8005844 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800582a:	68bb      	ldr	r3, [r7, #8]
 800582c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005830:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	68ba      	ldr	r2, [r7, #8]
 8005838:	4313      	orrs	r3, r2
 800583a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	68ba      	ldr	r2, [r7, #8]
 8005842:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2201      	movs	r2, #1
 8005848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2200      	movs	r2, #0
 8005850:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005854:	2300      	movs	r3, #0
}
 8005856:	4618      	mov	r0, r3
 8005858:	3714      	adds	r7, #20
 800585a:	46bd      	mov	sp, r7
 800585c:	bc80      	pop	{r7}
 800585e:	4770      	bx	lr
 8005860:	40012c00 	.word	0x40012c00
 8005864:	40000400 	.word	0x40000400
 8005868:	40000800 	.word	0x40000800

0800586c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800586c:	b480      	push	{r7}
 800586e:	b083      	sub	sp, #12
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005874:	bf00      	nop
 8005876:	370c      	adds	r7, #12
 8005878:	46bd      	mov	sp, r7
 800587a:	bc80      	pop	{r7}
 800587c:	4770      	bx	lr

0800587e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800587e:	b480      	push	{r7}
 8005880:	b083      	sub	sp, #12
 8005882:	af00      	add	r7, sp, #0
 8005884:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005886:	bf00      	nop
 8005888:	370c      	adds	r7, #12
 800588a:	46bd      	mov	sp, r7
 800588c:	bc80      	pop	{r7}
 800588e:	4770      	bx	lr

08005890 <SEND_4_BIT>:
 */

#include "LCD_16x2_PARALLEL.h"

void SEND_4_BIT(char data, uint8_t rsPin)//rs=0 yra instruction register o HIGH(1) data register
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b082      	sub	sp, #8
 8005894:	af00      	add	r7, sp, #0
 8005896:	4603      	mov	r3, r0
 8005898:	460a      	mov	r2, r1
 800589a:	71fb      	strb	r3, [r7, #7]
 800589c:	4613      	mov	r3, r2
 800589e:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, rsPin);
 80058a0:	79bb      	ldrb	r3, [r7, #6]
 80058a2:	461a      	mov	r2, r3
 80058a4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80058a8:	4823      	ldr	r0, [pc, #140]	@ (8005938 <SEND_4_BIT+0xa8>)
 80058aa:	f7fe faf6 	bl	8003e9a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, RESET);
 80058ae:	2200      	movs	r2, #0
 80058b0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80058b4:	4820      	ldr	r0, [pc, #128]	@ (8005938 <SEND_4_BIT+0xa8>)
 80058b6:	f7fe faf0 	bl	8003e9a <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, (data>>0)&0x1);
 80058ba:	79fb      	ldrb	r3, [r7, #7]
 80058bc:	f003 0301 	and.w	r3, r3, #1
 80058c0:	b2db      	uxtb	r3, r3
 80058c2:	461a      	mov	r2, r3
 80058c4:	2120      	movs	r1, #32
 80058c6:	481d      	ldr	r0, [pc, #116]	@ (800593c <SEND_4_BIT+0xac>)
 80058c8:	f7fe fae7 	bl	8003e9a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, (data>>1)&0x1);
 80058cc:	79fb      	ldrb	r3, [r7, #7]
 80058ce:	085b      	lsrs	r3, r3, #1
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	f003 0301 	and.w	r3, r3, #1
 80058d6:	b2db      	uxtb	r3, r3
 80058d8:	461a      	mov	r2, r3
 80058da:	2140      	movs	r1, #64	@ 0x40
 80058dc:	4817      	ldr	r0, [pc, #92]	@ (800593c <SEND_4_BIT+0xac>)
 80058de:	f7fe fadc 	bl	8003e9a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, (data>>2)&0x1);
 80058e2:	79fb      	ldrb	r3, [r7, #7]
 80058e4:	089b      	lsrs	r3, r3, #2
 80058e6:	b2db      	uxtb	r3, r3
 80058e8:	f003 0301 	and.w	r3, r3, #1
 80058ec:	b2db      	uxtb	r3, r3
 80058ee:	461a      	mov	r2, r3
 80058f0:	2180      	movs	r1, #128	@ 0x80
 80058f2:	4812      	ldr	r0, [pc, #72]	@ (800593c <SEND_4_BIT+0xac>)
 80058f4:	f7fe fad1 	bl	8003e9a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, (data>>3)&0x1);
 80058f8:	79fb      	ldrb	r3, [r7, #7]
 80058fa:	08db      	lsrs	r3, r3, #3
 80058fc:	b2db      	uxtb	r3, r3
 80058fe:	f003 0301 	and.w	r3, r3, #1
 8005902:	b2db      	uxtb	r3, r3
 8005904:	461a      	mov	r2, r3
 8005906:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800590a:	480c      	ldr	r0, [pc, #48]	@ (800593c <SEND_4_BIT+0xac>)
 800590c:	f7fe fac5 	bl	8003e9a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, SET);
 8005910:	2201      	movs	r2, #1
 8005912:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005916:	4808      	ldr	r0, [pc, #32]	@ (8005938 <SEND_4_BIT+0xa8>)
 8005918:	f7fe fabf 	bl	8003e9a <HAL_GPIO_WritePin>
	DELAY_US(500); // Allow LCD to latch
 800591c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005920:	f7fb fef5 	bl	800170e <DELAY_US>
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, RESET);
 8005924:	2200      	movs	r2, #0
 8005926:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800592a:	4803      	ldr	r0, [pc, #12]	@ (8005938 <SEND_4_BIT+0xa8>)
 800592c:	f7fe fab5 	bl	8003e9a <HAL_GPIO_WritePin>

}
 8005930:	bf00      	nop
 8005932:	3708      	adds	r7, #8
 8005934:	46bd      	mov	sp, r7
 8005936:	bd80      	pop	{r7, pc}
 8005938:	40010800 	.word	0x40010800
 800593c:	40010c00 	.word	0x40010c00

08005940 <LCD_SEND_COMMAND>:

void LCD_SEND_COMMAND(char komanda)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b082      	sub	sp, #8
 8005944:	af00      	add	r7, sp, #0
 8005946:	4603      	mov	r3, r0
 8005948:	71fb      	strb	r3, [r7, #7]
	//upper
	static char siuntimas;
	siuntimas=(komanda>>4)&0x0f;
 800594a:	79fb      	ldrb	r3, [r7, #7]
 800594c:	091b      	lsrs	r3, r3, #4
 800594e:	b2da      	uxtb	r2, r3
 8005950:	4b13      	ldr	r3, [pc, #76]	@ (80059a0 <LCD_SEND_COMMAND+0x60>)
 8005952:	701a      	strb	r2, [r3, #0]
	SEND_4_BIT(siuntimas, LCD_RS_INSTRUCTION);
 8005954:	4b12      	ldr	r3, [pc, #72]	@ (80059a0 <LCD_SEND_COMMAND+0x60>)
 8005956:	781b      	ldrb	r3, [r3, #0]
 8005958:	2100      	movs	r1, #0
 800595a:	4618      	mov	r0, r3
 800595c:	f7ff ff98 	bl	8005890 <SEND_4_BIT>

	//lower
	siuntimas=(komanda)&0x0f;
 8005960:	79fb      	ldrb	r3, [r7, #7]
 8005962:	f003 030f 	and.w	r3, r3, #15
 8005966:	b2da      	uxtb	r2, r3
 8005968:	4b0d      	ldr	r3, [pc, #52]	@ (80059a0 <LCD_SEND_COMMAND+0x60>)
 800596a:	701a      	strb	r2, [r3, #0]
	SEND_4_BIT(siuntimas, LCD_RS_INSTRUCTION);
 800596c:	4b0c      	ldr	r3, [pc, #48]	@ (80059a0 <LCD_SEND_COMMAND+0x60>)
 800596e:	781b      	ldrb	r3, [r3, #0]
 8005970:	2100      	movs	r1, #0
 8005972:	4618      	mov	r0, r3
 8005974:	f7ff ff8c 	bl	8005890 <SEND_4_BIT>
	if (komanda == 0x01 || komanda == 0x02) {
 8005978:	79fb      	ldrb	r3, [r7, #7]
 800597a:	2b01      	cmp	r3, #1
 800597c:	d002      	beq.n	8005984 <LCD_SEND_COMMAND+0x44>
 800597e:	79fb      	ldrb	r3, [r7, #7]
 8005980:	2b02      	cmp	r3, #2
 8005982:	d103      	bne.n	800598c <LCD_SEND_COMMAND+0x4c>
		HAL_Delay(2); // These are extra slow
 8005984:	2002      	movs	r0, #2
 8005986:	f7fc fd4d 	bl	8002424 <HAL_Delay>
 800598a:	e004      	b.n	8005996 <LCD_SEND_COMMAND+0x56>
	} else {
		DELAY_US(300); // All other commands
 800598c:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8005990:	f7fb febd 	bl	800170e <DELAY_US>
	}
}
 8005994:	bf00      	nop
 8005996:	bf00      	nop
 8005998:	3708      	adds	r7, #8
 800599a:	46bd      	mov	sp, r7
 800599c:	bd80      	pop	{r7, pc}
 800599e:	bf00      	nop
 80059a0:	200002f4 	.word	0x200002f4

080059a4 <LCD_SEND_DATA>:
void LCD_SEND_DATA(char komanda)
{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b082      	sub	sp, #8
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	4603      	mov	r3, r0
 80059ac:	71fb      	strb	r3, [r7, #7]
	//upper
	static char siuntimas;
	siuntimas=(komanda>>4)&0x0f;
 80059ae:	79fb      	ldrb	r3, [r7, #7]
 80059b0:	091b      	lsrs	r3, r3, #4
 80059b2:	b2da      	uxtb	r2, r3
 80059b4:	4b0b      	ldr	r3, [pc, #44]	@ (80059e4 <LCD_SEND_DATA+0x40>)
 80059b6:	701a      	strb	r2, [r3, #0]
	SEND_4_BIT(siuntimas, LCD_RS_DATA);
 80059b8:	4b0a      	ldr	r3, [pc, #40]	@ (80059e4 <LCD_SEND_DATA+0x40>)
 80059ba:	781b      	ldrb	r3, [r3, #0]
 80059bc:	2101      	movs	r1, #1
 80059be:	4618      	mov	r0, r3
 80059c0:	f7ff ff66 	bl	8005890 <SEND_4_BIT>

	//lower
	siuntimas=(komanda)&0x0f;
 80059c4:	79fb      	ldrb	r3, [r7, #7]
 80059c6:	f003 030f 	and.w	r3, r3, #15
 80059ca:	b2da      	uxtb	r2, r3
 80059cc:	4b05      	ldr	r3, [pc, #20]	@ (80059e4 <LCD_SEND_DATA+0x40>)
 80059ce:	701a      	strb	r2, [r3, #0]
	SEND_4_BIT(siuntimas, LCD_RS_DATA);
 80059d0:	4b04      	ldr	r3, [pc, #16]	@ (80059e4 <LCD_SEND_DATA+0x40>)
 80059d2:	781b      	ldrb	r3, [r3, #0]
 80059d4:	2101      	movs	r1, #1
 80059d6:	4618      	mov	r0, r3
 80059d8:	f7ff ff5a 	bl	8005890 <SEND_4_BIT>
}
 80059dc:	bf00      	nop
 80059de:	3708      	adds	r7, #8
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd80      	pop	{r7, pc}
 80059e4:	200002f5 	.word	0x200002f5

080059e8 <LCD_CLEAR>:

void LCD_CLEAR()
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	af00      	add	r7, sp, #0
	LCD_SEND_COMMAND(LCD_DISPLAY_CLEAR);
 80059ec:	2001      	movs	r0, #1
 80059ee:	f7ff ffa7 	bl	8005940 <LCD_SEND_COMMAND>
}
 80059f2:	bf00      	nop
 80059f4:	bd80      	pop	{r7, pc}
	...

080059f8 <LCD_Init>:
	}
	LCD_SEND_COMMAND(LCD_RETURN_HOME);
}

void LCD_Init()
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin,GPIO_PIN_RESET);
 80059fc:	2200      	movs	r2, #0
 80059fe:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8005a02:	4827      	ldr	r0, [pc, #156]	@ (8005aa0 <LCD_Init+0xa8>)
 8005a04:	f7fe fa49 	bl	8003e9a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin,GPIO_PIN_RESET);
 8005a08:	2200      	movs	r2, #0
 8005a0a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005a0e:	4824      	ldr	r0, [pc, #144]	@ (8005aa0 <LCD_Init+0xa8>)
 8005a10:	f7fe fa43 	bl	8003e9a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, 0);
 8005a14:	2200      	movs	r2, #0
 8005a16:	2120      	movs	r1, #32
 8005a18:	4822      	ldr	r0, [pc, #136]	@ (8005aa4 <LCD_Init+0xac>)
 8005a1a:	f7fe fa3e 	bl	8003e9a <HAL_GPIO_WritePin>
 	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, 0);
 8005a1e:	2200      	movs	r2, #0
 8005a20:	2140      	movs	r1, #64	@ 0x40
 8005a22:	4820      	ldr	r0, [pc, #128]	@ (8005aa4 <LCD_Init+0xac>)
 8005a24:	f7fe fa39 	bl	8003e9a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, 0);
 8005a28:	2200      	movs	r2, #0
 8005a2a:	2180      	movs	r1, #128	@ 0x80
 8005a2c:	481d      	ldr	r0, [pc, #116]	@ (8005aa4 <LCD_Init+0xac>)
 8005a2e:	f7fe fa34 	bl	8003e9a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, 0);
 8005a32:	2200      	movs	r2, #0
 8005a34:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005a38:	481a      	ldr	r0, [pc, #104]	@ (8005aa4 <LCD_Init+0xac>)
 8005a3a:	f7fe fa2e 	bl	8003e9a <HAL_GPIO_WritePin>

    HAL_Delay(200); // Wait >40ms after power-on
 8005a3e:	20c8      	movs	r0, #200	@ 0xc8
 8005a40:	f7fc fcf0 	bl	8002424 <HAL_Delay>
    SEND_4_BIT(0x3, LCD_RS_INSTRUCTION);
 8005a44:	2100      	movs	r1, #0
 8005a46:	2003      	movs	r0, #3
 8005a48:	f7ff ff22 	bl	8005890 <SEND_4_BIT>
    HAL_Delay(2);
 8005a4c:	2002      	movs	r0, #2
 8005a4e:	f7fc fce9 	bl	8002424 <HAL_Delay>
    SEND_4_BIT(0x3, LCD_RS_INSTRUCTION);
 8005a52:	2100      	movs	r1, #0
 8005a54:	2003      	movs	r0, #3
 8005a56:	f7ff ff1b 	bl	8005890 <SEND_4_BIT>
    HAL_Delay(2);
 8005a5a:	2002      	movs	r0, #2
 8005a5c:	f7fc fce2 	bl	8002424 <HAL_Delay>
    SEND_4_BIT(0x3, LCD_RS_INSTRUCTION);
 8005a60:	2100      	movs	r1, #0
 8005a62:	2003      	movs	r0, #3
 8005a64:	f7ff ff14 	bl	8005890 <SEND_4_BIT>
    HAL_Delay(2);
 8005a68:	2002      	movs	r0, #2
 8005a6a:	f7fc fcdb 	bl	8002424 <HAL_Delay>
    SEND_4_BIT(0x2, LCD_RS_INSTRUCTION);
 8005a6e:	2100      	movs	r1, #0
 8005a70:	2002      	movs	r0, #2
 8005a72:	f7ff ff0d 	bl	8005890 <SEND_4_BIT>
    HAL_Delay(10);
 8005a76:	200a      	movs	r0, #10
 8005a78:	f7fc fcd4 	bl	8002424 <HAL_Delay>

    //4 bit interface started
    LCD_SEND_COMMAND(0x28);  // Function Set: 4-bit, 2 lines, 5x8 dots
 8005a7c:	2028      	movs	r0, #40	@ 0x28
 8005a7e:	f7ff ff5f 	bl	8005940 <LCD_SEND_COMMAND>
	// From now on: full commands (2 x 4-bit transfers)
    LCD_SEND_COMMAND(0x08);  // Display OFF (D=0, C=0, B=0)
 8005a82:	2008      	movs	r0, #8
 8005a84:	f7ff ff5c 	bl	8005940 <LCD_SEND_COMMAND>
    LCD_SEND_COMMAND(0x01);  // Clear Display
 8005a88:	2001      	movs	r0, #1
 8005a8a:	f7ff ff59 	bl	8005940 <LCD_SEND_COMMAND>
    LCD_SEND_COMMAND(0x06);  // Entry Mode Set: Increment, No shift
 8005a8e:	2006      	movs	r0, #6
 8005a90:	f7ff ff56 	bl	8005940 <LCD_SEND_COMMAND>
    LCD_SEND_COMMAND(0x0C);  // Display ON, Cursor OFF, Blink OFF
 8005a94:	200c      	movs	r0, #12
 8005a96:	f7ff ff53 	bl	8005940 <LCD_SEND_COMMAND>
}
 8005a9a:	bf00      	nop
 8005a9c:	bd80      	pop	{r7, pc}
 8005a9e:	bf00      	nop
 8005aa0:	40010800 	.word	0x40010800
 8005aa4:	40010c00 	.word	0x40010c00

08005aa8 <LCD_SEND_STR>:

void LCD_SEND_STR(const char data[], uint8_t place, uint8_t level)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b082      	sub	sp, #8
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
 8005ab0:	460b      	mov	r3, r1
 8005ab2:	70fb      	strb	r3, [r7, #3]
 8005ab4:	4613      	mov	r3, r2
 8005ab6:	70bb      	strb	r3, [r7, #2]
	/*
	 * @brief Offset from left side and level 0 - top and 1 - bottom
	 */
	if(level==1)
 8005ab8:	78bb      	ldrb	r3, [r7, #2]
 8005aba:	2b01      	cmp	r3, #1
 8005abc:	d106      	bne.n	8005acc <LCD_SEND_STR+0x24>
	{
		LCD_SEND_COMMAND(0xC0+place);
 8005abe:	78fb      	ldrb	r3, [r7, #3]
 8005ac0:	3b40      	subs	r3, #64	@ 0x40
 8005ac2:	b2db      	uxtb	r3, r3
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	f7ff ff3b 	bl	8005940 <LCD_SEND_COMMAND>
 8005aca:	e005      	b.n	8005ad8 <LCD_SEND_STR+0x30>
	}
	else LCD_SEND_COMMAND(0x80+place);
 8005acc:	78fb      	ldrb	r3, [r7, #3]
 8005ace:	3b80      	subs	r3, #128	@ 0x80
 8005ad0:	b2db      	uxtb	r3, r3
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	f7ff ff34 	bl	8005940 <LCD_SEND_COMMAND>
	//kai N=high 2 line tai 1 line 0-4F o 2 0-27h   40-67h
	// KAI level 0 tai pirmas kai 1 tai antras levelis
	static uint8_t x;
	x = 0;
 8005ad8:	4b0f      	ldr	r3, [pc, #60]	@ (8005b18 <LCD_SEND_STR+0x70>)
 8005ada:	2200      	movs	r2, #0
 8005adc:	701a      	strb	r2, [r3, #0]
	while(data[x]!='\0')
 8005ade:	e00e      	b.n	8005afe <LCD_SEND_STR+0x56>
	{
		LCD_SEND_DATA(data[x]);
 8005ae0:	4b0d      	ldr	r3, [pc, #52]	@ (8005b18 <LCD_SEND_STR+0x70>)
 8005ae2:	781b      	ldrb	r3, [r3, #0]
 8005ae4:	461a      	mov	r2, r3
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	4413      	add	r3, r2
 8005aea:	781b      	ldrb	r3, [r3, #0]
 8005aec:	4618      	mov	r0, r3
 8005aee:	f7ff ff59 	bl	80059a4 <LCD_SEND_DATA>
		x++;
 8005af2:	4b09      	ldr	r3, [pc, #36]	@ (8005b18 <LCD_SEND_STR+0x70>)
 8005af4:	781b      	ldrb	r3, [r3, #0]
 8005af6:	3301      	adds	r3, #1
 8005af8:	b2da      	uxtb	r2, r3
 8005afa:	4b07      	ldr	r3, [pc, #28]	@ (8005b18 <LCD_SEND_STR+0x70>)
 8005afc:	701a      	strb	r2, [r3, #0]
	while(data[x]!='\0')
 8005afe:	4b06      	ldr	r3, [pc, #24]	@ (8005b18 <LCD_SEND_STR+0x70>)
 8005b00:	781b      	ldrb	r3, [r3, #0]
 8005b02:	461a      	mov	r2, r3
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	4413      	add	r3, r2
 8005b08:	781b      	ldrb	r3, [r3, #0]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d1e8      	bne.n	8005ae0 <LCD_SEND_STR+0x38>
	}
}
 8005b0e:	bf00      	nop
 8005b10:	bf00      	nop
 8005b12:	3708      	adds	r7, #8
 8005b14:	46bd      	mov	sp, r7
 8005b16:	bd80      	pop	{r7, pc}
 8005b18:	200002f6 	.word	0x200002f6

08005b1c <siprintf>:
 8005b1c:	b40e      	push	{r1, r2, r3}
 8005b1e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005b22:	b510      	push	{r4, lr}
 8005b24:	2400      	movs	r4, #0
 8005b26:	b09d      	sub	sp, #116	@ 0x74
 8005b28:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005b2a:	9002      	str	r0, [sp, #8]
 8005b2c:	9006      	str	r0, [sp, #24]
 8005b2e:	9107      	str	r1, [sp, #28]
 8005b30:	9104      	str	r1, [sp, #16]
 8005b32:	4809      	ldr	r0, [pc, #36]	@ (8005b58 <siprintf+0x3c>)
 8005b34:	4909      	ldr	r1, [pc, #36]	@ (8005b5c <siprintf+0x40>)
 8005b36:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b3a:	9105      	str	r1, [sp, #20]
 8005b3c:	6800      	ldr	r0, [r0, #0]
 8005b3e:	a902      	add	r1, sp, #8
 8005b40:	9301      	str	r3, [sp, #4]
 8005b42:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005b44:	f000 f9ac 	bl	8005ea0 <_svfiprintf_r>
 8005b48:	9b02      	ldr	r3, [sp, #8]
 8005b4a:	701c      	strb	r4, [r3, #0]
 8005b4c:	b01d      	add	sp, #116	@ 0x74
 8005b4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b52:	b003      	add	sp, #12
 8005b54:	4770      	bx	lr
 8005b56:	bf00      	nop
 8005b58:	20000018 	.word	0x20000018
 8005b5c:	ffff0208 	.word	0xffff0208

08005b60 <memmove>:
 8005b60:	4288      	cmp	r0, r1
 8005b62:	b510      	push	{r4, lr}
 8005b64:	eb01 0402 	add.w	r4, r1, r2
 8005b68:	d902      	bls.n	8005b70 <memmove+0x10>
 8005b6a:	4284      	cmp	r4, r0
 8005b6c:	4623      	mov	r3, r4
 8005b6e:	d807      	bhi.n	8005b80 <memmove+0x20>
 8005b70:	1e43      	subs	r3, r0, #1
 8005b72:	42a1      	cmp	r1, r4
 8005b74:	d008      	beq.n	8005b88 <memmove+0x28>
 8005b76:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005b7a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005b7e:	e7f8      	b.n	8005b72 <memmove+0x12>
 8005b80:	4601      	mov	r1, r0
 8005b82:	4402      	add	r2, r0
 8005b84:	428a      	cmp	r2, r1
 8005b86:	d100      	bne.n	8005b8a <memmove+0x2a>
 8005b88:	bd10      	pop	{r4, pc}
 8005b8a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005b8e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005b92:	e7f7      	b.n	8005b84 <memmove+0x24>

08005b94 <memset>:
 8005b94:	4603      	mov	r3, r0
 8005b96:	4402      	add	r2, r0
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d100      	bne.n	8005b9e <memset+0xa>
 8005b9c:	4770      	bx	lr
 8005b9e:	f803 1b01 	strb.w	r1, [r3], #1
 8005ba2:	e7f9      	b.n	8005b98 <memset+0x4>

08005ba4 <__errno>:
 8005ba4:	4b01      	ldr	r3, [pc, #4]	@ (8005bac <__errno+0x8>)
 8005ba6:	6818      	ldr	r0, [r3, #0]
 8005ba8:	4770      	bx	lr
 8005baa:	bf00      	nop
 8005bac:	20000018 	.word	0x20000018

08005bb0 <__libc_init_array>:
 8005bb0:	b570      	push	{r4, r5, r6, lr}
 8005bb2:	2600      	movs	r6, #0
 8005bb4:	4d0c      	ldr	r5, [pc, #48]	@ (8005be8 <__libc_init_array+0x38>)
 8005bb6:	4c0d      	ldr	r4, [pc, #52]	@ (8005bec <__libc_init_array+0x3c>)
 8005bb8:	1b64      	subs	r4, r4, r5
 8005bba:	10a4      	asrs	r4, r4, #2
 8005bbc:	42a6      	cmp	r6, r4
 8005bbe:	d109      	bne.n	8005bd4 <__libc_init_array+0x24>
 8005bc0:	f000 fc5c 	bl	800647c <_init>
 8005bc4:	2600      	movs	r6, #0
 8005bc6:	4d0a      	ldr	r5, [pc, #40]	@ (8005bf0 <__libc_init_array+0x40>)
 8005bc8:	4c0a      	ldr	r4, [pc, #40]	@ (8005bf4 <__libc_init_array+0x44>)
 8005bca:	1b64      	subs	r4, r4, r5
 8005bcc:	10a4      	asrs	r4, r4, #2
 8005bce:	42a6      	cmp	r6, r4
 8005bd0:	d105      	bne.n	8005bde <__libc_init_array+0x2e>
 8005bd2:	bd70      	pop	{r4, r5, r6, pc}
 8005bd4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005bd8:	4798      	blx	r3
 8005bda:	3601      	adds	r6, #1
 8005bdc:	e7ee      	b.n	8005bbc <__libc_init_array+0xc>
 8005bde:	f855 3b04 	ldr.w	r3, [r5], #4
 8005be2:	4798      	blx	r3
 8005be4:	3601      	adds	r6, #1
 8005be6:	e7f2      	b.n	8005bce <__libc_init_array+0x1e>
 8005be8:	08006598 	.word	0x08006598
 8005bec:	08006598 	.word	0x08006598
 8005bf0:	08006598 	.word	0x08006598
 8005bf4:	0800659c 	.word	0x0800659c

08005bf8 <__retarget_lock_acquire_recursive>:
 8005bf8:	4770      	bx	lr

08005bfa <__retarget_lock_release_recursive>:
 8005bfa:	4770      	bx	lr

08005bfc <_free_r>:
 8005bfc:	b538      	push	{r3, r4, r5, lr}
 8005bfe:	4605      	mov	r5, r0
 8005c00:	2900      	cmp	r1, #0
 8005c02:	d040      	beq.n	8005c86 <_free_r+0x8a>
 8005c04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c08:	1f0c      	subs	r4, r1, #4
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	bfb8      	it	lt
 8005c0e:	18e4      	addlt	r4, r4, r3
 8005c10:	f000 f8de 	bl	8005dd0 <__malloc_lock>
 8005c14:	4a1c      	ldr	r2, [pc, #112]	@ (8005c88 <_free_r+0x8c>)
 8005c16:	6813      	ldr	r3, [r2, #0]
 8005c18:	b933      	cbnz	r3, 8005c28 <_free_r+0x2c>
 8005c1a:	6063      	str	r3, [r4, #4]
 8005c1c:	6014      	str	r4, [r2, #0]
 8005c1e:	4628      	mov	r0, r5
 8005c20:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005c24:	f000 b8da 	b.w	8005ddc <__malloc_unlock>
 8005c28:	42a3      	cmp	r3, r4
 8005c2a:	d908      	bls.n	8005c3e <_free_r+0x42>
 8005c2c:	6820      	ldr	r0, [r4, #0]
 8005c2e:	1821      	adds	r1, r4, r0
 8005c30:	428b      	cmp	r3, r1
 8005c32:	bf01      	itttt	eq
 8005c34:	6819      	ldreq	r1, [r3, #0]
 8005c36:	685b      	ldreq	r3, [r3, #4]
 8005c38:	1809      	addeq	r1, r1, r0
 8005c3a:	6021      	streq	r1, [r4, #0]
 8005c3c:	e7ed      	b.n	8005c1a <_free_r+0x1e>
 8005c3e:	461a      	mov	r2, r3
 8005c40:	685b      	ldr	r3, [r3, #4]
 8005c42:	b10b      	cbz	r3, 8005c48 <_free_r+0x4c>
 8005c44:	42a3      	cmp	r3, r4
 8005c46:	d9fa      	bls.n	8005c3e <_free_r+0x42>
 8005c48:	6811      	ldr	r1, [r2, #0]
 8005c4a:	1850      	adds	r0, r2, r1
 8005c4c:	42a0      	cmp	r0, r4
 8005c4e:	d10b      	bne.n	8005c68 <_free_r+0x6c>
 8005c50:	6820      	ldr	r0, [r4, #0]
 8005c52:	4401      	add	r1, r0
 8005c54:	1850      	adds	r0, r2, r1
 8005c56:	4283      	cmp	r3, r0
 8005c58:	6011      	str	r1, [r2, #0]
 8005c5a:	d1e0      	bne.n	8005c1e <_free_r+0x22>
 8005c5c:	6818      	ldr	r0, [r3, #0]
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	4408      	add	r0, r1
 8005c62:	6010      	str	r0, [r2, #0]
 8005c64:	6053      	str	r3, [r2, #4]
 8005c66:	e7da      	b.n	8005c1e <_free_r+0x22>
 8005c68:	d902      	bls.n	8005c70 <_free_r+0x74>
 8005c6a:	230c      	movs	r3, #12
 8005c6c:	602b      	str	r3, [r5, #0]
 8005c6e:	e7d6      	b.n	8005c1e <_free_r+0x22>
 8005c70:	6820      	ldr	r0, [r4, #0]
 8005c72:	1821      	adds	r1, r4, r0
 8005c74:	428b      	cmp	r3, r1
 8005c76:	bf01      	itttt	eq
 8005c78:	6819      	ldreq	r1, [r3, #0]
 8005c7a:	685b      	ldreq	r3, [r3, #4]
 8005c7c:	1809      	addeq	r1, r1, r0
 8005c7e:	6021      	streq	r1, [r4, #0]
 8005c80:	6063      	str	r3, [r4, #4]
 8005c82:	6054      	str	r4, [r2, #4]
 8005c84:	e7cb      	b.n	8005c1e <_free_r+0x22>
 8005c86:	bd38      	pop	{r3, r4, r5, pc}
 8005c88:	2000043c 	.word	0x2000043c

08005c8c <sbrk_aligned>:
 8005c8c:	b570      	push	{r4, r5, r6, lr}
 8005c8e:	4e0f      	ldr	r6, [pc, #60]	@ (8005ccc <sbrk_aligned+0x40>)
 8005c90:	460c      	mov	r4, r1
 8005c92:	6831      	ldr	r1, [r6, #0]
 8005c94:	4605      	mov	r5, r0
 8005c96:	b911      	cbnz	r1, 8005c9e <sbrk_aligned+0x12>
 8005c98:	f000 fb8e 	bl	80063b8 <_sbrk_r>
 8005c9c:	6030      	str	r0, [r6, #0]
 8005c9e:	4621      	mov	r1, r4
 8005ca0:	4628      	mov	r0, r5
 8005ca2:	f000 fb89 	bl	80063b8 <_sbrk_r>
 8005ca6:	1c43      	adds	r3, r0, #1
 8005ca8:	d103      	bne.n	8005cb2 <sbrk_aligned+0x26>
 8005caa:	f04f 34ff 	mov.w	r4, #4294967295
 8005cae:	4620      	mov	r0, r4
 8005cb0:	bd70      	pop	{r4, r5, r6, pc}
 8005cb2:	1cc4      	adds	r4, r0, #3
 8005cb4:	f024 0403 	bic.w	r4, r4, #3
 8005cb8:	42a0      	cmp	r0, r4
 8005cba:	d0f8      	beq.n	8005cae <sbrk_aligned+0x22>
 8005cbc:	1a21      	subs	r1, r4, r0
 8005cbe:	4628      	mov	r0, r5
 8005cc0:	f000 fb7a 	bl	80063b8 <_sbrk_r>
 8005cc4:	3001      	adds	r0, #1
 8005cc6:	d1f2      	bne.n	8005cae <sbrk_aligned+0x22>
 8005cc8:	e7ef      	b.n	8005caa <sbrk_aligned+0x1e>
 8005cca:	bf00      	nop
 8005ccc:	20000438 	.word	0x20000438

08005cd0 <_malloc_r>:
 8005cd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005cd4:	1ccd      	adds	r5, r1, #3
 8005cd6:	f025 0503 	bic.w	r5, r5, #3
 8005cda:	3508      	adds	r5, #8
 8005cdc:	2d0c      	cmp	r5, #12
 8005cde:	bf38      	it	cc
 8005ce0:	250c      	movcc	r5, #12
 8005ce2:	2d00      	cmp	r5, #0
 8005ce4:	4606      	mov	r6, r0
 8005ce6:	db01      	blt.n	8005cec <_malloc_r+0x1c>
 8005ce8:	42a9      	cmp	r1, r5
 8005cea:	d904      	bls.n	8005cf6 <_malloc_r+0x26>
 8005cec:	230c      	movs	r3, #12
 8005cee:	6033      	str	r3, [r6, #0]
 8005cf0:	2000      	movs	r0, #0
 8005cf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005cf6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005dcc <_malloc_r+0xfc>
 8005cfa:	f000 f869 	bl	8005dd0 <__malloc_lock>
 8005cfe:	f8d8 3000 	ldr.w	r3, [r8]
 8005d02:	461c      	mov	r4, r3
 8005d04:	bb44      	cbnz	r4, 8005d58 <_malloc_r+0x88>
 8005d06:	4629      	mov	r1, r5
 8005d08:	4630      	mov	r0, r6
 8005d0a:	f7ff ffbf 	bl	8005c8c <sbrk_aligned>
 8005d0e:	1c43      	adds	r3, r0, #1
 8005d10:	4604      	mov	r4, r0
 8005d12:	d158      	bne.n	8005dc6 <_malloc_r+0xf6>
 8005d14:	f8d8 4000 	ldr.w	r4, [r8]
 8005d18:	4627      	mov	r7, r4
 8005d1a:	2f00      	cmp	r7, #0
 8005d1c:	d143      	bne.n	8005da6 <_malloc_r+0xd6>
 8005d1e:	2c00      	cmp	r4, #0
 8005d20:	d04b      	beq.n	8005dba <_malloc_r+0xea>
 8005d22:	6823      	ldr	r3, [r4, #0]
 8005d24:	4639      	mov	r1, r7
 8005d26:	4630      	mov	r0, r6
 8005d28:	eb04 0903 	add.w	r9, r4, r3
 8005d2c:	f000 fb44 	bl	80063b8 <_sbrk_r>
 8005d30:	4581      	cmp	r9, r0
 8005d32:	d142      	bne.n	8005dba <_malloc_r+0xea>
 8005d34:	6821      	ldr	r1, [r4, #0]
 8005d36:	4630      	mov	r0, r6
 8005d38:	1a6d      	subs	r5, r5, r1
 8005d3a:	4629      	mov	r1, r5
 8005d3c:	f7ff ffa6 	bl	8005c8c <sbrk_aligned>
 8005d40:	3001      	adds	r0, #1
 8005d42:	d03a      	beq.n	8005dba <_malloc_r+0xea>
 8005d44:	6823      	ldr	r3, [r4, #0]
 8005d46:	442b      	add	r3, r5
 8005d48:	6023      	str	r3, [r4, #0]
 8005d4a:	f8d8 3000 	ldr.w	r3, [r8]
 8005d4e:	685a      	ldr	r2, [r3, #4]
 8005d50:	bb62      	cbnz	r2, 8005dac <_malloc_r+0xdc>
 8005d52:	f8c8 7000 	str.w	r7, [r8]
 8005d56:	e00f      	b.n	8005d78 <_malloc_r+0xa8>
 8005d58:	6822      	ldr	r2, [r4, #0]
 8005d5a:	1b52      	subs	r2, r2, r5
 8005d5c:	d420      	bmi.n	8005da0 <_malloc_r+0xd0>
 8005d5e:	2a0b      	cmp	r2, #11
 8005d60:	d917      	bls.n	8005d92 <_malloc_r+0xc2>
 8005d62:	1961      	adds	r1, r4, r5
 8005d64:	42a3      	cmp	r3, r4
 8005d66:	6025      	str	r5, [r4, #0]
 8005d68:	bf18      	it	ne
 8005d6a:	6059      	strne	r1, [r3, #4]
 8005d6c:	6863      	ldr	r3, [r4, #4]
 8005d6e:	bf08      	it	eq
 8005d70:	f8c8 1000 	streq.w	r1, [r8]
 8005d74:	5162      	str	r2, [r4, r5]
 8005d76:	604b      	str	r3, [r1, #4]
 8005d78:	4630      	mov	r0, r6
 8005d7a:	f000 f82f 	bl	8005ddc <__malloc_unlock>
 8005d7e:	f104 000b 	add.w	r0, r4, #11
 8005d82:	1d23      	adds	r3, r4, #4
 8005d84:	f020 0007 	bic.w	r0, r0, #7
 8005d88:	1ac2      	subs	r2, r0, r3
 8005d8a:	bf1c      	itt	ne
 8005d8c:	1a1b      	subne	r3, r3, r0
 8005d8e:	50a3      	strne	r3, [r4, r2]
 8005d90:	e7af      	b.n	8005cf2 <_malloc_r+0x22>
 8005d92:	6862      	ldr	r2, [r4, #4]
 8005d94:	42a3      	cmp	r3, r4
 8005d96:	bf0c      	ite	eq
 8005d98:	f8c8 2000 	streq.w	r2, [r8]
 8005d9c:	605a      	strne	r2, [r3, #4]
 8005d9e:	e7eb      	b.n	8005d78 <_malloc_r+0xa8>
 8005da0:	4623      	mov	r3, r4
 8005da2:	6864      	ldr	r4, [r4, #4]
 8005da4:	e7ae      	b.n	8005d04 <_malloc_r+0x34>
 8005da6:	463c      	mov	r4, r7
 8005da8:	687f      	ldr	r7, [r7, #4]
 8005daa:	e7b6      	b.n	8005d1a <_malloc_r+0x4a>
 8005dac:	461a      	mov	r2, r3
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	42a3      	cmp	r3, r4
 8005db2:	d1fb      	bne.n	8005dac <_malloc_r+0xdc>
 8005db4:	2300      	movs	r3, #0
 8005db6:	6053      	str	r3, [r2, #4]
 8005db8:	e7de      	b.n	8005d78 <_malloc_r+0xa8>
 8005dba:	230c      	movs	r3, #12
 8005dbc:	4630      	mov	r0, r6
 8005dbe:	6033      	str	r3, [r6, #0]
 8005dc0:	f000 f80c 	bl	8005ddc <__malloc_unlock>
 8005dc4:	e794      	b.n	8005cf0 <_malloc_r+0x20>
 8005dc6:	6005      	str	r5, [r0, #0]
 8005dc8:	e7d6      	b.n	8005d78 <_malloc_r+0xa8>
 8005dca:	bf00      	nop
 8005dcc:	2000043c 	.word	0x2000043c

08005dd0 <__malloc_lock>:
 8005dd0:	4801      	ldr	r0, [pc, #4]	@ (8005dd8 <__malloc_lock+0x8>)
 8005dd2:	f7ff bf11 	b.w	8005bf8 <__retarget_lock_acquire_recursive>
 8005dd6:	bf00      	nop
 8005dd8:	20000434 	.word	0x20000434

08005ddc <__malloc_unlock>:
 8005ddc:	4801      	ldr	r0, [pc, #4]	@ (8005de4 <__malloc_unlock+0x8>)
 8005dde:	f7ff bf0c 	b.w	8005bfa <__retarget_lock_release_recursive>
 8005de2:	bf00      	nop
 8005de4:	20000434 	.word	0x20000434

08005de8 <__ssputs_r>:
 8005de8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005dec:	461f      	mov	r7, r3
 8005dee:	688e      	ldr	r6, [r1, #8]
 8005df0:	4682      	mov	sl, r0
 8005df2:	42be      	cmp	r6, r7
 8005df4:	460c      	mov	r4, r1
 8005df6:	4690      	mov	r8, r2
 8005df8:	680b      	ldr	r3, [r1, #0]
 8005dfa:	d82d      	bhi.n	8005e58 <__ssputs_r+0x70>
 8005dfc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005e00:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005e04:	d026      	beq.n	8005e54 <__ssputs_r+0x6c>
 8005e06:	6965      	ldr	r5, [r4, #20]
 8005e08:	6909      	ldr	r1, [r1, #16]
 8005e0a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005e0e:	eba3 0901 	sub.w	r9, r3, r1
 8005e12:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005e16:	1c7b      	adds	r3, r7, #1
 8005e18:	444b      	add	r3, r9
 8005e1a:	106d      	asrs	r5, r5, #1
 8005e1c:	429d      	cmp	r5, r3
 8005e1e:	bf38      	it	cc
 8005e20:	461d      	movcc	r5, r3
 8005e22:	0553      	lsls	r3, r2, #21
 8005e24:	d527      	bpl.n	8005e76 <__ssputs_r+0x8e>
 8005e26:	4629      	mov	r1, r5
 8005e28:	f7ff ff52 	bl	8005cd0 <_malloc_r>
 8005e2c:	4606      	mov	r6, r0
 8005e2e:	b360      	cbz	r0, 8005e8a <__ssputs_r+0xa2>
 8005e30:	464a      	mov	r2, r9
 8005e32:	6921      	ldr	r1, [r4, #16]
 8005e34:	f000 fade 	bl	80063f4 <memcpy>
 8005e38:	89a3      	ldrh	r3, [r4, #12]
 8005e3a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005e3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e42:	81a3      	strh	r3, [r4, #12]
 8005e44:	6126      	str	r6, [r4, #16]
 8005e46:	444e      	add	r6, r9
 8005e48:	6026      	str	r6, [r4, #0]
 8005e4a:	463e      	mov	r6, r7
 8005e4c:	6165      	str	r5, [r4, #20]
 8005e4e:	eba5 0509 	sub.w	r5, r5, r9
 8005e52:	60a5      	str	r5, [r4, #8]
 8005e54:	42be      	cmp	r6, r7
 8005e56:	d900      	bls.n	8005e5a <__ssputs_r+0x72>
 8005e58:	463e      	mov	r6, r7
 8005e5a:	4632      	mov	r2, r6
 8005e5c:	4641      	mov	r1, r8
 8005e5e:	6820      	ldr	r0, [r4, #0]
 8005e60:	f7ff fe7e 	bl	8005b60 <memmove>
 8005e64:	2000      	movs	r0, #0
 8005e66:	68a3      	ldr	r3, [r4, #8]
 8005e68:	1b9b      	subs	r3, r3, r6
 8005e6a:	60a3      	str	r3, [r4, #8]
 8005e6c:	6823      	ldr	r3, [r4, #0]
 8005e6e:	4433      	add	r3, r6
 8005e70:	6023      	str	r3, [r4, #0]
 8005e72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e76:	462a      	mov	r2, r5
 8005e78:	f000 faca 	bl	8006410 <_realloc_r>
 8005e7c:	4606      	mov	r6, r0
 8005e7e:	2800      	cmp	r0, #0
 8005e80:	d1e0      	bne.n	8005e44 <__ssputs_r+0x5c>
 8005e82:	4650      	mov	r0, sl
 8005e84:	6921      	ldr	r1, [r4, #16]
 8005e86:	f7ff feb9 	bl	8005bfc <_free_r>
 8005e8a:	230c      	movs	r3, #12
 8005e8c:	f8ca 3000 	str.w	r3, [sl]
 8005e90:	89a3      	ldrh	r3, [r4, #12]
 8005e92:	f04f 30ff 	mov.w	r0, #4294967295
 8005e96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e9a:	81a3      	strh	r3, [r4, #12]
 8005e9c:	e7e9      	b.n	8005e72 <__ssputs_r+0x8a>
	...

08005ea0 <_svfiprintf_r>:
 8005ea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ea4:	4698      	mov	r8, r3
 8005ea6:	898b      	ldrh	r3, [r1, #12]
 8005ea8:	4607      	mov	r7, r0
 8005eaa:	061b      	lsls	r3, r3, #24
 8005eac:	460d      	mov	r5, r1
 8005eae:	4614      	mov	r4, r2
 8005eb0:	b09d      	sub	sp, #116	@ 0x74
 8005eb2:	d510      	bpl.n	8005ed6 <_svfiprintf_r+0x36>
 8005eb4:	690b      	ldr	r3, [r1, #16]
 8005eb6:	b973      	cbnz	r3, 8005ed6 <_svfiprintf_r+0x36>
 8005eb8:	2140      	movs	r1, #64	@ 0x40
 8005eba:	f7ff ff09 	bl	8005cd0 <_malloc_r>
 8005ebe:	6028      	str	r0, [r5, #0]
 8005ec0:	6128      	str	r0, [r5, #16]
 8005ec2:	b930      	cbnz	r0, 8005ed2 <_svfiprintf_r+0x32>
 8005ec4:	230c      	movs	r3, #12
 8005ec6:	603b      	str	r3, [r7, #0]
 8005ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8005ecc:	b01d      	add	sp, #116	@ 0x74
 8005ece:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ed2:	2340      	movs	r3, #64	@ 0x40
 8005ed4:	616b      	str	r3, [r5, #20]
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	9309      	str	r3, [sp, #36]	@ 0x24
 8005eda:	2320      	movs	r3, #32
 8005edc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005ee0:	2330      	movs	r3, #48	@ 0x30
 8005ee2:	f04f 0901 	mov.w	r9, #1
 8005ee6:	f8cd 800c 	str.w	r8, [sp, #12]
 8005eea:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8006084 <_svfiprintf_r+0x1e4>
 8005eee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005ef2:	4623      	mov	r3, r4
 8005ef4:	469a      	mov	sl, r3
 8005ef6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005efa:	b10a      	cbz	r2, 8005f00 <_svfiprintf_r+0x60>
 8005efc:	2a25      	cmp	r2, #37	@ 0x25
 8005efe:	d1f9      	bne.n	8005ef4 <_svfiprintf_r+0x54>
 8005f00:	ebba 0b04 	subs.w	fp, sl, r4
 8005f04:	d00b      	beq.n	8005f1e <_svfiprintf_r+0x7e>
 8005f06:	465b      	mov	r3, fp
 8005f08:	4622      	mov	r2, r4
 8005f0a:	4629      	mov	r1, r5
 8005f0c:	4638      	mov	r0, r7
 8005f0e:	f7ff ff6b 	bl	8005de8 <__ssputs_r>
 8005f12:	3001      	adds	r0, #1
 8005f14:	f000 80a7 	beq.w	8006066 <_svfiprintf_r+0x1c6>
 8005f18:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005f1a:	445a      	add	r2, fp
 8005f1c:	9209      	str	r2, [sp, #36]	@ 0x24
 8005f1e:	f89a 3000 	ldrb.w	r3, [sl]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	f000 809f 	beq.w	8006066 <_svfiprintf_r+0x1c6>
 8005f28:	2300      	movs	r3, #0
 8005f2a:	f04f 32ff 	mov.w	r2, #4294967295
 8005f2e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005f32:	f10a 0a01 	add.w	sl, sl, #1
 8005f36:	9304      	str	r3, [sp, #16]
 8005f38:	9307      	str	r3, [sp, #28]
 8005f3a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005f3e:	931a      	str	r3, [sp, #104]	@ 0x68
 8005f40:	4654      	mov	r4, sl
 8005f42:	2205      	movs	r2, #5
 8005f44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f48:	484e      	ldr	r0, [pc, #312]	@ (8006084 <_svfiprintf_r+0x1e4>)
 8005f4a:	f000 fa45 	bl	80063d8 <memchr>
 8005f4e:	9a04      	ldr	r2, [sp, #16]
 8005f50:	b9d8      	cbnz	r0, 8005f8a <_svfiprintf_r+0xea>
 8005f52:	06d0      	lsls	r0, r2, #27
 8005f54:	bf44      	itt	mi
 8005f56:	2320      	movmi	r3, #32
 8005f58:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005f5c:	0711      	lsls	r1, r2, #28
 8005f5e:	bf44      	itt	mi
 8005f60:	232b      	movmi	r3, #43	@ 0x2b
 8005f62:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005f66:	f89a 3000 	ldrb.w	r3, [sl]
 8005f6a:	2b2a      	cmp	r3, #42	@ 0x2a
 8005f6c:	d015      	beq.n	8005f9a <_svfiprintf_r+0xfa>
 8005f6e:	4654      	mov	r4, sl
 8005f70:	2000      	movs	r0, #0
 8005f72:	f04f 0c0a 	mov.w	ip, #10
 8005f76:	9a07      	ldr	r2, [sp, #28]
 8005f78:	4621      	mov	r1, r4
 8005f7a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005f7e:	3b30      	subs	r3, #48	@ 0x30
 8005f80:	2b09      	cmp	r3, #9
 8005f82:	d94b      	bls.n	800601c <_svfiprintf_r+0x17c>
 8005f84:	b1b0      	cbz	r0, 8005fb4 <_svfiprintf_r+0x114>
 8005f86:	9207      	str	r2, [sp, #28]
 8005f88:	e014      	b.n	8005fb4 <_svfiprintf_r+0x114>
 8005f8a:	eba0 0308 	sub.w	r3, r0, r8
 8005f8e:	fa09 f303 	lsl.w	r3, r9, r3
 8005f92:	4313      	orrs	r3, r2
 8005f94:	46a2      	mov	sl, r4
 8005f96:	9304      	str	r3, [sp, #16]
 8005f98:	e7d2      	b.n	8005f40 <_svfiprintf_r+0xa0>
 8005f9a:	9b03      	ldr	r3, [sp, #12]
 8005f9c:	1d19      	adds	r1, r3, #4
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	9103      	str	r1, [sp, #12]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	bfbb      	ittet	lt
 8005fa6:	425b      	neglt	r3, r3
 8005fa8:	f042 0202 	orrlt.w	r2, r2, #2
 8005fac:	9307      	strge	r3, [sp, #28]
 8005fae:	9307      	strlt	r3, [sp, #28]
 8005fb0:	bfb8      	it	lt
 8005fb2:	9204      	strlt	r2, [sp, #16]
 8005fb4:	7823      	ldrb	r3, [r4, #0]
 8005fb6:	2b2e      	cmp	r3, #46	@ 0x2e
 8005fb8:	d10a      	bne.n	8005fd0 <_svfiprintf_r+0x130>
 8005fba:	7863      	ldrb	r3, [r4, #1]
 8005fbc:	2b2a      	cmp	r3, #42	@ 0x2a
 8005fbe:	d132      	bne.n	8006026 <_svfiprintf_r+0x186>
 8005fc0:	9b03      	ldr	r3, [sp, #12]
 8005fc2:	3402      	adds	r4, #2
 8005fc4:	1d1a      	adds	r2, r3, #4
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	9203      	str	r2, [sp, #12]
 8005fca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005fce:	9305      	str	r3, [sp, #20]
 8005fd0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8006088 <_svfiprintf_r+0x1e8>
 8005fd4:	2203      	movs	r2, #3
 8005fd6:	4650      	mov	r0, sl
 8005fd8:	7821      	ldrb	r1, [r4, #0]
 8005fda:	f000 f9fd 	bl	80063d8 <memchr>
 8005fde:	b138      	cbz	r0, 8005ff0 <_svfiprintf_r+0x150>
 8005fe0:	2240      	movs	r2, #64	@ 0x40
 8005fe2:	9b04      	ldr	r3, [sp, #16]
 8005fe4:	eba0 000a 	sub.w	r0, r0, sl
 8005fe8:	4082      	lsls	r2, r0
 8005fea:	4313      	orrs	r3, r2
 8005fec:	3401      	adds	r4, #1
 8005fee:	9304      	str	r3, [sp, #16]
 8005ff0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ff4:	2206      	movs	r2, #6
 8005ff6:	4825      	ldr	r0, [pc, #148]	@ (800608c <_svfiprintf_r+0x1ec>)
 8005ff8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005ffc:	f000 f9ec 	bl	80063d8 <memchr>
 8006000:	2800      	cmp	r0, #0
 8006002:	d036      	beq.n	8006072 <_svfiprintf_r+0x1d2>
 8006004:	4b22      	ldr	r3, [pc, #136]	@ (8006090 <_svfiprintf_r+0x1f0>)
 8006006:	bb1b      	cbnz	r3, 8006050 <_svfiprintf_r+0x1b0>
 8006008:	9b03      	ldr	r3, [sp, #12]
 800600a:	3307      	adds	r3, #7
 800600c:	f023 0307 	bic.w	r3, r3, #7
 8006010:	3308      	adds	r3, #8
 8006012:	9303      	str	r3, [sp, #12]
 8006014:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006016:	4433      	add	r3, r6
 8006018:	9309      	str	r3, [sp, #36]	@ 0x24
 800601a:	e76a      	b.n	8005ef2 <_svfiprintf_r+0x52>
 800601c:	460c      	mov	r4, r1
 800601e:	2001      	movs	r0, #1
 8006020:	fb0c 3202 	mla	r2, ip, r2, r3
 8006024:	e7a8      	b.n	8005f78 <_svfiprintf_r+0xd8>
 8006026:	2300      	movs	r3, #0
 8006028:	f04f 0c0a 	mov.w	ip, #10
 800602c:	4619      	mov	r1, r3
 800602e:	3401      	adds	r4, #1
 8006030:	9305      	str	r3, [sp, #20]
 8006032:	4620      	mov	r0, r4
 8006034:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006038:	3a30      	subs	r2, #48	@ 0x30
 800603a:	2a09      	cmp	r2, #9
 800603c:	d903      	bls.n	8006046 <_svfiprintf_r+0x1a6>
 800603e:	2b00      	cmp	r3, #0
 8006040:	d0c6      	beq.n	8005fd0 <_svfiprintf_r+0x130>
 8006042:	9105      	str	r1, [sp, #20]
 8006044:	e7c4      	b.n	8005fd0 <_svfiprintf_r+0x130>
 8006046:	4604      	mov	r4, r0
 8006048:	2301      	movs	r3, #1
 800604a:	fb0c 2101 	mla	r1, ip, r1, r2
 800604e:	e7f0      	b.n	8006032 <_svfiprintf_r+0x192>
 8006050:	ab03      	add	r3, sp, #12
 8006052:	9300      	str	r3, [sp, #0]
 8006054:	462a      	mov	r2, r5
 8006056:	4638      	mov	r0, r7
 8006058:	4b0e      	ldr	r3, [pc, #56]	@ (8006094 <_svfiprintf_r+0x1f4>)
 800605a:	a904      	add	r1, sp, #16
 800605c:	f3af 8000 	nop.w
 8006060:	1c42      	adds	r2, r0, #1
 8006062:	4606      	mov	r6, r0
 8006064:	d1d6      	bne.n	8006014 <_svfiprintf_r+0x174>
 8006066:	89ab      	ldrh	r3, [r5, #12]
 8006068:	065b      	lsls	r3, r3, #25
 800606a:	f53f af2d 	bmi.w	8005ec8 <_svfiprintf_r+0x28>
 800606e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006070:	e72c      	b.n	8005ecc <_svfiprintf_r+0x2c>
 8006072:	ab03      	add	r3, sp, #12
 8006074:	9300      	str	r3, [sp, #0]
 8006076:	462a      	mov	r2, r5
 8006078:	4638      	mov	r0, r7
 800607a:	4b06      	ldr	r3, [pc, #24]	@ (8006094 <_svfiprintf_r+0x1f4>)
 800607c:	a904      	add	r1, sp, #16
 800607e:	f000 f87d 	bl	800617c <_printf_i>
 8006082:	e7ed      	b.n	8006060 <_svfiprintf_r+0x1c0>
 8006084:	0800655a 	.word	0x0800655a
 8006088:	08006560 	.word	0x08006560
 800608c:	08006564 	.word	0x08006564
 8006090:	00000000 	.word	0x00000000
 8006094:	08005de9 	.word	0x08005de9

08006098 <_printf_common>:
 8006098:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800609c:	4616      	mov	r6, r2
 800609e:	4698      	mov	r8, r3
 80060a0:	688a      	ldr	r2, [r1, #8]
 80060a2:	690b      	ldr	r3, [r1, #16]
 80060a4:	4607      	mov	r7, r0
 80060a6:	4293      	cmp	r3, r2
 80060a8:	bfb8      	it	lt
 80060aa:	4613      	movlt	r3, r2
 80060ac:	6033      	str	r3, [r6, #0]
 80060ae:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80060b2:	460c      	mov	r4, r1
 80060b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80060b8:	b10a      	cbz	r2, 80060be <_printf_common+0x26>
 80060ba:	3301      	adds	r3, #1
 80060bc:	6033      	str	r3, [r6, #0]
 80060be:	6823      	ldr	r3, [r4, #0]
 80060c0:	0699      	lsls	r1, r3, #26
 80060c2:	bf42      	ittt	mi
 80060c4:	6833      	ldrmi	r3, [r6, #0]
 80060c6:	3302      	addmi	r3, #2
 80060c8:	6033      	strmi	r3, [r6, #0]
 80060ca:	6825      	ldr	r5, [r4, #0]
 80060cc:	f015 0506 	ands.w	r5, r5, #6
 80060d0:	d106      	bne.n	80060e0 <_printf_common+0x48>
 80060d2:	f104 0a19 	add.w	sl, r4, #25
 80060d6:	68e3      	ldr	r3, [r4, #12]
 80060d8:	6832      	ldr	r2, [r6, #0]
 80060da:	1a9b      	subs	r3, r3, r2
 80060dc:	42ab      	cmp	r3, r5
 80060de:	dc2b      	bgt.n	8006138 <_printf_common+0xa0>
 80060e0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80060e4:	6822      	ldr	r2, [r4, #0]
 80060e6:	3b00      	subs	r3, #0
 80060e8:	bf18      	it	ne
 80060ea:	2301      	movne	r3, #1
 80060ec:	0692      	lsls	r2, r2, #26
 80060ee:	d430      	bmi.n	8006152 <_printf_common+0xba>
 80060f0:	4641      	mov	r1, r8
 80060f2:	4638      	mov	r0, r7
 80060f4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80060f8:	47c8      	blx	r9
 80060fa:	3001      	adds	r0, #1
 80060fc:	d023      	beq.n	8006146 <_printf_common+0xae>
 80060fe:	6823      	ldr	r3, [r4, #0]
 8006100:	6922      	ldr	r2, [r4, #16]
 8006102:	f003 0306 	and.w	r3, r3, #6
 8006106:	2b04      	cmp	r3, #4
 8006108:	bf14      	ite	ne
 800610a:	2500      	movne	r5, #0
 800610c:	6833      	ldreq	r3, [r6, #0]
 800610e:	f04f 0600 	mov.w	r6, #0
 8006112:	bf08      	it	eq
 8006114:	68e5      	ldreq	r5, [r4, #12]
 8006116:	f104 041a 	add.w	r4, r4, #26
 800611a:	bf08      	it	eq
 800611c:	1aed      	subeq	r5, r5, r3
 800611e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006122:	bf08      	it	eq
 8006124:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006128:	4293      	cmp	r3, r2
 800612a:	bfc4      	itt	gt
 800612c:	1a9b      	subgt	r3, r3, r2
 800612e:	18ed      	addgt	r5, r5, r3
 8006130:	42b5      	cmp	r5, r6
 8006132:	d11a      	bne.n	800616a <_printf_common+0xd2>
 8006134:	2000      	movs	r0, #0
 8006136:	e008      	b.n	800614a <_printf_common+0xb2>
 8006138:	2301      	movs	r3, #1
 800613a:	4652      	mov	r2, sl
 800613c:	4641      	mov	r1, r8
 800613e:	4638      	mov	r0, r7
 8006140:	47c8      	blx	r9
 8006142:	3001      	adds	r0, #1
 8006144:	d103      	bne.n	800614e <_printf_common+0xb6>
 8006146:	f04f 30ff 	mov.w	r0, #4294967295
 800614a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800614e:	3501      	adds	r5, #1
 8006150:	e7c1      	b.n	80060d6 <_printf_common+0x3e>
 8006152:	2030      	movs	r0, #48	@ 0x30
 8006154:	18e1      	adds	r1, r4, r3
 8006156:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800615a:	1c5a      	adds	r2, r3, #1
 800615c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006160:	4422      	add	r2, r4
 8006162:	3302      	adds	r3, #2
 8006164:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006168:	e7c2      	b.n	80060f0 <_printf_common+0x58>
 800616a:	2301      	movs	r3, #1
 800616c:	4622      	mov	r2, r4
 800616e:	4641      	mov	r1, r8
 8006170:	4638      	mov	r0, r7
 8006172:	47c8      	blx	r9
 8006174:	3001      	adds	r0, #1
 8006176:	d0e6      	beq.n	8006146 <_printf_common+0xae>
 8006178:	3601      	adds	r6, #1
 800617a:	e7d9      	b.n	8006130 <_printf_common+0x98>

0800617c <_printf_i>:
 800617c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006180:	7e0f      	ldrb	r7, [r1, #24]
 8006182:	4691      	mov	r9, r2
 8006184:	2f78      	cmp	r7, #120	@ 0x78
 8006186:	4680      	mov	r8, r0
 8006188:	460c      	mov	r4, r1
 800618a:	469a      	mov	sl, r3
 800618c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800618e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006192:	d807      	bhi.n	80061a4 <_printf_i+0x28>
 8006194:	2f62      	cmp	r7, #98	@ 0x62
 8006196:	d80a      	bhi.n	80061ae <_printf_i+0x32>
 8006198:	2f00      	cmp	r7, #0
 800619a:	f000 80d1 	beq.w	8006340 <_printf_i+0x1c4>
 800619e:	2f58      	cmp	r7, #88	@ 0x58
 80061a0:	f000 80b8 	beq.w	8006314 <_printf_i+0x198>
 80061a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80061a8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80061ac:	e03a      	b.n	8006224 <_printf_i+0xa8>
 80061ae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80061b2:	2b15      	cmp	r3, #21
 80061b4:	d8f6      	bhi.n	80061a4 <_printf_i+0x28>
 80061b6:	a101      	add	r1, pc, #4	@ (adr r1, 80061bc <_printf_i+0x40>)
 80061b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80061bc:	08006215 	.word	0x08006215
 80061c0:	08006229 	.word	0x08006229
 80061c4:	080061a5 	.word	0x080061a5
 80061c8:	080061a5 	.word	0x080061a5
 80061cc:	080061a5 	.word	0x080061a5
 80061d0:	080061a5 	.word	0x080061a5
 80061d4:	08006229 	.word	0x08006229
 80061d8:	080061a5 	.word	0x080061a5
 80061dc:	080061a5 	.word	0x080061a5
 80061e0:	080061a5 	.word	0x080061a5
 80061e4:	080061a5 	.word	0x080061a5
 80061e8:	08006327 	.word	0x08006327
 80061ec:	08006253 	.word	0x08006253
 80061f0:	080062e1 	.word	0x080062e1
 80061f4:	080061a5 	.word	0x080061a5
 80061f8:	080061a5 	.word	0x080061a5
 80061fc:	08006349 	.word	0x08006349
 8006200:	080061a5 	.word	0x080061a5
 8006204:	08006253 	.word	0x08006253
 8006208:	080061a5 	.word	0x080061a5
 800620c:	080061a5 	.word	0x080061a5
 8006210:	080062e9 	.word	0x080062e9
 8006214:	6833      	ldr	r3, [r6, #0]
 8006216:	1d1a      	adds	r2, r3, #4
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	6032      	str	r2, [r6, #0]
 800621c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006220:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006224:	2301      	movs	r3, #1
 8006226:	e09c      	b.n	8006362 <_printf_i+0x1e6>
 8006228:	6833      	ldr	r3, [r6, #0]
 800622a:	6820      	ldr	r0, [r4, #0]
 800622c:	1d19      	adds	r1, r3, #4
 800622e:	6031      	str	r1, [r6, #0]
 8006230:	0606      	lsls	r6, r0, #24
 8006232:	d501      	bpl.n	8006238 <_printf_i+0xbc>
 8006234:	681d      	ldr	r5, [r3, #0]
 8006236:	e003      	b.n	8006240 <_printf_i+0xc4>
 8006238:	0645      	lsls	r5, r0, #25
 800623a:	d5fb      	bpl.n	8006234 <_printf_i+0xb8>
 800623c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006240:	2d00      	cmp	r5, #0
 8006242:	da03      	bge.n	800624c <_printf_i+0xd0>
 8006244:	232d      	movs	r3, #45	@ 0x2d
 8006246:	426d      	negs	r5, r5
 8006248:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800624c:	230a      	movs	r3, #10
 800624e:	4858      	ldr	r0, [pc, #352]	@ (80063b0 <_printf_i+0x234>)
 8006250:	e011      	b.n	8006276 <_printf_i+0xfa>
 8006252:	6821      	ldr	r1, [r4, #0]
 8006254:	6833      	ldr	r3, [r6, #0]
 8006256:	0608      	lsls	r0, r1, #24
 8006258:	f853 5b04 	ldr.w	r5, [r3], #4
 800625c:	d402      	bmi.n	8006264 <_printf_i+0xe8>
 800625e:	0649      	lsls	r1, r1, #25
 8006260:	bf48      	it	mi
 8006262:	b2ad      	uxthmi	r5, r5
 8006264:	2f6f      	cmp	r7, #111	@ 0x6f
 8006266:	6033      	str	r3, [r6, #0]
 8006268:	bf14      	ite	ne
 800626a:	230a      	movne	r3, #10
 800626c:	2308      	moveq	r3, #8
 800626e:	4850      	ldr	r0, [pc, #320]	@ (80063b0 <_printf_i+0x234>)
 8006270:	2100      	movs	r1, #0
 8006272:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006276:	6866      	ldr	r6, [r4, #4]
 8006278:	2e00      	cmp	r6, #0
 800627a:	60a6      	str	r6, [r4, #8]
 800627c:	db05      	blt.n	800628a <_printf_i+0x10e>
 800627e:	6821      	ldr	r1, [r4, #0]
 8006280:	432e      	orrs	r6, r5
 8006282:	f021 0104 	bic.w	r1, r1, #4
 8006286:	6021      	str	r1, [r4, #0]
 8006288:	d04b      	beq.n	8006322 <_printf_i+0x1a6>
 800628a:	4616      	mov	r6, r2
 800628c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006290:	fb03 5711 	mls	r7, r3, r1, r5
 8006294:	5dc7      	ldrb	r7, [r0, r7]
 8006296:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800629a:	462f      	mov	r7, r5
 800629c:	42bb      	cmp	r3, r7
 800629e:	460d      	mov	r5, r1
 80062a0:	d9f4      	bls.n	800628c <_printf_i+0x110>
 80062a2:	2b08      	cmp	r3, #8
 80062a4:	d10b      	bne.n	80062be <_printf_i+0x142>
 80062a6:	6823      	ldr	r3, [r4, #0]
 80062a8:	07df      	lsls	r7, r3, #31
 80062aa:	d508      	bpl.n	80062be <_printf_i+0x142>
 80062ac:	6923      	ldr	r3, [r4, #16]
 80062ae:	6861      	ldr	r1, [r4, #4]
 80062b0:	4299      	cmp	r1, r3
 80062b2:	bfde      	ittt	le
 80062b4:	2330      	movle	r3, #48	@ 0x30
 80062b6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80062ba:	f106 36ff 	addle.w	r6, r6, #4294967295
 80062be:	1b92      	subs	r2, r2, r6
 80062c0:	6122      	str	r2, [r4, #16]
 80062c2:	464b      	mov	r3, r9
 80062c4:	4621      	mov	r1, r4
 80062c6:	4640      	mov	r0, r8
 80062c8:	f8cd a000 	str.w	sl, [sp]
 80062cc:	aa03      	add	r2, sp, #12
 80062ce:	f7ff fee3 	bl	8006098 <_printf_common>
 80062d2:	3001      	adds	r0, #1
 80062d4:	d14a      	bne.n	800636c <_printf_i+0x1f0>
 80062d6:	f04f 30ff 	mov.w	r0, #4294967295
 80062da:	b004      	add	sp, #16
 80062dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062e0:	6823      	ldr	r3, [r4, #0]
 80062e2:	f043 0320 	orr.w	r3, r3, #32
 80062e6:	6023      	str	r3, [r4, #0]
 80062e8:	2778      	movs	r7, #120	@ 0x78
 80062ea:	4832      	ldr	r0, [pc, #200]	@ (80063b4 <_printf_i+0x238>)
 80062ec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80062f0:	6823      	ldr	r3, [r4, #0]
 80062f2:	6831      	ldr	r1, [r6, #0]
 80062f4:	061f      	lsls	r7, r3, #24
 80062f6:	f851 5b04 	ldr.w	r5, [r1], #4
 80062fa:	d402      	bmi.n	8006302 <_printf_i+0x186>
 80062fc:	065f      	lsls	r7, r3, #25
 80062fe:	bf48      	it	mi
 8006300:	b2ad      	uxthmi	r5, r5
 8006302:	6031      	str	r1, [r6, #0]
 8006304:	07d9      	lsls	r1, r3, #31
 8006306:	bf44      	itt	mi
 8006308:	f043 0320 	orrmi.w	r3, r3, #32
 800630c:	6023      	strmi	r3, [r4, #0]
 800630e:	b11d      	cbz	r5, 8006318 <_printf_i+0x19c>
 8006310:	2310      	movs	r3, #16
 8006312:	e7ad      	b.n	8006270 <_printf_i+0xf4>
 8006314:	4826      	ldr	r0, [pc, #152]	@ (80063b0 <_printf_i+0x234>)
 8006316:	e7e9      	b.n	80062ec <_printf_i+0x170>
 8006318:	6823      	ldr	r3, [r4, #0]
 800631a:	f023 0320 	bic.w	r3, r3, #32
 800631e:	6023      	str	r3, [r4, #0]
 8006320:	e7f6      	b.n	8006310 <_printf_i+0x194>
 8006322:	4616      	mov	r6, r2
 8006324:	e7bd      	b.n	80062a2 <_printf_i+0x126>
 8006326:	6833      	ldr	r3, [r6, #0]
 8006328:	6825      	ldr	r5, [r4, #0]
 800632a:	1d18      	adds	r0, r3, #4
 800632c:	6961      	ldr	r1, [r4, #20]
 800632e:	6030      	str	r0, [r6, #0]
 8006330:	062e      	lsls	r6, r5, #24
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	d501      	bpl.n	800633a <_printf_i+0x1be>
 8006336:	6019      	str	r1, [r3, #0]
 8006338:	e002      	b.n	8006340 <_printf_i+0x1c4>
 800633a:	0668      	lsls	r0, r5, #25
 800633c:	d5fb      	bpl.n	8006336 <_printf_i+0x1ba>
 800633e:	8019      	strh	r1, [r3, #0]
 8006340:	2300      	movs	r3, #0
 8006342:	4616      	mov	r6, r2
 8006344:	6123      	str	r3, [r4, #16]
 8006346:	e7bc      	b.n	80062c2 <_printf_i+0x146>
 8006348:	6833      	ldr	r3, [r6, #0]
 800634a:	2100      	movs	r1, #0
 800634c:	1d1a      	adds	r2, r3, #4
 800634e:	6032      	str	r2, [r6, #0]
 8006350:	681e      	ldr	r6, [r3, #0]
 8006352:	6862      	ldr	r2, [r4, #4]
 8006354:	4630      	mov	r0, r6
 8006356:	f000 f83f 	bl	80063d8 <memchr>
 800635a:	b108      	cbz	r0, 8006360 <_printf_i+0x1e4>
 800635c:	1b80      	subs	r0, r0, r6
 800635e:	6060      	str	r0, [r4, #4]
 8006360:	6863      	ldr	r3, [r4, #4]
 8006362:	6123      	str	r3, [r4, #16]
 8006364:	2300      	movs	r3, #0
 8006366:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800636a:	e7aa      	b.n	80062c2 <_printf_i+0x146>
 800636c:	4632      	mov	r2, r6
 800636e:	4649      	mov	r1, r9
 8006370:	4640      	mov	r0, r8
 8006372:	6923      	ldr	r3, [r4, #16]
 8006374:	47d0      	blx	sl
 8006376:	3001      	adds	r0, #1
 8006378:	d0ad      	beq.n	80062d6 <_printf_i+0x15a>
 800637a:	6823      	ldr	r3, [r4, #0]
 800637c:	079b      	lsls	r3, r3, #30
 800637e:	d413      	bmi.n	80063a8 <_printf_i+0x22c>
 8006380:	68e0      	ldr	r0, [r4, #12]
 8006382:	9b03      	ldr	r3, [sp, #12]
 8006384:	4298      	cmp	r0, r3
 8006386:	bfb8      	it	lt
 8006388:	4618      	movlt	r0, r3
 800638a:	e7a6      	b.n	80062da <_printf_i+0x15e>
 800638c:	2301      	movs	r3, #1
 800638e:	4632      	mov	r2, r6
 8006390:	4649      	mov	r1, r9
 8006392:	4640      	mov	r0, r8
 8006394:	47d0      	blx	sl
 8006396:	3001      	adds	r0, #1
 8006398:	d09d      	beq.n	80062d6 <_printf_i+0x15a>
 800639a:	3501      	adds	r5, #1
 800639c:	68e3      	ldr	r3, [r4, #12]
 800639e:	9903      	ldr	r1, [sp, #12]
 80063a0:	1a5b      	subs	r3, r3, r1
 80063a2:	42ab      	cmp	r3, r5
 80063a4:	dcf2      	bgt.n	800638c <_printf_i+0x210>
 80063a6:	e7eb      	b.n	8006380 <_printf_i+0x204>
 80063a8:	2500      	movs	r5, #0
 80063aa:	f104 0619 	add.w	r6, r4, #25
 80063ae:	e7f5      	b.n	800639c <_printf_i+0x220>
 80063b0:	0800656b 	.word	0x0800656b
 80063b4:	0800657c 	.word	0x0800657c

080063b8 <_sbrk_r>:
 80063b8:	b538      	push	{r3, r4, r5, lr}
 80063ba:	2300      	movs	r3, #0
 80063bc:	4d05      	ldr	r5, [pc, #20]	@ (80063d4 <_sbrk_r+0x1c>)
 80063be:	4604      	mov	r4, r0
 80063c0:	4608      	mov	r0, r1
 80063c2:	602b      	str	r3, [r5, #0]
 80063c4:	f7fb fdda 	bl	8001f7c <_sbrk>
 80063c8:	1c43      	adds	r3, r0, #1
 80063ca:	d102      	bne.n	80063d2 <_sbrk_r+0x1a>
 80063cc:	682b      	ldr	r3, [r5, #0]
 80063ce:	b103      	cbz	r3, 80063d2 <_sbrk_r+0x1a>
 80063d0:	6023      	str	r3, [r4, #0]
 80063d2:	bd38      	pop	{r3, r4, r5, pc}
 80063d4:	20000430 	.word	0x20000430

080063d8 <memchr>:
 80063d8:	4603      	mov	r3, r0
 80063da:	b510      	push	{r4, lr}
 80063dc:	b2c9      	uxtb	r1, r1
 80063de:	4402      	add	r2, r0
 80063e0:	4293      	cmp	r3, r2
 80063e2:	4618      	mov	r0, r3
 80063e4:	d101      	bne.n	80063ea <memchr+0x12>
 80063e6:	2000      	movs	r0, #0
 80063e8:	e003      	b.n	80063f2 <memchr+0x1a>
 80063ea:	7804      	ldrb	r4, [r0, #0]
 80063ec:	3301      	adds	r3, #1
 80063ee:	428c      	cmp	r4, r1
 80063f0:	d1f6      	bne.n	80063e0 <memchr+0x8>
 80063f2:	bd10      	pop	{r4, pc}

080063f4 <memcpy>:
 80063f4:	440a      	add	r2, r1
 80063f6:	4291      	cmp	r1, r2
 80063f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80063fc:	d100      	bne.n	8006400 <memcpy+0xc>
 80063fe:	4770      	bx	lr
 8006400:	b510      	push	{r4, lr}
 8006402:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006406:	4291      	cmp	r1, r2
 8006408:	f803 4f01 	strb.w	r4, [r3, #1]!
 800640c:	d1f9      	bne.n	8006402 <memcpy+0xe>
 800640e:	bd10      	pop	{r4, pc}

08006410 <_realloc_r>:
 8006410:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006414:	4607      	mov	r7, r0
 8006416:	4614      	mov	r4, r2
 8006418:	460d      	mov	r5, r1
 800641a:	b921      	cbnz	r1, 8006426 <_realloc_r+0x16>
 800641c:	4611      	mov	r1, r2
 800641e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006422:	f7ff bc55 	b.w	8005cd0 <_malloc_r>
 8006426:	b92a      	cbnz	r2, 8006434 <_realloc_r+0x24>
 8006428:	f7ff fbe8 	bl	8005bfc <_free_r>
 800642c:	4625      	mov	r5, r4
 800642e:	4628      	mov	r0, r5
 8006430:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006434:	f000 f81a 	bl	800646c <_malloc_usable_size_r>
 8006438:	4284      	cmp	r4, r0
 800643a:	4606      	mov	r6, r0
 800643c:	d802      	bhi.n	8006444 <_realloc_r+0x34>
 800643e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006442:	d8f4      	bhi.n	800642e <_realloc_r+0x1e>
 8006444:	4621      	mov	r1, r4
 8006446:	4638      	mov	r0, r7
 8006448:	f7ff fc42 	bl	8005cd0 <_malloc_r>
 800644c:	4680      	mov	r8, r0
 800644e:	b908      	cbnz	r0, 8006454 <_realloc_r+0x44>
 8006450:	4645      	mov	r5, r8
 8006452:	e7ec      	b.n	800642e <_realloc_r+0x1e>
 8006454:	42b4      	cmp	r4, r6
 8006456:	4622      	mov	r2, r4
 8006458:	4629      	mov	r1, r5
 800645a:	bf28      	it	cs
 800645c:	4632      	movcs	r2, r6
 800645e:	f7ff ffc9 	bl	80063f4 <memcpy>
 8006462:	4629      	mov	r1, r5
 8006464:	4638      	mov	r0, r7
 8006466:	f7ff fbc9 	bl	8005bfc <_free_r>
 800646a:	e7f1      	b.n	8006450 <_realloc_r+0x40>

0800646c <_malloc_usable_size_r>:
 800646c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006470:	1f18      	subs	r0, r3, #4
 8006472:	2b00      	cmp	r3, #0
 8006474:	bfbc      	itt	lt
 8006476:	580b      	ldrlt	r3, [r1, r0]
 8006478:	18c0      	addlt	r0, r0, r3
 800647a:	4770      	bx	lr

0800647c <_init>:
 800647c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800647e:	bf00      	nop
 8006480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006482:	bc08      	pop	{r3}
 8006484:	469e      	mov	lr, r3
 8006486:	4770      	bx	lr

08006488 <_fini>:
 8006488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800648a:	bf00      	nop
 800648c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800648e:	bc08      	pop	{r3}
 8006490:	469e      	mov	lr, r3
 8006492:	4770      	bx	lr
